
eeprom_a8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002088  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  08002218  08002218  00003218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080022e0  080022e0  0000405c  2**0
                  CONTENTS
  4 .ARM          00000008  080022e0  080022e0  000032e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080022e8  080022e8  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080022e8  080022e8  000032e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080022ec  080022ec  000032ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080022f0  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000174  2000005c  0800234c  0000405c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001d0  0800234c  000041d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004b1b  00000000  00000000  0000408c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001275  00000000  00000000  00008ba7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000608  00000000  00000000  00009e20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000045d  00000000  00000000  0000a428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025159  00000000  00000000  0000a885  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000621c  00000000  00000000  0002f9de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e1d65  00000000  00000000  00035bfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011795f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ad8  00000000  00000000  001179a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  0011947c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002200 	.word	0x08002200

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08002200 	.word	0x08002200

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <i2c_pin_init>:
 *      Author: danny
 */

#include "i2c.h"

void i2c_pin_init() {
 8000270:	b480      	push	{r7}
 8000272:	af00      	add	r7, sp, #0
    // PB8 - SCL
    // PB9 - SDA
    RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;
 8000274:	4b1a      	ldr	r3, [pc, #104]	@ (80002e0 <i2c_pin_init+0x70>)
 8000276:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000278:	4a19      	ldr	r2, [pc, #100]	@ (80002e0 <i2c_pin_init+0x70>)
 800027a:	f043 0302 	orr.w	r3, r3, #2
 800027e:	64d3      	str	r3, [r2, #76]	@ 0x4c

    GPIOB->AFR[1] &= ~(GPIO_AFRH_AFSEL8 | GPIO_AFRH_AFSEL9);
 8000280:	4b18      	ldr	r3, [pc, #96]	@ (80002e4 <i2c_pin_init+0x74>)
 8000282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000284:	4a17      	ldr	r2, [pc, #92]	@ (80002e4 <i2c_pin_init+0x74>)
 8000286:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800028a:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOB->AFR[1] |= (I2C_AF << GPIO_AFRH_AFSEL8_Pos | I2C_AF << GPIO_AFRH_AFSEL9_Pos);
 800028c:	4b15      	ldr	r3, [pc, #84]	@ (80002e4 <i2c_pin_init+0x74>)
 800028e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000290:	4a14      	ldr	r2, [pc, #80]	@ (80002e4 <i2c_pin_init+0x74>)
 8000292:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8000296:	6253      	str	r3, [r2, #36]	@ 0x24

    GPIOB->MODER &= ~(GPIO_MODER_MODE8 | GPIO_MODER_MODE9);
 8000298:	4b12      	ldr	r3, [pc, #72]	@ (80002e4 <i2c_pin_init+0x74>)
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	4a11      	ldr	r2, [pc, #68]	@ (80002e4 <i2c_pin_init+0x74>)
 800029e:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 80002a2:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |= GPIO_MODER_MODE8_1 | GPIO_MODER_MODE9_1;
 80002a4:	4b0f      	ldr	r3, [pc, #60]	@ (80002e4 <i2c_pin_init+0x74>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	4a0e      	ldr	r2, [pc, #56]	@ (80002e4 <i2c_pin_init+0x74>)
 80002aa:	f443 2320 	orr.w	r3, r3, #655360	@ 0xa0000
 80002ae:	6013      	str	r3, [r2, #0]
    GPIOB->PUPDR &= ~(GPIO_PUPDR_PUPD8 | GPIO_PUPDR_PUPD9);
 80002b0:	4b0c      	ldr	r3, [pc, #48]	@ (80002e4 <i2c_pin_init+0x74>)
 80002b2:	68db      	ldr	r3, [r3, #12]
 80002b4:	4a0b      	ldr	r2, [pc, #44]	@ (80002e4 <i2c_pin_init+0x74>)
 80002b6:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 80002ba:	60d3      	str	r3, [r2, #12]
    GPIOB->OTYPER |= GPIO_OTYPER_OT8 | GPIO_OTYPER_OT9;
 80002bc:	4b09      	ldr	r3, [pc, #36]	@ (80002e4 <i2c_pin_init+0x74>)
 80002be:	685b      	ldr	r3, [r3, #4]
 80002c0:	4a08      	ldr	r2, [pc, #32]	@ (80002e4 <i2c_pin_init+0x74>)
 80002c2:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80002c6:	6053      	str	r3, [r2, #4]
    GPIOB->OSPEEDR |= GPIO_OSPEEDR_OSPEED8 | GPIO_OSPEEDR_OSPEED9;
 80002c8:	4b06      	ldr	r3, [pc, #24]	@ (80002e4 <i2c_pin_init+0x74>)
 80002ca:	689b      	ldr	r3, [r3, #8]
 80002cc:	4a05      	ldr	r2, [pc, #20]	@ (80002e4 <i2c_pin_init+0x74>)
 80002ce:	f443 2370 	orr.w	r3, r3, #983040	@ 0xf0000
 80002d2:	6093      	str	r3, [r2, #8]

    return;
 80002d4:	bf00      	nop
}
 80002d6:	46bd      	mov	sp, r7
 80002d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop
 80002e0:	40021000 	.word	0x40021000
 80002e4:	48000400 	.word	0x48000400

080002e8 <eeprom_init>:


void eeprom_init() {
 80002e8:	b580      	push	{r7, lr}
 80002ea:	af00      	add	r7, sp, #0
    i2c_pin_init();
 80002ec:	f7ff ffc0 	bl	8000270 <i2c_pin_init>

    RCC->APB1ENR1 |= RCC_APB1ENR1_I2C1EN;
 80002f0:	4b14      	ldr	r3, [pc, #80]	@ (8000344 <eeprom_init+0x5c>)
 80002f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80002f4:	4a13      	ldr	r2, [pc, #76]	@ (8000344 <eeprom_init+0x5c>)
 80002f6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80002fa:	6593      	str	r3, [r2, #88]	@ 0x58
    
    // clear PE
    I2C1->CR1 &= ~I2C_CR1_PE;
 80002fc:	4b12      	ldr	r3, [pc, #72]	@ (8000348 <eeprom_init+0x60>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	4a11      	ldr	r2, [pc, #68]	@ (8000348 <eeprom_init+0x60>)
 8000302:	f023 0301 	bic.w	r3, r3, #1
 8000306:	6013      	str	r3, [r2, #0]

    // configure ANFOFF DNF
    I2C1->CR1 &= ~I2C_CR1_ANFOFF;
 8000308:	4b0f      	ldr	r3, [pc, #60]	@ (8000348 <eeprom_init+0x60>)
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	4a0e      	ldr	r2, [pc, #56]	@ (8000348 <eeprom_init+0x60>)
 800030e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000312:	6013      	str	r3, [r2, #0]
    I2C1->CR1 &= ~I2C_CR1_DNF;
 8000314:	4b0c      	ldr	r3, [pc, #48]	@ (8000348 <eeprom_init+0x60>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a0b      	ldr	r2, [pc, #44]	@ (8000348 <eeprom_init+0x60>)
 800031a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800031e:	6013      	str	r3, [r2, #0]
//                     (0x3 << I2C_TIMINGR_SCLH_Pos) |
//                     (0x3 << I2C_TIMINGR_SDADEL_Pos) |
//                     (0x3 << I2C_TIMINGR_SCLDEL_Pos);

    // ? which one do I use?
    I2C1->TIMINGR = 0x2010091A; // taken from ioc
 8000320:	4b09      	ldr	r3, [pc, #36]	@ (8000348 <eeprom_init+0x60>)
 8000322:	4a0a      	ldr	r2, [pc, #40]	@ (800034c <eeprom_init+0x64>)
 8000324:	611a      	str	r2, [r3, #16]

    // configure NOSTRETCH
    I2C1->CR1 &= ~I2C_CR1_NOSTRETCH;
 8000326:	4b08      	ldr	r3, [pc, #32]	@ (8000348 <eeprom_init+0x60>)
 8000328:	681b      	ldr	r3, [r3, #0]
 800032a:	4a07      	ldr	r2, [pc, #28]	@ (8000348 <eeprom_init+0x60>)
 800032c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8000330:	6013      	str	r3, [r2, #0]

    // set PE
    I2C1->CR1 |= I2C_CR1_PE;
 8000332:	4b05      	ldr	r3, [pc, #20]	@ (8000348 <eeprom_init+0x60>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	4a04      	ldr	r2, [pc, #16]	@ (8000348 <eeprom_init+0x60>)
 8000338:	f043 0301 	orr.w	r3, r3, #1
 800033c:	6013      	str	r3, [r2, #0]


    return;
 800033e:	bf00      	nop
}
 8000340:	bd80      	pop	{r7, pc}
 8000342:	bf00      	nop
 8000344:	40021000 	.word	0x40021000
 8000348:	40005400 	.word	0x40005400
 800034c:	2010091a 	.word	0x2010091a

08000350 <eeprom_store_byte>:


void eeprom_store_byte(uint8_t data, uint16_t addr) {
 8000350:	b480      	push	{r7}
 8000352:	b085      	sub	sp, #20
 8000354:	af00      	add	r7, sp, #0
 8000356:	4603      	mov	r3, r0
 8000358:	460a      	mov	r2, r1
 800035a:	71fb      	strb	r3, [r7, #7]
 800035c:	4613      	mov	r3, r2
 800035e:	80bb      	strh	r3, [r7, #4]
    for (uint32_t i=0; i<(uint32_t)250e3; i++); // ? do i need delay before and after?
 8000360:	2300      	movs	r3, #0
 8000362:	60fb      	str	r3, [r7, #12]
 8000364:	e002      	b.n	800036c <eeprom_store_byte+0x1c>
 8000366:	68fb      	ldr	r3, [r7, #12]
 8000368:	3301      	adds	r3, #1
 800036a:	60fb      	str	r3, [r7, #12]
 800036c:	68fb      	ldr	r3, [r7, #12]
 800036e:	4a2c      	ldr	r2, [pc, #176]	@ (8000420 <eeprom_store_byte+0xd0>)
 8000370:	4293      	cmp	r3, r2
 8000372:	d9f8      	bls.n	8000366 <eeprom_store_byte+0x16>

    // start -> control -> upper addr -> lower addr -> data -> stop
    
    // configure i2c sending register
    while (I2C1->ISR & I2C_ISR_BUSY);
 8000374:	bf00      	nop
 8000376:	4b2b      	ldr	r3, [pc, #172]	@ (8000424 <eeprom_store_byte+0xd4>)
 8000378:	699b      	ldr	r3, [r3, #24]
 800037a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800037e:	2b00      	cmp	r3, #0
 8000380:	d1f9      	bne.n	8000376 <eeprom_store_byte+0x26>
    I2C1->CR2 = (ADDRING_MODE << I2C_CR2_ADD10_Pos) |
 8000382:	4b28      	ldr	r3, [pc, #160]	@ (8000424 <eeprom_store_byte+0xd4>)
 8000384:	4a28      	ldr	r2, [pc, #160]	@ (8000428 <eeprom_store_byte+0xd8>)
 8000386:	605a      	str	r2, [r3, #4]
                (BYTES_PER_STORE << I2C_CR2_NBYTES_Pos);



    // send addr upper byte
    while (!(I2C1->ISR & I2C_ISR_TXE));
 8000388:	bf00      	nop
 800038a:	4b26      	ldr	r3, [pc, #152]	@ (8000424 <eeprom_store_byte+0xd4>)
 800038c:	699b      	ldr	r3, [r3, #24]
 800038e:	f003 0301 	and.w	r3, r3, #1
 8000392:	2b00      	cmp	r3, #0
 8000394:	d0f9      	beq.n	800038a <eeprom_store_byte+0x3a>
    I2C1->TXDR = (addr >> 8) & 0xFF; // send addr upper byte
 8000396:	88bb      	ldrh	r3, [r7, #4]
 8000398:	0a1b      	lsrs	r3, r3, #8
 800039a:	b29b      	uxth	r3, r3
 800039c:	4a21      	ldr	r2, [pc, #132]	@ (8000424 <eeprom_store_byte+0xd4>)
 800039e:	b2db      	uxtb	r3, r3
 80003a0:	6293      	str	r3, [r2, #40]	@ 0x28


    // send addr lower byte
    while (!(I2C1->ISR & I2C_ISR_TXE));
 80003a2:	bf00      	nop
 80003a4:	4b1f      	ldr	r3, [pc, #124]	@ (8000424 <eeprom_store_byte+0xd4>)
 80003a6:	699b      	ldr	r3, [r3, #24]
 80003a8:	f003 0301 	and.w	r3, r3, #1
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d0f9      	beq.n	80003a4 <eeprom_store_byte+0x54>
    I2C1->TXDR = addr & 0xFF; // send addr lower byte
 80003b0:	88bb      	ldrh	r3, [r7, #4]
 80003b2:	4a1c      	ldr	r2, [pc, #112]	@ (8000424 <eeprom_store_byte+0xd4>)
 80003b4:	b2db      	uxtb	r3, r3
 80003b6:	6293      	str	r3, [r2, #40]	@ 0x28


    // send data byte 
    while (!(I2C1->ISR & I2C_ISR_TXE));
 80003b8:	bf00      	nop
 80003ba:	4b1a      	ldr	r3, [pc, #104]	@ (8000424 <eeprom_store_byte+0xd4>)
 80003bc:	699b      	ldr	r3, [r3, #24]
 80003be:	f003 0301 	and.w	r3, r3, #1
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d0f9      	beq.n	80003ba <eeprom_store_byte+0x6a>
    I2C1->TXDR = data; // send data byte
 80003c6:	4a17      	ldr	r2, [pc, #92]	@ (8000424 <eeprom_store_byte+0xd4>)
 80003c8:	79fb      	ldrb	r3, [r7, #7]
 80003ca:	6293      	str	r3, [r2, #40]	@ 0x28

    // end of transmission
    while (!(I2C1->ISR & I2C_ISR_TC));
 80003cc:	bf00      	nop
 80003ce:	4b15      	ldr	r3, [pc, #84]	@ (8000424 <eeprom_store_byte+0xd4>)
 80003d0:	699b      	ldr	r3, [r3, #24]
 80003d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d0f9      	beq.n	80003ce <eeprom_store_byte+0x7e>
    I2C1->CR2 |= I2C_CR2_STOP;
 80003da:	4b12      	ldr	r3, [pc, #72]	@ (8000424 <eeprom_store_byte+0xd4>)
 80003dc:	685b      	ldr	r3, [r3, #4]
 80003de:	4a11      	ldr	r2, [pc, #68]	@ (8000424 <eeprom_store_byte+0xd4>)
 80003e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80003e4:	6053      	str	r3, [r2, #4]
    while (I2C1->ISR & I2C_ISR_STOPF);
 80003e6:	bf00      	nop
 80003e8:	4b0e      	ldr	r3, [pc, #56]	@ (8000424 <eeprom_store_byte+0xd4>)
 80003ea:	699b      	ldr	r3, [r3, #24]
 80003ec:	f003 0320 	and.w	r3, r3, #32
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d1f9      	bne.n	80003e8 <eeprom_store_byte+0x98>
    I2C1->ICR |= I2C_ICR_STOPCF;
 80003f4:	4b0b      	ldr	r3, [pc, #44]	@ (8000424 <eeprom_store_byte+0xd4>)
 80003f6:	69db      	ldr	r3, [r3, #28]
 80003f8:	4a0a      	ldr	r2, [pc, #40]	@ (8000424 <eeprom_store_byte+0xd4>)
 80003fa:	f043 0320 	orr.w	r3, r3, #32
 80003fe:	61d3      	str	r3, [r2, #28]


    for (uint32_t i=0; i<(uint32_t)250e3; i++);
 8000400:	2300      	movs	r3, #0
 8000402:	60bb      	str	r3, [r7, #8]
 8000404:	e002      	b.n	800040c <eeprom_store_byte+0xbc>
 8000406:	68bb      	ldr	r3, [r7, #8]
 8000408:	3301      	adds	r3, #1
 800040a:	60bb      	str	r3, [r7, #8]
 800040c:	68bb      	ldr	r3, [r7, #8]
 800040e:	4a04      	ldr	r2, [pc, #16]	@ (8000420 <eeprom_store_byte+0xd0>)
 8000410:	4293      	cmp	r3, r2
 8000412:	d9f8      	bls.n	8000406 <eeprom_store_byte+0xb6>


    return;
 8000414:	bf00      	nop
}
 8000416:	3714      	adds	r7, #20
 8000418:	46bd      	mov	sp, r7
 800041a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800041e:	4770      	bx	lr
 8000420:	0003d08f 	.word	0x0003d08f
 8000424:	40005400 	.word	0x40005400
 8000428:	000320a2 	.word	0x000320a2

0800042c <eeprom_load_byte>:

uint8_t eeprom_load_byte(uint16_t addr) {
 800042c:	b480      	push	{r7}
 800042e:	b085      	sub	sp, #20
 8000430:	af00      	add	r7, sp, #0
 8000432:	4603      	mov	r3, r0
 8000434:	80fb      	strh	r3, [r7, #6]
    uint8_t data;

    // start -> control -> upper addr -> lower addr -> start -> control -> read -> stop

    // configure i2c sending register
    while (I2C1->ISR & I2C_ISR_BUSY);
 8000436:	bf00      	nop
 8000438:	4b1a      	ldr	r3, [pc, #104]	@ (80004a4 <eeprom_load_byte+0x78>)
 800043a:	699b      	ldr	r3, [r3, #24]
 800043c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000440:	2b00      	cmp	r3, #0
 8000442:	d1f9      	bne.n	8000438 <eeprom_load_byte+0xc>

    I2C1->CR2 = (ADDRING_MODE << I2C_CR2_ADD10_Pos) |
 8000444:	4b17      	ldr	r3, [pc, #92]	@ (80004a4 <eeprom_load_byte+0x78>)
 8000446:	4a18      	ldr	r2, [pc, #96]	@ (80004a8 <eeprom_load_byte+0x7c>)
 8000448:	605a      	str	r2, [r3, #4]
                (0 << I2C_CR2_AUTOEND_Pos) | 
                (BYTES_PER_ADDR << I2C_CR2_NBYTES_Pos);


    // send addr upper byte
    while (!(I2C1->ISR & I2C_ISR_TXE));
 800044a:	bf00      	nop
 800044c:	4b15      	ldr	r3, [pc, #84]	@ (80004a4 <eeprom_load_byte+0x78>)
 800044e:	699b      	ldr	r3, [r3, #24]
 8000450:	f003 0301 	and.w	r3, r3, #1
 8000454:	2b00      	cmp	r3, #0
 8000456:	d0f9      	beq.n	800044c <eeprom_load_byte+0x20>
    I2C1->TXDR = (addr >> 8) & 0xFF; // send addr upper byte
 8000458:	88fb      	ldrh	r3, [r7, #6]
 800045a:	0a1b      	lsrs	r3, r3, #8
 800045c:	b29b      	uxth	r3, r3
 800045e:	4a11      	ldr	r2, [pc, #68]	@ (80004a4 <eeprom_load_byte+0x78>)
 8000460:	b2db      	uxtb	r3, r3
 8000462:	6293      	str	r3, [r2, #40]	@ 0x28

    // send addr lower byte
    while (!(I2C1->ISR & I2C_ISR_TXE));
 8000464:	bf00      	nop
 8000466:	4b0f      	ldr	r3, [pc, #60]	@ (80004a4 <eeprom_load_byte+0x78>)
 8000468:	699b      	ldr	r3, [r3, #24]
 800046a:	f003 0301 	and.w	r3, r3, #1
 800046e:	2b00      	cmp	r3, #0
 8000470:	d0f9      	beq.n	8000466 <eeprom_load_byte+0x3a>
    I2C1->TXDR = addr & 0xFF; // send addr lower byte
 8000472:	88fb      	ldrh	r3, [r7, #6]
 8000474:	4a0b      	ldr	r2, [pc, #44]	@ (80004a4 <eeprom_load_byte+0x78>)
 8000476:	b2db      	uxtb	r3, r3
 8000478:	6293      	str	r3, [r2, #40]	@ 0x28

    // reconfigure i2c sending register
//    while (I2C1->ISR & I2C_ISR_BUSY);
    I2C1->CR2 = (ADDRING_MODE << I2C_CR2_ADD10_Pos) |
 800047a:	4b0a      	ldr	r3, [pc, #40]	@ (80004a4 <eeprom_load_byte+0x78>)
 800047c:	4a0b      	ldr	r2, [pc, #44]	@ (80004ac <eeprom_load_byte+0x80>)
 800047e:	605a      	str	r2, [r3, #4]
                (1 << I2C_CR2_RD_WRN_Pos) | 
                (1 << I2C_CR2_START_Pos) | 
                (0 << I2C_CR2_AUTOEND_Pos) | 
                (BYTES_PER_LOAD << I2C_CR2_NBYTES_Pos);

    while (!(I2C1->ISR & I2C_ISR_RXNE));
 8000480:	bf00      	nop
 8000482:	4b08      	ldr	r3, [pc, #32]	@ (80004a4 <eeprom_load_byte+0x78>)
 8000484:	699b      	ldr	r3, [r3, #24]
 8000486:	f003 0304 	and.w	r3, r3, #4
 800048a:	2b00      	cmp	r3, #0
 800048c:	d0f9      	beq.n	8000482 <eeprom_load_byte+0x56>
    data = I2C1->RXDR;
 800048e:	4b05      	ldr	r3, [pc, #20]	@ (80004a4 <eeprom_load_byte+0x78>)
 8000490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000492:	73fb      	strb	r3, [r7, #15]

    


    return data;
 8000494:	7bfb      	ldrb	r3, [r7, #15]
}
 8000496:	4618      	mov	r0, r3
 8000498:	3714      	adds	r7, #20
 800049a:	46bd      	mov	sp, r7
 800049c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a0:	4770      	bx	lr
 80004a2:	bf00      	nop
 80004a4:	40005400 	.word	0x40005400
 80004a8:	000220a2 	.word	0x000220a2
 80004ac:	000124a2 	.word	0x000124a2

080004b0 <main>:

#define STRING_SIZE 50

void SystemClock_Config(void);

int main(void) {
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b09e      	sub	sp, #120	@ 0x78
 80004b4:	af02      	add	r7, sp, #8
    HAL_Init();
 80004b6:	f000 fa68 	bl	800098a <HAL_Init>
    SystemClock_Config();
 80004ba:	f000 f849 	bl	8000550 <SystemClock_Config>

    uart_init();
 80004be:	f000 f9a1 	bl	8000804 <uart_init>
    eeprom_init();
 80004c2:	f7ff ff11 	bl	80002e8 <eeprom_init>

    uart_println("Starting");
 80004c6:	481f      	ldr	r0, [pc, #124]	@ (8000544 <main+0x94>)
 80004c8:	f000 f9f4 	bl	80008b4 <uart_println>
    
    char send_array[STRING_SIZE];
    char rec_array[STRING_SIZE];
    
    uint16_t addr = 0x69;
 80004cc:	2369      	movs	r3, #105	@ 0x69
 80004ce:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e

    uint8_t send_data = 31;
 80004d2:	231f      	movs	r3, #31
 80004d4:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d
    snprintf(send_array, STRING_SIZE, "Sending %hu to 0x%hx", send_data, addr);
 80004d8:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 80004dc:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80004e0:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 80004e4:	9300      	str	r3, [sp, #0]
 80004e6:	4613      	mov	r3, r2
 80004e8:	4a17      	ldr	r2, [pc, #92]	@ (8000548 <main+0x98>)
 80004ea:	2132      	movs	r1, #50	@ 0x32
 80004ec:	f001 f9d4 	bl	8001898 <sniprintf>
    eeprom_store_byte(send_data, addr);
 80004f0:	f8b7 206e 	ldrh.w	r2, [r7, #110]	@ 0x6e
 80004f4:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 80004f8:	4611      	mov	r1, r2
 80004fa:	4618      	mov	r0, r3
 80004fc:	f7ff ff28 	bl	8000350 <eeprom_store_byte>
    uart_println(send_array);
 8000500:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000504:	4618      	mov	r0, r3
 8000506:	f000 f9d5 	bl	80008b4 <uart_println>


    uint8_t rec_data = 0xff;
 800050a:	23ff      	movs	r3, #255	@ 0xff
 800050c:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
    rec_data = eeprom_load_byte(addr);
 8000510:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8000514:	4618      	mov	r0, r3
 8000516:	f7ff ff89 	bl	800042c <eeprom_load_byte>
 800051a:	4603      	mov	r3, r0
 800051c:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
    snprintf(rec_array, STRING_SIZE, "Recieving %hu from 0x%hx", rec_data, addr);
 8000520:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 8000524:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8000528:	1d38      	adds	r0, r7, #4
 800052a:	9300      	str	r3, [sp, #0]
 800052c:	4613      	mov	r3, r2
 800052e:	4a07      	ldr	r2, [pc, #28]	@ (800054c <main+0x9c>)
 8000530:	2132      	movs	r1, #50	@ 0x32
 8000532:	f001 f9b1 	bl	8001898 <sniprintf>
    uart_println(rec_array);
 8000536:	1d3b      	adds	r3, r7, #4
 8000538:	4618      	mov	r0, r3
 800053a:	f000 f9bb 	bl	80008b4 <uart_println>

    while (1) {
 800053e:	bf00      	nop
 8000540:	e7fd      	b.n	800053e <main+0x8e>
 8000542:	bf00      	nop
 8000544:	08002218 	.word	0x08002218
 8000548:	08002224 	.word	0x08002224
 800054c:	0800223c 	.word	0x0800223c

08000550 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b096      	sub	sp, #88	@ 0x58
 8000554:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000556:	f107 0314 	add.w	r3, r7, #20
 800055a:	2244      	movs	r2, #68	@ 0x44
 800055c:	2100      	movs	r1, #0
 800055e:	4618      	mov	r0, r3
 8000560:	f001 f9ce 	bl	8001900 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000564:	463b      	mov	r3, r7
 8000566:	2200      	movs	r2, #0
 8000568:	601a      	str	r2, [r3, #0]
 800056a:	605a      	str	r2, [r3, #4]
 800056c:	609a      	str	r2, [r3, #8]
 800056e:	60da      	str	r2, [r3, #12]
 8000570:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000572:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000576:	f000 fb71 	bl	8000c5c <HAL_PWREx_ControlVoltageScaling>
 800057a:	4603      	mov	r3, r0
 800057c:	2b00      	cmp	r3, #0
 800057e:	d001      	beq.n	8000584 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000580:	f000 f838 	bl	80005f4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000584:	2310      	movs	r3, #16
 8000586:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000588:	2301      	movs	r3, #1
 800058a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800058c:	2300      	movs	r3, #0
 800058e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000590:	2360      	movs	r3, #96	@ 0x60
 8000592:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000594:	2302      	movs	r3, #2
 8000596:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000598:	2301      	movs	r3, #1
 800059a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800059c:	2301      	movs	r3, #1
 800059e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 24;
 80005a0:	2318      	movs	r3, #24
 80005a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80005a4:	2307      	movs	r3, #7
 80005a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80005a8:	2302      	movs	r3, #2
 80005aa:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80005ac:	2302      	movs	r3, #2
 80005ae:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005b0:	f107 0314 	add.w	r3, r7, #20
 80005b4:	4618      	mov	r0, r3
 80005b6:	f000 fba7 	bl	8000d08 <HAL_RCC_OscConfig>
 80005ba:	4603      	mov	r3, r0
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d001      	beq.n	80005c4 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80005c0:	f000 f818 	bl	80005f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005c4:	230f      	movs	r3, #15
 80005c6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005c8:	2303      	movs	r3, #3
 80005ca:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005cc:	2300      	movs	r3, #0
 80005ce:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005d0:	2300      	movs	r3, #0
 80005d2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005d4:	2300      	movs	r3, #0
 80005d6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005d8:	463b      	mov	r3, r7
 80005da:	2102      	movs	r1, #2
 80005dc:	4618      	mov	r0, r3
 80005de:	f000 ff6f 	bl	80014c0 <HAL_RCC_ClockConfig>
 80005e2:	4603      	mov	r3, r0
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d001      	beq.n	80005ec <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80005e8:	f000 f804 	bl	80005f4 <Error_Handler>
  }
}
 80005ec:	bf00      	nop
 80005ee:	3758      	adds	r7, #88	@ 0x58
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}

080005f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005f8:	b672      	cpsid	i
}
 80005fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005fc:	bf00      	nop
 80005fe:	e7fd      	b.n	80005fc <Error_Handler+0x8>

08000600 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000600:	b480      	push	{r7}
 8000602:	b083      	sub	sp, #12
 8000604:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000606:	4b0f      	ldr	r3, [pc, #60]	@ (8000644 <HAL_MspInit+0x44>)
 8000608:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800060a:	4a0e      	ldr	r2, [pc, #56]	@ (8000644 <HAL_MspInit+0x44>)
 800060c:	f043 0301 	orr.w	r3, r3, #1
 8000610:	6613      	str	r3, [r2, #96]	@ 0x60
 8000612:	4b0c      	ldr	r3, [pc, #48]	@ (8000644 <HAL_MspInit+0x44>)
 8000614:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000616:	f003 0301 	and.w	r3, r3, #1
 800061a:	607b      	str	r3, [r7, #4]
 800061c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800061e:	4b09      	ldr	r3, [pc, #36]	@ (8000644 <HAL_MspInit+0x44>)
 8000620:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000622:	4a08      	ldr	r2, [pc, #32]	@ (8000644 <HAL_MspInit+0x44>)
 8000624:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000628:	6593      	str	r3, [r2, #88]	@ 0x58
 800062a:	4b06      	ldr	r3, [pc, #24]	@ (8000644 <HAL_MspInit+0x44>)
 800062c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800062e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000632:	603b      	str	r3, [r7, #0]
 8000634:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000636:	bf00      	nop
 8000638:	370c      	adds	r7, #12
 800063a:	46bd      	mov	sp, r7
 800063c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000640:	4770      	bx	lr
 8000642:	bf00      	nop
 8000644:	40021000 	.word	0x40021000

08000648 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800064c:	bf00      	nop
 800064e:	e7fd      	b.n	800064c <NMI_Handler+0x4>

08000650 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000650:	b480      	push	{r7}
 8000652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000654:	bf00      	nop
 8000656:	e7fd      	b.n	8000654 <HardFault_Handler+0x4>

08000658 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800065c:	bf00      	nop
 800065e:	e7fd      	b.n	800065c <MemManage_Handler+0x4>

08000660 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000660:	b480      	push	{r7}
 8000662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000664:	bf00      	nop
 8000666:	e7fd      	b.n	8000664 <BusFault_Handler+0x4>

08000668 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800066c:	bf00      	nop
 800066e:	e7fd      	b.n	800066c <UsageFault_Handler+0x4>

08000670 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000674:	bf00      	nop
 8000676:	46bd      	mov	sp, r7
 8000678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067c:	4770      	bx	lr

0800067e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800067e:	b480      	push	{r7}
 8000680:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000682:	bf00      	nop
 8000684:	46bd      	mov	sp, r7
 8000686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068a:	4770      	bx	lr

0800068c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000690:	bf00      	nop
 8000692:	46bd      	mov	sp, r7
 8000694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000698:	4770      	bx	lr

0800069a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800069a:	b580      	push	{r7, lr}
 800069c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800069e:	f000 f9c9 	bl	8000a34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006a2:	bf00      	nop
 80006a4:	bd80      	pop	{r7, pc}
	...

080006a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b086      	sub	sp, #24
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80006b0:	4a14      	ldr	r2, [pc, #80]	@ (8000704 <_sbrk+0x5c>)
 80006b2:	4b15      	ldr	r3, [pc, #84]	@ (8000708 <_sbrk+0x60>)
 80006b4:	1ad3      	subs	r3, r2, r3
 80006b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80006b8:	697b      	ldr	r3, [r7, #20]
 80006ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80006bc:	4b13      	ldr	r3, [pc, #76]	@ (800070c <_sbrk+0x64>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d102      	bne.n	80006ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80006c4:	4b11      	ldr	r3, [pc, #68]	@ (800070c <_sbrk+0x64>)
 80006c6:	4a12      	ldr	r2, [pc, #72]	@ (8000710 <_sbrk+0x68>)
 80006c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80006ca:	4b10      	ldr	r3, [pc, #64]	@ (800070c <_sbrk+0x64>)
 80006cc:	681a      	ldr	r2, [r3, #0]
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	4413      	add	r3, r2
 80006d2:	693a      	ldr	r2, [r7, #16]
 80006d4:	429a      	cmp	r2, r3
 80006d6:	d207      	bcs.n	80006e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80006d8:	f001 f91a 	bl	8001910 <__errno>
 80006dc:	4603      	mov	r3, r0
 80006de:	220c      	movs	r2, #12
 80006e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80006e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80006e6:	e009      	b.n	80006fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80006e8:	4b08      	ldr	r3, [pc, #32]	@ (800070c <_sbrk+0x64>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80006ee:	4b07      	ldr	r3, [pc, #28]	@ (800070c <_sbrk+0x64>)
 80006f0:	681a      	ldr	r2, [r3, #0]
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	4413      	add	r3, r2
 80006f6:	4a05      	ldr	r2, [pc, #20]	@ (800070c <_sbrk+0x64>)
 80006f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80006fa:	68fb      	ldr	r3, [r7, #12]
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	3718      	adds	r7, #24
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	20018000 	.word	0x20018000
 8000708:	00000400 	.word	0x00000400
 800070c:	20000078 	.word	0x20000078
 8000710:	200001d0 	.word	0x200001d0

08000714 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000718:	4b06      	ldr	r3, [pc, #24]	@ (8000734 <SystemInit+0x20>)
 800071a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800071e:	4a05      	ldr	r2, [pc, #20]	@ (8000734 <SystemInit+0x20>)
 8000720:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000724:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000728:	bf00      	nop
 800072a:	46bd      	mov	sp, r7
 800072c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000730:	4770      	bx	lr
 8000732:	bf00      	nop
 8000734:	e000ed00 	.word	0xe000ed00

08000738 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000738:	b480      	push	{r7}
 800073a:	b083      	sub	sp, #12
 800073c:	af00      	add	r7, sp, #0
 800073e:	4603      	mov	r3, r0
 8000740:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000746:	2b00      	cmp	r3, #0
 8000748:	db0b      	blt.n	8000762 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800074a:	79fb      	ldrb	r3, [r7, #7]
 800074c:	f003 021f 	and.w	r2, r3, #31
 8000750:	4907      	ldr	r1, [pc, #28]	@ (8000770 <__NVIC_EnableIRQ+0x38>)
 8000752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000756:	095b      	lsrs	r3, r3, #5
 8000758:	2001      	movs	r0, #1
 800075a:	fa00 f202 	lsl.w	r2, r0, r2
 800075e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000762:	bf00      	nop
 8000764:	370c      	adds	r7, #12
 8000766:	46bd      	mov	sp, r7
 8000768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076c:	4770      	bx	lr
 800076e:	bf00      	nop
 8000770:	e000e100 	.word	0xe000e100

08000774 <uart_pin_init>:

static volatile int flag;
static volatile char value;

// configure the USART pins
void uart_pin_init(void) {
 8000774:	b480      	push	{r7}
 8000776:	af00      	add	r7, sp, #0
    RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 8000778:	4b21      	ldr	r3, [pc, #132]	@ (8000800 <uart_pin_init+0x8c>)
 800077a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800077c:	4a20      	ldr	r2, [pc, #128]	@ (8000800 <uart_pin_init+0x8c>)
 800077e:	f043 0301 	orr.w	r3, r3, #1
 8000782:	64d3      	str	r3, [r2, #76]	@ 0x4c

    USART_PORT->AFR[0] &= ~(GPIO_AFRL_AFSEL2 | GPIO_AFRL_AFSEL3);
 8000784:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000788:	6a1b      	ldr	r3, [r3, #32]
 800078a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800078e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8000792:	6213      	str	r3, [r2, #32]
    USART_PORT->AFR[0] |= (USART_AF << GPIO_AFRL_AFSEL2_Pos | USART_AF << GPIO_AFRL_AFSEL3_Pos);
 8000794:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000798:	6a1b      	ldr	r3, [r3, #32]
 800079a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800079e:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 80007a2:	6213      	str	r3, [r2, #32]

    USART_PORT->MODER &= ~(GPIO_MODER_MODE2 | GPIO_MODER_MODE3);
 80007a4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80007ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80007b2:	6013      	str	r3, [r2, #0]
    USART_PORT->MODER |= (GPIO_MODER_MODE2_1 | GPIO_MODER_MODE3_1);
 80007b4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80007be:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 80007c2:	6013      	str	r3, [r2, #0]
    USART_PORT->OSPEEDR |= (GPIO_OSPEEDR_OSPEED2 | GPIO_OSPEEDR_OSPEED3);
 80007c4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80007c8:	689b      	ldr	r3, [r3, #8]
 80007ca:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80007ce:	f043 03f0 	orr.w	r3, r3, #240	@ 0xf0
 80007d2:	6093      	str	r3, [r2, #8]
    USART_PORT->PUPDR &= ~(GPIO_PUPDR_PUPD2 | GPIO_PUPDR_PUPD3);
 80007d4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80007d8:	68db      	ldr	r3, [r3, #12]
 80007da:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80007de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80007e2:	60d3      	str	r3, [r2, #12]
    USART_PORT->OTYPER &= ~(GPIO_OTYPER_OT2 | GPIO_OTYPER_OT3);
 80007e4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80007e8:	685b      	ldr	r3, [r3, #4]
 80007ea:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80007ee:	f023 030c 	bic.w	r3, r3, #12
 80007f2:	6053      	str	r3, [r2, #4]
    return;
 80007f4:	bf00      	nop
}
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr
 80007fe:	bf00      	nop
 8000800:	40021000 	.word	0x40021000

08000804 <uart_init>:

// configure the USART peripheral
void uart_init(void) {
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
    uart_pin_init();
 8000808:	f7ff ffb4 	bl	8000774 <uart_pin_init>

    RCC->APB1ENR1 |= RCC_APB1ENR1_USART2EN;
 800080c:	4b0f      	ldr	r3, [pc, #60]	@ (800084c <uart_init+0x48>)
 800080e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000810:	4a0e      	ldr	r2, [pc, #56]	@ (800084c <uart_init+0x48>)
 8000812:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000816:	6593      	str	r3, [r2, #88]	@ 0x58
    // 8-bit data, oversampling by 16, 1 stop bit, no parity bit, rx interrupt enabled
    USART2->CR1 = (USART_CR1_TE | USART_CR1_RE | USART_CR1_RXNEIE); // might not need rx intr
 8000818:	4b0d      	ldr	r3, [pc, #52]	@ (8000850 <uart_init+0x4c>)
 800081a:	222c      	movs	r2, #44	@ 0x2c
 800081c:	601a      	str	r2, [r3, #0]
    USART2->BRR = USART_BRR;        // set baud rate
 800081e:	4b0c      	ldr	r3, [pc, #48]	@ (8000850 <uart_init+0x4c>)
 8000820:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
 8000824:	60da      	str	r2, [r3, #12]

    NVIC_EnableIRQ(USART2_IRQn);
 8000826:	2026      	movs	r0, #38	@ 0x26
 8000828:	f7ff ff86 	bl	8000738 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 800082c:	b662      	cpsie	i
}
 800082e:	bf00      	nop
    __enable_irq();

    USART2->CR1 |= USART_CR1_UE;   // enable USART2
 8000830:	4b07      	ldr	r3, [pc, #28]	@ (8000850 <uart_init+0x4c>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	4a06      	ldr	r2, [pc, #24]	@ (8000850 <uart_init+0x4c>)
 8000836:	f043 0301 	orr.w	r3, r3, #1
 800083a:	6013      	str	r3, [r2, #0]

    uart_clear_screen();
 800083c:	f000 f858 	bl	80008f0 <uart_clear_screen>
    uart_send_escape("[?25l"); // hide cursor
 8000840:	4804      	ldr	r0, [pc, #16]	@ (8000854 <uart_init+0x50>)
 8000842:	f000 f847 	bl	80008d4 <uart_send_escape>
    return;
 8000846:	bf00      	nop
}
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	40021000 	.word	0x40021000
 8000850:	40004400 	.word	0x40004400
 8000854:	08002258 	.word	0x08002258

08000858 <uart_send_char>:

void uart_send_char(char c) {
 8000858:	b480      	push	{r7}
 800085a:	b083      	sub	sp, #12
 800085c:	af00      	add	r7, sp, #0
 800085e:	4603      	mov	r3, r0
 8000860:	71fb      	strb	r3, [r7, #7]
    while (!(USART2->ISR & USART_ISR_TXE));
 8000862:	bf00      	nop
 8000864:	4b07      	ldr	r3, [pc, #28]	@ (8000884 <uart_send_char+0x2c>)
 8000866:	69db      	ldr	r3, [r3, #28]
 8000868:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800086c:	2b00      	cmp	r3, #0
 800086e:	d0f9      	beq.n	8000864 <uart_send_char+0xc>
    USART2->TDR = c;
 8000870:	4b04      	ldr	r3, [pc, #16]	@ (8000884 <uart_send_char+0x2c>)
 8000872:	79fa      	ldrb	r2, [r7, #7]
 8000874:	b292      	uxth	r2, r2
 8000876:	851a      	strh	r2, [r3, #40]	@ 0x28

    return;
 8000878:	bf00      	nop
}
 800087a:	370c      	adds	r7, #12
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr
 8000884:	40004400 	.word	0x40004400

08000888 <uart_send_string>:

void uart_send_string(const char* str) {
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
    while (*str != '\0') {
 8000890:	e007      	b.n	80008a2 <uart_send_string+0x1a>
        uart_send_char(*str);
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	4618      	mov	r0, r3
 8000898:	f7ff ffde 	bl	8000858 <uart_send_char>
        str++;
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	3301      	adds	r3, #1
 80008a0:	607b      	str	r3, [r7, #4]
    while (*str != '\0') {
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	781b      	ldrb	r3, [r3, #0]
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d1f3      	bne.n	8000892 <uart_send_string+0xa>
    }

    return;
 80008aa:	bf00      	nop
}
 80008ac:	3708      	adds	r7, #8
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
	...

080008b4 <uart_println>:

void uart_println(const char* str) {
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
    uart_send_string(str);
 80008bc:	6878      	ldr	r0, [r7, #4]
 80008be:	f7ff ffe3 	bl	8000888 <uart_send_string>
    uart_send_escape("[1E");
 80008c2:	4803      	ldr	r0, [pc, #12]	@ (80008d0 <uart_println+0x1c>)
 80008c4:	f000 f806 	bl	80008d4 <uart_send_escape>

    return;
 80008c8:	bf00      	nop
}
 80008ca:	3708      	adds	r7, #8
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	08002260 	.word	0x08002260

080008d4 <uart_send_escape>:

void uart_send_escape(const char* str) {
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
    uart_send_char(ESC_CHAR);
 80008dc:	201b      	movs	r0, #27
 80008de:	f7ff ffbb 	bl	8000858 <uart_send_char>
    uart_send_string(str);
 80008e2:	6878      	ldr	r0, [r7, #4]
 80008e4:	f7ff ffd0 	bl	8000888 <uart_send_string>

    return;
 80008e8:	bf00      	nop
}
 80008ea:	3708      	adds	r7, #8
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}

080008f0 <uart_clear_screen>:


void uart_clear_screen(void) {
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
    uart_send_escape("[2J");
 80008f4:	4803      	ldr	r0, [pc, #12]	@ (8000904 <uart_clear_screen+0x14>)
 80008f6:	f7ff ffed 	bl	80008d4 <uart_send_escape>
    uart_send_escape("[H");
 80008fa:	4803      	ldr	r0, [pc, #12]	@ (8000908 <uart_clear_screen+0x18>)
 80008fc:	f7ff ffea 	bl	80008d4 <uart_send_escape>

    return;
 8000900:	bf00      	nop
}
 8000902:	bd80      	pop	{r7, pc}
 8000904:	08002264 	.word	0x08002264
 8000908:	08002268 	.word	0x08002268

0800090c <USART2_IRQHandler>:

void USART2_IRQHandler(void) {
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0
    value = USART2->RDR;
 8000910:	4b06      	ldr	r3, [pc, #24]	@ (800092c <USART2_IRQHandler+0x20>)
 8000912:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8000914:	b29b      	uxth	r3, r3
 8000916:	b2da      	uxtb	r2, r3
 8000918:	4b05      	ldr	r3, [pc, #20]	@ (8000930 <USART2_IRQHandler+0x24>)
 800091a:	701a      	strb	r2, [r3, #0]
    flag = 1;
 800091c:	4b05      	ldr	r3, [pc, #20]	@ (8000934 <USART2_IRQHandler+0x28>)
 800091e:	2201      	movs	r2, #1
 8000920:	601a      	str	r2, [r3, #0]
    return;
 8000922:	bf00      	nop
}
 8000924:	46bd      	mov	sp, r7
 8000926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092a:	4770      	bx	lr
 800092c:	40004400 	.word	0x40004400
 8000930:	20000080 	.word	0x20000080
 8000934:	2000007c 	.word	0x2000007c

08000938 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000938:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000970 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800093c:	f7ff feea 	bl	8000714 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000940:	480c      	ldr	r0, [pc, #48]	@ (8000974 <LoopForever+0x6>)
  ldr r1, =_edata
 8000942:	490d      	ldr	r1, [pc, #52]	@ (8000978 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000944:	4a0d      	ldr	r2, [pc, #52]	@ (800097c <LoopForever+0xe>)
  movs r3, #0
 8000946:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000948:	e002      	b.n	8000950 <LoopCopyDataInit>

0800094a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800094a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800094c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800094e:	3304      	adds	r3, #4

08000950 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000950:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000952:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000954:	d3f9      	bcc.n	800094a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000956:	4a0a      	ldr	r2, [pc, #40]	@ (8000980 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000958:	4c0a      	ldr	r4, [pc, #40]	@ (8000984 <LoopForever+0x16>)
  movs r3, #0
 800095a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800095c:	e001      	b.n	8000962 <LoopFillZerobss>

0800095e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800095e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000960:	3204      	adds	r2, #4

08000962 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000962:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000964:	d3fb      	bcc.n	800095e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000966:	f000 ffd9 	bl	800191c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800096a:	f7ff fda1 	bl	80004b0 <main>

0800096e <LoopForever>:

LoopForever:
    b LoopForever
 800096e:	e7fe      	b.n	800096e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000970:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000974:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000978:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800097c:	080022f0 	.word	0x080022f0
  ldr r2, =_sbss
 8000980:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000984:	200001d0 	.word	0x200001d0

08000988 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000988:	e7fe      	b.n	8000988 <ADC1_2_IRQHandler>

0800098a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800098a:	b580      	push	{r7, lr}
 800098c:	b082      	sub	sp, #8
 800098e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000990:	2300      	movs	r3, #0
 8000992:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000994:	2003      	movs	r0, #3
 8000996:	f000 f91f 	bl	8000bd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800099a:	200f      	movs	r0, #15
 800099c:	f000 f80e 	bl	80009bc <HAL_InitTick>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d002      	beq.n	80009ac <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80009a6:	2301      	movs	r3, #1
 80009a8:	71fb      	strb	r3, [r7, #7]
 80009aa:	e001      	b.n	80009b0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80009ac:	f7ff fe28 	bl	8000600 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80009b0:	79fb      	ldrb	r3, [r7, #7]
}
 80009b2:	4618      	mov	r0, r3
 80009b4:	3708      	adds	r7, #8
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
	...

080009bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b084      	sub	sp, #16
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80009c4:	2300      	movs	r3, #0
 80009c6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80009c8:	4b17      	ldr	r3, [pc, #92]	@ (8000a28 <HAL_InitTick+0x6c>)
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d023      	beq.n	8000a18 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80009d0:	4b16      	ldr	r3, [pc, #88]	@ (8000a2c <HAL_InitTick+0x70>)
 80009d2:	681a      	ldr	r2, [r3, #0]
 80009d4:	4b14      	ldr	r3, [pc, #80]	@ (8000a28 <HAL_InitTick+0x6c>)
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	4619      	mov	r1, r3
 80009da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009de:	fbb3 f3f1 	udiv	r3, r3, r1
 80009e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80009e6:	4618      	mov	r0, r3
 80009e8:	f000 f91d 	bl	8000c26 <HAL_SYSTICK_Config>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d10f      	bne.n	8000a12 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	2b0f      	cmp	r3, #15
 80009f6:	d809      	bhi.n	8000a0c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009f8:	2200      	movs	r2, #0
 80009fa:	6879      	ldr	r1, [r7, #4]
 80009fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000a00:	f000 f8f5 	bl	8000bee <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a04:	4a0a      	ldr	r2, [pc, #40]	@ (8000a30 <HAL_InitTick+0x74>)
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	6013      	str	r3, [r2, #0]
 8000a0a:	e007      	b.n	8000a1c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	73fb      	strb	r3, [r7, #15]
 8000a10:	e004      	b.n	8000a1c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000a12:	2301      	movs	r3, #1
 8000a14:	73fb      	strb	r3, [r7, #15]
 8000a16:	e001      	b.n	8000a1c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000a18:	2301      	movs	r3, #1
 8000a1a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000a1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a1e:	4618      	mov	r0, r3
 8000a20:	3710      	adds	r7, #16
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	20000008 	.word	0x20000008
 8000a2c:	20000000 	.word	0x20000000
 8000a30:	20000004 	.word	0x20000004

08000a34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000a38:	4b06      	ldr	r3, [pc, #24]	@ (8000a54 <HAL_IncTick+0x20>)
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	461a      	mov	r2, r3
 8000a3e:	4b06      	ldr	r3, [pc, #24]	@ (8000a58 <HAL_IncTick+0x24>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	4413      	add	r3, r2
 8000a44:	4a04      	ldr	r2, [pc, #16]	@ (8000a58 <HAL_IncTick+0x24>)
 8000a46:	6013      	str	r3, [r2, #0]
}
 8000a48:	bf00      	nop
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop
 8000a54:	20000008 	.word	0x20000008
 8000a58:	20000084 	.word	0x20000084

08000a5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
  return uwTick;
 8000a60:	4b03      	ldr	r3, [pc, #12]	@ (8000a70 <HAL_GetTick+0x14>)
 8000a62:	681b      	ldr	r3, [r3, #0]
}
 8000a64:	4618      	mov	r0, r3
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop
 8000a70:	20000084 	.word	0x20000084

08000a74 <__NVIC_SetPriorityGrouping>:
{
 8000a74:	b480      	push	{r7}
 8000a76:	b085      	sub	sp, #20
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	f003 0307 	and.w	r3, r3, #7
 8000a82:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a84:	4b0c      	ldr	r3, [pc, #48]	@ (8000ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8000a86:	68db      	ldr	r3, [r3, #12]
 8000a88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a8a:	68ba      	ldr	r2, [r7, #8]
 8000a8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a90:	4013      	ands	r3, r2
 8000a92:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a98:	68bb      	ldr	r3, [r7, #8]
 8000a9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a9c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000aa0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000aa4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000aa6:	4a04      	ldr	r2, [pc, #16]	@ (8000ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8000aa8:	68bb      	ldr	r3, [r7, #8]
 8000aaa:	60d3      	str	r3, [r2, #12]
}
 8000aac:	bf00      	nop
 8000aae:	3714      	adds	r7, #20
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab6:	4770      	bx	lr
 8000ab8:	e000ed00 	.word	0xe000ed00

08000abc <__NVIC_GetPriorityGrouping>:
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ac0:	4b04      	ldr	r3, [pc, #16]	@ (8000ad4 <__NVIC_GetPriorityGrouping+0x18>)
 8000ac2:	68db      	ldr	r3, [r3, #12]
 8000ac4:	0a1b      	lsrs	r3, r3, #8
 8000ac6:	f003 0307 	and.w	r3, r3, #7
}
 8000aca:	4618      	mov	r0, r3
 8000acc:	46bd      	mov	sp, r7
 8000ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad2:	4770      	bx	lr
 8000ad4:	e000ed00 	.word	0xe000ed00

08000ad8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	4603      	mov	r3, r0
 8000ae0:	6039      	str	r1, [r7, #0]
 8000ae2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	db0a      	blt.n	8000b02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	b2da      	uxtb	r2, r3
 8000af0:	490c      	ldr	r1, [pc, #48]	@ (8000b24 <__NVIC_SetPriority+0x4c>)
 8000af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000af6:	0112      	lsls	r2, r2, #4
 8000af8:	b2d2      	uxtb	r2, r2
 8000afa:	440b      	add	r3, r1
 8000afc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b00:	e00a      	b.n	8000b18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	b2da      	uxtb	r2, r3
 8000b06:	4908      	ldr	r1, [pc, #32]	@ (8000b28 <__NVIC_SetPriority+0x50>)
 8000b08:	79fb      	ldrb	r3, [r7, #7]
 8000b0a:	f003 030f 	and.w	r3, r3, #15
 8000b0e:	3b04      	subs	r3, #4
 8000b10:	0112      	lsls	r2, r2, #4
 8000b12:	b2d2      	uxtb	r2, r2
 8000b14:	440b      	add	r3, r1
 8000b16:	761a      	strb	r2, [r3, #24]
}
 8000b18:	bf00      	nop
 8000b1a:	370c      	adds	r7, #12
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b22:	4770      	bx	lr
 8000b24:	e000e100 	.word	0xe000e100
 8000b28:	e000ed00 	.word	0xe000ed00

08000b2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	b089      	sub	sp, #36	@ 0x24
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	60f8      	str	r0, [r7, #12]
 8000b34:	60b9      	str	r1, [r7, #8]
 8000b36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	f003 0307 	and.w	r3, r3, #7
 8000b3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b40:	69fb      	ldr	r3, [r7, #28]
 8000b42:	f1c3 0307 	rsb	r3, r3, #7
 8000b46:	2b04      	cmp	r3, #4
 8000b48:	bf28      	it	cs
 8000b4a:	2304      	movcs	r3, #4
 8000b4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b4e:	69fb      	ldr	r3, [r7, #28]
 8000b50:	3304      	adds	r3, #4
 8000b52:	2b06      	cmp	r3, #6
 8000b54:	d902      	bls.n	8000b5c <NVIC_EncodePriority+0x30>
 8000b56:	69fb      	ldr	r3, [r7, #28]
 8000b58:	3b03      	subs	r3, #3
 8000b5a:	e000      	b.n	8000b5e <NVIC_EncodePriority+0x32>
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b60:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000b64:	69bb      	ldr	r3, [r7, #24]
 8000b66:	fa02 f303 	lsl.w	r3, r2, r3
 8000b6a:	43da      	mvns	r2, r3
 8000b6c:	68bb      	ldr	r3, [r7, #8]
 8000b6e:	401a      	ands	r2, r3
 8000b70:	697b      	ldr	r3, [r7, #20]
 8000b72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b74:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b7e:	43d9      	mvns	r1, r3
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b84:	4313      	orrs	r3, r2
         );
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	3724      	adds	r7, #36	@ 0x24
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr
	...

08000b94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	3b01      	subs	r3, #1
 8000ba0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000ba4:	d301      	bcc.n	8000baa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	e00f      	b.n	8000bca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000baa:	4a0a      	ldr	r2, [pc, #40]	@ (8000bd4 <SysTick_Config+0x40>)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	3b01      	subs	r3, #1
 8000bb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bb2:	210f      	movs	r1, #15
 8000bb4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bb8:	f7ff ff8e 	bl	8000ad8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bbc:	4b05      	ldr	r3, [pc, #20]	@ (8000bd4 <SysTick_Config+0x40>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bc2:	4b04      	ldr	r3, [pc, #16]	@ (8000bd4 <SysTick_Config+0x40>)
 8000bc4:	2207      	movs	r2, #7
 8000bc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bc8:	2300      	movs	r3, #0
}
 8000bca:	4618      	mov	r0, r3
 8000bcc:	3708      	adds	r7, #8
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	e000e010 	.word	0xe000e010

08000bd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000be0:	6878      	ldr	r0, [r7, #4]
 8000be2:	f7ff ff47 	bl	8000a74 <__NVIC_SetPriorityGrouping>
}
 8000be6:	bf00      	nop
 8000be8:	3708      	adds	r7, #8
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}

08000bee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bee:	b580      	push	{r7, lr}
 8000bf0:	b086      	sub	sp, #24
 8000bf2:	af00      	add	r7, sp, #0
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	60b9      	str	r1, [r7, #8]
 8000bf8:	607a      	str	r2, [r7, #4]
 8000bfa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000c00:	f7ff ff5c 	bl	8000abc <__NVIC_GetPriorityGrouping>
 8000c04:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c06:	687a      	ldr	r2, [r7, #4]
 8000c08:	68b9      	ldr	r1, [r7, #8]
 8000c0a:	6978      	ldr	r0, [r7, #20]
 8000c0c:	f7ff ff8e 	bl	8000b2c <NVIC_EncodePriority>
 8000c10:	4602      	mov	r2, r0
 8000c12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c16:	4611      	mov	r1, r2
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f7ff ff5d 	bl	8000ad8 <__NVIC_SetPriority>
}
 8000c1e:	bf00      	nop
 8000c20:	3718      	adds	r7, #24
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}

08000c26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c26:	b580      	push	{r7, lr}
 8000c28:	b082      	sub	sp, #8
 8000c2a:	af00      	add	r7, sp, #0
 8000c2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c2e:	6878      	ldr	r0, [r7, #4]
 8000c30:	f7ff ffb0 	bl	8000b94 <SysTick_Config>
 8000c34:	4603      	mov	r3, r0
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
	...

08000c40 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000c44:	4b04      	ldr	r3, [pc, #16]	@ (8000c58 <HAL_PWREx_GetVoltageRange+0x18>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop
 8000c58:	40007000 	.word	0x40007000

08000c5c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b085      	sub	sp, #20
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000c6a:	d130      	bne.n	8000cce <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000c6c:	4b23      	ldr	r3, [pc, #140]	@ (8000cfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000c74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000c78:	d038      	beq.n	8000cec <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c7a:	4b20      	ldr	r3, [pc, #128]	@ (8000cfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000c82:	4a1e      	ldr	r2, [pc, #120]	@ (8000cfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c84:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c88:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000c8a:	4b1d      	ldr	r3, [pc, #116]	@ (8000d00 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	2232      	movs	r2, #50	@ 0x32
 8000c90:	fb02 f303 	mul.w	r3, r2, r3
 8000c94:	4a1b      	ldr	r2, [pc, #108]	@ (8000d04 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000c96:	fba2 2303 	umull	r2, r3, r2, r3
 8000c9a:	0c9b      	lsrs	r3, r3, #18
 8000c9c:	3301      	adds	r3, #1
 8000c9e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000ca0:	e002      	b.n	8000ca8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	3b01      	subs	r3, #1
 8000ca6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000ca8:	4b14      	ldr	r3, [pc, #80]	@ (8000cfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000caa:	695b      	ldr	r3, [r3, #20]
 8000cac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000cb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000cb4:	d102      	bne.n	8000cbc <HAL_PWREx_ControlVoltageScaling+0x60>
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d1f2      	bne.n	8000ca2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000cbc:	4b0f      	ldr	r3, [pc, #60]	@ (8000cfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000cbe:	695b      	ldr	r3, [r3, #20]
 8000cc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000cc4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000cc8:	d110      	bne.n	8000cec <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000cca:	2303      	movs	r3, #3
 8000ccc:	e00f      	b.n	8000cee <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000cce:	4b0b      	ldr	r3, [pc, #44]	@ (8000cfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000cd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000cda:	d007      	beq.n	8000cec <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000cdc:	4b07      	ldr	r3, [pc, #28]	@ (8000cfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000ce4:	4a05      	ldr	r2, [pc, #20]	@ (8000cfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ce6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000cea:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000cec:	2300      	movs	r3, #0
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	3714      	adds	r7, #20
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr
 8000cfa:	bf00      	nop
 8000cfc:	40007000 	.word	0x40007000
 8000d00:	20000000 	.word	0x20000000
 8000d04:	431bde83 	.word	0x431bde83

08000d08 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b088      	sub	sp, #32
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d101      	bne.n	8000d1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d16:	2301      	movs	r3, #1
 8000d18:	e3ca      	b.n	80014b0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000d1a:	4b97      	ldr	r3, [pc, #604]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000d1c:	689b      	ldr	r3, [r3, #8]
 8000d1e:	f003 030c 	and.w	r3, r3, #12
 8000d22:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000d24:	4b94      	ldr	r3, [pc, #592]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000d26:	68db      	ldr	r3, [r3, #12]
 8000d28:	f003 0303 	and.w	r3, r3, #3
 8000d2c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	f003 0310 	and.w	r3, r3, #16
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	f000 80e4 	beq.w	8000f04 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000d3c:	69bb      	ldr	r3, [r7, #24]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d007      	beq.n	8000d52 <HAL_RCC_OscConfig+0x4a>
 8000d42:	69bb      	ldr	r3, [r7, #24]
 8000d44:	2b0c      	cmp	r3, #12
 8000d46:	f040 808b 	bne.w	8000e60 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000d4a:	697b      	ldr	r3, [r7, #20]
 8000d4c:	2b01      	cmp	r3, #1
 8000d4e:	f040 8087 	bne.w	8000e60 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000d52:	4b89      	ldr	r3, [pc, #548]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	f003 0302 	and.w	r3, r3, #2
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d005      	beq.n	8000d6a <HAL_RCC_OscConfig+0x62>
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	699b      	ldr	r3, [r3, #24]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d101      	bne.n	8000d6a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000d66:	2301      	movs	r3, #1
 8000d68:	e3a2      	b.n	80014b0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	6a1a      	ldr	r2, [r3, #32]
 8000d6e:	4b82      	ldr	r3, [pc, #520]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f003 0308 	and.w	r3, r3, #8
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d004      	beq.n	8000d84 <HAL_RCC_OscConfig+0x7c>
 8000d7a:	4b7f      	ldr	r3, [pc, #508]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000d82:	e005      	b.n	8000d90 <HAL_RCC_OscConfig+0x88>
 8000d84:	4b7c      	ldr	r3, [pc, #496]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000d86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000d8a:	091b      	lsrs	r3, r3, #4
 8000d8c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000d90:	4293      	cmp	r3, r2
 8000d92:	d223      	bcs.n	8000ddc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	6a1b      	ldr	r3, [r3, #32]
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f000 fd1d 	bl	80017d8 <RCC_SetFlashLatencyFromMSIRange>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000da4:	2301      	movs	r3, #1
 8000da6:	e383      	b.n	80014b0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000da8:	4b73      	ldr	r3, [pc, #460]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a72      	ldr	r2, [pc, #456]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000dae:	f043 0308 	orr.w	r3, r3, #8
 8000db2:	6013      	str	r3, [r2, #0]
 8000db4:	4b70      	ldr	r3, [pc, #448]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	6a1b      	ldr	r3, [r3, #32]
 8000dc0:	496d      	ldr	r1, [pc, #436]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000dc2:	4313      	orrs	r3, r2
 8000dc4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000dc6:	4b6c      	ldr	r3, [pc, #432]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000dc8:	685b      	ldr	r3, [r3, #4]
 8000dca:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	69db      	ldr	r3, [r3, #28]
 8000dd2:	021b      	lsls	r3, r3, #8
 8000dd4:	4968      	ldr	r1, [pc, #416]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000dd6:	4313      	orrs	r3, r2
 8000dd8:	604b      	str	r3, [r1, #4]
 8000dda:	e025      	b.n	8000e28 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000ddc:	4b66      	ldr	r3, [pc, #408]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	4a65      	ldr	r2, [pc, #404]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000de2:	f043 0308 	orr.w	r3, r3, #8
 8000de6:	6013      	str	r3, [r2, #0]
 8000de8:	4b63      	ldr	r3, [pc, #396]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	6a1b      	ldr	r3, [r3, #32]
 8000df4:	4960      	ldr	r1, [pc, #384]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000df6:	4313      	orrs	r3, r2
 8000df8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000dfa:	4b5f      	ldr	r3, [pc, #380]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000dfc:	685b      	ldr	r3, [r3, #4]
 8000dfe:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	69db      	ldr	r3, [r3, #28]
 8000e06:	021b      	lsls	r3, r3, #8
 8000e08:	495b      	ldr	r1, [pc, #364]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000e0a:	4313      	orrs	r3, r2
 8000e0c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000e0e:	69bb      	ldr	r3, [r7, #24]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d109      	bne.n	8000e28 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	6a1b      	ldr	r3, [r3, #32]
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f000 fcdd 	bl	80017d8 <RCC_SetFlashLatencyFromMSIRange>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d001      	beq.n	8000e28 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000e24:	2301      	movs	r3, #1
 8000e26:	e343      	b.n	80014b0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000e28:	f000 fc4a 	bl	80016c0 <HAL_RCC_GetSysClockFreq>
 8000e2c:	4602      	mov	r2, r0
 8000e2e:	4b52      	ldr	r3, [pc, #328]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000e30:	689b      	ldr	r3, [r3, #8]
 8000e32:	091b      	lsrs	r3, r3, #4
 8000e34:	f003 030f 	and.w	r3, r3, #15
 8000e38:	4950      	ldr	r1, [pc, #320]	@ (8000f7c <HAL_RCC_OscConfig+0x274>)
 8000e3a:	5ccb      	ldrb	r3, [r1, r3]
 8000e3c:	f003 031f 	and.w	r3, r3, #31
 8000e40:	fa22 f303 	lsr.w	r3, r2, r3
 8000e44:	4a4e      	ldr	r2, [pc, #312]	@ (8000f80 <HAL_RCC_OscConfig+0x278>)
 8000e46:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000e48:	4b4e      	ldr	r3, [pc, #312]	@ (8000f84 <HAL_RCC_OscConfig+0x27c>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f7ff fdb5 	bl	80009bc <HAL_InitTick>
 8000e52:	4603      	mov	r3, r0
 8000e54:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000e56:	7bfb      	ldrb	r3, [r7, #15]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d052      	beq.n	8000f02 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8000e5c:	7bfb      	ldrb	r3, [r7, #15]
 8000e5e:	e327      	b.n	80014b0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	699b      	ldr	r3, [r3, #24]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d032      	beq.n	8000ece <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000e68:	4b43      	ldr	r3, [pc, #268]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	4a42      	ldr	r2, [pc, #264]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000e6e:	f043 0301 	orr.w	r3, r3, #1
 8000e72:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000e74:	f7ff fdf2 	bl	8000a5c <HAL_GetTick>
 8000e78:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000e7a:	e008      	b.n	8000e8e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000e7c:	f7ff fdee 	bl	8000a5c <HAL_GetTick>
 8000e80:	4602      	mov	r2, r0
 8000e82:	693b      	ldr	r3, [r7, #16]
 8000e84:	1ad3      	subs	r3, r2, r3
 8000e86:	2b02      	cmp	r3, #2
 8000e88:	d901      	bls.n	8000e8e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	e310      	b.n	80014b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000e8e:	4b3a      	ldr	r3, [pc, #232]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	f003 0302 	and.w	r3, r3, #2
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d0f0      	beq.n	8000e7c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e9a:	4b37      	ldr	r3, [pc, #220]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	4a36      	ldr	r2, [pc, #216]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000ea0:	f043 0308 	orr.w	r3, r3, #8
 8000ea4:	6013      	str	r3, [r2, #0]
 8000ea6:	4b34      	ldr	r3, [pc, #208]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	6a1b      	ldr	r3, [r3, #32]
 8000eb2:	4931      	ldr	r1, [pc, #196]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000eb4:	4313      	orrs	r3, r2
 8000eb6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000eb8:	4b2f      	ldr	r3, [pc, #188]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000eba:	685b      	ldr	r3, [r3, #4]
 8000ebc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	69db      	ldr	r3, [r3, #28]
 8000ec4:	021b      	lsls	r3, r3, #8
 8000ec6:	492c      	ldr	r1, [pc, #176]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000ec8:	4313      	orrs	r3, r2
 8000eca:	604b      	str	r3, [r1, #4]
 8000ecc:	e01a      	b.n	8000f04 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000ece:	4b2a      	ldr	r3, [pc, #168]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	4a29      	ldr	r2, [pc, #164]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000ed4:	f023 0301 	bic.w	r3, r3, #1
 8000ed8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000eda:	f7ff fdbf 	bl	8000a5c <HAL_GetTick>
 8000ede:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000ee0:	e008      	b.n	8000ef4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000ee2:	f7ff fdbb 	bl	8000a5c <HAL_GetTick>
 8000ee6:	4602      	mov	r2, r0
 8000ee8:	693b      	ldr	r3, [r7, #16]
 8000eea:	1ad3      	subs	r3, r2, r3
 8000eec:	2b02      	cmp	r3, #2
 8000eee:	d901      	bls.n	8000ef4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8000ef0:	2303      	movs	r3, #3
 8000ef2:	e2dd      	b.n	80014b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000ef4:	4b20      	ldr	r3, [pc, #128]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f003 0302 	and.w	r3, r3, #2
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d1f0      	bne.n	8000ee2 <HAL_RCC_OscConfig+0x1da>
 8000f00:	e000      	b.n	8000f04 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000f02:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f003 0301 	and.w	r3, r3, #1
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d074      	beq.n	8000ffa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000f10:	69bb      	ldr	r3, [r7, #24]
 8000f12:	2b08      	cmp	r3, #8
 8000f14:	d005      	beq.n	8000f22 <HAL_RCC_OscConfig+0x21a>
 8000f16:	69bb      	ldr	r3, [r7, #24]
 8000f18:	2b0c      	cmp	r3, #12
 8000f1a:	d10e      	bne.n	8000f3a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	2b03      	cmp	r3, #3
 8000f20:	d10b      	bne.n	8000f3a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f22:	4b15      	ldr	r3, [pc, #84]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d064      	beq.n	8000ff8 <HAL_RCC_OscConfig+0x2f0>
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	685b      	ldr	r3, [r3, #4]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d160      	bne.n	8000ff8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000f36:	2301      	movs	r3, #1
 8000f38:	e2ba      	b.n	80014b0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f42:	d106      	bne.n	8000f52 <HAL_RCC_OscConfig+0x24a>
 8000f44:	4b0c      	ldr	r3, [pc, #48]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4a0b      	ldr	r2, [pc, #44]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000f4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f4e:	6013      	str	r3, [r2, #0]
 8000f50:	e026      	b.n	8000fa0 <HAL_RCC_OscConfig+0x298>
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000f5a:	d115      	bne.n	8000f88 <HAL_RCC_OscConfig+0x280>
 8000f5c:	4b06      	ldr	r3, [pc, #24]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a05      	ldr	r2, [pc, #20]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000f62:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f66:	6013      	str	r3, [r2, #0]
 8000f68:	4b03      	ldr	r3, [pc, #12]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a02      	ldr	r2, [pc, #8]	@ (8000f78 <HAL_RCC_OscConfig+0x270>)
 8000f6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f72:	6013      	str	r3, [r2, #0]
 8000f74:	e014      	b.n	8000fa0 <HAL_RCC_OscConfig+0x298>
 8000f76:	bf00      	nop
 8000f78:	40021000 	.word	0x40021000
 8000f7c:	0800226c 	.word	0x0800226c
 8000f80:	20000000 	.word	0x20000000
 8000f84:	20000004 	.word	0x20000004
 8000f88:	4ba0      	ldr	r3, [pc, #640]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a9f      	ldr	r2, [pc, #636]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 8000f8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000f92:	6013      	str	r3, [r2, #0]
 8000f94:	4b9d      	ldr	r3, [pc, #628]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a9c      	ldr	r2, [pc, #624]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 8000f9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d013      	beq.n	8000fd0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fa8:	f7ff fd58 	bl	8000a5c <HAL_GetTick>
 8000fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000fae:	e008      	b.n	8000fc2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fb0:	f7ff fd54 	bl	8000a5c <HAL_GetTick>
 8000fb4:	4602      	mov	r2, r0
 8000fb6:	693b      	ldr	r3, [r7, #16]
 8000fb8:	1ad3      	subs	r3, r2, r3
 8000fba:	2b64      	cmp	r3, #100	@ 0x64
 8000fbc:	d901      	bls.n	8000fc2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000fbe:	2303      	movs	r3, #3
 8000fc0:	e276      	b.n	80014b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000fc2:	4b92      	ldr	r3, [pc, #584]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d0f0      	beq.n	8000fb0 <HAL_RCC_OscConfig+0x2a8>
 8000fce:	e014      	b.n	8000ffa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fd0:	f7ff fd44 	bl	8000a5c <HAL_GetTick>
 8000fd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000fd6:	e008      	b.n	8000fea <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fd8:	f7ff fd40 	bl	8000a5c <HAL_GetTick>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	693b      	ldr	r3, [r7, #16]
 8000fe0:	1ad3      	subs	r3, r2, r3
 8000fe2:	2b64      	cmp	r3, #100	@ 0x64
 8000fe4:	d901      	bls.n	8000fea <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000fe6:	2303      	movs	r3, #3
 8000fe8:	e262      	b.n	80014b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000fea:	4b88      	ldr	r3, [pc, #544]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d1f0      	bne.n	8000fd8 <HAL_RCC_OscConfig+0x2d0>
 8000ff6:	e000      	b.n	8000ffa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ff8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f003 0302 	and.w	r3, r3, #2
 8001002:	2b00      	cmp	r3, #0
 8001004:	d060      	beq.n	80010c8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001006:	69bb      	ldr	r3, [r7, #24]
 8001008:	2b04      	cmp	r3, #4
 800100a:	d005      	beq.n	8001018 <HAL_RCC_OscConfig+0x310>
 800100c:	69bb      	ldr	r3, [r7, #24]
 800100e:	2b0c      	cmp	r3, #12
 8001010:	d119      	bne.n	8001046 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	2b02      	cmp	r3, #2
 8001016:	d116      	bne.n	8001046 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001018:	4b7c      	ldr	r3, [pc, #496]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001020:	2b00      	cmp	r3, #0
 8001022:	d005      	beq.n	8001030 <HAL_RCC_OscConfig+0x328>
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	68db      	ldr	r3, [r3, #12]
 8001028:	2b00      	cmp	r3, #0
 800102a:	d101      	bne.n	8001030 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800102c:	2301      	movs	r3, #1
 800102e:	e23f      	b.n	80014b0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001030:	4b76      	ldr	r3, [pc, #472]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	691b      	ldr	r3, [r3, #16]
 800103c:	061b      	lsls	r3, r3, #24
 800103e:	4973      	ldr	r1, [pc, #460]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 8001040:	4313      	orrs	r3, r2
 8001042:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001044:	e040      	b.n	80010c8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	68db      	ldr	r3, [r3, #12]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d023      	beq.n	8001096 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800104e:	4b6f      	ldr	r3, [pc, #444]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4a6e      	ldr	r2, [pc, #440]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 8001054:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001058:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800105a:	f7ff fcff 	bl	8000a5c <HAL_GetTick>
 800105e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001060:	e008      	b.n	8001074 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001062:	f7ff fcfb 	bl	8000a5c <HAL_GetTick>
 8001066:	4602      	mov	r2, r0
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	1ad3      	subs	r3, r2, r3
 800106c:	2b02      	cmp	r3, #2
 800106e:	d901      	bls.n	8001074 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001070:	2303      	movs	r3, #3
 8001072:	e21d      	b.n	80014b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001074:	4b65      	ldr	r3, [pc, #404]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800107c:	2b00      	cmp	r3, #0
 800107e:	d0f0      	beq.n	8001062 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001080:	4b62      	ldr	r3, [pc, #392]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	691b      	ldr	r3, [r3, #16]
 800108c:	061b      	lsls	r3, r3, #24
 800108e:	495f      	ldr	r1, [pc, #380]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 8001090:	4313      	orrs	r3, r2
 8001092:	604b      	str	r3, [r1, #4]
 8001094:	e018      	b.n	80010c8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001096:	4b5d      	ldr	r3, [pc, #372]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	4a5c      	ldr	r2, [pc, #368]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 800109c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80010a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010a2:	f7ff fcdb 	bl	8000a5c <HAL_GetTick>
 80010a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80010a8:	e008      	b.n	80010bc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010aa:	f7ff fcd7 	bl	8000a5c <HAL_GetTick>
 80010ae:	4602      	mov	r2, r0
 80010b0:	693b      	ldr	r3, [r7, #16]
 80010b2:	1ad3      	subs	r3, r2, r3
 80010b4:	2b02      	cmp	r3, #2
 80010b6:	d901      	bls.n	80010bc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80010b8:	2303      	movs	r3, #3
 80010ba:	e1f9      	b.n	80014b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80010bc:	4b53      	ldr	r3, [pc, #332]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d1f0      	bne.n	80010aa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f003 0308 	and.w	r3, r3, #8
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d03c      	beq.n	800114e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	695b      	ldr	r3, [r3, #20]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d01c      	beq.n	8001116 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80010dc:	4b4b      	ldr	r3, [pc, #300]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 80010de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80010e2:	4a4a      	ldr	r2, [pc, #296]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 80010e4:	f043 0301 	orr.w	r3, r3, #1
 80010e8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010ec:	f7ff fcb6 	bl	8000a5c <HAL_GetTick>
 80010f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80010f2:	e008      	b.n	8001106 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010f4:	f7ff fcb2 	bl	8000a5c <HAL_GetTick>
 80010f8:	4602      	mov	r2, r0
 80010fa:	693b      	ldr	r3, [r7, #16]
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	2b02      	cmp	r3, #2
 8001100:	d901      	bls.n	8001106 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001102:	2303      	movs	r3, #3
 8001104:	e1d4      	b.n	80014b0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001106:	4b41      	ldr	r3, [pc, #260]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 8001108:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800110c:	f003 0302 	and.w	r3, r3, #2
 8001110:	2b00      	cmp	r3, #0
 8001112:	d0ef      	beq.n	80010f4 <HAL_RCC_OscConfig+0x3ec>
 8001114:	e01b      	b.n	800114e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001116:	4b3d      	ldr	r3, [pc, #244]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 8001118:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800111c:	4a3b      	ldr	r2, [pc, #236]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 800111e:	f023 0301 	bic.w	r3, r3, #1
 8001122:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001126:	f7ff fc99 	bl	8000a5c <HAL_GetTick>
 800112a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800112c:	e008      	b.n	8001140 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800112e:	f7ff fc95 	bl	8000a5c <HAL_GetTick>
 8001132:	4602      	mov	r2, r0
 8001134:	693b      	ldr	r3, [r7, #16]
 8001136:	1ad3      	subs	r3, r2, r3
 8001138:	2b02      	cmp	r3, #2
 800113a:	d901      	bls.n	8001140 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800113c:	2303      	movs	r3, #3
 800113e:	e1b7      	b.n	80014b0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001140:	4b32      	ldr	r3, [pc, #200]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 8001142:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001146:	f003 0302 	and.w	r3, r3, #2
 800114a:	2b00      	cmp	r3, #0
 800114c:	d1ef      	bne.n	800112e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f003 0304 	and.w	r3, r3, #4
 8001156:	2b00      	cmp	r3, #0
 8001158:	f000 80a6 	beq.w	80012a8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800115c:	2300      	movs	r3, #0
 800115e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001160:	4b2a      	ldr	r3, [pc, #168]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 8001162:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001164:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001168:	2b00      	cmp	r3, #0
 800116a:	d10d      	bne.n	8001188 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800116c:	4b27      	ldr	r3, [pc, #156]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 800116e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001170:	4a26      	ldr	r2, [pc, #152]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 8001172:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001176:	6593      	str	r3, [r2, #88]	@ 0x58
 8001178:	4b24      	ldr	r3, [pc, #144]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 800117a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800117c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001180:	60bb      	str	r3, [r7, #8]
 8001182:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001184:	2301      	movs	r3, #1
 8001186:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001188:	4b21      	ldr	r3, [pc, #132]	@ (8001210 <HAL_RCC_OscConfig+0x508>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001190:	2b00      	cmp	r3, #0
 8001192:	d118      	bne.n	80011c6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001194:	4b1e      	ldr	r3, [pc, #120]	@ (8001210 <HAL_RCC_OscConfig+0x508>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a1d      	ldr	r2, [pc, #116]	@ (8001210 <HAL_RCC_OscConfig+0x508>)
 800119a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800119e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011a0:	f7ff fc5c 	bl	8000a5c <HAL_GetTick>
 80011a4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80011a6:	e008      	b.n	80011ba <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011a8:	f7ff fc58 	bl	8000a5c <HAL_GetTick>
 80011ac:	4602      	mov	r2, r0
 80011ae:	693b      	ldr	r3, [r7, #16]
 80011b0:	1ad3      	subs	r3, r2, r3
 80011b2:	2b02      	cmp	r3, #2
 80011b4:	d901      	bls.n	80011ba <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80011b6:	2303      	movs	r3, #3
 80011b8:	e17a      	b.n	80014b0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80011ba:	4b15      	ldr	r3, [pc, #84]	@ (8001210 <HAL_RCC_OscConfig+0x508>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d0f0      	beq.n	80011a8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	2b01      	cmp	r3, #1
 80011cc:	d108      	bne.n	80011e0 <HAL_RCC_OscConfig+0x4d8>
 80011ce:	4b0f      	ldr	r3, [pc, #60]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 80011d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80011d4:	4a0d      	ldr	r2, [pc, #52]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 80011d6:	f043 0301 	orr.w	r3, r3, #1
 80011da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80011de:	e029      	b.n	8001234 <HAL_RCC_OscConfig+0x52c>
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	689b      	ldr	r3, [r3, #8]
 80011e4:	2b05      	cmp	r3, #5
 80011e6:	d115      	bne.n	8001214 <HAL_RCC_OscConfig+0x50c>
 80011e8:	4b08      	ldr	r3, [pc, #32]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 80011ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80011ee:	4a07      	ldr	r2, [pc, #28]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 80011f0:	f043 0304 	orr.w	r3, r3, #4
 80011f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80011f8:	4b04      	ldr	r3, [pc, #16]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 80011fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80011fe:	4a03      	ldr	r2, [pc, #12]	@ (800120c <HAL_RCC_OscConfig+0x504>)
 8001200:	f043 0301 	orr.w	r3, r3, #1
 8001204:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001208:	e014      	b.n	8001234 <HAL_RCC_OscConfig+0x52c>
 800120a:	bf00      	nop
 800120c:	40021000 	.word	0x40021000
 8001210:	40007000 	.word	0x40007000
 8001214:	4b9c      	ldr	r3, [pc, #624]	@ (8001488 <HAL_RCC_OscConfig+0x780>)
 8001216:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800121a:	4a9b      	ldr	r2, [pc, #620]	@ (8001488 <HAL_RCC_OscConfig+0x780>)
 800121c:	f023 0301 	bic.w	r3, r3, #1
 8001220:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001224:	4b98      	ldr	r3, [pc, #608]	@ (8001488 <HAL_RCC_OscConfig+0x780>)
 8001226:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800122a:	4a97      	ldr	r2, [pc, #604]	@ (8001488 <HAL_RCC_OscConfig+0x780>)
 800122c:	f023 0304 	bic.w	r3, r3, #4
 8001230:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	689b      	ldr	r3, [r3, #8]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d016      	beq.n	800126a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800123c:	f7ff fc0e 	bl	8000a5c <HAL_GetTick>
 8001240:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001242:	e00a      	b.n	800125a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001244:	f7ff fc0a 	bl	8000a5c <HAL_GetTick>
 8001248:	4602      	mov	r2, r0
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	1ad3      	subs	r3, r2, r3
 800124e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001252:	4293      	cmp	r3, r2
 8001254:	d901      	bls.n	800125a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001256:	2303      	movs	r3, #3
 8001258:	e12a      	b.n	80014b0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800125a:	4b8b      	ldr	r3, [pc, #556]	@ (8001488 <HAL_RCC_OscConfig+0x780>)
 800125c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001260:	f003 0302 	and.w	r3, r3, #2
 8001264:	2b00      	cmp	r3, #0
 8001266:	d0ed      	beq.n	8001244 <HAL_RCC_OscConfig+0x53c>
 8001268:	e015      	b.n	8001296 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800126a:	f7ff fbf7 	bl	8000a5c <HAL_GetTick>
 800126e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001270:	e00a      	b.n	8001288 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001272:	f7ff fbf3 	bl	8000a5c <HAL_GetTick>
 8001276:	4602      	mov	r2, r0
 8001278:	693b      	ldr	r3, [r7, #16]
 800127a:	1ad3      	subs	r3, r2, r3
 800127c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001280:	4293      	cmp	r3, r2
 8001282:	d901      	bls.n	8001288 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001284:	2303      	movs	r3, #3
 8001286:	e113      	b.n	80014b0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001288:	4b7f      	ldr	r3, [pc, #508]	@ (8001488 <HAL_RCC_OscConfig+0x780>)
 800128a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800128e:	f003 0302 	and.w	r3, r3, #2
 8001292:	2b00      	cmp	r3, #0
 8001294:	d1ed      	bne.n	8001272 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001296:	7ffb      	ldrb	r3, [r7, #31]
 8001298:	2b01      	cmp	r3, #1
 800129a:	d105      	bne.n	80012a8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800129c:	4b7a      	ldr	r3, [pc, #488]	@ (8001488 <HAL_RCC_OscConfig+0x780>)
 800129e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012a0:	4a79      	ldr	r2, [pc, #484]	@ (8001488 <HAL_RCC_OscConfig+0x780>)
 80012a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80012a6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	f000 80fe 	beq.w	80014ae <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012b6:	2b02      	cmp	r3, #2
 80012b8:	f040 80d0 	bne.w	800145c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80012bc:	4b72      	ldr	r3, [pc, #456]	@ (8001488 <HAL_RCC_OscConfig+0x780>)
 80012be:	68db      	ldr	r3, [r3, #12]
 80012c0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80012c2:	697b      	ldr	r3, [r7, #20]
 80012c4:	f003 0203 	and.w	r2, r3, #3
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012cc:	429a      	cmp	r2, r3
 80012ce:	d130      	bne.n	8001332 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012da:	3b01      	subs	r3, #1
 80012dc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80012de:	429a      	cmp	r2, r3
 80012e0:	d127      	bne.n	8001332 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012ec:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80012ee:	429a      	cmp	r2, r3
 80012f0:	d11f      	bne.n	8001332 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012f8:	687a      	ldr	r2, [r7, #4]
 80012fa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80012fc:	2a07      	cmp	r2, #7
 80012fe:	bf14      	ite	ne
 8001300:	2201      	movne	r2, #1
 8001302:	2200      	moveq	r2, #0
 8001304:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001306:	4293      	cmp	r3, r2
 8001308:	d113      	bne.n	8001332 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800130a:	697b      	ldr	r3, [r7, #20]
 800130c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001314:	085b      	lsrs	r3, r3, #1
 8001316:	3b01      	subs	r3, #1
 8001318:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800131a:	429a      	cmp	r2, r3
 800131c:	d109      	bne.n	8001332 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001328:	085b      	lsrs	r3, r3, #1
 800132a:	3b01      	subs	r3, #1
 800132c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800132e:	429a      	cmp	r2, r3
 8001330:	d06e      	beq.n	8001410 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001332:	69bb      	ldr	r3, [r7, #24]
 8001334:	2b0c      	cmp	r3, #12
 8001336:	d069      	beq.n	800140c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001338:	4b53      	ldr	r3, [pc, #332]	@ (8001488 <HAL_RCC_OscConfig+0x780>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001340:	2b00      	cmp	r3, #0
 8001342:	d105      	bne.n	8001350 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001344:	4b50      	ldr	r3, [pc, #320]	@ (8001488 <HAL_RCC_OscConfig+0x780>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001350:	2301      	movs	r3, #1
 8001352:	e0ad      	b.n	80014b0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001354:	4b4c      	ldr	r3, [pc, #304]	@ (8001488 <HAL_RCC_OscConfig+0x780>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a4b      	ldr	r2, [pc, #300]	@ (8001488 <HAL_RCC_OscConfig+0x780>)
 800135a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800135e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001360:	f7ff fb7c 	bl	8000a5c <HAL_GetTick>
 8001364:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001366:	e008      	b.n	800137a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001368:	f7ff fb78 	bl	8000a5c <HAL_GetTick>
 800136c:	4602      	mov	r2, r0
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	2b02      	cmp	r3, #2
 8001374:	d901      	bls.n	800137a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001376:	2303      	movs	r3, #3
 8001378:	e09a      	b.n	80014b0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800137a:	4b43      	ldr	r3, [pc, #268]	@ (8001488 <HAL_RCC_OscConfig+0x780>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001382:	2b00      	cmp	r3, #0
 8001384:	d1f0      	bne.n	8001368 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001386:	4b40      	ldr	r3, [pc, #256]	@ (8001488 <HAL_RCC_OscConfig+0x780>)
 8001388:	68da      	ldr	r2, [r3, #12]
 800138a:	4b40      	ldr	r3, [pc, #256]	@ (800148c <HAL_RCC_OscConfig+0x784>)
 800138c:	4013      	ands	r3, r2
 800138e:	687a      	ldr	r2, [r7, #4]
 8001390:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001392:	687a      	ldr	r2, [r7, #4]
 8001394:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001396:	3a01      	subs	r2, #1
 8001398:	0112      	lsls	r2, r2, #4
 800139a:	4311      	orrs	r1, r2
 800139c:	687a      	ldr	r2, [r7, #4]
 800139e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80013a0:	0212      	lsls	r2, r2, #8
 80013a2:	4311      	orrs	r1, r2
 80013a4:	687a      	ldr	r2, [r7, #4]
 80013a6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80013a8:	0852      	lsrs	r2, r2, #1
 80013aa:	3a01      	subs	r2, #1
 80013ac:	0552      	lsls	r2, r2, #21
 80013ae:	4311      	orrs	r1, r2
 80013b0:	687a      	ldr	r2, [r7, #4]
 80013b2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80013b4:	0852      	lsrs	r2, r2, #1
 80013b6:	3a01      	subs	r2, #1
 80013b8:	0652      	lsls	r2, r2, #25
 80013ba:	4311      	orrs	r1, r2
 80013bc:	687a      	ldr	r2, [r7, #4]
 80013be:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80013c0:	0912      	lsrs	r2, r2, #4
 80013c2:	0452      	lsls	r2, r2, #17
 80013c4:	430a      	orrs	r2, r1
 80013c6:	4930      	ldr	r1, [pc, #192]	@ (8001488 <HAL_RCC_OscConfig+0x780>)
 80013c8:	4313      	orrs	r3, r2
 80013ca:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80013cc:	4b2e      	ldr	r3, [pc, #184]	@ (8001488 <HAL_RCC_OscConfig+0x780>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a2d      	ldr	r2, [pc, #180]	@ (8001488 <HAL_RCC_OscConfig+0x780>)
 80013d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80013d6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80013d8:	4b2b      	ldr	r3, [pc, #172]	@ (8001488 <HAL_RCC_OscConfig+0x780>)
 80013da:	68db      	ldr	r3, [r3, #12]
 80013dc:	4a2a      	ldr	r2, [pc, #168]	@ (8001488 <HAL_RCC_OscConfig+0x780>)
 80013de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80013e2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80013e4:	f7ff fb3a 	bl	8000a5c <HAL_GetTick>
 80013e8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013ea:	e008      	b.n	80013fe <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013ec:	f7ff fb36 	bl	8000a5c <HAL_GetTick>
 80013f0:	4602      	mov	r2, r0
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	2b02      	cmp	r3, #2
 80013f8:	d901      	bls.n	80013fe <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80013fa:	2303      	movs	r3, #3
 80013fc:	e058      	b.n	80014b0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013fe:	4b22      	ldr	r3, [pc, #136]	@ (8001488 <HAL_RCC_OscConfig+0x780>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001406:	2b00      	cmp	r3, #0
 8001408:	d0f0      	beq.n	80013ec <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800140a:	e050      	b.n	80014ae <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800140c:	2301      	movs	r3, #1
 800140e:	e04f      	b.n	80014b0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001410:	4b1d      	ldr	r3, [pc, #116]	@ (8001488 <HAL_RCC_OscConfig+0x780>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001418:	2b00      	cmp	r3, #0
 800141a:	d148      	bne.n	80014ae <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800141c:	4b1a      	ldr	r3, [pc, #104]	@ (8001488 <HAL_RCC_OscConfig+0x780>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a19      	ldr	r2, [pc, #100]	@ (8001488 <HAL_RCC_OscConfig+0x780>)
 8001422:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001426:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001428:	4b17      	ldr	r3, [pc, #92]	@ (8001488 <HAL_RCC_OscConfig+0x780>)
 800142a:	68db      	ldr	r3, [r3, #12]
 800142c:	4a16      	ldr	r2, [pc, #88]	@ (8001488 <HAL_RCC_OscConfig+0x780>)
 800142e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001432:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001434:	f7ff fb12 	bl	8000a5c <HAL_GetTick>
 8001438:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800143a:	e008      	b.n	800144e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800143c:	f7ff fb0e 	bl	8000a5c <HAL_GetTick>
 8001440:	4602      	mov	r2, r0
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	1ad3      	subs	r3, r2, r3
 8001446:	2b02      	cmp	r3, #2
 8001448:	d901      	bls.n	800144e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800144a:	2303      	movs	r3, #3
 800144c:	e030      	b.n	80014b0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800144e:	4b0e      	ldr	r3, [pc, #56]	@ (8001488 <HAL_RCC_OscConfig+0x780>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001456:	2b00      	cmp	r3, #0
 8001458:	d0f0      	beq.n	800143c <HAL_RCC_OscConfig+0x734>
 800145a:	e028      	b.n	80014ae <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800145c:	69bb      	ldr	r3, [r7, #24]
 800145e:	2b0c      	cmp	r3, #12
 8001460:	d023      	beq.n	80014aa <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001462:	4b09      	ldr	r3, [pc, #36]	@ (8001488 <HAL_RCC_OscConfig+0x780>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	4a08      	ldr	r2, [pc, #32]	@ (8001488 <HAL_RCC_OscConfig+0x780>)
 8001468:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800146c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800146e:	f7ff faf5 	bl	8000a5c <HAL_GetTick>
 8001472:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001474:	e00c      	b.n	8001490 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001476:	f7ff faf1 	bl	8000a5c <HAL_GetTick>
 800147a:	4602      	mov	r2, r0
 800147c:	693b      	ldr	r3, [r7, #16]
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	2b02      	cmp	r3, #2
 8001482:	d905      	bls.n	8001490 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001484:	2303      	movs	r3, #3
 8001486:	e013      	b.n	80014b0 <HAL_RCC_OscConfig+0x7a8>
 8001488:	40021000 	.word	0x40021000
 800148c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001490:	4b09      	ldr	r3, [pc, #36]	@ (80014b8 <HAL_RCC_OscConfig+0x7b0>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001498:	2b00      	cmp	r3, #0
 800149a:	d1ec      	bne.n	8001476 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800149c:	4b06      	ldr	r3, [pc, #24]	@ (80014b8 <HAL_RCC_OscConfig+0x7b0>)
 800149e:	68da      	ldr	r2, [r3, #12]
 80014a0:	4905      	ldr	r1, [pc, #20]	@ (80014b8 <HAL_RCC_OscConfig+0x7b0>)
 80014a2:	4b06      	ldr	r3, [pc, #24]	@ (80014bc <HAL_RCC_OscConfig+0x7b4>)
 80014a4:	4013      	ands	r3, r2
 80014a6:	60cb      	str	r3, [r1, #12]
 80014a8:	e001      	b.n	80014ae <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80014aa:	2301      	movs	r3, #1
 80014ac:	e000      	b.n	80014b0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80014ae:	2300      	movs	r3, #0
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3720      	adds	r7, #32
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	40021000 	.word	0x40021000
 80014bc:	feeefffc 	.word	0xfeeefffc

080014c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d101      	bne.n	80014d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014d0:	2301      	movs	r3, #1
 80014d2:	e0e7      	b.n	80016a4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80014d4:	4b75      	ldr	r3, [pc, #468]	@ (80016ac <HAL_RCC_ClockConfig+0x1ec>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f003 0307 	and.w	r3, r3, #7
 80014dc:	683a      	ldr	r2, [r7, #0]
 80014de:	429a      	cmp	r2, r3
 80014e0:	d910      	bls.n	8001504 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014e2:	4b72      	ldr	r3, [pc, #456]	@ (80016ac <HAL_RCC_ClockConfig+0x1ec>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f023 0207 	bic.w	r2, r3, #7
 80014ea:	4970      	ldr	r1, [pc, #448]	@ (80016ac <HAL_RCC_ClockConfig+0x1ec>)
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	4313      	orrs	r3, r2
 80014f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014f2:	4b6e      	ldr	r3, [pc, #440]	@ (80016ac <HAL_RCC_ClockConfig+0x1ec>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f003 0307 	and.w	r3, r3, #7
 80014fa:	683a      	ldr	r2, [r7, #0]
 80014fc:	429a      	cmp	r2, r3
 80014fe:	d001      	beq.n	8001504 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001500:	2301      	movs	r3, #1
 8001502:	e0cf      	b.n	80016a4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f003 0302 	and.w	r3, r3, #2
 800150c:	2b00      	cmp	r3, #0
 800150e:	d010      	beq.n	8001532 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	689a      	ldr	r2, [r3, #8]
 8001514:	4b66      	ldr	r3, [pc, #408]	@ (80016b0 <HAL_RCC_ClockConfig+0x1f0>)
 8001516:	689b      	ldr	r3, [r3, #8]
 8001518:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800151c:	429a      	cmp	r2, r3
 800151e:	d908      	bls.n	8001532 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001520:	4b63      	ldr	r3, [pc, #396]	@ (80016b0 <HAL_RCC_ClockConfig+0x1f0>)
 8001522:	689b      	ldr	r3, [r3, #8]
 8001524:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	4960      	ldr	r1, [pc, #384]	@ (80016b0 <HAL_RCC_ClockConfig+0x1f0>)
 800152e:	4313      	orrs	r3, r2
 8001530:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f003 0301 	and.w	r3, r3, #1
 800153a:	2b00      	cmp	r3, #0
 800153c:	d04c      	beq.n	80015d8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	2b03      	cmp	r3, #3
 8001544:	d107      	bne.n	8001556 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001546:	4b5a      	ldr	r3, [pc, #360]	@ (80016b0 <HAL_RCC_ClockConfig+0x1f0>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800154e:	2b00      	cmp	r3, #0
 8001550:	d121      	bne.n	8001596 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001552:	2301      	movs	r3, #1
 8001554:	e0a6      	b.n	80016a4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	2b02      	cmp	r3, #2
 800155c:	d107      	bne.n	800156e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800155e:	4b54      	ldr	r3, [pc, #336]	@ (80016b0 <HAL_RCC_ClockConfig+0x1f0>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001566:	2b00      	cmp	r3, #0
 8001568:	d115      	bne.n	8001596 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800156a:	2301      	movs	r3, #1
 800156c:	e09a      	b.n	80016a4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d107      	bne.n	8001586 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001576:	4b4e      	ldr	r3, [pc, #312]	@ (80016b0 <HAL_RCC_ClockConfig+0x1f0>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f003 0302 	and.w	r3, r3, #2
 800157e:	2b00      	cmp	r3, #0
 8001580:	d109      	bne.n	8001596 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001582:	2301      	movs	r3, #1
 8001584:	e08e      	b.n	80016a4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001586:	4b4a      	ldr	r3, [pc, #296]	@ (80016b0 <HAL_RCC_ClockConfig+0x1f0>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800158e:	2b00      	cmp	r3, #0
 8001590:	d101      	bne.n	8001596 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001592:	2301      	movs	r3, #1
 8001594:	e086      	b.n	80016a4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001596:	4b46      	ldr	r3, [pc, #280]	@ (80016b0 <HAL_RCC_ClockConfig+0x1f0>)
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	f023 0203 	bic.w	r2, r3, #3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	4943      	ldr	r1, [pc, #268]	@ (80016b0 <HAL_RCC_ClockConfig+0x1f0>)
 80015a4:	4313      	orrs	r3, r2
 80015a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80015a8:	f7ff fa58 	bl	8000a5c <HAL_GetTick>
 80015ac:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015ae:	e00a      	b.n	80015c6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015b0:	f7ff fa54 	bl	8000a5c <HAL_GetTick>
 80015b4:	4602      	mov	r2, r0
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	1ad3      	subs	r3, r2, r3
 80015ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015be:	4293      	cmp	r3, r2
 80015c0:	d901      	bls.n	80015c6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80015c2:	2303      	movs	r3, #3
 80015c4:	e06e      	b.n	80016a4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015c6:	4b3a      	ldr	r3, [pc, #232]	@ (80016b0 <HAL_RCC_ClockConfig+0x1f0>)
 80015c8:	689b      	ldr	r3, [r3, #8]
 80015ca:	f003 020c 	and.w	r2, r3, #12
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d1eb      	bne.n	80015b0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f003 0302 	and.w	r3, r3, #2
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d010      	beq.n	8001606 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	689a      	ldr	r2, [r3, #8]
 80015e8:	4b31      	ldr	r3, [pc, #196]	@ (80016b0 <HAL_RCC_ClockConfig+0x1f0>)
 80015ea:	689b      	ldr	r3, [r3, #8]
 80015ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80015f0:	429a      	cmp	r2, r3
 80015f2:	d208      	bcs.n	8001606 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015f4:	4b2e      	ldr	r3, [pc, #184]	@ (80016b0 <HAL_RCC_ClockConfig+0x1f0>)
 80015f6:	689b      	ldr	r3, [r3, #8]
 80015f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	492b      	ldr	r1, [pc, #172]	@ (80016b0 <HAL_RCC_ClockConfig+0x1f0>)
 8001602:	4313      	orrs	r3, r2
 8001604:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001606:	4b29      	ldr	r3, [pc, #164]	@ (80016ac <HAL_RCC_ClockConfig+0x1ec>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f003 0307 	and.w	r3, r3, #7
 800160e:	683a      	ldr	r2, [r7, #0]
 8001610:	429a      	cmp	r2, r3
 8001612:	d210      	bcs.n	8001636 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001614:	4b25      	ldr	r3, [pc, #148]	@ (80016ac <HAL_RCC_ClockConfig+0x1ec>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f023 0207 	bic.w	r2, r3, #7
 800161c:	4923      	ldr	r1, [pc, #140]	@ (80016ac <HAL_RCC_ClockConfig+0x1ec>)
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	4313      	orrs	r3, r2
 8001622:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001624:	4b21      	ldr	r3, [pc, #132]	@ (80016ac <HAL_RCC_ClockConfig+0x1ec>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f003 0307 	and.w	r3, r3, #7
 800162c:	683a      	ldr	r2, [r7, #0]
 800162e:	429a      	cmp	r2, r3
 8001630:	d001      	beq.n	8001636 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001632:	2301      	movs	r3, #1
 8001634:	e036      	b.n	80016a4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f003 0304 	and.w	r3, r3, #4
 800163e:	2b00      	cmp	r3, #0
 8001640:	d008      	beq.n	8001654 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001642:	4b1b      	ldr	r3, [pc, #108]	@ (80016b0 <HAL_RCC_ClockConfig+0x1f0>)
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	68db      	ldr	r3, [r3, #12]
 800164e:	4918      	ldr	r1, [pc, #96]	@ (80016b0 <HAL_RCC_ClockConfig+0x1f0>)
 8001650:	4313      	orrs	r3, r2
 8001652:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f003 0308 	and.w	r3, r3, #8
 800165c:	2b00      	cmp	r3, #0
 800165e:	d009      	beq.n	8001674 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001660:	4b13      	ldr	r3, [pc, #76]	@ (80016b0 <HAL_RCC_ClockConfig+0x1f0>)
 8001662:	689b      	ldr	r3, [r3, #8]
 8001664:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	691b      	ldr	r3, [r3, #16]
 800166c:	00db      	lsls	r3, r3, #3
 800166e:	4910      	ldr	r1, [pc, #64]	@ (80016b0 <HAL_RCC_ClockConfig+0x1f0>)
 8001670:	4313      	orrs	r3, r2
 8001672:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001674:	f000 f824 	bl	80016c0 <HAL_RCC_GetSysClockFreq>
 8001678:	4602      	mov	r2, r0
 800167a:	4b0d      	ldr	r3, [pc, #52]	@ (80016b0 <HAL_RCC_ClockConfig+0x1f0>)
 800167c:	689b      	ldr	r3, [r3, #8]
 800167e:	091b      	lsrs	r3, r3, #4
 8001680:	f003 030f 	and.w	r3, r3, #15
 8001684:	490b      	ldr	r1, [pc, #44]	@ (80016b4 <HAL_RCC_ClockConfig+0x1f4>)
 8001686:	5ccb      	ldrb	r3, [r1, r3]
 8001688:	f003 031f 	and.w	r3, r3, #31
 800168c:	fa22 f303 	lsr.w	r3, r2, r3
 8001690:	4a09      	ldr	r2, [pc, #36]	@ (80016b8 <HAL_RCC_ClockConfig+0x1f8>)
 8001692:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001694:	4b09      	ldr	r3, [pc, #36]	@ (80016bc <HAL_RCC_ClockConfig+0x1fc>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4618      	mov	r0, r3
 800169a:	f7ff f98f 	bl	80009bc <HAL_InitTick>
 800169e:	4603      	mov	r3, r0
 80016a0:	72fb      	strb	r3, [r7, #11]

  return status;
 80016a2:	7afb      	ldrb	r3, [r7, #11]
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	3710      	adds	r7, #16
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	40022000 	.word	0x40022000
 80016b0:	40021000 	.word	0x40021000
 80016b4:	0800226c 	.word	0x0800226c
 80016b8:	20000000 	.word	0x20000000
 80016bc:	20000004 	.word	0x20000004

080016c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b089      	sub	sp, #36	@ 0x24
 80016c4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80016c6:	2300      	movs	r3, #0
 80016c8:	61fb      	str	r3, [r7, #28]
 80016ca:	2300      	movs	r3, #0
 80016cc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016ce:	4b3e      	ldr	r3, [pc, #248]	@ (80017c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80016d0:	689b      	ldr	r3, [r3, #8]
 80016d2:	f003 030c 	and.w	r3, r3, #12
 80016d6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80016d8:	4b3b      	ldr	r3, [pc, #236]	@ (80017c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80016da:	68db      	ldr	r3, [r3, #12]
 80016dc:	f003 0303 	and.w	r3, r3, #3
 80016e0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80016e2:	693b      	ldr	r3, [r7, #16]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d005      	beq.n	80016f4 <HAL_RCC_GetSysClockFreq+0x34>
 80016e8:	693b      	ldr	r3, [r7, #16]
 80016ea:	2b0c      	cmp	r3, #12
 80016ec:	d121      	bne.n	8001732 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d11e      	bne.n	8001732 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80016f4:	4b34      	ldr	r3, [pc, #208]	@ (80017c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f003 0308 	and.w	r3, r3, #8
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d107      	bne.n	8001710 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001700:	4b31      	ldr	r3, [pc, #196]	@ (80017c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001702:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001706:	0a1b      	lsrs	r3, r3, #8
 8001708:	f003 030f 	and.w	r3, r3, #15
 800170c:	61fb      	str	r3, [r7, #28]
 800170e:	e005      	b.n	800171c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001710:	4b2d      	ldr	r3, [pc, #180]	@ (80017c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	091b      	lsrs	r3, r3, #4
 8001716:	f003 030f 	and.w	r3, r3, #15
 800171a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800171c:	4a2b      	ldr	r2, [pc, #172]	@ (80017cc <HAL_RCC_GetSysClockFreq+0x10c>)
 800171e:	69fb      	ldr	r3, [r7, #28]
 8001720:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001724:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d10d      	bne.n	8001748 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800172c:	69fb      	ldr	r3, [r7, #28]
 800172e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001730:	e00a      	b.n	8001748 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001732:	693b      	ldr	r3, [r7, #16]
 8001734:	2b04      	cmp	r3, #4
 8001736:	d102      	bne.n	800173e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001738:	4b25      	ldr	r3, [pc, #148]	@ (80017d0 <HAL_RCC_GetSysClockFreq+0x110>)
 800173a:	61bb      	str	r3, [r7, #24]
 800173c:	e004      	b.n	8001748 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800173e:	693b      	ldr	r3, [r7, #16]
 8001740:	2b08      	cmp	r3, #8
 8001742:	d101      	bne.n	8001748 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001744:	4b23      	ldr	r3, [pc, #140]	@ (80017d4 <HAL_RCC_GetSysClockFreq+0x114>)
 8001746:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	2b0c      	cmp	r3, #12
 800174c:	d134      	bne.n	80017b8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800174e:	4b1e      	ldr	r3, [pc, #120]	@ (80017c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001750:	68db      	ldr	r3, [r3, #12]
 8001752:	f003 0303 	and.w	r3, r3, #3
 8001756:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001758:	68bb      	ldr	r3, [r7, #8]
 800175a:	2b02      	cmp	r3, #2
 800175c:	d003      	beq.n	8001766 <HAL_RCC_GetSysClockFreq+0xa6>
 800175e:	68bb      	ldr	r3, [r7, #8]
 8001760:	2b03      	cmp	r3, #3
 8001762:	d003      	beq.n	800176c <HAL_RCC_GetSysClockFreq+0xac>
 8001764:	e005      	b.n	8001772 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001766:	4b1a      	ldr	r3, [pc, #104]	@ (80017d0 <HAL_RCC_GetSysClockFreq+0x110>)
 8001768:	617b      	str	r3, [r7, #20]
      break;
 800176a:	e005      	b.n	8001778 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800176c:	4b19      	ldr	r3, [pc, #100]	@ (80017d4 <HAL_RCC_GetSysClockFreq+0x114>)
 800176e:	617b      	str	r3, [r7, #20]
      break;
 8001770:	e002      	b.n	8001778 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	617b      	str	r3, [r7, #20]
      break;
 8001776:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001778:	4b13      	ldr	r3, [pc, #76]	@ (80017c8 <HAL_RCC_GetSysClockFreq+0x108>)
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	091b      	lsrs	r3, r3, #4
 800177e:	f003 0307 	and.w	r3, r3, #7
 8001782:	3301      	adds	r3, #1
 8001784:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001786:	4b10      	ldr	r3, [pc, #64]	@ (80017c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001788:	68db      	ldr	r3, [r3, #12]
 800178a:	0a1b      	lsrs	r3, r3, #8
 800178c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001790:	697a      	ldr	r2, [r7, #20]
 8001792:	fb03 f202 	mul.w	r2, r3, r2
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	fbb2 f3f3 	udiv	r3, r2, r3
 800179c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800179e:	4b0a      	ldr	r3, [pc, #40]	@ (80017c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80017a0:	68db      	ldr	r3, [r3, #12]
 80017a2:	0e5b      	lsrs	r3, r3, #25
 80017a4:	f003 0303 	and.w	r3, r3, #3
 80017a8:	3301      	adds	r3, #1
 80017aa:	005b      	lsls	r3, r3, #1
 80017ac:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80017ae:	697a      	ldr	r2, [r7, #20]
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80017b6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80017b8:	69bb      	ldr	r3, [r7, #24]
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3724      	adds	r7, #36	@ 0x24
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop
 80017c8:	40021000 	.word	0x40021000
 80017cc:	0800227c 	.word	0x0800227c
 80017d0:	00f42400 	.word	0x00f42400
 80017d4:	007a1200 	.word	0x007a1200

080017d8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b086      	sub	sp, #24
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80017e0:	2300      	movs	r3, #0
 80017e2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80017e4:	4b2a      	ldr	r3, [pc, #168]	@ (8001890 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d003      	beq.n	80017f8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80017f0:	f7ff fa26 	bl	8000c40 <HAL_PWREx_GetVoltageRange>
 80017f4:	6178      	str	r0, [r7, #20]
 80017f6:	e014      	b.n	8001822 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80017f8:	4b25      	ldr	r3, [pc, #148]	@ (8001890 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017fc:	4a24      	ldr	r2, [pc, #144]	@ (8001890 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001802:	6593      	str	r3, [r2, #88]	@ 0x58
 8001804:	4b22      	ldr	r3, [pc, #136]	@ (8001890 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001806:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001808:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800180c:	60fb      	str	r3, [r7, #12]
 800180e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001810:	f7ff fa16 	bl	8000c40 <HAL_PWREx_GetVoltageRange>
 8001814:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001816:	4b1e      	ldr	r3, [pc, #120]	@ (8001890 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001818:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800181a:	4a1d      	ldr	r2, [pc, #116]	@ (8001890 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800181c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001820:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001828:	d10b      	bne.n	8001842 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2b80      	cmp	r3, #128	@ 0x80
 800182e:	d919      	bls.n	8001864 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2ba0      	cmp	r3, #160	@ 0xa0
 8001834:	d902      	bls.n	800183c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001836:	2302      	movs	r3, #2
 8001838:	613b      	str	r3, [r7, #16]
 800183a:	e013      	b.n	8001864 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800183c:	2301      	movs	r3, #1
 800183e:	613b      	str	r3, [r7, #16]
 8001840:	e010      	b.n	8001864 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2b80      	cmp	r3, #128	@ 0x80
 8001846:	d902      	bls.n	800184e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001848:	2303      	movs	r3, #3
 800184a:	613b      	str	r3, [r7, #16]
 800184c:	e00a      	b.n	8001864 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2b80      	cmp	r3, #128	@ 0x80
 8001852:	d102      	bne.n	800185a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001854:	2302      	movs	r3, #2
 8001856:	613b      	str	r3, [r7, #16]
 8001858:	e004      	b.n	8001864 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2b70      	cmp	r3, #112	@ 0x70
 800185e:	d101      	bne.n	8001864 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001860:	2301      	movs	r3, #1
 8001862:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001864:	4b0b      	ldr	r3, [pc, #44]	@ (8001894 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f023 0207 	bic.w	r2, r3, #7
 800186c:	4909      	ldr	r1, [pc, #36]	@ (8001894 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	4313      	orrs	r3, r2
 8001872:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001874:	4b07      	ldr	r3, [pc, #28]	@ (8001894 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f003 0307 	and.w	r3, r3, #7
 800187c:	693a      	ldr	r2, [r7, #16]
 800187e:	429a      	cmp	r2, r3
 8001880:	d001      	beq.n	8001886 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	e000      	b.n	8001888 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001886:	2300      	movs	r3, #0
}
 8001888:	4618      	mov	r0, r3
 800188a:	3718      	adds	r7, #24
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	40021000 	.word	0x40021000
 8001894:	40022000 	.word	0x40022000

08001898 <sniprintf>:
 8001898:	b40c      	push	{r2, r3}
 800189a:	b530      	push	{r4, r5, lr}
 800189c:	4b17      	ldr	r3, [pc, #92]	@ (80018fc <sniprintf+0x64>)
 800189e:	1e0c      	subs	r4, r1, #0
 80018a0:	681d      	ldr	r5, [r3, #0]
 80018a2:	b09d      	sub	sp, #116	@ 0x74
 80018a4:	da08      	bge.n	80018b8 <sniprintf+0x20>
 80018a6:	238b      	movs	r3, #139	@ 0x8b
 80018a8:	602b      	str	r3, [r5, #0]
 80018aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80018ae:	b01d      	add	sp, #116	@ 0x74
 80018b0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80018b4:	b002      	add	sp, #8
 80018b6:	4770      	bx	lr
 80018b8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80018bc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80018c0:	bf14      	ite	ne
 80018c2:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80018c6:	4623      	moveq	r3, r4
 80018c8:	9304      	str	r3, [sp, #16]
 80018ca:	9307      	str	r3, [sp, #28]
 80018cc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80018d0:	9002      	str	r0, [sp, #8]
 80018d2:	9006      	str	r0, [sp, #24]
 80018d4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80018d8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80018da:	ab21      	add	r3, sp, #132	@ 0x84
 80018dc:	a902      	add	r1, sp, #8
 80018de:	4628      	mov	r0, r5
 80018e0:	9301      	str	r3, [sp, #4]
 80018e2:	f000 f995 	bl	8001c10 <_svfiprintf_r>
 80018e6:	1c43      	adds	r3, r0, #1
 80018e8:	bfbc      	itt	lt
 80018ea:	238b      	movlt	r3, #139	@ 0x8b
 80018ec:	602b      	strlt	r3, [r5, #0]
 80018ee:	2c00      	cmp	r4, #0
 80018f0:	d0dd      	beq.n	80018ae <sniprintf+0x16>
 80018f2:	9b02      	ldr	r3, [sp, #8]
 80018f4:	2200      	movs	r2, #0
 80018f6:	701a      	strb	r2, [r3, #0]
 80018f8:	e7d9      	b.n	80018ae <sniprintf+0x16>
 80018fa:	bf00      	nop
 80018fc:	2000000c 	.word	0x2000000c

08001900 <memset>:
 8001900:	4402      	add	r2, r0
 8001902:	4603      	mov	r3, r0
 8001904:	4293      	cmp	r3, r2
 8001906:	d100      	bne.n	800190a <memset+0xa>
 8001908:	4770      	bx	lr
 800190a:	f803 1b01 	strb.w	r1, [r3], #1
 800190e:	e7f9      	b.n	8001904 <memset+0x4>

08001910 <__errno>:
 8001910:	4b01      	ldr	r3, [pc, #4]	@ (8001918 <__errno+0x8>)
 8001912:	6818      	ldr	r0, [r3, #0]
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	2000000c 	.word	0x2000000c

0800191c <__libc_init_array>:
 800191c:	b570      	push	{r4, r5, r6, lr}
 800191e:	4d0d      	ldr	r5, [pc, #52]	@ (8001954 <__libc_init_array+0x38>)
 8001920:	4c0d      	ldr	r4, [pc, #52]	@ (8001958 <__libc_init_array+0x3c>)
 8001922:	1b64      	subs	r4, r4, r5
 8001924:	10a4      	asrs	r4, r4, #2
 8001926:	2600      	movs	r6, #0
 8001928:	42a6      	cmp	r6, r4
 800192a:	d109      	bne.n	8001940 <__libc_init_array+0x24>
 800192c:	4d0b      	ldr	r5, [pc, #44]	@ (800195c <__libc_init_array+0x40>)
 800192e:	4c0c      	ldr	r4, [pc, #48]	@ (8001960 <__libc_init_array+0x44>)
 8001930:	f000 fc66 	bl	8002200 <_init>
 8001934:	1b64      	subs	r4, r4, r5
 8001936:	10a4      	asrs	r4, r4, #2
 8001938:	2600      	movs	r6, #0
 800193a:	42a6      	cmp	r6, r4
 800193c:	d105      	bne.n	800194a <__libc_init_array+0x2e>
 800193e:	bd70      	pop	{r4, r5, r6, pc}
 8001940:	f855 3b04 	ldr.w	r3, [r5], #4
 8001944:	4798      	blx	r3
 8001946:	3601      	adds	r6, #1
 8001948:	e7ee      	b.n	8001928 <__libc_init_array+0xc>
 800194a:	f855 3b04 	ldr.w	r3, [r5], #4
 800194e:	4798      	blx	r3
 8001950:	3601      	adds	r6, #1
 8001952:	e7f2      	b.n	800193a <__libc_init_array+0x1e>
 8001954:	080022e8 	.word	0x080022e8
 8001958:	080022e8 	.word	0x080022e8
 800195c:	080022e8 	.word	0x080022e8
 8001960:	080022ec 	.word	0x080022ec

08001964 <__retarget_lock_acquire_recursive>:
 8001964:	4770      	bx	lr

08001966 <__retarget_lock_release_recursive>:
 8001966:	4770      	bx	lr

08001968 <_free_r>:
 8001968:	b538      	push	{r3, r4, r5, lr}
 800196a:	4605      	mov	r5, r0
 800196c:	2900      	cmp	r1, #0
 800196e:	d041      	beq.n	80019f4 <_free_r+0x8c>
 8001970:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001974:	1f0c      	subs	r4, r1, #4
 8001976:	2b00      	cmp	r3, #0
 8001978:	bfb8      	it	lt
 800197a:	18e4      	addlt	r4, r4, r3
 800197c:	f000 f8e0 	bl	8001b40 <__malloc_lock>
 8001980:	4a1d      	ldr	r2, [pc, #116]	@ (80019f8 <_free_r+0x90>)
 8001982:	6813      	ldr	r3, [r2, #0]
 8001984:	b933      	cbnz	r3, 8001994 <_free_r+0x2c>
 8001986:	6063      	str	r3, [r4, #4]
 8001988:	6014      	str	r4, [r2, #0]
 800198a:	4628      	mov	r0, r5
 800198c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001990:	f000 b8dc 	b.w	8001b4c <__malloc_unlock>
 8001994:	42a3      	cmp	r3, r4
 8001996:	d908      	bls.n	80019aa <_free_r+0x42>
 8001998:	6820      	ldr	r0, [r4, #0]
 800199a:	1821      	adds	r1, r4, r0
 800199c:	428b      	cmp	r3, r1
 800199e:	bf01      	itttt	eq
 80019a0:	6819      	ldreq	r1, [r3, #0]
 80019a2:	685b      	ldreq	r3, [r3, #4]
 80019a4:	1809      	addeq	r1, r1, r0
 80019a6:	6021      	streq	r1, [r4, #0]
 80019a8:	e7ed      	b.n	8001986 <_free_r+0x1e>
 80019aa:	461a      	mov	r2, r3
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	b10b      	cbz	r3, 80019b4 <_free_r+0x4c>
 80019b0:	42a3      	cmp	r3, r4
 80019b2:	d9fa      	bls.n	80019aa <_free_r+0x42>
 80019b4:	6811      	ldr	r1, [r2, #0]
 80019b6:	1850      	adds	r0, r2, r1
 80019b8:	42a0      	cmp	r0, r4
 80019ba:	d10b      	bne.n	80019d4 <_free_r+0x6c>
 80019bc:	6820      	ldr	r0, [r4, #0]
 80019be:	4401      	add	r1, r0
 80019c0:	1850      	adds	r0, r2, r1
 80019c2:	4283      	cmp	r3, r0
 80019c4:	6011      	str	r1, [r2, #0]
 80019c6:	d1e0      	bne.n	800198a <_free_r+0x22>
 80019c8:	6818      	ldr	r0, [r3, #0]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	6053      	str	r3, [r2, #4]
 80019ce:	4408      	add	r0, r1
 80019d0:	6010      	str	r0, [r2, #0]
 80019d2:	e7da      	b.n	800198a <_free_r+0x22>
 80019d4:	d902      	bls.n	80019dc <_free_r+0x74>
 80019d6:	230c      	movs	r3, #12
 80019d8:	602b      	str	r3, [r5, #0]
 80019da:	e7d6      	b.n	800198a <_free_r+0x22>
 80019dc:	6820      	ldr	r0, [r4, #0]
 80019de:	1821      	adds	r1, r4, r0
 80019e0:	428b      	cmp	r3, r1
 80019e2:	bf04      	itt	eq
 80019e4:	6819      	ldreq	r1, [r3, #0]
 80019e6:	685b      	ldreq	r3, [r3, #4]
 80019e8:	6063      	str	r3, [r4, #4]
 80019ea:	bf04      	itt	eq
 80019ec:	1809      	addeq	r1, r1, r0
 80019ee:	6021      	streq	r1, [r4, #0]
 80019f0:	6054      	str	r4, [r2, #4]
 80019f2:	e7ca      	b.n	800198a <_free_r+0x22>
 80019f4:	bd38      	pop	{r3, r4, r5, pc}
 80019f6:	bf00      	nop
 80019f8:	200001cc 	.word	0x200001cc

080019fc <sbrk_aligned>:
 80019fc:	b570      	push	{r4, r5, r6, lr}
 80019fe:	4e0f      	ldr	r6, [pc, #60]	@ (8001a3c <sbrk_aligned+0x40>)
 8001a00:	460c      	mov	r4, r1
 8001a02:	6831      	ldr	r1, [r6, #0]
 8001a04:	4605      	mov	r5, r0
 8001a06:	b911      	cbnz	r1, 8001a0e <sbrk_aligned+0x12>
 8001a08:	f000 fba6 	bl	8002158 <_sbrk_r>
 8001a0c:	6030      	str	r0, [r6, #0]
 8001a0e:	4621      	mov	r1, r4
 8001a10:	4628      	mov	r0, r5
 8001a12:	f000 fba1 	bl	8002158 <_sbrk_r>
 8001a16:	1c43      	adds	r3, r0, #1
 8001a18:	d103      	bne.n	8001a22 <sbrk_aligned+0x26>
 8001a1a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8001a1e:	4620      	mov	r0, r4
 8001a20:	bd70      	pop	{r4, r5, r6, pc}
 8001a22:	1cc4      	adds	r4, r0, #3
 8001a24:	f024 0403 	bic.w	r4, r4, #3
 8001a28:	42a0      	cmp	r0, r4
 8001a2a:	d0f8      	beq.n	8001a1e <sbrk_aligned+0x22>
 8001a2c:	1a21      	subs	r1, r4, r0
 8001a2e:	4628      	mov	r0, r5
 8001a30:	f000 fb92 	bl	8002158 <_sbrk_r>
 8001a34:	3001      	adds	r0, #1
 8001a36:	d1f2      	bne.n	8001a1e <sbrk_aligned+0x22>
 8001a38:	e7ef      	b.n	8001a1a <sbrk_aligned+0x1e>
 8001a3a:	bf00      	nop
 8001a3c:	200001c8 	.word	0x200001c8

08001a40 <_malloc_r>:
 8001a40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001a44:	1ccd      	adds	r5, r1, #3
 8001a46:	f025 0503 	bic.w	r5, r5, #3
 8001a4a:	3508      	adds	r5, #8
 8001a4c:	2d0c      	cmp	r5, #12
 8001a4e:	bf38      	it	cc
 8001a50:	250c      	movcc	r5, #12
 8001a52:	2d00      	cmp	r5, #0
 8001a54:	4606      	mov	r6, r0
 8001a56:	db01      	blt.n	8001a5c <_malloc_r+0x1c>
 8001a58:	42a9      	cmp	r1, r5
 8001a5a:	d904      	bls.n	8001a66 <_malloc_r+0x26>
 8001a5c:	230c      	movs	r3, #12
 8001a5e:	6033      	str	r3, [r6, #0]
 8001a60:	2000      	movs	r0, #0
 8001a62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001a66:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001b3c <_malloc_r+0xfc>
 8001a6a:	f000 f869 	bl	8001b40 <__malloc_lock>
 8001a6e:	f8d8 3000 	ldr.w	r3, [r8]
 8001a72:	461c      	mov	r4, r3
 8001a74:	bb44      	cbnz	r4, 8001ac8 <_malloc_r+0x88>
 8001a76:	4629      	mov	r1, r5
 8001a78:	4630      	mov	r0, r6
 8001a7a:	f7ff ffbf 	bl	80019fc <sbrk_aligned>
 8001a7e:	1c43      	adds	r3, r0, #1
 8001a80:	4604      	mov	r4, r0
 8001a82:	d158      	bne.n	8001b36 <_malloc_r+0xf6>
 8001a84:	f8d8 4000 	ldr.w	r4, [r8]
 8001a88:	4627      	mov	r7, r4
 8001a8a:	2f00      	cmp	r7, #0
 8001a8c:	d143      	bne.n	8001b16 <_malloc_r+0xd6>
 8001a8e:	2c00      	cmp	r4, #0
 8001a90:	d04b      	beq.n	8001b2a <_malloc_r+0xea>
 8001a92:	6823      	ldr	r3, [r4, #0]
 8001a94:	4639      	mov	r1, r7
 8001a96:	4630      	mov	r0, r6
 8001a98:	eb04 0903 	add.w	r9, r4, r3
 8001a9c:	f000 fb5c 	bl	8002158 <_sbrk_r>
 8001aa0:	4581      	cmp	r9, r0
 8001aa2:	d142      	bne.n	8001b2a <_malloc_r+0xea>
 8001aa4:	6821      	ldr	r1, [r4, #0]
 8001aa6:	1a6d      	subs	r5, r5, r1
 8001aa8:	4629      	mov	r1, r5
 8001aaa:	4630      	mov	r0, r6
 8001aac:	f7ff ffa6 	bl	80019fc <sbrk_aligned>
 8001ab0:	3001      	adds	r0, #1
 8001ab2:	d03a      	beq.n	8001b2a <_malloc_r+0xea>
 8001ab4:	6823      	ldr	r3, [r4, #0]
 8001ab6:	442b      	add	r3, r5
 8001ab8:	6023      	str	r3, [r4, #0]
 8001aba:	f8d8 3000 	ldr.w	r3, [r8]
 8001abe:	685a      	ldr	r2, [r3, #4]
 8001ac0:	bb62      	cbnz	r2, 8001b1c <_malloc_r+0xdc>
 8001ac2:	f8c8 7000 	str.w	r7, [r8]
 8001ac6:	e00f      	b.n	8001ae8 <_malloc_r+0xa8>
 8001ac8:	6822      	ldr	r2, [r4, #0]
 8001aca:	1b52      	subs	r2, r2, r5
 8001acc:	d420      	bmi.n	8001b10 <_malloc_r+0xd0>
 8001ace:	2a0b      	cmp	r2, #11
 8001ad0:	d917      	bls.n	8001b02 <_malloc_r+0xc2>
 8001ad2:	1961      	adds	r1, r4, r5
 8001ad4:	42a3      	cmp	r3, r4
 8001ad6:	6025      	str	r5, [r4, #0]
 8001ad8:	bf18      	it	ne
 8001ada:	6059      	strne	r1, [r3, #4]
 8001adc:	6863      	ldr	r3, [r4, #4]
 8001ade:	bf08      	it	eq
 8001ae0:	f8c8 1000 	streq.w	r1, [r8]
 8001ae4:	5162      	str	r2, [r4, r5]
 8001ae6:	604b      	str	r3, [r1, #4]
 8001ae8:	4630      	mov	r0, r6
 8001aea:	f000 f82f 	bl	8001b4c <__malloc_unlock>
 8001aee:	f104 000b 	add.w	r0, r4, #11
 8001af2:	1d23      	adds	r3, r4, #4
 8001af4:	f020 0007 	bic.w	r0, r0, #7
 8001af8:	1ac2      	subs	r2, r0, r3
 8001afa:	bf1c      	itt	ne
 8001afc:	1a1b      	subne	r3, r3, r0
 8001afe:	50a3      	strne	r3, [r4, r2]
 8001b00:	e7af      	b.n	8001a62 <_malloc_r+0x22>
 8001b02:	6862      	ldr	r2, [r4, #4]
 8001b04:	42a3      	cmp	r3, r4
 8001b06:	bf0c      	ite	eq
 8001b08:	f8c8 2000 	streq.w	r2, [r8]
 8001b0c:	605a      	strne	r2, [r3, #4]
 8001b0e:	e7eb      	b.n	8001ae8 <_malloc_r+0xa8>
 8001b10:	4623      	mov	r3, r4
 8001b12:	6864      	ldr	r4, [r4, #4]
 8001b14:	e7ae      	b.n	8001a74 <_malloc_r+0x34>
 8001b16:	463c      	mov	r4, r7
 8001b18:	687f      	ldr	r7, [r7, #4]
 8001b1a:	e7b6      	b.n	8001a8a <_malloc_r+0x4a>
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	42a3      	cmp	r3, r4
 8001b22:	d1fb      	bne.n	8001b1c <_malloc_r+0xdc>
 8001b24:	2300      	movs	r3, #0
 8001b26:	6053      	str	r3, [r2, #4]
 8001b28:	e7de      	b.n	8001ae8 <_malloc_r+0xa8>
 8001b2a:	230c      	movs	r3, #12
 8001b2c:	6033      	str	r3, [r6, #0]
 8001b2e:	4630      	mov	r0, r6
 8001b30:	f000 f80c 	bl	8001b4c <__malloc_unlock>
 8001b34:	e794      	b.n	8001a60 <_malloc_r+0x20>
 8001b36:	6005      	str	r5, [r0, #0]
 8001b38:	e7d6      	b.n	8001ae8 <_malloc_r+0xa8>
 8001b3a:	bf00      	nop
 8001b3c:	200001cc 	.word	0x200001cc

08001b40 <__malloc_lock>:
 8001b40:	4801      	ldr	r0, [pc, #4]	@ (8001b48 <__malloc_lock+0x8>)
 8001b42:	f7ff bf0f 	b.w	8001964 <__retarget_lock_acquire_recursive>
 8001b46:	bf00      	nop
 8001b48:	200001c4 	.word	0x200001c4

08001b4c <__malloc_unlock>:
 8001b4c:	4801      	ldr	r0, [pc, #4]	@ (8001b54 <__malloc_unlock+0x8>)
 8001b4e:	f7ff bf0a 	b.w	8001966 <__retarget_lock_release_recursive>
 8001b52:	bf00      	nop
 8001b54:	200001c4 	.word	0x200001c4

08001b58 <__ssputs_r>:
 8001b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001b5c:	688e      	ldr	r6, [r1, #8]
 8001b5e:	461f      	mov	r7, r3
 8001b60:	42be      	cmp	r6, r7
 8001b62:	680b      	ldr	r3, [r1, #0]
 8001b64:	4682      	mov	sl, r0
 8001b66:	460c      	mov	r4, r1
 8001b68:	4690      	mov	r8, r2
 8001b6a:	d82d      	bhi.n	8001bc8 <__ssputs_r+0x70>
 8001b6c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8001b70:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8001b74:	d026      	beq.n	8001bc4 <__ssputs_r+0x6c>
 8001b76:	6965      	ldr	r5, [r4, #20]
 8001b78:	6909      	ldr	r1, [r1, #16]
 8001b7a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001b7e:	eba3 0901 	sub.w	r9, r3, r1
 8001b82:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001b86:	1c7b      	adds	r3, r7, #1
 8001b88:	444b      	add	r3, r9
 8001b8a:	106d      	asrs	r5, r5, #1
 8001b8c:	429d      	cmp	r5, r3
 8001b8e:	bf38      	it	cc
 8001b90:	461d      	movcc	r5, r3
 8001b92:	0553      	lsls	r3, r2, #21
 8001b94:	d527      	bpl.n	8001be6 <__ssputs_r+0x8e>
 8001b96:	4629      	mov	r1, r5
 8001b98:	f7ff ff52 	bl	8001a40 <_malloc_r>
 8001b9c:	4606      	mov	r6, r0
 8001b9e:	b360      	cbz	r0, 8001bfa <__ssputs_r+0xa2>
 8001ba0:	6921      	ldr	r1, [r4, #16]
 8001ba2:	464a      	mov	r2, r9
 8001ba4:	f000 fae8 	bl	8002178 <memcpy>
 8001ba8:	89a3      	ldrh	r3, [r4, #12]
 8001baa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8001bae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bb2:	81a3      	strh	r3, [r4, #12]
 8001bb4:	6126      	str	r6, [r4, #16]
 8001bb6:	6165      	str	r5, [r4, #20]
 8001bb8:	444e      	add	r6, r9
 8001bba:	eba5 0509 	sub.w	r5, r5, r9
 8001bbe:	6026      	str	r6, [r4, #0]
 8001bc0:	60a5      	str	r5, [r4, #8]
 8001bc2:	463e      	mov	r6, r7
 8001bc4:	42be      	cmp	r6, r7
 8001bc6:	d900      	bls.n	8001bca <__ssputs_r+0x72>
 8001bc8:	463e      	mov	r6, r7
 8001bca:	6820      	ldr	r0, [r4, #0]
 8001bcc:	4632      	mov	r2, r6
 8001bce:	4641      	mov	r1, r8
 8001bd0:	f000 faa8 	bl	8002124 <memmove>
 8001bd4:	68a3      	ldr	r3, [r4, #8]
 8001bd6:	1b9b      	subs	r3, r3, r6
 8001bd8:	60a3      	str	r3, [r4, #8]
 8001bda:	6823      	ldr	r3, [r4, #0]
 8001bdc:	4433      	add	r3, r6
 8001bde:	6023      	str	r3, [r4, #0]
 8001be0:	2000      	movs	r0, #0
 8001be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001be6:	462a      	mov	r2, r5
 8001be8:	f000 fad4 	bl	8002194 <_realloc_r>
 8001bec:	4606      	mov	r6, r0
 8001bee:	2800      	cmp	r0, #0
 8001bf0:	d1e0      	bne.n	8001bb4 <__ssputs_r+0x5c>
 8001bf2:	6921      	ldr	r1, [r4, #16]
 8001bf4:	4650      	mov	r0, sl
 8001bf6:	f7ff feb7 	bl	8001968 <_free_r>
 8001bfa:	230c      	movs	r3, #12
 8001bfc:	f8ca 3000 	str.w	r3, [sl]
 8001c00:	89a3      	ldrh	r3, [r4, #12]
 8001c02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001c06:	81a3      	strh	r3, [r4, #12]
 8001c08:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001c0c:	e7e9      	b.n	8001be2 <__ssputs_r+0x8a>
	...

08001c10 <_svfiprintf_r>:
 8001c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c14:	4698      	mov	r8, r3
 8001c16:	898b      	ldrh	r3, [r1, #12]
 8001c18:	061b      	lsls	r3, r3, #24
 8001c1a:	b09d      	sub	sp, #116	@ 0x74
 8001c1c:	4607      	mov	r7, r0
 8001c1e:	460d      	mov	r5, r1
 8001c20:	4614      	mov	r4, r2
 8001c22:	d510      	bpl.n	8001c46 <_svfiprintf_r+0x36>
 8001c24:	690b      	ldr	r3, [r1, #16]
 8001c26:	b973      	cbnz	r3, 8001c46 <_svfiprintf_r+0x36>
 8001c28:	2140      	movs	r1, #64	@ 0x40
 8001c2a:	f7ff ff09 	bl	8001a40 <_malloc_r>
 8001c2e:	6028      	str	r0, [r5, #0]
 8001c30:	6128      	str	r0, [r5, #16]
 8001c32:	b930      	cbnz	r0, 8001c42 <_svfiprintf_r+0x32>
 8001c34:	230c      	movs	r3, #12
 8001c36:	603b      	str	r3, [r7, #0]
 8001c38:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001c3c:	b01d      	add	sp, #116	@ 0x74
 8001c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001c42:	2340      	movs	r3, #64	@ 0x40
 8001c44:	616b      	str	r3, [r5, #20]
 8001c46:	2300      	movs	r3, #0
 8001c48:	9309      	str	r3, [sp, #36]	@ 0x24
 8001c4a:	2320      	movs	r3, #32
 8001c4c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001c50:	f8cd 800c 	str.w	r8, [sp, #12]
 8001c54:	2330      	movs	r3, #48	@ 0x30
 8001c56:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8001df4 <_svfiprintf_r+0x1e4>
 8001c5a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001c5e:	f04f 0901 	mov.w	r9, #1
 8001c62:	4623      	mov	r3, r4
 8001c64:	469a      	mov	sl, r3
 8001c66:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001c6a:	b10a      	cbz	r2, 8001c70 <_svfiprintf_r+0x60>
 8001c6c:	2a25      	cmp	r2, #37	@ 0x25
 8001c6e:	d1f9      	bne.n	8001c64 <_svfiprintf_r+0x54>
 8001c70:	ebba 0b04 	subs.w	fp, sl, r4
 8001c74:	d00b      	beq.n	8001c8e <_svfiprintf_r+0x7e>
 8001c76:	465b      	mov	r3, fp
 8001c78:	4622      	mov	r2, r4
 8001c7a:	4629      	mov	r1, r5
 8001c7c:	4638      	mov	r0, r7
 8001c7e:	f7ff ff6b 	bl	8001b58 <__ssputs_r>
 8001c82:	3001      	adds	r0, #1
 8001c84:	f000 80a7 	beq.w	8001dd6 <_svfiprintf_r+0x1c6>
 8001c88:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001c8a:	445a      	add	r2, fp
 8001c8c:	9209      	str	r2, [sp, #36]	@ 0x24
 8001c8e:	f89a 3000 	ldrb.w	r3, [sl]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	f000 809f 	beq.w	8001dd6 <_svfiprintf_r+0x1c6>
 8001c98:	2300      	movs	r3, #0
 8001c9a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c9e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001ca2:	f10a 0a01 	add.w	sl, sl, #1
 8001ca6:	9304      	str	r3, [sp, #16]
 8001ca8:	9307      	str	r3, [sp, #28]
 8001caa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001cae:	931a      	str	r3, [sp, #104]	@ 0x68
 8001cb0:	4654      	mov	r4, sl
 8001cb2:	2205      	movs	r2, #5
 8001cb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001cb8:	484e      	ldr	r0, [pc, #312]	@ (8001df4 <_svfiprintf_r+0x1e4>)
 8001cba:	f7fe fa89 	bl	80001d0 <memchr>
 8001cbe:	9a04      	ldr	r2, [sp, #16]
 8001cc0:	b9d8      	cbnz	r0, 8001cfa <_svfiprintf_r+0xea>
 8001cc2:	06d0      	lsls	r0, r2, #27
 8001cc4:	bf44      	itt	mi
 8001cc6:	2320      	movmi	r3, #32
 8001cc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001ccc:	0711      	lsls	r1, r2, #28
 8001cce:	bf44      	itt	mi
 8001cd0:	232b      	movmi	r3, #43	@ 0x2b
 8001cd2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001cd6:	f89a 3000 	ldrb.w	r3, [sl]
 8001cda:	2b2a      	cmp	r3, #42	@ 0x2a
 8001cdc:	d015      	beq.n	8001d0a <_svfiprintf_r+0xfa>
 8001cde:	9a07      	ldr	r2, [sp, #28]
 8001ce0:	4654      	mov	r4, sl
 8001ce2:	2000      	movs	r0, #0
 8001ce4:	f04f 0c0a 	mov.w	ip, #10
 8001ce8:	4621      	mov	r1, r4
 8001cea:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001cee:	3b30      	subs	r3, #48	@ 0x30
 8001cf0:	2b09      	cmp	r3, #9
 8001cf2:	d94b      	bls.n	8001d8c <_svfiprintf_r+0x17c>
 8001cf4:	b1b0      	cbz	r0, 8001d24 <_svfiprintf_r+0x114>
 8001cf6:	9207      	str	r2, [sp, #28]
 8001cf8:	e014      	b.n	8001d24 <_svfiprintf_r+0x114>
 8001cfa:	eba0 0308 	sub.w	r3, r0, r8
 8001cfe:	fa09 f303 	lsl.w	r3, r9, r3
 8001d02:	4313      	orrs	r3, r2
 8001d04:	9304      	str	r3, [sp, #16]
 8001d06:	46a2      	mov	sl, r4
 8001d08:	e7d2      	b.n	8001cb0 <_svfiprintf_r+0xa0>
 8001d0a:	9b03      	ldr	r3, [sp, #12]
 8001d0c:	1d19      	adds	r1, r3, #4
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	9103      	str	r1, [sp, #12]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	bfbb      	ittet	lt
 8001d16:	425b      	neglt	r3, r3
 8001d18:	f042 0202 	orrlt.w	r2, r2, #2
 8001d1c:	9307      	strge	r3, [sp, #28]
 8001d1e:	9307      	strlt	r3, [sp, #28]
 8001d20:	bfb8      	it	lt
 8001d22:	9204      	strlt	r2, [sp, #16]
 8001d24:	7823      	ldrb	r3, [r4, #0]
 8001d26:	2b2e      	cmp	r3, #46	@ 0x2e
 8001d28:	d10a      	bne.n	8001d40 <_svfiprintf_r+0x130>
 8001d2a:	7863      	ldrb	r3, [r4, #1]
 8001d2c:	2b2a      	cmp	r3, #42	@ 0x2a
 8001d2e:	d132      	bne.n	8001d96 <_svfiprintf_r+0x186>
 8001d30:	9b03      	ldr	r3, [sp, #12]
 8001d32:	1d1a      	adds	r2, r3, #4
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	9203      	str	r2, [sp, #12]
 8001d38:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001d3c:	3402      	adds	r4, #2
 8001d3e:	9305      	str	r3, [sp, #20]
 8001d40:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8001e04 <_svfiprintf_r+0x1f4>
 8001d44:	7821      	ldrb	r1, [r4, #0]
 8001d46:	2203      	movs	r2, #3
 8001d48:	4650      	mov	r0, sl
 8001d4a:	f7fe fa41 	bl	80001d0 <memchr>
 8001d4e:	b138      	cbz	r0, 8001d60 <_svfiprintf_r+0x150>
 8001d50:	9b04      	ldr	r3, [sp, #16]
 8001d52:	eba0 000a 	sub.w	r0, r0, sl
 8001d56:	2240      	movs	r2, #64	@ 0x40
 8001d58:	4082      	lsls	r2, r0
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	3401      	adds	r4, #1
 8001d5e:	9304      	str	r3, [sp, #16]
 8001d60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001d64:	4824      	ldr	r0, [pc, #144]	@ (8001df8 <_svfiprintf_r+0x1e8>)
 8001d66:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001d6a:	2206      	movs	r2, #6
 8001d6c:	f7fe fa30 	bl	80001d0 <memchr>
 8001d70:	2800      	cmp	r0, #0
 8001d72:	d036      	beq.n	8001de2 <_svfiprintf_r+0x1d2>
 8001d74:	4b21      	ldr	r3, [pc, #132]	@ (8001dfc <_svfiprintf_r+0x1ec>)
 8001d76:	bb1b      	cbnz	r3, 8001dc0 <_svfiprintf_r+0x1b0>
 8001d78:	9b03      	ldr	r3, [sp, #12]
 8001d7a:	3307      	adds	r3, #7
 8001d7c:	f023 0307 	bic.w	r3, r3, #7
 8001d80:	3308      	adds	r3, #8
 8001d82:	9303      	str	r3, [sp, #12]
 8001d84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001d86:	4433      	add	r3, r6
 8001d88:	9309      	str	r3, [sp, #36]	@ 0x24
 8001d8a:	e76a      	b.n	8001c62 <_svfiprintf_r+0x52>
 8001d8c:	fb0c 3202 	mla	r2, ip, r2, r3
 8001d90:	460c      	mov	r4, r1
 8001d92:	2001      	movs	r0, #1
 8001d94:	e7a8      	b.n	8001ce8 <_svfiprintf_r+0xd8>
 8001d96:	2300      	movs	r3, #0
 8001d98:	3401      	adds	r4, #1
 8001d9a:	9305      	str	r3, [sp, #20]
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	f04f 0c0a 	mov.w	ip, #10
 8001da2:	4620      	mov	r0, r4
 8001da4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001da8:	3a30      	subs	r2, #48	@ 0x30
 8001daa:	2a09      	cmp	r2, #9
 8001dac:	d903      	bls.n	8001db6 <_svfiprintf_r+0x1a6>
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d0c6      	beq.n	8001d40 <_svfiprintf_r+0x130>
 8001db2:	9105      	str	r1, [sp, #20]
 8001db4:	e7c4      	b.n	8001d40 <_svfiprintf_r+0x130>
 8001db6:	fb0c 2101 	mla	r1, ip, r1, r2
 8001dba:	4604      	mov	r4, r0
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e7f0      	b.n	8001da2 <_svfiprintf_r+0x192>
 8001dc0:	ab03      	add	r3, sp, #12
 8001dc2:	9300      	str	r3, [sp, #0]
 8001dc4:	462a      	mov	r2, r5
 8001dc6:	4b0e      	ldr	r3, [pc, #56]	@ (8001e00 <_svfiprintf_r+0x1f0>)
 8001dc8:	a904      	add	r1, sp, #16
 8001dca:	4638      	mov	r0, r7
 8001dcc:	f3af 8000 	nop.w
 8001dd0:	1c42      	adds	r2, r0, #1
 8001dd2:	4606      	mov	r6, r0
 8001dd4:	d1d6      	bne.n	8001d84 <_svfiprintf_r+0x174>
 8001dd6:	89ab      	ldrh	r3, [r5, #12]
 8001dd8:	065b      	lsls	r3, r3, #25
 8001dda:	f53f af2d 	bmi.w	8001c38 <_svfiprintf_r+0x28>
 8001dde:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8001de0:	e72c      	b.n	8001c3c <_svfiprintf_r+0x2c>
 8001de2:	ab03      	add	r3, sp, #12
 8001de4:	9300      	str	r3, [sp, #0]
 8001de6:	462a      	mov	r2, r5
 8001de8:	4b05      	ldr	r3, [pc, #20]	@ (8001e00 <_svfiprintf_r+0x1f0>)
 8001dea:	a904      	add	r1, sp, #16
 8001dec:	4638      	mov	r0, r7
 8001dee:	f000 f879 	bl	8001ee4 <_printf_i>
 8001df2:	e7ed      	b.n	8001dd0 <_svfiprintf_r+0x1c0>
 8001df4:	080022ac 	.word	0x080022ac
 8001df8:	080022b6 	.word	0x080022b6
 8001dfc:	00000000 	.word	0x00000000
 8001e00:	08001b59 	.word	0x08001b59
 8001e04:	080022b2 	.word	0x080022b2

08001e08 <_printf_common>:
 8001e08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001e0c:	4616      	mov	r6, r2
 8001e0e:	4698      	mov	r8, r3
 8001e10:	688a      	ldr	r2, [r1, #8]
 8001e12:	690b      	ldr	r3, [r1, #16]
 8001e14:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	bfb8      	it	lt
 8001e1c:	4613      	movlt	r3, r2
 8001e1e:	6033      	str	r3, [r6, #0]
 8001e20:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001e24:	4607      	mov	r7, r0
 8001e26:	460c      	mov	r4, r1
 8001e28:	b10a      	cbz	r2, 8001e2e <_printf_common+0x26>
 8001e2a:	3301      	adds	r3, #1
 8001e2c:	6033      	str	r3, [r6, #0]
 8001e2e:	6823      	ldr	r3, [r4, #0]
 8001e30:	0699      	lsls	r1, r3, #26
 8001e32:	bf42      	ittt	mi
 8001e34:	6833      	ldrmi	r3, [r6, #0]
 8001e36:	3302      	addmi	r3, #2
 8001e38:	6033      	strmi	r3, [r6, #0]
 8001e3a:	6825      	ldr	r5, [r4, #0]
 8001e3c:	f015 0506 	ands.w	r5, r5, #6
 8001e40:	d106      	bne.n	8001e50 <_printf_common+0x48>
 8001e42:	f104 0a19 	add.w	sl, r4, #25
 8001e46:	68e3      	ldr	r3, [r4, #12]
 8001e48:	6832      	ldr	r2, [r6, #0]
 8001e4a:	1a9b      	subs	r3, r3, r2
 8001e4c:	42ab      	cmp	r3, r5
 8001e4e:	dc26      	bgt.n	8001e9e <_printf_common+0x96>
 8001e50:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001e54:	6822      	ldr	r2, [r4, #0]
 8001e56:	3b00      	subs	r3, #0
 8001e58:	bf18      	it	ne
 8001e5a:	2301      	movne	r3, #1
 8001e5c:	0692      	lsls	r2, r2, #26
 8001e5e:	d42b      	bmi.n	8001eb8 <_printf_common+0xb0>
 8001e60:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001e64:	4641      	mov	r1, r8
 8001e66:	4638      	mov	r0, r7
 8001e68:	47c8      	blx	r9
 8001e6a:	3001      	adds	r0, #1
 8001e6c:	d01e      	beq.n	8001eac <_printf_common+0xa4>
 8001e6e:	6823      	ldr	r3, [r4, #0]
 8001e70:	6922      	ldr	r2, [r4, #16]
 8001e72:	f003 0306 	and.w	r3, r3, #6
 8001e76:	2b04      	cmp	r3, #4
 8001e78:	bf02      	ittt	eq
 8001e7a:	68e5      	ldreq	r5, [r4, #12]
 8001e7c:	6833      	ldreq	r3, [r6, #0]
 8001e7e:	1aed      	subeq	r5, r5, r3
 8001e80:	68a3      	ldr	r3, [r4, #8]
 8001e82:	bf0c      	ite	eq
 8001e84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001e88:	2500      	movne	r5, #0
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	bfc4      	itt	gt
 8001e8e:	1a9b      	subgt	r3, r3, r2
 8001e90:	18ed      	addgt	r5, r5, r3
 8001e92:	2600      	movs	r6, #0
 8001e94:	341a      	adds	r4, #26
 8001e96:	42b5      	cmp	r5, r6
 8001e98:	d11a      	bne.n	8001ed0 <_printf_common+0xc8>
 8001e9a:	2000      	movs	r0, #0
 8001e9c:	e008      	b.n	8001eb0 <_printf_common+0xa8>
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	4652      	mov	r2, sl
 8001ea2:	4641      	mov	r1, r8
 8001ea4:	4638      	mov	r0, r7
 8001ea6:	47c8      	blx	r9
 8001ea8:	3001      	adds	r0, #1
 8001eaa:	d103      	bne.n	8001eb4 <_printf_common+0xac>
 8001eac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001eb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001eb4:	3501      	adds	r5, #1
 8001eb6:	e7c6      	b.n	8001e46 <_printf_common+0x3e>
 8001eb8:	18e1      	adds	r1, r4, r3
 8001eba:	1c5a      	adds	r2, r3, #1
 8001ebc:	2030      	movs	r0, #48	@ 0x30
 8001ebe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001ec2:	4422      	add	r2, r4
 8001ec4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001ec8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001ecc:	3302      	adds	r3, #2
 8001ece:	e7c7      	b.n	8001e60 <_printf_common+0x58>
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	4622      	mov	r2, r4
 8001ed4:	4641      	mov	r1, r8
 8001ed6:	4638      	mov	r0, r7
 8001ed8:	47c8      	blx	r9
 8001eda:	3001      	adds	r0, #1
 8001edc:	d0e6      	beq.n	8001eac <_printf_common+0xa4>
 8001ede:	3601      	adds	r6, #1
 8001ee0:	e7d9      	b.n	8001e96 <_printf_common+0x8e>
	...

08001ee4 <_printf_i>:
 8001ee4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001ee8:	7e0f      	ldrb	r7, [r1, #24]
 8001eea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001eec:	2f78      	cmp	r7, #120	@ 0x78
 8001eee:	4691      	mov	r9, r2
 8001ef0:	4680      	mov	r8, r0
 8001ef2:	460c      	mov	r4, r1
 8001ef4:	469a      	mov	sl, r3
 8001ef6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001efa:	d807      	bhi.n	8001f0c <_printf_i+0x28>
 8001efc:	2f62      	cmp	r7, #98	@ 0x62
 8001efe:	d80a      	bhi.n	8001f16 <_printf_i+0x32>
 8001f00:	2f00      	cmp	r7, #0
 8001f02:	f000 80d2 	beq.w	80020aa <_printf_i+0x1c6>
 8001f06:	2f58      	cmp	r7, #88	@ 0x58
 8001f08:	f000 80b9 	beq.w	800207e <_printf_i+0x19a>
 8001f0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001f10:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001f14:	e03a      	b.n	8001f8c <_printf_i+0xa8>
 8001f16:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001f1a:	2b15      	cmp	r3, #21
 8001f1c:	d8f6      	bhi.n	8001f0c <_printf_i+0x28>
 8001f1e:	a101      	add	r1, pc, #4	@ (adr r1, 8001f24 <_printf_i+0x40>)
 8001f20:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001f24:	08001f7d 	.word	0x08001f7d
 8001f28:	08001f91 	.word	0x08001f91
 8001f2c:	08001f0d 	.word	0x08001f0d
 8001f30:	08001f0d 	.word	0x08001f0d
 8001f34:	08001f0d 	.word	0x08001f0d
 8001f38:	08001f0d 	.word	0x08001f0d
 8001f3c:	08001f91 	.word	0x08001f91
 8001f40:	08001f0d 	.word	0x08001f0d
 8001f44:	08001f0d 	.word	0x08001f0d
 8001f48:	08001f0d 	.word	0x08001f0d
 8001f4c:	08001f0d 	.word	0x08001f0d
 8001f50:	08002091 	.word	0x08002091
 8001f54:	08001fbb 	.word	0x08001fbb
 8001f58:	0800204b 	.word	0x0800204b
 8001f5c:	08001f0d 	.word	0x08001f0d
 8001f60:	08001f0d 	.word	0x08001f0d
 8001f64:	080020b3 	.word	0x080020b3
 8001f68:	08001f0d 	.word	0x08001f0d
 8001f6c:	08001fbb 	.word	0x08001fbb
 8001f70:	08001f0d 	.word	0x08001f0d
 8001f74:	08001f0d 	.word	0x08001f0d
 8001f78:	08002053 	.word	0x08002053
 8001f7c:	6833      	ldr	r3, [r6, #0]
 8001f7e:	1d1a      	adds	r2, r3, #4
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	6032      	str	r2, [r6, #0]
 8001f84:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001f88:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	e09d      	b.n	80020cc <_printf_i+0x1e8>
 8001f90:	6833      	ldr	r3, [r6, #0]
 8001f92:	6820      	ldr	r0, [r4, #0]
 8001f94:	1d19      	adds	r1, r3, #4
 8001f96:	6031      	str	r1, [r6, #0]
 8001f98:	0606      	lsls	r6, r0, #24
 8001f9a:	d501      	bpl.n	8001fa0 <_printf_i+0xbc>
 8001f9c:	681d      	ldr	r5, [r3, #0]
 8001f9e:	e003      	b.n	8001fa8 <_printf_i+0xc4>
 8001fa0:	0645      	lsls	r5, r0, #25
 8001fa2:	d5fb      	bpl.n	8001f9c <_printf_i+0xb8>
 8001fa4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001fa8:	2d00      	cmp	r5, #0
 8001faa:	da03      	bge.n	8001fb4 <_printf_i+0xd0>
 8001fac:	232d      	movs	r3, #45	@ 0x2d
 8001fae:	426d      	negs	r5, r5
 8001fb0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001fb4:	4859      	ldr	r0, [pc, #356]	@ (800211c <_printf_i+0x238>)
 8001fb6:	230a      	movs	r3, #10
 8001fb8:	e011      	b.n	8001fde <_printf_i+0xfa>
 8001fba:	6821      	ldr	r1, [r4, #0]
 8001fbc:	6833      	ldr	r3, [r6, #0]
 8001fbe:	0608      	lsls	r0, r1, #24
 8001fc0:	f853 5b04 	ldr.w	r5, [r3], #4
 8001fc4:	d402      	bmi.n	8001fcc <_printf_i+0xe8>
 8001fc6:	0649      	lsls	r1, r1, #25
 8001fc8:	bf48      	it	mi
 8001fca:	b2ad      	uxthmi	r5, r5
 8001fcc:	2f6f      	cmp	r7, #111	@ 0x6f
 8001fce:	4853      	ldr	r0, [pc, #332]	@ (800211c <_printf_i+0x238>)
 8001fd0:	6033      	str	r3, [r6, #0]
 8001fd2:	bf14      	ite	ne
 8001fd4:	230a      	movne	r3, #10
 8001fd6:	2308      	moveq	r3, #8
 8001fd8:	2100      	movs	r1, #0
 8001fda:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8001fde:	6866      	ldr	r6, [r4, #4]
 8001fe0:	60a6      	str	r6, [r4, #8]
 8001fe2:	2e00      	cmp	r6, #0
 8001fe4:	bfa2      	ittt	ge
 8001fe6:	6821      	ldrge	r1, [r4, #0]
 8001fe8:	f021 0104 	bicge.w	r1, r1, #4
 8001fec:	6021      	strge	r1, [r4, #0]
 8001fee:	b90d      	cbnz	r5, 8001ff4 <_printf_i+0x110>
 8001ff0:	2e00      	cmp	r6, #0
 8001ff2:	d04b      	beq.n	800208c <_printf_i+0x1a8>
 8001ff4:	4616      	mov	r6, r2
 8001ff6:	fbb5 f1f3 	udiv	r1, r5, r3
 8001ffa:	fb03 5711 	mls	r7, r3, r1, r5
 8001ffe:	5dc7      	ldrb	r7, [r0, r7]
 8002000:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002004:	462f      	mov	r7, r5
 8002006:	42bb      	cmp	r3, r7
 8002008:	460d      	mov	r5, r1
 800200a:	d9f4      	bls.n	8001ff6 <_printf_i+0x112>
 800200c:	2b08      	cmp	r3, #8
 800200e:	d10b      	bne.n	8002028 <_printf_i+0x144>
 8002010:	6823      	ldr	r3, [r4, #0]
 8002012:	07df      	lsls	r7, r3, #31
 8002014:	d508      	bpl.n	8002028 <_printf_i+0x144>
 8002016:	6923      	ldr	r3, [r4, #16]
 8002018:	6861      	ldr	r1, [r4, #4]
 800201a:	4299      	cmp	r1, r3
 800201c:	bfde      	ittt	le
 800201e:	2330      	movle	r3, #48	@ 0x30
 8002020:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002024:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8002028:	1b92      	subs	r2, r2, r6
 800202a:	6122      	str	r2, [r4, #16]
 800202c:	f8cd a000 	str.w	sl, [sp]
 8002030:	464b      	mov	r3, r9
 8002032:	aa03      	add	r2, sp, #12
 8002034:	4621      	mov	r1, r4
 8002036:	4640      	mov	r0, r8
 8002038:	f7ff fee6 	bl	8001e08 <_printf_common>
 800203c:	3001      	adds	r0, #1
 800203e:	d14a      	bne.n	80020d6 <_printf_i+0x1f2>
 8002040:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002044:	b004      	add	sp, #16
 8002046:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800204a:	6823      	ldr	r3, [r4, #0]
 800204c:	f043 0320 	orr.w	r3, r3, #32
 8002050:	6023      	str	r3, [r4, #0]
 8002052:	4833      	ldr	r0, [pc, #204]	@ (8002120 <_printf_i+0x23c>)
 8002054:	2778      	movs	r7, #120	@ 0x78
 8002056:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800205a:	6823      	ldr	r3, [r4, #0]
 800205c:	6831      	ldr	r1, [r6, #0]
 800205e:	061f      	lsls	r7, r3, #24
 8002060:	f851 5b04 	ldr.w	r5, [r1], #4
 8002064:	d402      	bmi.n	800206c <_printf_i+0x188>
 8002066:	065f      	lsls	r7, r3, #25
 8002068:	bf48      	it	mi
 800206a:	b2ad      	uxthmi	r5, r5
 800206c:	6031      	str	r1, [r6, #0]
 800206e:	07d9      	lsls	r1, r3, #31
 8002070:	bf44      	itt	mi
 8002072:	f043 0320 	orrmi.w	r3, r3, #32
 8002076:	6023      	strmi	r3, [r4, #0]
 8002078:	b11d      	cbz	r5, 8002082 <_printf_i+0x19e>
 800207a:	2310      	movs	r3, #16
 800207c:	e7ac      	b.n	8001fd8 <_printf_i+0xf4>
 800207e:	4827      	ldr	r0, [pc, #156]	@ (800211c <_printf_i+0x238>)
 8002080:	e7e9      	b.n	8002056 <_printf_i+0x172>
 8002082:	6823      	ldr	r3, [r4, #0]
 8002084:	f023 0320 	bic.w	r3, r3, #32
 8002088:	6023      	str	r3, [r4, #0]
 800208a:	e7f6      	b.n	800207a <_printf_i+0x196>
 800208c:	4616      	mov	r6, r2
 800208e:	e7bd      	b.n	800200c <_printf_i+0x128>
 8002090:	6833      	ldr	r3, [r6, #0]
 8002092:	6825      	ldr	r5, [r4, #0]
 8002094:	6961      	ldr	r1, [r4, #20]
 8002096:	1d18      	adds	r0, r3, #4
 8002098:	6030      	str	r0, [r6, #0]
 800209a:	062e      	lsls	r6, r5, #24
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	d501      	bpl.n	80020a4 <_printf_i+0x1c0>
 80020a0:	6019      	str	r1, [r3, #0]
 80020a2:	e002      	b.n	80020aa <_printf_i+0x1c6>
 80020a4:	0668      	lsls	r0, r5, #25
 80020a6:	d5fb      	bpl.n	80020a0 <_printf_i+0x1bc>
 80020a8:	8019      	strh	r1, [r3, #0]
 80020aa:	2300      	movs	r3, #0
 80020ac:	6123      	str	r3, [r4, #16]
 80020ae:	4616      	mov	r6, r2
 80020b0:	e7bc      	b.n	800202c <_printf_i+0x148>
 80020b2:	6833      	ldr	r3, [r6, #0]
 80020b4:	1d1a      	adds	r2, r3, #4
 80020b6:	6032      	str	r2, [r6, #0]
 80020b8:	681e      	ldr	r6, [r3, #0]
 80020ba:	6862      	ldr	r2, [r4, #4]
 80020bc:	2100      	movs	r1, #0
 80020be:	4630      	mov	r0, r6
 80020c0:	f7fe f886 	bl	80001d0 <memchr>
 80020c4:	b108      	cbz	r0, 80020ca <_printf_i+0x1e6>
 80020c6:	1b80      	subs	r0, r0, r6
 80020c8:	6060      	str	r0, [r4, #4]
 80020ca:	6863      	ldr	r3, [r4, #4]
 80020cc:	6123      	str	r3, [r4, #16]
 80020ce:	2300      	movs	r3, #0
 80020d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80020d4:	e7aa      	b.n	800202c <_printf_i+0x148>
 80020d6:	6923      	ldr	r3, [r4, #16]
 80020d8:	4632      	mov	r2, r6
 80020da:	4649      	mov	r1, r9
 80020dc:	4640      	mov	r0, r8
 80020de:	47d0      	blx	sl
 80020e0:	3001      	adds	r0, #1
 80020e2:	d0ad      	beq.n	8002040 <_printf_i+0x15c>
 80020e4:	6823      	ldr	r3, [r4, #0]
 80020e6:	079b      	lsls	r3, r3, #30
 80020e8:	d413      	bmi.n	8002112 <_printf_i+0x22e>
 80020ea:	68e0      	ldr	r0, [r4, #12]
 80020ec:	9b03      	ldr	r3, [sp, #12]
 80020ee:	4298      	cmp	r0, r3
 80020f0:	bfb8      	it	lt
 80020f2:	4618      	movlt	r0, r3
 80020f4:	e7a6      	b.n	8002044 <_printf_i+0x160>
 80020f6:	2301      	movs	r3, #1
 80020f8:	4632      	mov	r2, r6
 80020fa:	4649      	mov	r1, r9
 80020fc:	4640      	mov	r0, r8
 80020fe:	47d0      	blx	sl
 8002100:	3001      	adds	r0, #1
 8002102:	d09d      	beq.n	8002040 <_printf_i+0x15c>
 8002104:	3501      	adds	r5, #1
 8002106:	68e3      	ldr	r3, [r4, #12]
 8002108:	9903      	ldr	r1, [sp, #12]
 800210a:	1a5b      	subs	r3, r3, r1
 800210c:	42ab      	cmp	r3, r5
 800210e:	dcf2      	bgt.n	80020f6 <_printf_i+0x212>
 8002110:	e7eb      	b.n	80020ea <_printf_i+0x206>
 8002112:	2500      	movs	r5, #0
 8002114:	f104 0619 	add.w	r6, r4, #25
 8002118:	e7f5      	b.n	8002106 <_printf_i+0x222>
 800211a:	bf00      	nop
 800211c:	080022bd 	.word	0x080022bd
 8002120:	080022ce 	.word	0x080022ce

08002124 <memmove>:
 8002124:	4288      	cmp	r0, r1
 8002126:	b510      	push	{r4, lr}
 8002128:	eb01 0402 	add.w	r4, r1, r2
 800212c:	d902      	bls.n	8002134 <memmove+0x10>
 800212e:	4284      	cmp	r4, r0
 8002130:	4623      	mov	r3, r4
 8002132:	d807      	bhi.n	8002144 <memmove+0x20>
 8002134:	1e43      	subs	r3, r0, #1
 8002136:	42a1      	cmp	r1, r4
 8002138:	d008      	beq.n	800214c <memmove+0x28>
 800213a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800213e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002142:	e7f8      	b.n	8002136 <memmove+0x12>
 8002144:	4402      	add	r2, r0
 8002146:	4601      	mov	r1, r0
 8002148:	428a      	cmp	r2, r1
 800214a:	d100      	bne.n	800214e <memmove+0x2a>
 800214c:	bd10      	pop	{r4, pc}
 800214e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002152:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002156:	e7f7      	b.n	8002148 <memmove+0x24>

08002158 <_sbrk_r>:
 8002158:	b538      	push	{r3, r4, r5, lr}
 800215a:	4d06      	ldr	r5, [pc, #24]	@ (8002174 <_sbrk_r+0x1c>)
 800215c:	2300      	movs	r3, #0
 800215e:	4604      	mov	r4, r0
 8002160:	4608      	mov	r0, r1
 8002162:	602b      	str	r3, [r5, #0]
 8002164:	f7fe faa0 	bl	80006a8 <_sbrk>
 8002168:	1c43      	adds	r3, r0, #1
 800216a:	d102      	bne.n	8002172 <_sbrk_r+0x1a>
 800216c:	682b      	ldr	r3, [r5, #0]
 800216e:	b103      	cbz	r3, 8002172 <_sbrk_r+0x1a>
 8002170:	6023      	str	r3, [r4, #0]
 8002172:	bd38      	pop	{r3, r4, r5, pc}
 8002174:	200001c0 	.word	0x200001c0

08002178 <memcpy>:
 8002178:	440a      	add	r2, r1
 800217a:	4291      	cmp	r1, r2
 800217c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8002180:	d100      	bne.n	8002184 <memcpy+0xc>
 8002182:	4770      	bx	lr
 8002184:	b510      	push	{r4, lr}
 8002186:	f811 4b01 	ldrb.w	r4, [r1], #1
 800218a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800218e:	4291      	cmp	r1, r2
 8002190:	d1f9      	bne.n	8002186 <memcpy+0xe>
 8002192:	bd10      	pop	{r4, pc}

08002194 <_realloc_r>:
 8002194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002198:	4680      	mov	r8, r0
 800219a:	4615      	mov	r5, r2
 800219c:	460c      	mov	r4, r1
 800219e:	b921      	cbnz	r1, 80021aa <_realloc_r+0x16>
 80021a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80021a4:	4611      	mov	r1, r2
 80021a6:	f7ff bc4b 	b.w	8001a40 <_malloc_r>
 80021aa:	b92a      	cbnz	r2, 80021b8 <_realloc_r+0x24>
 80021ac:	f7ff fbdc 	bl	8001968 <_free_r>
 80021b0:	2400      	movs	r4, #0
 80021b2:	4620      	mov	r0, r4
 80021b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80021b8:	f000 f81a 	bl	80021f0 <_malloc_usable_size_r>
 80021bc:	4285      	cmp	r5, r0
 80021be:	4606      	mov	r6, r0
 80021c0:	d802      	bhi.n	80021c8 <_realloc_r+0x34>
 80021c2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80021c6:	d8f4      	bhi.n	80021b2 <_realloc_r+0x1e>
 80021c8:	4629      	mov	r1, r5
 80021ca:	4640      	mov	r0, r8
 80021cc:	f7ff fc38 	bl	8001a40 <_malloc_r>
 80021d0:	4607      	mov	r7, r0
 80021d2:	2800      	cmp	r0, #0
 80021d4:	d0ec      	beq.n	80021b0 <_realloc_r+0x1c>
 80021d6:	42b5      	cmp	r5, r6
 80021d8:	462a      	mov	r2, r5
 80021da:	4621      	mov	r1, r4
 80021dc:	bf28      	it	cs
 80021de:	4632      	movcs	r2, r6
 80021e0:	f7ff ffca 	bl	8002178 <memcpy>
 80021e4:	4621      	mov	r1, r4
 80021e6:	4640      	mov	r0, r8
 80021e8:	f7ff fbbe 	bl	8001968 <_free_r>
 80021ec:	463c      	mov	r4, r7
 80021ee:	e7e0      	b.n	80021b2 <_realloc_r+0x1e>

080021f0 <_malloc_usable_size_r>:
 80021f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80021f4:	1f18      	subs	r0, r3, #4
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	bfbc      	itt	lt
 80021fa:	580b      	ldrlt	r3, [r1, r0]
 80021fc:	18c0      	addlt	r0, r0, r3
 80021fe:	4770      	bx	lr

08002200 <_init>:
 8002200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002202:	bf00      	nop
 8002204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002206:	bc08      	pop	{r3}
 8002208:	469e      	mov	lr, r3
 800220a:	4770      	bx	lr

0800220c <_fini>:
 800220c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800220e:	bf00      	nop
 8002210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002212:	bc08      	pop	{r3}
 8002214:	469e      	mov	lr, r3
 8002216:	4770      	bx	lr
