

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
316bcbff5f8f022bb22b20bb4721e93e  /sciclone/data20/adwait/applications/benchmarks/CUDA/RAY/gpgpu_ptx_sim__RAY
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=rayTracing.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/RAY/gpgpu_ptx_sim__RAY
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/RAY/gpgpu_ptx_sim__RAY "
Parsing file _cuobjdump_complete_output_sVYGVP
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: rayTracing.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: rayTracing.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6renderPjP4Nodejjff : hostFun 0x0x40ce13, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Zmi6float3S_" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Zmi6float3S_" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Zmi6float3S_" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z9normalize6float3" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9normalize6float3" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z18intersectionSphere5Rayon6float3f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z18intersectionSphere5Rayon6float3f" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z18intersectionSphere5Rayon6float3f" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z18intersectionSphere5Rayon6float3f" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z16intersectionPlan5Rayon6float3S0_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16intersectionPlan5Rayon6float3S0_" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16intersectionPlan5Rayon6float3S0_" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16intersectionPlan5Rayon6float3S0_" from 0x28 to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z10getNormale6float3S_" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z10getNormale6float3S_" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z10getNormale6float3S_" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11getNormaleP6float3" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11getNormaleP6float3" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z14rgbaFloatToInt6float4" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z14rgbaFloatToInt6float4" from 0x4 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z12notShadowRayP4Node6float3S1_f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12notShadowRayP4Node6float3S1_f" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12notShadowRayP4Node6float3S1_f" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12notShadowRayP4Node6float3S1_f" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z12notShadowRayP4Node6float3S1_f" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15float2int_pow20f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15float2int_pow20f" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15float2int_pow50f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15float2int_pow50f" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN4dim3C1Ejjj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN4dim3C1Ejjj" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__ZN4dim3C1Ejjj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__ZN4dim3C1Ejjj" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Zmi6float3S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding dominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding postdominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmi6float3S_'...
GPGPU-Sim PTX: reconvergence points for _Zmi6float3S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmi6float3S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmi6float3S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z9normalize6float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding dominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9normalize6float3'...
GPGPU-Sim PTX: reconvergence points for _Z9normalize6float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9normalize6float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9normalize6float3'.
GPGPU-Sim PTX: instruction assembly for function '_Z18intersectionSphere5Rayon6float3f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: reconvergence points for _Z18intersectionSphere5Rayon6float3f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x250 (_1.ptx:173) @%p2 bra $Lt_2_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:193) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x260 (_1.ptx:175) bra.uni $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:193) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x280 (_1.ptx:180) @!%p3 bra $Lt_2_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:193) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x290 (_1.ptx:182) bra.uni $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:193) mov.f32 %f39, %f32;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18intersectionSphere5Rayon6float3f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'.
GPGPU-Sim PTX: instruction assembly for function '_Z16intersectionPlan5Rayon6float3S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: reconvergence points for _Z16intersectionPlan5Rayon6float3S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x320 (_1.ptx:214) @!%p1 bra $Lt_3_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (_1.ptx:227) mov.f32 %f14, %f9;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x330 (_1.ptx:216) bra.uni $Lt_3_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (_1.ptx:227) mov.f32 %f14, %f9;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16intersectionPlan5Rayon6float3S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z10getNormale6float3S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: reconvergence points for _Z10getNormale6float3S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10getNormale6float3S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10getNormale6float3S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11getNormaleP6float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: reconvergence points for _Z11getNormaleP6float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11getNormaleP6float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11getNormaleP6float3'.
GPGPU-Sim PTX: instruction assembly for function '_Z14rgbaFloatToInt6float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: reconvergence points for _Z14rgbaFloatToInt6float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14rgbaFloatToInt6float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14rgbaFloatToInt6float4'.
GPGPU-Sim PTX: allocating global region for "cnode" from 0x100 to 0x1a0 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12notShadowRayP4Node6float3S1_f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: reconvergence points for _Z12notShadowRayP4Node6float3S1_f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x638 (_1.ptx:364) @%p1 bra $Lt_7_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (_1.ptx:441) mov.f32 %f58, 0f00000000;    // 0
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x658 (_1.ptx:369) @!%p2 bra $Lt_7_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b8 (_1.ptx:385) mov.f32 %f28, %f20;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x668 (_1.ptx:371) bra.uni $Lt_7_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b8 (_1.ptx:385) mov.f32 %f28, %f20;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6c0 (_1.ptx:386) bra.uni $Lt_7_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (_1.ptx:441) mov.f32 %f58, 0f00000000;    // 0
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x7b0 (_1.ptx:418) @%p5 bra $Lt_7_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_1.ptx:438) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x7c0 (_1.ptx:420) bra.uni $Lt_7_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_1.ptx:438) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x7e0 (_1.ptx:425) @!%p6 bra $Lt_7_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_1.ptx:438) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x7f0 (_1.ptx:427) bra.uni $Lt_7_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_1.ptx:438) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x838 (_1.ptx:443) @!%p7 bra $Lt_7_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e8 (_1.ptx:468) add.s32 %r1, %r1, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x8d8 (_1.ptx:463) @!%p8 bra $Lt_7_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e8 (_1.ptx:468) add.s32 %r1, %r1, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x908 (_1.ptx:472) @%p9 bra $Lt_7_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x960 (_1.ptx:486) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x930 (_1.ptx:477) @%p10 bra $L_7_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x960 (_1.ptx:486) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x938 (_1.ptx:478) bra.uni $L_7_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x960 (_1.ptx:486) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12notShadowRayP4Node6float3S1_f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'.
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow20f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow20f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow20f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow20f'.
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow50f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow50f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow50f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow50f'.
GPGPU-Sim PTX: allocating constant region for "MView" from 0x200 to 0x230 (global memory space) 1
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_35463_9_non_const_pile_32240" from 0x0 to 0x50
GPGPU-Sim PTX: instruction assembly for function '_Z6renderPjP4Nodejjff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: reconvergence points for _Z6renderPjP4Nodejjff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xdb0 (_1.ptx:663) @%p1 bra $Lt_10_44034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2370 (_1.ptx:1495) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1028 (_1.ptx:751) @%p2 bra $Lt_10_45570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b8 (_1.ptx:815) mov.f32 %f108, 0f00000000;   // 0
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1048 (_1.ptx:756) @!%p3 bra $Lt_10_46082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1090 (_1.ptx:769) mov.f32 %f87, %f82;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1058 (_1.ptx:758) bra.uni $Lt_10_45826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1090 (_1.ptx:769) mov.f32 %f87, %f82;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1098 (_1.ptx:770) bra.uni $Lt_10_45314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b8 (_1.ptx:815) mov.f32 %f108, 0f00000000;   // 0
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1140 (_1.ptx:793) @%p6 bra $Lt_10_46594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:813) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1150 (_1.ptx:795) bra.uni $Lt_10_46850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:813) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1170 (_1.ptx:800) @!%p7 bra $Lt_10_47106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:813) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1180 (_1.ptx:802) bra.uni $Lt_10_46850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:813) mov.f32 %f87, %f101;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x11f8 (_1.ptx:823) @%p8 bra $Lt_10_47362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:829) add.s32 %r25, %r25, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1230 (_1.ptx:833) @%p9 bra $Lt_10_45058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1238 (_1.ptx:834) mov.f32 %f109, 0f00000000;   // 0
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1280 (_1.ptx:843) @%p10 bra $Lt_10_48130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2140 (_1.ptx:1416) add.s32 %r23, %r23, 1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1330 (_1.ptx:868) @%p11 bra $Lt_10_48898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_1.ptx:888) sub.f32 %f136, %f21, %f119;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1350 (_1.ptx:873) bra.uni $Lt_10_48642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_1.ptx:888) sub.f32 %f136, %f21, %f119;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1430 (_1.ptx:903) @!%p12 bra $Lt_10_49410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1470 (_1.ptx:915) mov.f32 %f153, 0f3d4ccccd;   // 0.05
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1450 (_1.ptx:908) bra.uni $Lt_10_49154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1470 (_1.ptx:915) mov.f32 %f153, 0f3d4ccccd;   // 0.05
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1578 (_1.ptx:949) @!%p13 bra $Lt_10_58114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2080 (_1.ptx:1388) add.f32 %f399, %f126, %f126;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x15c0 (_1.ptx:961) @%p14 bra $Lt_10_49922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b0 (_1.ptx:1039) mov.f32 %f221, 0f00000000;   // 0
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x15e0 (_1.ptx:966) @!%p15 bra $Lt_10_50434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1638 (_1.ptx:982) mov.f32 %f190, %f183;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x15f0 (_1.ptx:968) bra.uni $Lt_10_50178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1638 (_1.ptx:982) mov.f32 %f190, %f183;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1640 (_1.ptx:983) bra.uni $Lt_10_49666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b0 (_1.ptx:1039) mov.f32 %f221, 0f00000000;   // 0
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1738 (_1.ptx:1016) @%p18 bra $Lt_10_50946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1036) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1748 (_1.ptx:1018) bra.uni $Lt_10_51202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1036) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1768 (_1.ptx:1023) @!%p19 bra $Lt_10_51458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1036) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1778 (_1.ptx:1025) bra.uni $Lt_10_51202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1036) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x17c0 (_1.ptx:1041) @!%p20 bra $Lt_10_58370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1828 (_1.ptx:1057) add.s32 %r50, %r50, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1818 (_1.ptx:1052) @!%p21 bra $Lt_10_58370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1828 (_1.ptx:1057) add.s32 %r50, %r50, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1848 (_1.ptx:1061) @%p22 bra $Lt_10_58882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1880 (_1.ptx:1071) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x1860 (_1.ptx:1064) @%p23 bra $L_10_42498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1880 (_1.ptx:1071) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1868 (_1.ptx:1065) bra.uni $L_10_43266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1880 (_1.ptx:1071) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1880 (_1.ptx:1071) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2080 (_1.ptx:1388) add.f32 %f399, %f126, %f126;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x19c8 (_1.ptx:1115) @!%p24 bra $Lt_10_51714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x19d8 (_1.ptx:1118) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x19f8 (_1.ptx:1124) @!%p25 bra $Lt_10_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1a00 (_1.ptx:1125) bra.uni $Lt_10_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a20 (_1.ptx:1133) mov.f32 %f272, 0f7f800000;   // ((1.0F)/(0.0F))
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1a18 (_1.ptx:1130) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1a30 (_1.ptx:1135) @!%p26 bra $Lt_10_52226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1a40 (_1.ptx:1138) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1a58 (_1.ptx:1142) @!%p27 bra $Lt_10_52738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1ab8 (_1.ptx:1155) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1ad0 (_1.ptx:1159) @!%p29 bra $Lt_10_53250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1b20 (_1.ptx:1170) @!%p30 bra $Lt_10_53762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b40 (_1.ptx:1177) mov.f32 %f268, %f284;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1b48 (_1.ptx:1178) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1b60 (_1.ptx:1183) @!%p31 bra $Lt_10_59394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1b88 (_1.ptx:1188) @!%p32 bra $Lt_10_59394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1ba0 (_1.ptx:1192) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1bd8 (_1.ptx:1202) @%p33 bra $Lt_10_54530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c20 (_1.ptx:1216) sub.s32 %r64, %r64, 127;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1c10 (_1.ptx:1211) bra.uni $Lt_10_54274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c20 (_1.ptx:1216) sub.s32 %r64, %r64, 127;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1c58 (_1.ptx:1224) @!%p34 bra $Lt_10_54786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c78 (_1.ptx:1232) mov.f32 %f302, 0fbf800000;   // -1
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1eb0 (_1.ptx:1312) @%p35 bra $Lt_10_55298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed8 (_1.ptx:1321) mov.f32 %f367, %f365;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1f98 (_1.ptx:1346) @!%p38 bra $Lt_10_55810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fa8 (_1.ptx:1351) mov.f32 %f284, %f386;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2018 (_1.ptx:1365) @%p39 bra $Lt_10_56322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2038 (_1.ptx:1372) mov.f32 %f268, %f284;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2158 (_1.ptx:1419) @%p40 bra $L_10_42242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2170 (_1.ptx:1424) sub.s32 %r86, %r24, 1;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2168 (_1.ptx:1421) @%p41 bra $L_10_41474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2170 (_1.ptx:1424) sub.s32 %r86, %r24, 1;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2190 (_1.ptx:1428) @%p42 bra $Lt_10_56834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (_1.ptx:1464) ld.global.u32 %r92, [%rd4+0];
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2280 (_1.ptx:1461) @%p43 bra $Lt_10_57346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (_1.ptx:1464) ld.global.u32 %r92, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z6renderPjP4Nodejjff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6renderPjP4Nodejjff'.
GPGPU-Sim PTX: instruction assembly for function '_ZN4dim3C1Ejjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding dominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: reconvergence points for _ZN4dim3C1Ejjj...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4dim3C1Ejjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4dim3C1Ejjj'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_6rk40e"
Running: cat _ptx_6rk40e | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_8oA4LE
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_8oA4LE --output-file  /dev/null 2> _ptx_6rk40einfo"
GPGPU-Sim PTX: Kernel '_Z6renderPjP4Nodejjff' : regs=45, lmem=4, smem=0, cmem=180
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_6rk40e _ptx2_8oA4LE _ptx_6rk40einfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62fda0; deviceAddress = MView; deviceName = MView
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 48 bytes
GPGPU-Sim PTX registering constant MView (48 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62fde0; deviceAddress = cnode; deviceName = cnode
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 160 bytes
GPGPU-Sim PTX registering constant cnode (160 bytes) to name mapping
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62fde0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62fde0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62fde0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 160 bytes  to  symbol cnode+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62fda0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62fda0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62fda0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 48 bytes  to  symbol MView+0 @0x200 ...

GPGPU-Sim PTX: cudaLaunch for 0x0x40ce13 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6renderPjP4Nodejjff' to stream 0, gridDim= (16,32,1) blockDim = (16,8,1) 
kernel '_Z6renderPjP4Nodejjff' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 36032 (ipc=72.1) sim_rate=36032 (inst/sec) elapsed = 0:0:00:01 / Wed Mar  2 01:15:37 2016
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 83456 (ipc=41.7) sim_rate=41728 (inst/sec) elapsed = 0:0:00:02 / Wed Mar  2 01:15:38 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(8,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(8,2,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 249760 (ipc=55.5) sim_rate=83253 (inst/sec) elapsed = 0:0:00:03 / Wed Mar  2 01:15:39 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,4,0) tid=(15,1,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(9,2,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 470240 (ipc=72.3) sim_rate=117560 (inst/sec) elapsed = 0:0:00:04 / Wed Mar  2 01:15:40 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(12,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(4,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(12,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(12,0,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 793440 (ipc=99.2) sim_rate=158688 (inst/sec) elapsed = 0:0:00:05 / Wed Mar  2 01:15:41 2016
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(4,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(5,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(12,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(13,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(13,2,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 1290464 (ipc=135.8) sim_rate=215077 (inst/sec) elapsed = 0:0:00:06 / Wed Mar  2 01:15:42 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(1,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(13,3,0) tid=(15,3,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(10,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(15,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(5,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(3,3,0) tid=(15,5,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(4,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(9,1,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 2182784 (ipc=198.4) sim_rate=311826 (inst/sec) elapsed = 0:0:00:07 / Wed Mar  2 01:15:43 2016
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(10,2,0) tid=(15,5,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(5,4,0) tid=(15,1,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(2,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(5,4,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 2546592 (ipc=221.4) sim_rate=318324 (inst/sec) elapsed = 0:0:00:08 / Wed Mar  2 01:15:44 2016
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(8,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(13,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(6,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(3,4,0) tid=(15,1,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(5,4,0) tid=(15,1,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(11,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(2,4,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 3218208 (ipc=257.5) sim_rate=357578 (inst/sec) elapsed = 0:0:00:09 / Wed Mar  2 01:15:45 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(1,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(7,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(3,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(13,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(5,4,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 3749312 (ipc=267.8) sim_rate=374931 (inst/sec) elapsed = 0:0:00:10 / Wed Mar  2 01:15:46 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(9,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(1,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(9,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(12,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(3,4,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 4211296 (ipc=271.7) sim_rate=382845 (inst/sec) elapsed = 0:0:00:11 / Wed Mar  2 01:15:47 2016
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(1,4,0) tid=(15,1,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(11,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(8,2,0) tid=(15,2,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(4,1,0) tid=(1,5,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(2,1,0) tid=(15,2,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(6,0,0) tid=(15,4,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(13,1,0) tid=(15,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(6,0,0) tid=(15,2,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(3,4,0) tid=(15,2,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 5087920 (ipc=299.3) sim_rate=423993 (inst/sec) elapsed = 0:0:00:12 / Wed Mar  2 01:15:48 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(9,3,0) tid=(15,4,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(9,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(6,4,0) tid=(8,1,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(7,3,0) tid=(12,6,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(0,2,0) tid=(5,5,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(3,3,0) tid=(13,3,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(13,3,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 5793264 (ipc=321.8) sim_rate=445635 (inst/sec) elapsed = 0:0:00:13 / Wed Mar  2 01:15:49 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(8,2,0) tid=(15,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(8,0,0) tid=(11,3,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(15,1,0) tid=(11,7,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 6115300 (ipc=321.9) sim_rate=436807 (inst/sec) elapsed = 0:0:00:14 / Wed Mar  2 01:15:50 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(11,3,0) tid=(11,3,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(11,2,0) tid=(11,1,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(0,2,0) tid=(5,6,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(3,3,0) tid=(11,3,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(14,1,0) tid=(11,7,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(6,2,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 6643620 (ipc=316.4) sim_rate=442908 (inst/sec) elapsed = 0:0:00:15 / Wed Mar  2 01:15:51 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(5,1,0) tid=(11,3,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(7,0,0) tid=(11,7,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(0,1,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 6988900 (ipc=317.7) sim_rate=436806 (inst/sec) elapsed = 0:0:00:16 / Wed Mar  2 01:15:52 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(12,2,0) tid=(11,1,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(9,1,0) tid=(11,1,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(1,1,0) tid=(11,3,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(4,0,0) tid=(11,3,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(14,0,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 7475108 (ipc=318.1) sim_rate=439712 (inst/sec) elapsed = 0:0:00:17 / Wed Mar  2 01:15:53 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(8,1,0) tid=(11,1,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(3,1,0) tid=(11,7,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(4,1,0) tid=(11,1,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(15,0,0) tid=(11,5,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(5,0,0) tid=(11,5,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(11,1,0) tid=(11,7,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 8022404 (ipc=320.9) sim_rate=445689 (inst/sec) elapsed = 0:0:00:18 / Wed Mar  2 01:15:54 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(10,1,0) tid=(11,3,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(7,1,0) tid=(11,7,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(7,3,0) tid=(11,3,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(2,4,0) tid=(11,1,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(5,2,0) tid=(2,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(4,0,0) tid=(2,4,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(11,2,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 8703588 (ipc=334.8) sim_rate=458083 (inst/sec) elapsed = 0:0:00:19 / Wed Mar  2 01:15:55 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(7,3,0) tid=(7,1,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(9,2,0) tid=(10,3,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(12,3,0) tid=(12,5,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(15,3,0) tid=(3,5,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(1,0,0) tid=(13,3,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(3,1,0) tid=(4,3,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(4,2,0) tid=(3,5,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(6,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 9498467 (ipc=351.8) sim_rate=474923 (inst/sec) elapsed = 0:0:00:20 / Wed Mar  2 01:15:56 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(9,3,0) tid=(9,5,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(14,3,0) tid=(0,3,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(10,1,0) tid=(14,2,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(9,4,0) tid=(13,3,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(1,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 9979153 (ipc=350.1) sim_rate=475197 (inst/sec) elapsed = 0:0:00:21 / Wed Mar  2 01:15:57 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(9,2,0) tid=(2,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(10,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (29035,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(29036,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (29043,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(29044,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (29045,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(29046,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (29063,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(29064,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (29090,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(29091,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (29095,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(29096,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (29102,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(29103,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (29103,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(29104,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (29110,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(29111,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (29136,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(29137,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (29145,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(29146,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (29146,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(29147,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (29154,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(29155,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (29158,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(29159,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (29160,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(29161,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (29166,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(29167,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29174,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(29175,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (29188,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(29189,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (29191,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(29192,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (29194,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(29195,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (29201,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(29202,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(10,1,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (29206,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(29207,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (29209,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(29210,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (29235,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(29236,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (29243,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(29244,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (29254,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(29255,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (29255,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(29256,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (29259,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(29260,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (29264,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(29265,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (29267,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(29268,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (29282,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(29283,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (29321,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(29322,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (29326,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(29327,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (29349,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(29350,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (29386,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(29387,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (29391,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(29392,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (29401,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(29402,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (29406,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(29407,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (29412,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(29413,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 10317373 (ipc=349.7) sim_rate=468971 (inst/sec) elapsed = 0:0:00:22 / Wed Mar  2 01:15:58 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(4,1,0) tid=(12,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(10,0,0) tid=(10,0,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(5,1,0) tid=(1,3,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(12,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 10622307 (ipc=348.3) sim_rate=461839 (inst/sec) elapsed = 0:0:00:23 / Wed Mar  2 01:15:59 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(1,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(10,6,0) tid=(5,5,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(9,3,0) tid=(14,7,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(4,1,0) tid=(14,4,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(13,4,0) tid=(0,4,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(9,4,0) tid=(14,3,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(5,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 11319901 (ipc=353.7) sim_rate=471662 (inst/sec) elapsed = 0:0:00:24 / Wed Mar  2 01:16:00 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(2,6,0) tid=(4,4,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(11,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(10,6,0) tid=(12,7,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(11,4,0) tid=(6,3,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(1,7,0) tid=(0,1,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(0,6,0) tid=(10,1,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 11890247 (ipc=360.3) sim_rate=475609 (inst/sec) elapsed = 0:0:00:25 / Wed Mar  2 01:16:01 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (33112,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(33113,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(0,7,0) tid=(9,4,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(10,0,0) tid=(11,7,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(13,4,0) tid=(13,3,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 12199379 (ipc=364.2) sim_rate=469206 (inst/sec) elapsed = 0:0:00:26 / Wed Mar  2 01:16:02 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(4,6,0) tid=(14,0,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(14,6,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (33811,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(33812,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(4,6,0) tid=(13,2,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(13,4,0) tid=(6,1,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(4,6,0) tid=(2,2,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(12,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 12795594 (ipc=370.9) sim_rate=473910 (inst/sec) elapsed = 0:0:00:27 / Wed Mar  2 01:16:03 2016
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(0,5,0) tid=(11,2,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(3,6,0) tid=(8,1,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(12,6,0) tid=(8,1,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(8,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(3,7,0) tid=(14,5,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 13318712 (ipc=375.2) sim_rate=475668 (inst/sec) elapsed = 0:0:00:28 / Wed Mar  2 01:16:04 2016
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(5,0,0) tid=(6,4,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(13,5,0) tid=(3,3,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(11,5,0) tid=(10,1,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(1,7,0) tid=(1,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(11,1,0) tid=(3,3,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(2,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 13849857 (ipc=379.4) sim_rate=477581 (inst/sec) elapsed = 0:0:00:29 / Wed Mar  2 01:16:05 2016
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(12,5,0) tid=(9,0,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(6,2,0) tid=(13,2,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(13,4,0) tid=(2,5,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(13,6,0) tid=(0,1,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(1,6,0) tid=(13,6,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 14392315 (ipc=383.8) sim_rate=479743 (inst/sec) elapsed = 0:0:00:30 / Wed Mar  2 01:16:06 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(8,4,0) tid=(14,1,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(8,4,0) tid=(4,5,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(12,5,0) tid=(14,6,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(15,5,0) tid=(5,2,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(10,1,0) tid=(13,3,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(12,4,0) tid=(11,2,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 14968147 (ipc=388.8) sim_rate=482843 (inst/sec) elapsed = 0:0:00:31 / Wed Mar  2 01:16:07 2016
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(10,6,0) tid=(5,2,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(7,4,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (38812,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(38813,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(5,5,0) tid=(7,1,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(7,4,0) tid=(9,5,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(8,2,0) tid=(13,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(11,6,0) tid=(10,6,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(11,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 15630835 (ipc=390.8) sim_rate=488463 (inst/sec) elapsed = 0:0:00:32 / Wed Mar  2 01:16:08 2016
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(3,5,0) tid=(0,5,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(8,2,0) tid=(8,7,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(15,5,0) tid=(10,4,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (40633,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(40634,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(4,0,0) tid=(13,5,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(4,7,0) tid=(12,4,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 16074783 (ipc=392.1) sim_rate=487114 (inst/sec) elapsed = 0:0:00:33 / Wed Mar  2 01:16:09 2016
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(1,6,0) tid=(1,6,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(13,5,0) tid=(11,6,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(10,1,0) tid=(6,0,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(9,6,0) tid=(10,2,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 16529673 (ipc=393.6) sim_rate=486166 (inst/sec) elapsed = 0:0:00:34 / Wed Mar  2 01:16:10 2016
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(13,4,0) tid=(12,6,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(7,2,0) tid=(0,7,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (42379,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(42380,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(4,5,0) tid=(8,4,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(5,5,0) tid=(11,6,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(5,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 16996819 (ipc=395.3) sim_rate=485623 (inst/sec) elapsed = 0:0:00:35 / Wed Mar  2 01:16:11 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (43052,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(43053,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(12,6,0) tid=(1,7,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(6,6,0) tid=(8,2,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(9,5,0) tid=(5,0,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(6,3,0) tid=(13,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (43869,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(43870,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (43923,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(43924,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(6,7,0) tid=(1,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (44253,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(44254,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (44271,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(44272,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(9,1,0) tid=(8,4,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 17646203 (ipc=396.5) sim_rate=490172 (inst/sec) elapsed = 0:0:00:36 / Wed Mar  2 01:16:12 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (44513,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(44514,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (44582,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(44583,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(3,6,0) tid=(10,5,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(11,1,0) tid=(8,7,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(7,3,0) tid=(11,3,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(6,7,0) tid=(13,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (45227,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(45228,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (45237,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(45238,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (45239,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(45240,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (45269,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(45270,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (45374,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(45375,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(7,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 18158429 (ipc=399.1) sim_rate=490768 (inst/sec) elapsed = 0:0:00:37 / Wed Mar  2 01:16:13 2016
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(2,7,0) tid=(0,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (45777,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(45778,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(11,7,0) tid=(0,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (45892,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(45893,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(8,4,0) tid=(8,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (46022,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(46023,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (46137,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(46138,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(6,7,0) tid=(2,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (46386,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(46387,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (46424,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(46425,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(14,4,0) tid=(12,6,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 18605007 (ipc=400.1) sim_rate=489605 (inst/sec) elapsed = 0:0:00:38 / Wed Mar  2 01:16:14 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (46649,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(46650,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(5,5,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (46769,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(46770,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (46870,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(46871,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (46882,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(46883,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (46901,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(46902,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (46908,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(46909,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (46938,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (46938,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(46939,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(46940,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (47016,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(47017,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(13,7,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (47037,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(47038,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (47038,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(47039,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (47062,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(47063,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (47083,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(47084,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (47094,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(47095,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (47111,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(47112,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (47145,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(47146,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (47172,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(47173,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (47253,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(47254,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (47263,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(47264,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(11,8,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (47382,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(47383,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (47390,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(47391,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (47403,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(47404,0)
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 18957656 (ipc=399.1) sim_rate=486093 (inst/sec) elapsed = 0:0:00:39 / Wed Mar  2 01:16:15 2016
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(8,2,0) tid=(12,2,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(4,7,0) tid=(9,4,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(6,8,0) tid=(10,0,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(10,0,0) tid=(4,7,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(8,8,0) tid=(15,4,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 19387225 (ipc=399.7) sim_rate=484680 (inst/sec) elapsed = 0:0:00:40 / Wed Mar  2 01:16:16 2016
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(8,6,0) tid=(7,0,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(0,8,0) tid=(12,0,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(6,7,0) tid=(0,0,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(9,7,0) tid=(2,3,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(0,8,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 19908050 (ipc=402.2) sim_rate=485562 (inst/sec) elapsed = 0:0:00:41 / Wed Mar  2 01:16:17 2016
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(5,8,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (49714,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(49715,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (49724,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(49725,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(1,9,0) tid=(4,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (49946,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(49947,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(7,9,0) tid=(13,2,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 20177404 (ipc=403.5) sim_rate=480414 (inst/sec) elapsed = 0:0:00:42 / Wed Mar  2 01:16:18 2016
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(5,0,0) tid=(11,2,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(15,9,0) tid=(13,2,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(0,10,0) tid=(15,3,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(10,9,0) tid=(5,3,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(7,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 20706943 (ipc=406.0) sim_rate=481556 (inst/sec) elapsed = 0:0:00:43 / Wed Mar  2 01:16:19 2016
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(11,0,0) tid=(2,2,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(14,9,0) tid=(11,6,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(9,8,0) tid=(4,2,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(10,7,0) tid=(0,5,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(14,9,0) tid=(5,4,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(11,9,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 21260798 (ipc=408.9) sim_rate=483199 (inst/sec) elapsed = 0:0:00:44 / Wed Mar  2 01:16:20 2016
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(11,9,0) tid=(11,4,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(7,7,0) tid=(1,0,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(7,9,0) tid=(13,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (52614,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(52615,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(7,9,0) tid=(6,4,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(14,8,0) tid=(12,3,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 21740166 (ipc=410.2) sim_rate=483114 (inst/sec) elapsed = 0:0:00:45 / Wed Mar  2 01:16:21 2016
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(2,10,0) tid=(9,2,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(5,9,0) tid=(1,5,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(7,6,0) tid=(7,4,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(11,9,0) tid=(5,5,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(5,9,0) tid=(3,4,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(11,9,0) tid=(11,5,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(7,7,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 22468804 (ipc=412.3) sim_rate=488452 (inst/sec) elapsed = 0:0:00:46 / Wed Mar  2 01:16:22 2016
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(3,8,0) tid=(14,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (54705,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(54706,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(4,9,0) tid=(4,3,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(15,9,0) tid=(12,5,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(1,9,0) tid=(9,3,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(15,8,0) tid=(11,6,0)
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 22916430 (ipc=412.9) sim_rate=487583 (inst/sec) elapsed = 0:0:00:47 / Wed Mar  2 01:16:23 2016
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(14,9,0) tid=(15,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (55642,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(55643,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (55703,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(55704,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(11,0,0) tid=(2,3,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(1,8,0) tid=(4,7,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(3,10,0) tid=(15,4,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (56275,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(56276,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(8,1,0) tid=(12,3,0)
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 23357771 (ipc=413.4) sim_rate=486620 (inst/sec) elapsed = 0:0:00:48 / Wed Mar  2 01:16:24 2016
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(2,9,0) tid=(15,6,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(6,7,0) tid=(9,0,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(2,8,0) tid=(6,2,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(5,9,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 23752712 (ipc=413.1) sim_rate=484749 (inst/sec) elapsed = 0:0:00:49 / Wed Mar  2 01:16:25 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (57528,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(57529,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(6,9,0) tid=(3,1,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(12,8,0) tid=(8,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (58005,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(58006,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(12,7,0) tid=(6,4,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(9,7,0) tid=(10,6,0)
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 24162958 (ipc=413.0) sim_rate=483259 (inst/sec) elapsed = 0:0:00:50 / Wed Mar  2 01:16:26 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (58547,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(58548,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (58595,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(58596,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(7,5,0) tid=(4,4,0)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(6,9,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (59041,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(59042,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(8,9,0) tid=(1,4,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(8,9,0) tid=(4,0,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(12,9,0) tid=(12,3,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(6,10,0) tid=(9,6,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(3,10,0) tid=(14,6,0)
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 24852346 (ipc=414.2) sim_rate=487300 (inst/sec) elapsed = 0:0:00:51 / Wed Mar  2 01:16:27 2016
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(12,8,0) tid=(10,0,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(9,8,0) tid=(12,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (60420,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(60421,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (60449,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(60450,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (60500,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(60501,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(11,9,0) tid=(6,4,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (60651,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(60652,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(11,9,0) tid=(1,2,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(14,10,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 25350429 (ipc=415.6) sim_rate=487508 (inst/sec) elapsed = 0:0:00:52 / Wed Mar  2 01:16:28 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (61015,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(61016,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (61030,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(61031,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(6,8,0) tid=(14,6,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(13,8,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (61415,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(61416,0)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(7,10,0) tid=(5,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (61696,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(61697,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (61711,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(61712,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (61777,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(61778,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(1,9,0) tid=(5,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (61843,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(61844,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (61900,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(61901,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (61928,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(61929,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (61929,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(61930,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (61948,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(61949,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (61999,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(62000,0)
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 25775601 (ipc=415.7) sim_rate=486332 (inst/sec) elapsed = 0:0:00:53 / Wed Mar  2 01:16:29 2016
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(5,11,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (62144,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(62145,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(13,9,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (62404,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(62405,0)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(12,8,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (62470,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(62471,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (62495,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(62496,0)
GPGPU-Sim uArch: cycles simulated: 62500  inst.: 26018645 (ipc=416.3) sim_rate=481826 (inst/sec) elapsed = 0:0:00:54 / Wed Mar  2 01:16:30 2016
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(9,5,0) tid=(6,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (62692,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(62693,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (62742,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(62743,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (62746,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(62747,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (62751,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(62752,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (62762,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(62763,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (62768,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(62769,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (62779,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(62780,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (62782,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(62783,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (62787,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(62788,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (62789,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(62790,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (62840,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(62841,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (62915,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(62916,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(12,10,0) tid=(13,6,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(9,5,0) tid=(0,5,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(3,11,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 26387972 (ipc=415.6) sim_rate=479781 (inst/sec) elapsed = 0:0:00:55 / Wed Mar  2 01:16:31 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (63526,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(63527,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (63676,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(63677,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (63735,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(63736,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(15,10,0) tid=(8,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (63778,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(63779,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (63814,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(63815,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (63894,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(63895,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(15,10,0) tid=(13,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (64076,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(64077,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (64094,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(64095,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (64152,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(64153,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(8,7,0) tid=(4,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (64231,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(64232,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (64265,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(64266,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (64271,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(64272,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (64399,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(64400,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(9,11,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (64475,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(64476,0)
GPGPU-Sim uArch: cycles simulated: 64500  inst.: 26820246 (ipc=415.8) sim_rate=478932 (inst/sec) elapsed = 0:0:00:56 / Wed Mar  2 01:16:32 2016
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(14,12,0) tid=(1,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (64675,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(64676,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (64686,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(64687,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(1,11,0) tid=(6,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (64874,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(64875,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(11,12,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (65081,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(65082,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(9,11,0) tid=(15,2,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(2,11,0) tid=(4,6,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(7,10,0) tid=(11,6,0)
GPGPU-Sim uArch: cycles simulated: 65500  inst.: 27359172 (ipc=417.7) sim_rate=479985 (inst/sec) elapsed = 0:0:00:57 / Wed Mar  2 01:16:33 2016
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(3,10,0) tid=(10,4,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (65695,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(65696,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (65712,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(65713,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(2,12,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 27613882 (ipc=418.4) sim_rate=476101 (inst/sec) elapsed = 0:0:00:58 / Wed Mar  2 01:16:34 2016
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(12,13,0) tid=(14,6,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(8,10,0) tid=(2,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (66283,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(66284,0)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(8,11,0) tid=(1,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (66545,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(66546,0)
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(6,11,0) tid=(4,5,0)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(5,10,0) tid=(9,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (66851,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(66852,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (66887,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(66888,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (66892,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(66893,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(7,12,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 67000  inst.: 28192132 (ipc=420.8) sim_rate=477832 (inst/sec) elapsed = 0:0:00:59 / Wed Mar  2 01:16:35 2016
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(5,12,0) tid=(0,5,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(15,10,0) tid=(5,0,0)
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(7,1,0) tid=(12,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (67433,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(67434,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(5,10,0) tid=(4,7,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(15,13,0) tid=(6,4,0)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(0,13,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 68000  inst.: 28794381 (ipc=423.4) sim_rate=479906 (inst/sec) elapsed = 0:0:01:00 / Wed Mar  2 01:16:36 2016
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(12,10,0) tid=(2,1,0)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(14,10,0) tid=(9,4,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(5,12,0) tid=(4,6,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(2,10,0) tid=(4,7,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(13,13,0) tid=(4,0,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(5,10,0) tid=(1,1,0)
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(13,13,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 29429191 (ipc=426.5) sim_rate=482445 (inst/sec) elapsed = 0:0:01:01 / Wed Mar  2 01:16:37 2016
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(7,13,0) tid=(0,2,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(13,10,0) tid=(11,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (69328,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(69329,0)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(1,12,0) tid=(3,5,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(3,10,0) tid=(8,6,0)
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(3,10,0) tid=(12,1,0)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(3,10,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 70000  inst.: 30010155 (ipc=428.7) sim_rate=484034 (inst/sec) elapsed = 0:0:01:02 / Wed Mar  2 01:16:38 2016
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(5,14,0) tid=(2,2,0)
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(14,13,0) tid=(4,7,0)
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(11,12,0) tid=(3,5,0)
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(14,12,0) tid=(0,2,0)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(2,13,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (70880,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(70881,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(13,12,0) tid=(14,7,0)
GPGPU-Sim uArch: cycles simulated: 71000  inst.: 30586901 (ipc=430.8) sim_rate=485506 (inst/sec) elapsed = 0:0:01:03 / Wed Mar  2 01:16:39 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (71077,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(71078,0)
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(14,11,0) tid=(8,5,0)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(12,12,0) tid=(11,6,0)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(3,14,0) tid=(9,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (71538,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(71539,0)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(10,11,0) tid=(1,7,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (71632,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(71633,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (71732,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(71733,0)
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(2,11,0) tid=(8,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (71844,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(71845,0)
GPGPU-Sim uArch: cycles simulated: 72000  inst.: 31131555 (ipc=432.4) sim_rate=486430 (inst/sec) elapsed = 0:0:01:04 / Wed Mar  2 01:16:40 2016
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(7,13,0) tid=(5,4,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(2,13,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (72348,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(72349,0)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(6,11,0) tid=(6,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (72539,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(72540,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(6,14,0) tid=(6,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (72602,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(72603,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (72687,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(72688,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(11,12,0) tid=(10,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (72793,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(72794,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (72975,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(72976,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(7,11,0) tid=(11,6,0)
GPGPU-Sim uArch: cycles simulated: 73000  inst.: 31630002 (ipc=433.3) sim_rate=486615 (inst/sec) elapsed = 0:0:01:05 / Wed Mar  2 01:16:41 2016
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(9,11,0) tid=(14,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (73299,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(73300,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(8,13,0) tid=(4,2,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(0,12,0) tid=(9,5,0)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(8,13,0) tid=(2,2,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(14,14,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 74000  inst.: 32174274 (ipc=434.8) sim_rate=487489 (inst/sec) elapsed = 0:0:01:06 / Wed Mar  2 01:16:42 2016
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(11,13,0) tid=(12,3,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(3,15,0) tid=(7,5,0)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(12,10,0) tid=(4,2,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (74564,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(74565,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(9,10,0) tid=(7,4,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(13,11,0) tid=(10,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (74843,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(74844,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (74873,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(74874,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (74892,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(74893,0)
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(11,13,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 75000  inst.: 32723364 (ipc=436.3) sim_rate=488408 (inst/sec) elapsed = 0:0:01:07 / Wed Mar  2 01:16:43 2016
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(9,10,0) tid=(0,4,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(10,12,0) tid=(6,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (75403,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(75404,0)
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(12,11,0) tid=(0,0,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(15,11,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (75698,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(75699,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(9,14,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 76000  inst.: 33270152 (ipc=437.8) sim_rate=489266 (inst/sec) elapsed = 0:0:01:08 / Wed Mar  2 01:16:44 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (76009,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(76010,0)
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(14,12,0) tid=(8,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (76101,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(76102,0)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(14,11,0) tid=(4,7,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(8,11,0) tid=(14,4,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (76434,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(76435,0)
GPGPU-Sim uArch: cycles simulated: 76500  inst.: 33565826 (ipc=438.8) sim_rate=486461 (inst/sec) elapsed = 0:0:01:09 / Wed Mar  2 01:16:45 2016
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(15,10,0) tid=(4,7,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (76554,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(76555,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (76655,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(76656,0)
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(10,14,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (76815,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(76816,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(10,15,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (76986,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(76987,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (77017,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(77018,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (77035,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(77036,0)
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(1,15,0) tid=(11,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (77063,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(77064,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(13,14,0) tid=(14,4,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(13,14,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 77500  inst.: 34108235 (ipc=440.1) sim_rate=487260 (inst/sec) elapsed = 0:0:01:10 / Wed Mar  2 01:16:46 2016
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(2,15,0) tid=(13,1,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (77781,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(77782,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(2,15,0) tid=(10,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (77888,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(77889,0)
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(13,15,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (77972,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(77973,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(12,11,0) tid=(11,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (78218,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(78219,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (78306,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(78307,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (78323,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(78324,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (78370,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(78371,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(13,12,0) tid=(14,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (78405,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(78406,0)
GPGPU-Sim uArch: cycles simulated: 78500  inst.: 34600063 (ipc=440.8) sim_rate=487324 (inst/sec) elapsed = 0:0:01:11 / Wed Mar  2 01:16:47 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (78522,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(78523,0)
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(1,16,0) tid=(15,2,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (78712,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(78713,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (78774,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(78775,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (78778,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(78779,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(4,15,0) tid=(0,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (78837,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(78838,0)
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(3,15,0) tid=(2,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (79052,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(79053,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (79090,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(79091,0)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(11,15,0) tid=(4,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (79206,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(79207,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (79208,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(79209,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (79242,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(79243,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (79247,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(79248,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (79256,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(79257,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (79316,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(79317,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(14,13,0) tid=(10,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (79425,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(79426,0)
GPGPU-Sim uArch: cycles simulated: 79500  inst.: 35108010 (ipc=441.6) sim_rate=487611 (inst/sec) elapsed = 0:0:01:12 / Wed Mar  2 01:16:48 2016
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(6,16,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (79574,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(79575,0)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(14,13,0) tid=(3,3,0)
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(0,13,0) tid=(15,2,0)
GPGPU-Sim uArch: cycles simulated: 80000  inst.: 35364307 (ipc=442.1) sim_rate=484442 (inst/sec) elapsed = 0:0:01:13 / Wed Mar  2 01:16:49 2016
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(2,16,0) tid=(6,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (80218,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(80219,0)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(1,17,0) tid=(15,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (80300,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(80301,0)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(1,16,0) tid=(12,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (80552,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(80553,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (80594,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(80595,0)
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(3,15,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (80713,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(80714,0)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(15,16,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (80828,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(80829,0)
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(5,17,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 81000  inst.: 35962772 (ipc=444.0) sim_rate=485983 (inst/sec) elapsed = 0:0:01:14 / Wed Mar  2 01:16:50 2016
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(6,15,0) tid=(2,3,0)
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(9,17,0) tid=(12,6,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(2,14,0) tid=(14,1,0)
GPGPU-Sim uArch: cycles simulated: 81500  inst.: 36262146 (ipc=444.9) sim_rate=483495 (inst/sec) elapsed = 0:0:01:15 / Wed Mar  2 01:16:51 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (81554,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(81555,0)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(10,15,0) tid=(5,7,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (81697,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(81698,0)
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(13,17,0) tid=(7,4,0)
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(5,16,0) tid=(0,4,0)
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(5,16,0) tid=(2,3,0)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(10,17,0) tid=(4,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (82338,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(82339,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (82371,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(82372,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(7,16,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 82500  inst.: 36838569 (ipc=446.5) sim_rate=484718 (inst/sec) elapsed = 0:0:01:16 / Wed Mar  2 01:16:52 2016
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(3,13,0) tid=(7,1,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(13,16,0) tid=(9,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (82810,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(82811,0)
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(3,16,0) tid=(9,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (82950,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(82951,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (82951,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(82952,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(8,14,0) tid=(10,1,0)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(3,18,0) tid=(0,0,0)
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(8,14,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 83500  inst.: 37403781 (ipc=447.9) sim_rate=485763 (inst/sec) elapsed = 0:0:01:17 / Wed Mar  2 01:16:53 2016
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(4,14,0) tid=(9,1,0)
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(4,15,0) tid=(12,0,0)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(9,15,0) tid=(10,4,0)
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(15,17,0) tid=(11,2,0)
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(11,16,0) tid=(6,3,0)
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(13,15,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 84500  inst.: 37967825 (ipc=449.3) sim_rate=486766 (inst/sec) elapsed = 0:0:01:18 / Wed Mar  2 01:16:54 2016
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(9,14,0) tid=(6,3,0)
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(4,18,0) tid=(12,6,0)
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(4,17,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 85000  inst.: 38260925 (ipc=450.1) sim_rate=484315 (inst/sec) elapsed = 0:0:01:19 / Wed Mar  2 01:16:55 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (85137,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(85138,0)
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(9,14,0) tid=(14,7,0)
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(11,17,0) tid=(15,2,0)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(6,16,0) tid=(13,6,0)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(8,18,0) tid=(0,6,0)
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(11,17,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 86000  inst.: 38831354 (ipc=451.5) sim_rate=485391 (inst/sec) elapsed = 0:0:01:20 / Wed Mar  2 01:16:56 2016
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(6,18,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (86121,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(86122,0)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(6,18,0) tid=(9,4,0)
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(15,14,0) tid=(5,1,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(4,14,0) tid=(1,3,0)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(1,17,0) tid=(2,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (86837,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(86838,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(2,15,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 87000  inst.: 39356356 (ipc=452.4) sim_rate=485880 (inst/sec) elapsed = 0:0:01:21 / Wed Mar  2 01:16:57 2016
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(2,16,0) tid=(2,1,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(13,17,0) tid=(10,7,0)
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(12,15,0) tid=(10,5,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(0,18,0) tid=(4,7,0)
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(13,17,0) tid=(12,1,0)
GPGPU-Sim uArch: cycles simulated: 88000  inst.: 39867881 (ipc=453.0) sim_rate=486193 (inst/sec) elapsed = 0:0:01:22 / Wed Mar  2 01:16:58 2016
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(12,17,0) tid=(5,3,0)
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(12,15,0) tid=(4,5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (88357,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(88358,0)
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(0,15,0) tid=(10,4,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(0,17,0) tid=(10,5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (88694,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(88695,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(7,15,0) tid=(13,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (88980,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(88981,0)
GPGPU-Sim uArch: cycles simulated: 89000  inst.: 40338013 (ipc=453.2) sim_rate=486000 (inst/sec) elapsed = 0:0:01:23 / Wed Mar  2 01:16:59 2016
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(9,18,0) tid=(12,5,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (89172,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(89173,0)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(14,15,0) tid=(15,7,0)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(11,18,0) tid=(6,2,0)
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(7,16,0) tid=(12,6,0)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(6,17,0) tid=(8,6,0)
GPGPU-Sim uArch: cycles simulated: 90000  inst.: 40826231 (ipc=453.6) sim_rate=486026 (inst/sec) elapsed = 0:0:01:24 / Wed Mar  2 01:17:00 2016
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(13,14,0) tid=(0,2,0)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(9,18,0) tid=(5,1,0)
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(7,17,0) tid=(11,1,0)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(13,15,0) tid=(15,2,0)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(2,15,0) tid=(10,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (90928,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(90929,0)
GPGPU-Sim uArch: cycles simulated: 91000  inst.: 41330783 (ipc=454.2) sim_rate=486244 (inst/sec) elapsed = 0:0:01:25 / Wed Mar  2 01:17:01 2016
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(5,16,0) tid=(4,3,0)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(2,15,0) tid=(1,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (91296,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(91297,0)
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(13,14,0) tid=(4,4,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (91444,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(91445,0)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(0,18,0) tid=(4,3,0)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(1,17,0) tid=(4,3,0)
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(11,18,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 92000  inst.: 41849735 (ipc=454.9) sim_rate=486624 (inst/sec) elapsed = 0:0:01:26 / Wed Mar  2 01:17:02 2016
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(8,15,0) tid=(10,7,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(11,14,0) tid=(3,4,0)
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(6,15,0) tid=(10,3,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(13,16,0) tid=(15,6,0)
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(3,15,0) tid=(12,4,0)
GPGPU-Sim uArch: cycles simulated: 93000  inst.: 42347335 (ipc=455.3) sim_rate=486750 (inst/sec) elapsed = 0:0:01:27 / Wed Mar  2 01:17:03 2016
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(10,17,0) tid=(11,1,0)
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(7,17,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (93374,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(93375,0)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(10,15,0) tid=(12,0,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(7,15,0) tid=(6,4,0)
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(1,17,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 94000  inst.: 42851054 (ipc=455.9) sim_rate=486943 (inst/sec) elapsed = 0:0:01:28 / Wed Mar  2 01:17:04 2016
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(3,16,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (94139,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(94140,0)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(9,16,0) tid=(10,6,0)
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(12,14,0) tid=(0,5,0)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(0,17,0) tid=(5,2,0)
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(5,18,0) tid=(8,5,0)
GPGPU-Sim uArch: cycles simulated: 95000  inst.: 43379528 (ipc=456.6) sim_rate=487410 (inst/sec) elapsed = 0:0:01:29 / Wed Mar  2 01:17:05 2016
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(13,18,0) tid=(3,3,0)
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(15,18,0) tid=(10,5,0)
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(6,16,0) tid=(9,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (95439,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(95440,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (95443,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(95444,0)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(9,17,0) tid=(11,4,0)
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(5,17,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (95889,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(95890,0)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(1,19,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 96000  inst.: 43901768 (ipc=457.3) sim_rate=487797 (inst/sec) elapsed = 0:0:01:30 / Wed Mar  2 01:17:06 2016
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(1,18,0) tid=(7,5,0)
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(8,14,0) tid=(3,4,0)
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(10,17,0) tid=(0,4,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (96686,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(96687,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (96784,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(96785,0)
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(13,16,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 97000  inst.: 44345301 (ipc=457.2) sim_rate=487311 (inst/sec) elapsed = 0:0:01:31 / Wed Mar  2 01:17:07 2016
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(14,18,0) tid=(3,7,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(3,19,0) tid=(14,5,0)
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(11,16,0) tid=(12,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (97643,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(97644,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(12,15,0) tid=(3,0,0)
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(10,17,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (98052,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(98053,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (98086,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(98087,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (98207,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(98208,0)
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(13,16,0) tid=(8,6,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (98251,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(98252,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (98298,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(98299,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(7,18,0) tid=(10,7,0)
GPGPU-Sim uArch: cycles simulated: 98500  inst.: 44967679 (ipc=456.5) sim_rate=488779 (inst/sec) elapsed = 0:0:01:32 / Wed Mar  2 01:17:08 2016
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(8,15,0) tid=(13,7,0)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(13,17,0) tid=(11,6,0)
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(11,16,0) tid=(14,7,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (99199,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(99200,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(10,17,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 99500  inst.: 45420410 (ipc=456.5) sim_rate=488391 (inst/sec) elapsed = 0:0:01:33 / Wed Mar  2 01:17:09 2016
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(6,16,0) tid=(7,2,0)
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(4,19,0) tid=(11,6,0)
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(11,16,0) tid=(7,3,0)
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(11,17,0) tid=(0,5,0)
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(9,19,0) tid=(11,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (100460,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(100461,0)
GPGPU-Sim uArch: cycles simulated: 100500  inst.: 45882994 (ipc=456.5) sim_rate=488116 (inst/sec) elapsed = 0:0:01:34 / Wed Mar  2 01:17:10 2016
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(6,17,0) tid=(12,6,0)
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(13,18,0) tid=(10,4,0)
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(1,19,0) tid=(2,2,0)
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(9,19,0) tid=(5,3,0)
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(11,19,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 101500  inst.: 46320408 (ipc=456.4) sim_rate=487583 (inst/sec) elapsed = 0:0:01:35 / Wed Mar  2 01:17:11 2016
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(7,19,0) tid=(12,5,0)
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(10,17,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (101946,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(101947,0)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(4,16,0) tid=(10,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (102168,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(102169,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (102211,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(102212,0)
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(13,15,0) tid=(2,0,0)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(7,19,0) tid=(8,5,0)
GPGPU-Sim uArch: cycles simulated: 102500  inst.: 46805839 (ipc=456.6) sim_rate=487560 (inst/sec) elapsed = 0:0:01:36 / Wed Mar  2 01:17:12 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (102554,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(102555,0)
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(9,19,0) tid=(7,2,0)
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(8,17,0) tid=(7,5,0)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(9,18,0) tid=(12,6,0)
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(10,18,0) tid=(2,2,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (103365,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(103366,0)
GPGPU-Sim uArch: cycles simulated: 103500  inst.: 47259447 (ipc=456.6) sim_rate=487210 (inst/sec) elapsed = 0:0:01:37 / Wed Mar  2 01:17:13 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (103564,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(103565,0)
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(10,17,0) tid=(6,6,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (103811,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(103812,0)
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(5,19,0) tid=(3,1,0)
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(5,17,0) tid=(15,4,0)
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(9,19,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 104500  inst.: 47675447 (ipc=456.2) sim_rate=486484 (inst/sec) elapsed = 0:0:01:38 / Wed Mar  2 01:17:14 2016
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(3,20,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (104610,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(104611,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (104638,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(104639,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (104659,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(104660,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (104668,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(104669,0)
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(12,16,0) tid=(10,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (104812,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(104813,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (104845,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(104846,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (104945,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(104946,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (104953,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(104954,0)
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(13,19,0) tid=(7,3,0)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(12,17,0) tid=(0,2,0)
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(12,19,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 105500  inst.: 48095482 (ipc=455.9) sim_rate=485812 (inst/sec) elapsed = 0:0:01:39 / Wed Mar  2 01:17:15 2016
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(13,19,0) tid=(14,7,0)
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(3,19,0) tid=(4,2,0)
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(4,19,0) tid=(12,1,0)
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(8,18,0) tid=(9,2,0)
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(3,17,0) tid=(9,2,0)
GPGPU-Sim uArch: cycles simulated: 106500  inst.: 48559984 (ipc=456.0) sim_rate=485599 (inst/sec) elapsed = 0:0:01:40 / Wed Mar  2 01:17:16 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (106627,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(106628,0)
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(10,20,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (106832,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(106833,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (106844,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(106845,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (106854,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(106855,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (106869,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(106870,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (106877,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(106878,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (106902,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(106903,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (106918,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(106919,0)
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(1,18,0) tid=(12,1,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (106971,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(106972,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (107010,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(107011,0)
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(2,20,0) tid=(7,3,0)
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(7,19,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 107500  inst.: 48946110 (ipc=455.3) sim_rate=484614 (inst/sec) elapsed = 0:0:01:41 / Wed Mar  2 01:17:17 2016
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(12,19,0) tid=(3,6,0)
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(1,21,0) tid=(8,7,0)
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(0,19,0) tid=(5,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (108197,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(108198,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (108214,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(108215,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (108245,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(108246,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (108381,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(108382,0)
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(8,15,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 108500  inst.: 49372553 (ipc=455.0) sim_rate=484044 (inst/sec) elapsed = 0:0:01:42 / Wed Mar  2 01:17:18 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (108541,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(108542,0)
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(2,21,0) tid=(0,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (108724,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(108725,0)
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(4,19,0) tid=(10,6,0)
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(6,19,0) tid=(3,4,0)
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(13,20,0) tid=(0,3,0)
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(6,20,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 109500  inst.: 49828782 (ipc=455.1) sim_rate=483774 (inst/sec) elapsed = 0:0:01:43 / Wed Mar  2 01:17:19 2016
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(9,20,0) tid=(4,0,0)
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(8,21,0) tid=(12,2,0)
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(8,20,0) tid=(12,1,0)
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(12,20,0) tid=(13,5,0)
GPGPU-Sim uArch: cycles simulated: 110500  inst.: 50250237 (ipc=454.8) sim_rate=483175 (inst/sec) elapsed = 0:0:01:44 / Wed Mar  2 01:17:20 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (110583,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(110584,0)
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(11,15,0) tid=(2,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (110814,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(110815,0)
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(6,18,0) tid=(5,0,0)
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(9,21,0) tid=(7,7,0)
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(5,17,0) tid=(14,2,0)
GPGPU-Sim uArch: cycles simulated: 111500  inst.: 50687289 (ipc=454.6) sim_rate=482736 (inst/sec) elapsed = 0:0:01:45 / Wed Mar  2 01:17:21 2016
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(7,18,0) tid=(3,5,0)
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(9,21,0) tid=(7,3,0)
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(11,20,0) tid=(6,3,0)
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(12,20,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (112152,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(112153,0)
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(8,19,0) tid=(7,2,0)
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(0,21,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 112500  inst.: 51204782 (ipc=455.2) sim_rate=483063 (inst/sec) elapsed = 0:0:01:46 / Wed Mar  2 01:17:22 2016
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(8,20,0) tid=(4,3,0)
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(5,21,0) tid=(2,1,0)
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(14,20,0) tid=(7,0,0)
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(6,21,0) tid=(15,2,0)
GPGPU-Sim uArch: cycles simulated: 113500  inst.: 51630140 (ipc=454.9) sim_rate=482524 (inst/sec) elapsed = 0:0:01:47 / Wed Mar  2 01:17:23 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (113519,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(113520,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (113569,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(113570,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (113577,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(113578,0)
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(6,19,0) tid=(8,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (113604,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(113605,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (113715,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(113716,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (113889,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(113890,0)
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(12,21,0) tid=(2,2,0)
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(9,18,0) tid=(12,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (114279,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(114280,0)
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(6,22,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (114448,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(114449,0)
GPGPU-Sim uArch: cycles simulated: 114500  inst.: 51985387 (ipc=454.0) sim_rate=481346 (inst/sec) elapsed = 0:0:01:48 / Wed Mar  2 01:17:24 2016
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(15,19,0) tid=(12,3,0)
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(10,17,0) tid=(9,4,0)
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(10,20,0) tid=(6,7,0)
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(9,21,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 115500  inst.: 52385053 (ipc=453.6) sim_rate=480596 (inst/sec) elapsed = 0:0:01:49 / Wed Mar  2 01:17:25 2016
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(9,18,0) tid=(13,5,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (115765,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(115766,0)
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(4,20,0) tid=(0,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (115882,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(115883,0)
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(10,21,0) tid=(14,6,0)
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(2,21,0) tid=(14,2,0)
GPGPU-Sim uArch: cycles simulated: 116500  inst.: 52804875 (ipc=453.3) sim_rate=480044 (inst/sec) elapsed = 0:0:01:50 / Wed Mar  2 01:17:26 2016
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(9,19,0) tid=(5,4,0)
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(10,21,0) tid=(15,6,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (116900,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(116901,0)
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(10,22,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (117261,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(117262,0)
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(2,20,0) tid=(5,5,0)
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(4,22,0) tid=(4,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (117600,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(117601,0)
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(12,22,0) tid=(2,2,0)
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(4,20,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 118000  inst.: 53428028 (ipc=452.8) sim_rate=481333 (inst/sec) elapsed = 0:0:01:51 / Wed Mar  2 01:17:27 2016
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(9,20,0) tid=(0,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (118377,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(118378,0)
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(2,21,0) tid=(12,6,0)
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(14,22,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (118788,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(118789,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (118858,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(118859,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (118920,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(118921,0)
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(14,22,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 119000  inst.: 53822982 (ipc=452.3) sim_rate=480562 (inst/sec) elapsed = 0:0:01:52 / Wed Mar  2 01:17:28 2016
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(1,23,0) tid=(9,4,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (119230,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(119231,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (119436,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(119437,0)
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(1,20,0) tid=(11,4,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (119517,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(119518,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (119715,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(119716,0)
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(12,21,0) tid=(8,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (119754,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(119755,0)
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(2,21,0) tid=(10,6,0)
GPGPU-Sim uArch: cycles simulated: 120000  inst.: 54206084 (ipc=451.7) sim_rate=479699 (inst/sec) elapsed = 0:0:01:53 / Wed Mar  2 01:17:29 2016
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(1,23,0) tid=(2,2,0)
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(5,21,0) tid=(2,5,0)
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(2,21,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 121000  inst.: 54587060 (ipc=451.1) sim_rate=478833 (inst/sec) elapsed = 0:0:01:54 / Wed Mar  2 01:17:30 2016
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(3,22,0) tid=(15,1,0)
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(6,22,0) tid=(15,4,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (121341,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(121342,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (121396,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(121397,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (121538,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(121539,0)
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(6,23,0) tid=(0,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (121699,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(121700,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (121749,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(121750,0)
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(11,15,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 54945779 (ipc=450.4) sim_rate=477789 (inst/sec) elapsed = 0:0:01:55 / Wed Mar  2 01:17:31 2016
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(15,21,0) tid=(13,2,0)
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(2,22,0) tid=(4,2,0)
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(9,22,0) tid=(10,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (122834,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(122835,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (122914,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(122915,0)
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(13,22,0) tid=(12,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (123010,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(123011,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (123155,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(123156,0)
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(10,20,0) tid=(8,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (123247,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(123248,0)
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(8,23,0) tid=(8,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (123445,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(123446,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (123454,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(123455,0)
GPGPU-Sim uArch: cycles simulated: 123500  inst.: 55487992 (ipc=449.3) sim_rate=478344 (inst/sec) elapsed = 0:0:01:56 / Wed Mar  2 01:17:32 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (123641,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(123642,0)
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(2,21,0) tid=(9,0,0)
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(1,23,0) tid=(1,6,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (124021,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(124022,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (124226,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(124227,0)
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(13,22,0) tid=(0,2,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (124289,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(124290,0)
GPGPU-Sim uArch: cycles simulated: 124500  inst.: 55839765 (ipc=448.5) sim_rate=477262 (inst/sec) elapsed = 0:0:01:57 / Wed Mar  2 01:17:33 2016
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(5,24,0) tid=(2,4,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (124597,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(124598,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (124605,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(124606,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (124650,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(124651,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (124660,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(124661,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (124698,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(124699,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (124737,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(124738,0)
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(7,24,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (125053,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(125054,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (125071,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(125072,0)
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(8,23,0) tid=(0,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (125098,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (125098,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(125099,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(125099,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (125143,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(125144,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (125163,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(125164,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (125224,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(125225,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (125232,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(125233,0)
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(5,25,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 125500  inst.: 56176312 (ipc=447.6) sim_rate=476070 (inst/sec) elapsed = 0:0:01:58 / Wed Mar  2 01:17:34 2016
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(6,25,0) tid=(0,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (125808,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(125809,0)
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(14,23,0) tid=(5,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (126100,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(126101,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (126194,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(126195,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (126230,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(126231,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (126243,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(126244,0)
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(3,22,0) tid=(15,2,0)
GPGPU-Sim uArch: cycles simulated: 126500  inst.: 56503540 (ipc=446.7) sim_rate=474819 (inst/sec) elapsed = 0:0:01:59 / Wed Mar  2 01:17:35 2016
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(0,25,0) tid=(5,2,0)
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(14,23,0) tid=(9,4,0)
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(1,25,0) tid=(3,2,0)
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(8,24,0) tid=(6,6,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (127462,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(127463,0)
GPGPU-Sim uArch: cycles simulated: 127500  inst.: 56921637 (ipc=446.4) sim_rate=474346 (inst/sec) elapsed = 0:0:02:00 / Wed Mar  2 01:17:36 2016
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(3,24,0) tid=(12,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (127674,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(127675,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (127766,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(127767,0)
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(10,24,0) tid=(2,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (127794,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(127795,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (127809,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(127810,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (127836,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(127837,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (127845,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(127846,0)
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(11,22,0) tid=(1,2,0)
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(13,24,0) tid=(14,7,0)
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(6,19,0) tid=(8,1,0)
GPGPU-Sim uArch: cycles simulated: 128500  inst.: 57339123 (ipc=446.2) sim_rate=473877 (inst/sec) elapsed = 0:0:02:01 / Wed Mar  2 01:17:37 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (128519,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(128520,0)
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(9,17,0) tid=(11,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (128849,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(128850,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (128859,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(128860,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (128860,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(128861,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (128889,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(128890,0)
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(8,22,0) tid=(10,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (129138,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(129139,0)
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(3,25,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (129368,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(129369,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (129391,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(129392,0)
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(15,25,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (129448,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(129449,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (129498,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(129499,0)
GPGPU-Sim uArch: cycles simulated: 129500  inst.: 57745354 (ipc=445.9) sim_rate=473322 (inst/sec) elapsed = 0:0:02:02 / Wed Mar  2 01:17:38 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (129578,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(129579,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (129607,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(129608,0)
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(8,24,0) tid=(10,5,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (129746,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(129747,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (129836,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(129837,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (129920,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(129921,0)
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(13,25,0) tid=(2,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (129934,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(129935,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (129951,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(129952,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (130056,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(130057,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (130074,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(130075,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (130080,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(130081,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (130088,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(130089,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (130108,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (130108,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(130109,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(130109,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (130113,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(130114,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (130136,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(130137,0)
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(15,22,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (130275,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(130276,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (130460,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(130461,0)
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(4,25,0) tid=(12,2,0)
GPGPU-Sim uArch: cycles simulated: 130500  inst.: 58105629 (ipc=445.3) sim_rate=472403 (inst/sec) elapsed = 0:0:02:03 / Wed Mar  2 01:17:39 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (130580,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(130581,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (130638,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(130639,0)
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(13,26,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (130814,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(130815,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (130958,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(130959,0)
GPGPU-Sim uArch: cycles simulated: 131000  inst.: 58288716 (ipc=445.0) sim_rate=470070 (inst/sec) elapsed = 0:0:02:04 / Wed Mar  2 01:17:40 2016
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(8,26,0) tid=(1,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (131066,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(131067,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (131076,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(131077,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (131088,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(131089,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (131096,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(131097,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (131097,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(131098,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (131109,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(131110,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (131178,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(131179,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (131188,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(131189,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (131202,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(131203,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (131230,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(131231,0)
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(0,27,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (131292,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(131293,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (131408,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(131409,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (131425,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(131426,0)
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(0,26,0) tid=(1,2,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (131522,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(131523,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (131616,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(131617,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (131631,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(131632,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (131660,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(131661,0)
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(15,27,0) tid=(5,5,0)
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(15,25,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 132000  inst.: 58707274 (ipc=444.8) sim_rate=469658 (inst/sec) elapsed = 0:0:02:05 / Wed Mar  2 01:17:41 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (132058,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(132059,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (132073,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(132074,0)
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(6,28,0) tid=(1,5,0)
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(4,28,0) tid=(2,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (132455,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(132456,0)
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(1,29,0) tid=(7,0,0)
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(10,28,0) tid=(11,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (132792,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(132793,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (132874,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(132875,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (132942,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(132943,0)
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(6,26,0) tid=(15,2,0)
GPGPU-Sim uArch: cycles simulated: 133000  inst.: 59201546 (ipc=445.1) sim_rate=469853 (inst/sec) elapsed = 0:0:02:06 / Wed Mar  2 01:17:42 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (133093,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(133094,0)
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(6,27,0) tid=(0,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (133162,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(133163,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (133193,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(133194,0)
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(9,26,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (133363,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(133364,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (133429,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(133430,0)
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(4,29,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (133490,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(133491,0)
GPGPU-Sim uArch: cycles simulated: 133500  inst.: 59509898 (ipc=445.8) sim_rate=468581 (inst/sec) elapsed = 0:0:02:07 / Wed Mar  2 01:17:43 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (133566,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(133567,0)
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(8,26,0) tid=(10,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (133615,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(133616,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (133663,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(133664,0)
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(13,27,0) tid=(1,2,0)
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(2,27,0) tid=(14,1,0)
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(3,28,0) tid=(2,2,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (134189,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(134190,0)
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(12,28,0) tid=(1,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (134276,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(134277,0)
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(13,27,0) tid=(1,1,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (134432,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(134433,0)
GPGPU-Sim uArch: cycles simulated: 134500  inst.: 60107074 (ipc=446.9) sim_rate=469586 (inst/sec) elapsed = 0:0:02:08 / Wed Mar  2 01:17:44 2016
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(5,29,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (134658,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(134659,0)
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(1,29,0) tid=(7,6,0)
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(12,27,0) tid=(12,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (134920,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(134921,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (134959,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(134960,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (134989,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(134990,0)
GPGPU-Sim uArch: cycles simulated: 135000  inst.: 60406288 (ipc=447.5) sim_rate=468265 (inst/sec) elapsed = 0:0:02:09 / Wed Mar  2 01:17:45 2016
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(2,28,0) tid=(15,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (135155,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(135156,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (135234,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(135235,0)
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(8,27,0) tid=(10,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (135244,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(135245,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (135252,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(135253,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (135402,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(135403,0)
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(8,27,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (135406,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(135407,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (135423,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(135424,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (135444,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(135445,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (135490,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(135491,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (135508,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(135509,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (135520,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(135521,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (135572,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(135573,0)
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(1,31,0) tid=(4,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (135600,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(135601,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (135603,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(135604,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (135608,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(135609,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (135648,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(135649,0)
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(0,30,0) tid=(8,4,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (135789,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(135790,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (135843,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(135844,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (135935,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(135936,0)
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(13,28,0) tid=(12,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (135987,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(135988,0)
GPGPU-Sim uArch: cycles simulated: 136000  inst.: 60957161 (ipc=448.2) sim_rate=468901 (inst/sec) elapsed = 0:0:02:10 / Wed Mar  2 01:17:46 2016
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(10,29,0) tid=(14,5,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (136193,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(136194,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (136301,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(136302,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (136303,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(136304,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (136323,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (136409,0), 4 CTAs running
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(11,30,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (136479,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (136495,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 136500  inst.: 61169960 (ipc=448.1) sim_rate=466946 (inst/sec) elapsed = 0:0:02:11 / Wed Mar  2 01:17:47 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (136569,0), 2 CTAs running
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(11,31,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (136733,0), 1 CTAs running
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(15,28,0) tid=(14,7,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (136912,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (136925,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (136930,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (136976,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (137002,0), 2 CTAs running
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(14,31,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (137116,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (137147,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (137153,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (137228,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (137241,0), 4 CTAs running
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(0,29,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (137312,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (137369,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (137481,0), 4 CTAs running
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(2,31,0) tid=(13,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (137491,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (137498,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 137500  inst.: 61629206 (ipc=448.2) sim_rate=466887 (inst/sec) elapsed = 0:0:02:12 / Wed Mar  2 01:17:48 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (137561,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (137571,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (137682,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (137701,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (137712,0), 3 CTAs running
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(12,30,0) tid=(15,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (137745,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (137753,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (137805,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (137944,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (137954,0), 1 CTAs running
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(12,31,0) tid=(2,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (138084,0), 4 CTAs running
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(6,31,0) tid=(0,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (138243,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (138296,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (138312,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (138352,0), 1 CTAs running
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(11,29,0) tid=(13,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (138657,0), 1 CTAs running
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(8,30,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (138670,0), 4 CTAs running
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(5,30,0) tid=(14,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (138897,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 139000  inst.: 62251755 (ipc=447.9) sim_rate=468058 (inst/sec) elapsed = 0:0:02:13 / Wed Mar  2 01:17:49 2016
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(9,31,0) tid=(14,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (139183,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (139222,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (139304,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (139323,0), 2 CTAs running
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(10,31,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (139484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (139617,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (139774,0), 1 CTAs running
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(15,30,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (139971,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (140036,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (140042,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (140044,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (140069,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (140302,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (140405,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (140410,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (140420,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (140443,0), 2 CTAs running
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(1,31,0) tid=(13,7,0)
GPGPU-Sim uArch: cycles simulated: 140500  inst.: 62602387 (ipc=445.6) sim_rate=467181 (inst/sec) elapsed = 0:0:02:14 / Wed Mar  2 01:17:50 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (140518,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (140530,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (140829,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (140833,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (140851,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (140855,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (140904,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (140947,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (141235,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (141245,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (141272,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (141283,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (141364,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (141433,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (141453,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (141790,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (141942,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (142899,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (142993,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: GPU detected kernel '_Z6renderPjP4Nodejjff' finished on shader 0.
kernel_name = _Z6renderPjP4Nodejjff 
kernel_launch_uid = 1 
gpu_sim_cycle = 142994
gpu_sim_insn = 62682608
gpu_ipc =     438.3583
gpu_tot_sim_cycle = 142994
gpu_tot_sim_insn = 62682608
gpu_tot_ipc =     438.3583
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 41242
gpu_stall_icnt2sh    = 21875
gpu_total_sim_rate=467780

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1273427
	L1I_total_cache_misses = 91433
	L1I_total_cache_miss_rate = 0.0718
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 127150
L1D_cache:
	L1D_cache_core[0]: Access = 17114, Miss = 3831, Miss_rate = 0.224, Pending_hits = 162, Reservation_fails = 20034
	L1D_cache_core[1]: Access = 17197, Miss = 4331, Miss_rate = 0.252, Pending_hits = 167, Reservation_fails = 21585
	L1D_cache_core[2]: Access = 17081, Miss = 4281, Miss_rate = 0.251, Pending_hits = 133, Reservation_fails = 20920
	L1D_cache_core[3]: Access = 17075, Miss = 4333, Miss_rate = 0.254, Pending_hits = 109, Reservation_fails = 22891
	L1D_cache_core[4]: Access = 16283, Miss = 3885, Miss_rate = 0.239, Pending_hits = 85, Reservation_fails = 20012
	L1D_cache_core[5]: Access = 16004, Miss = 3609, Miss_rate = 0.226, Pending_hits = 166, Reservation_fails = 18644
	L1D_cache_core[6]: Access = 17096, Miss = 4146, Miss_rate = 0.243, Pending_hits = 135, Reservation_fails = 19895
	L1D_cache_core[7]: Access = 16515, Miss = 4178, Miss_rate = 0.253, Pending_hits = 136, Reservation_fails = 18288
	L1D_cache_core[8]: Access = 16160, Miss = 3948, Miss_rate = 0.244, Pending_hits = 172, Reservation_fails = 19321
	L1D_cache_core[9]: Access = 16394, Miss = 3959, Miss_rate = 0.241, Pending_hits = 158, Reservation_fails = 17670
	L1D_cache_core[10]: Access = 17057, Miss = 4058, Miss_rate = 0.238, Pending_hits = 160, Reservation_fails = 19783
	L1D_cache_core[11]: Access = 16331, Miss = 3676, Miss_rate = 0.225, Pending_hits = 247, Reservation_fails = 16776
	L1D_cache_core[12]: Access = 17206, Miss = 4195, Miss_rate = 0.244, Pending_hits = 180, Reservation_fails = 18984
	L1D_cache_core[13]: Access = 16732, Miss = 3890, Miss_rate = 0.232, Pending_hits = 178, Reservation_fails = 18590
	L1D_cache_core[14]: Access = 16515, Miss = 4135, Miss_rate = 0.250, Pending_hits = 105, Reservation_fails = 18245
	L1D_total_cache_accesses = 250760
	L1D_total_cache_misses = 60455
	L1D_total_cache_miss_rate = 0.2411
	L1D_total_cache_pending_hits = 2293
	L1D_total_cache_reservation_fails = 291638
	L1D_cache_data_port_util = 0.092
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 53053
	L1C_total_cache_misses = 380
	L1C_total_cache_miss_rate = 0.0072
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3860
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25710
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 11736
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 1488
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 7472
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 21596
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 52673
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3525
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4665
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17842
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 26458
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 44458
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 226490
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1181994
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 91433
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 127150
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 
distro:
8282, 7873, 7598, 6554, 8354, 8356, 7905, 7895, 7777, 7895, 8095, 7248, 6469, 8117, 8280, 8134, 8620, 8600, 8601, 8601, 
gpgpu_n_tot_thrd_icount = 74417120
gpgpu_n_tot_w_icount = 2325535
gpgpu_n_stall_shd_mem = 307052
gpgpu_n_mem_read_local = 7472
gpgpu_n_mem_write_local = 44458
gpgpu_n_mem_read_global = 3860
gpgpu_n_mem_write_global = 13351
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 4550360
gpgpu_n_store_insn = 2109827
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 786432
gpgpu_n_param_mem_insn = 827782
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 307052
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:565306	W0_Idle:523053	W0_Scoreboard:791390	W1:48863	W2:33322	W3:21802	W4:23597	W5:24705	W6:19798	W7:24952	W8:20998	W9:20316	W10:22506	W11:14360	W12:12124	W13:18373	W14:12178	W15:12437	W16:21331	W17:12681	W18:11401	W19:9185	W20:12119	W21:9366	W22:9060	W23:10821	W24:8258	W25:8839	W26:11996	W27:12331	W28:12028	W29:11659	W30:12707	W31:13732	W32:1807690
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30880 {8:3860,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 589824 {72:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 109408 {8:13676,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 701624 {136:5159,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 59776 {8:7472,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 5945072 {40:1007,72:71,136:43380,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 524960 {136:3860,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65536 {8:8192,}
traffic_breakdown_memtocore[INST_ACC_R] = 1859936 {136:13676,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 1016192 {136:7472,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 355664 {8:44458,}
maxmrqlatency = 628 
maxdqlatency = 0 
maxmflatency = 1934 
averagemflatency = 267 
max_icnt2mem_latency = 1057 
max_icnt2sh_latency = 142993 
mrq_lat_table:13322 	1588 	1106 	1903 	4776 	3754 	3530 	2283 	332 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	49091 	9242 	4541 	1138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	21114 	13319 	13613 	29621 	2291 	2178 	708 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5232 	4124 	1764 	242 	0 	0 	165 	451 	1265 	2964 	2955 	6008 	10720 	21786 	6336 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	235 	6 	17 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        56        36        44        26        24        40        22        30        24        18        19        18        22        20        20 
dram[1]:        52        54        34        32        22        26        32        37        24        20        18        20        16        22        22        18 
dram[2]:        62        64        60        60        34        34        26        36        28        28        22        20        26        22        27        24 
dram[3]:        60        62        62        60        30        30        45        38        26        20        22        18        21        21        26        20 
dram[4]:        62        64        60        62        30        34        32        21        26        26        16        23        22        34        20        19 
dram[5]:        62        62        62        56        30        30        32        40        20        26        17        40        15        16        27        20 
maximum service time to same row:
dram[0]:     20175     20144     20506     48009     18619     15096     17543     17242     18880     18504     19846     24771     22325     22297     22285     25285 
dram[1]:     21723     24059     16829     18227     17211     20238     17205     20747     19049     18568     29352     50420     37586     51344     36160     23954 
dram[2]:     24233     21779     16747     27744     17625     20573     18187     28046     19008     18431     21421     20025     23477     29897     34394     26639 
dram[3]:     20279     14572     33042     30087     17010     16082     15699     16767     19746     18162     29049     25150     28215     29562     27481     19343 
dram[4]:     16641     22391     24426     19452     16455     16941     17613     17806     18404     18262     19930     29131     31273     48151     28680     29411 
dram[5]:     21296     15377     16689     18485     21469     16172     14028     17085     17947     18201     19855     20988     21040     29050     19739     30308 
average row accesses per activate:
dram[0]:  5.147541  5.418182  4.250000  5.900000  4.188235  3.126214  4.345679  3.918367  4.059406  3.893617  3.525773  3.378378  3.597938  3.987805  3.878378  3.804878 
dram[1]:  4.298851  4.893939  5.300000  4.323077  3.401639  3.873563  3.495727  4.060241  3.067568  3.362832  3.220183  4.077778  3.767241  3.520408  4.455883  4.779661 
dram[2]:  6.395349  7.340909  6.437500  6.558139  3.402299  4.154762  3.563636  4.345679  4.321429  3.495413  3.315315  3.578947  4.642857  5.013889  4.815384  5.264151 
dram[3]:  6.545455  5.301587  8.027027  7.538462  3.567568  3.308943  4.011765  3.561404  4.011111  3.170543  4.478261  3.486238  4.293334  3.733333  4.706897  4.243243 
dram[4]:  5.421875  5.279412  6.488372  8.393939  4.345679  3.448980  4.833333  3.449541  3.598131  4.752941  4.118421  4.183099  3.568627  3.761905  4.540984  6.261905 
dram[5]:  5.666667  5.500000  5.133333  5.235294  3.935484  3.130841  2.977099  3.551020  3.341880  3.694444  3.293578  3.820513  3.330579  3.680412  4.123457  4.625000 
average row locality = 32602/7948 = 4.101912
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       145       130       116       127       144       135       143       150       164       146       139       151       144       139       127       134 
dram[1]:       166       138       134       120       170       140       164       133       183       153       144       146       176       146       131       126 
dram[2]:       121       143       134       121       124       141       158       142       150       156       150       136       140       153       135       127 
dram[3]:       127       145       125       125       110       166       137       165       145       163       127       154       140       163       123       136 
dram[4]:       150       157       124       121       146       137       131       152       157       163       127       124       154       165       123       118 
dram[5]:       149       149       133       116       154       137       160       140       159       162       152       123       169       154       146       120 
total reads: 13658
bank skew: 183/110 = 1.66
chip skew: 2370/2231 = 1.06
number of total write accesses:
dram[0]:       169       168       156       168       212       187       209       234       246       220       203       224       205       188       160       178 
dram[1]:       208       185       184       161       245       197       245       204       271       227       207       221       261       199       172       156 
dram[2]:       154       180       175       161       172       208       234       210       213       225       218       204       185       208       178       152 
dram[3]:       161       189       172       169       154       241       204       241       216       246       182       226       182       229       150       178 
dram[4]:       197       202       155       156       206       201       188       224       228       241       186       173       210       230       154       145 
dram[5]:       191       181       175       151       212       198       230       208       232       237       207       175       234       203       188       139 
total reads: 18944
bank skew: 271/139 = 1.95
chip skew: 3343/3077 = 1.09
average mf latency per bank:
dram[0]:        573       488       604       528       517       525       622       539       507       525       557       527       553       579       587       507
dram[1]:        479       448       481       528       404       473       495       584       432       498       536       508       424       526       521       542
dram[2]:        593       515       565       606       606       531       525       603       538       514       531       547       581       508       526       573
dram[3]:        524       501       551       593       627       429       591       487       523       462       595       472       556       452       570       512
dram[4]:        459       413       612       614       507       538       672       537       514       490       576       643       520       486       574       622
dram[5]:        462       457       546       577       444       492       490       569       483       461       504       605       444       500       477       576
maximum mf latency per bank:
dram[0]:       1534       989      1808      1369      1549      1429      1469      1351      1400      1242      1359      1108      1393      1283      1523      1295
dram[1]:       1043      1051      1391      1373      1479      1152      1471      1131      1077      1062      1076      1039      1176      1046      1102      1137
dram[2]:       1428      1505      1882      1748      1655      1488      1526      1366      1402      1382      1306      1322      1334      1286      1391      1378
dram[3]:       1477      1578      1767      1892      1433      1520      1397      1582      1398      1398      1391      1353      1319      1393      1550      1249
dram[4]:       1580      1719      1902      1864      1680      1679      1587      1575      1418      1516      1389      1442      1516      1450      1253      1260
dram[5]:       1616      1620      1934      1791      1605      1543      1577      1381      1472      1314      1466      1145      1190      1331      1430      1081

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188751 n_nop=175857 n_act=1335 n_pre=1319 n_req=5361 n_rd=4468 n_write=5772 bw_util=0.217
n_activity=54140 dram_eff=0.7566
bk0: 290a 180241i bk1: 260a 180009i bk2: 232a 179369i bk3: 254a 179848i bk4: 288a 176961i bk5: 270a 176627i bk6: 286a 176397i bk7: 300a 175068i bk8: 328a 176309i bk9: 292a 177917i bk10: 278a 177675i bk11: 302a 176550i bk12: 288a 176832i bk13: 278a 177025i bk14: 254a 178700i bk15: 268a 178062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.34476
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188751 n_nop=174838 n_act=1488 n_pre=1472 n_req=5713 n_rd=4740 n_write=6213 bw_util=0.2321
n_activity=58690 dram_eff=0.7465
bk0: 332a 178151i bk1: 276a 179560i bk2: 268a 178889i bk3: 240a 179648i bk4: 340a 175210i bk5: 280a 177126i bk6: 328a 174628i bk7: 266a 176919i bk8: 366a 174610i bk9: 306a 176939i bk10: 288a 176631i bk11: 292a 176497i bk12: 352a 174311i bk13: 292a 176598i bk14: 262a 178881i bk15: 252a 179248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.26733
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188751 n_nop=176228 n_act=1199 n_pre=1183 n_req=5308 n_rd=4462 n_write=5679 bw_util=0.2149
n_activity=56178 dram_eff=0.7221
bk0: 242a 181016i bk1: 286a 180086i bk2: 268a 179363i bk3: 242a 180393i bk4: 248a 178883i bk5: 282a 177050i bk6: 316a 175344i bk7: 284a 176735i bk8: 300a 177613i bk9: 312a 176409i bk10: 300a 176950i bk11: 272a 177954i bk12: 280a 177975i bk13: 306a 176881i bk14: 270a 178984i bk15: 254a 179666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.33928
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188751 n_nop=175858 n_act=1288 n_pre=1272 n_req=5391 n_rd=4502 n_write=5831 bw_util=0.219
n_activity=56638 dram_eff=0.7298
bk0: 254a 180903i bk1: 290a 180194i bk2: 250a 180409i bk3: 250a 179775i bk4: 220a 179447i bk5: 332a 175479i bk6: 274a 177295i bk7: 330a 174907i bk8: 290a 176946i bk9: 326a 176209i bk10: 254a 178505i bk11: 308a 176623i bk12: 280a 177538i bk13: 326a 176017i bk14: 246a 179448i bk15: 272a 178350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.28904
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188751 n_nop=176133 n_act=1211 n_pre=1195 n_req=5345 n_rd=4498 n_write=5714 bw_util=0.2164
n_activity=55095 dram_eff=0.7414
bk0: 300a 179947i bk1: 314a 178778i bk2: 248a 180368i bk3: 242a 180463i bk4: 292a 177184i bk5: 274a 176370i bk6: 262a 176864i bk7: 304a 175546i bk8: 314a 176236i bk9: 326a 176274i bk10: 254a 178387i bk11: 248a 178430i bk12: 308a 176614i bk13: 330a 175897i bk14: 246a 179665i bk15: 236a 180442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.35156
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188751 n_nop=175412 n_act=1427 n_pre=1411 n_req=5484 n_rd=4646 n_write=5855 bw_util=0.2225
n_activity=58040 dram_eff=0.7237
bk0: 298a 179083i bk1: 298a 179589i bk2: 266a 179167i bk3: 232a 180193i bk4: 308a 176932i bk5: 274a 177846i bk6: 320a 174567i bk7: 280a 176231i bk8: 318a 176419i bk9: 324a 176802i bk10: 304a 176655i bk11: 246a 177783i bk12: 338a 175647i bk13: 308a 176451i bk14: 292a 177864i bk15: 240a 179635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.26639

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6987, Miss = 1122, Miss_rate = 0.161, Pending_hits = 100, Reservation_fails = 985
L2_cache_bank[1]: Access = 7025, Miss = 1112, Miss_rate = 0.158, Pending_hits = 95, Reservation_fails = 489
L2_cache_bank[2]: Access = 6906, Miss = 1268, Miss_rate = 0.184, Pending_hits = 112, Reservation_fails = 963
L2_cache_bank[3]: Access = 6899, Miss = 1102, Miss_rate = 0.160, Pending_hits = 72, Reservation_fails = 390
L2_cache_bank[4]: Access = 6716, Miss = 1112, Miss_rate = 0.166, Pending_hits = 91, Reservation_fails = 1050
L2_cache_bank[5]: Access = 6965, Miss = 1119, Miss_rate = 0.161, Pending_hits = 78, Reservation_fails = 549
L2_cache_bank[6]: Access = 6911, Miss = 1034, Miss_rate = 0.150, Pending_hits = 54, Reservation_fails = 399
L2_cache_bank[7]: Access = 7194, Miss = 1217, Miss_rate = 0.169, Pending_hits = 76, Reservation_fails = 373
L2_cache_bank[8]: Access = 6850, Miss = 1112, Miss_rate = 0.162, Pending_hits = 82, Reservation_fails = 734
L2_cache_bank[9]: Access = 6653, Miss = 1137, Miss_rate = 0.171, Pending_hits = 97, Reservation_fails = 290
L2_cache_bank[10]: Access = 6955, Miss = 1222, Miss_rate = 0.176, Pending_hits = 80, Reservation_fails = 536
L2_cache_bank[11]: Access = 6786, Miss = 1101, Miss_rate = 0.162, Pending_hits = 84, Reservation_fails = 414
L2_total_cache_accesses = 82847
L2_total_cache_misses = 13658
L2_total_cache_miss_rate = 0.1649
L2_total_cache_pending_hits = 1021
L2_total_cache_reservation_fails = 7172
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 185
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 6891
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 449
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5457
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 687
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 34866
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 9573
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 275
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 3812
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1347
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13463
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 159
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6607
L2_cache_data_port_util = 0.152
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=177780
icnt_total_pkts_simt_to_mem=294536
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.5786
	minimum = 6
	maximum = 633
Network latency average = 13.7511
	minimum = 6
	maximum = 616
Slowest packet = 1079
Flit latency average = 12.817
	minimum = 6
	maximum = 612
Slowest flit = 4164
Fragmentation average = 0.120933
	minimum = 0
	maximum = 567
Injected packet rate average = 0.0415804
	minimum = 0.0351204 (at node 5)
	maximum = 0.0472747 (at node 22)
Accepted packet rate average = 0.0415804
	minimum = 0.0330154 (at node 5)
	maximum = 0.0503098 (at node 22)
Injected flit rate average = 0.122335
	minimum = 0.0961369 (at node 19)
	maximum = 0.146244 (at node 1)
Accepted flit rate average= 0.122335
	minimum = 0.0739122 (at node 3)
	maximum = 0.176504 (at node 22)
Injected packet length average = 2.94214
Accepted packet length average = 2.94214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.5786 (1 samples)
	minimum = 6 (1 samples)
	maximum = 633 (1 samples)
Network latency average = 13.7511 (1 samples)
	minimum = 6 (1 samples)
	maximum = 616 (1 samples)
Flit latency average = 12.817 (1 samples)
	minimum = 6 (1 samples)
	maximum = 612 (1 samples)
Fragmentation average = 0.120933 (1 samples)
	minimum = 0 (1 samples)
	maximum = 567 (1 samples)
Injected packet rate average = 0.0415804 (1 samples)
	minimum = 0.0351204 (1 samples)
	maximum = 0.0472747 (1 samples)
Accepted packet rate average = 0.0415804 (1 samples)
	minimum = 0.0330154 (1 samples)
	maximum = 0.0503098 (1 samples)
Injected flit rate average = 0.122335 (1 samples)
	minimum = 0.0961369 (1 samples)
	maximum = 0.146244 (1 samples)
Accepted flit rate average = 0.122335 (1 samples)
	minimum = 0.0739122 (1 samples)
	maximum = 0.176504 (1 samples)
Injected packet size average = 2.94214 (1 samples)
Accepted packet size average = 2.94214 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 14 sec (134 sec)
gpgpu_simulation_rate = 467780 (inst/sec)
gpgpu_simulation_rate = 1067 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

checksum=75ef40cb5b8e
Kernel Time: 133087.656250 
