
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000356                       # Number of seconds simulated
sim_ticks                                   355948000                       # Number of ticks simulated
final_tick                               2263603679000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              215770461                       # Simulator instruction rate (inst/s)
host_op_rate                                215762584                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              552465899                       # Simulator tick rate (ticks/s)
host_mem_usage                                 768568                       # Number of bytes of host memory used
host_seconds                                     0.64                       # Real time elapsed on the host
sim_insts                                   139008800                       # Number of instructions simulated
sim_ops                                     139008800                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus4.inst        91392                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data        27776                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst        30272                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data        19008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst        97664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data        56768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            322880                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst        91392                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst        30272                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst        97664                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       219328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       103744                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         103744                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst         1428                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data          434                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst          473                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data          297                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst         1526                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data          887                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               5045                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         1621                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              1621                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus4.inst    256756605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data     78033870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst     85046130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data     53401059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst    274377156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data    159483970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            907098790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst    256756605                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst     85046130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst    274377156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       616179891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      291458303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           291458303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      291458303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst    256756605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data     78033870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst     85046130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data     53401059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst    274377156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data    159483970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          1198557093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus4.inst        28864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data       150720                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data        59904                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.inst        11200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data       516928                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            770880                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus4.inst        28864                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus5.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus6.inst        11200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        43328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       484416                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         484416                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus4.inst          451                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data         2355                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data          936                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.inst          175                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data         8077                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              12045                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         7569                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              7569                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus4.inst     81090496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data    423432636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.inst      9169879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data    168294245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.inst     31465270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data   1452257071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2165709598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus4.inst     81090496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus5.inst      9169879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus6.inst     31465270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total       121725645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1360917887                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1360917887                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1360917887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.inst     81090496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data    423432636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.inst      9169879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data    168294245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.inst     31465270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data   1452257071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          3526627485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               358583500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           358748000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                1                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          376.602759                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  1                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                    1                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   376.024645                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     0.578114                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.734423                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.001129                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.735552                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          205                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           75                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           54                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            3                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            2                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          129                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          129                       # number of overall hits
system.cpu0.dcache.overall_hits::total            129                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total            3                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          132                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          132                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu0.dcache.writebacks::total                1                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 511                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          511                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          375                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          370                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          370                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          370                       # number of overall hits
system.cpu0.icache.overall_hits::total            370                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          370                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          370                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               358583500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           358748000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                     1                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  1                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          409.898090                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   409.320335                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data     0.577756                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.799454                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.001128                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.800582                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data           75                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data           54                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            3                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          129                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          129                       # number of overall hits
system.cpu1.dcache.overall_hits::total            129                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::total            3                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          132                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          132                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst          370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst          370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst          370                       # number of overall hits
system.cpu1.icache.overall_hits::total            370                       # number of overall hits
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst          370                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst          370                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               358583500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           358748000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          252.176295                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   251.598898                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     0.577398                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.491404                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.001128                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.492532                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          146                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.285156                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           54                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          129                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          129                       # number of overall hits
system.cpu2.dcache.overall_hits::total            129                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::total            3                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               358529500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           358694000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                     1                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements                1                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          447.089356                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   446.512316                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data     0.577039                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.872094                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.001127                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.873221                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data           75                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data           54                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data            3                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data            2                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data          129                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data          129                       # number of overall hits
system.cpu3.dcache.overall_hits::total            129                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data            1                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::total            3                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data          132                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data          132                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu3.dcache.writebacks::total                1                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst          370                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst          370                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst          370                       # number of overall hits
system.cpu3.icache.overall_hits::total            370                       # number of overall hits
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst          370                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst          370                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                       570                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     162     47.65%     47.65% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.29%     47.94% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    177     52.06%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 340                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  324                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               139114000     91.88%     91.88% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.11%     91.99% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               12129500      8.01%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           151408000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu4.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     3                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    1      0.28%      0.28% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   12      3.31%      3.58% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.28%      3.86% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  321     88.43%     92.29% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.28%     92.56% # number of callpals executed
system.cpu4.kern.callpal::rti                      18      4.96%     97.52% # number of callpals executed
system.cpu4.kern.callpal::callsys                   9      2.48%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   363                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 18                      
system.cpu4.kern.mode_good::user                   17                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel          61854000     75.47%     75.47% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            20102000     24.53%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements             4864                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          435.820691                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              65221                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             4864                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            13.408923                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    24.902359                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   410.918332                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.048637                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.802575                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.851212                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          358                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           129871                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          129871                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        30694                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          30694                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        25622                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         25622                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          500                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          500                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          585                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          585                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data        56316                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           56316                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data        56316                       # number of overall hits
system.cpu4.dcache.overall_hits::total          56316                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2795                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2795                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2158                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2158                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          111                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          111                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           25                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         4953                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          4953                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         4953                       # number of overall misses
system.cpu4.dcache.overall_misses::total         4953                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        33489                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        33489                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        27780                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        27780                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          610                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          610                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data        61269                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        61269                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data        61269                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        61269                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.083460                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.083460                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.077682                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.077682                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.181669                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.181669                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.040984                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.040984                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.080840                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.080840                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.080840                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.080840                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         3040                       # number of writebacks
system.cpu4.dcache.writebacks::total             3040                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             2453                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.999366                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             277155                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2453                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           112.986139                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    27.562083                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   484.437283                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.053832                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.946167                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           335932                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          335932                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       164285                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         164285                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       164285                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          164285                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       164285                       # number of overall hits
system.cpu4.icache.overall_hits::total         164285                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         2454                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2454                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         2454                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2454                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         2454                       # number of overall misses
system.cpu4.icache.overall_misses::total         2454                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       166739                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       166739                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       166739                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       166739                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       166739                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       166739                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.014718                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.014718                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.014718                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.014718                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.014718                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.014718                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         2453                       # number of writebacks
system.cpu4.icache.writebacks::total             2453                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       786                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                      94     47.00%     47.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      3      1.50%     48.50% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    103     51.50%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 200                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                       94     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       3      1.58%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                      93     48.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  190                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               352452000     98.21%     98.21% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 361000      0.10%     98.31% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                6076500      1.69%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           358889500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.950000                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     3                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    1      0.36%      0.36% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   58     21.17%     21.53% # number of callpals executed
system.cpu5.kern.callpal::tbi                       5      1.82%     23.36% # number of callpals executed
system.cpu5.kern.callpal::swpipl                  129     47.08%     70.44% # number of callpals executed
system.cpu5.kern.callpal::rdps                      1      0.36%     70.80% # number of callpals executed
system.cpu5.kern.callpal::rti                      69     25.18%     95.99% # number of callpals executed
system.cpu5.kern.callpal::callsys                   9      3.28%     99.27% # number of callpals executed
system.cpu5.kern.callpal::imb                       2      0.73%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   274                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              127                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 67                      
system.cpu5.kern.mode_good::user                   67                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel        1896508000     99.57%     99.57% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user             8186500      0.43%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             2086                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          442.605250                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              46055                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2086                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            22.078140                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    82.549101                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   360.056149                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.161229                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.703235                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.864463                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          453                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            79593                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           79593                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        22646                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          22646                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        12693                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         12693                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          432                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          432                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          449                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          449                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        35339                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           35339                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        35339                       # number of overall hits
system.cpu5.dcache.overall_hits::total          35339                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1653                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1653                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          689                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          689                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           41                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           23                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2342                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2342                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2342                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2342                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.068027                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.068027                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.051487                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.051487                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.086681                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.086681                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.048729                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.048729                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.062153                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.062153                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.062153                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.062153                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          987                       # number of writebacks
system.cpu5.dcache.writebacks::total              987                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             1254                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             104241                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1254                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            83.126794                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   188.048358                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   323.951642                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.367282                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.632718                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           277376                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          277376                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       136807                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         136807                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       136807                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          136807                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       136807                       # number of overall hits
system.cpu5.icache.overall_hits::total         136807                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         1254                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1254                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         1254                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1254                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         1254                       # number of overall misses
system.cpu5.icache.overall_misses::total         1254                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       138061                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       138061                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       138061                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       138061                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       138061                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       138061                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.009083                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.009083                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.009083                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.009083                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.009083                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.009083                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         1254                       # number of writebacks
system.cpu5.icache.writebacks::total             1254                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1212                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     250     50.20%     50.20% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    247     49.60%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 498                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  496                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               553612000     98.27%     98.27% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 112000      0.02%     98.29% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                9622000      1.71%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           563346000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                 0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu6.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu6.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu6.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu6.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu6.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu6.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                    12                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    7      1.22%      1.22% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   53      9.20%     10.42% # number of callpals executed
system.cpu6.kern.callpal::swpipl                  397     68.92%     79.34% # number of callpals executed
system.cpu6.kern.callpal::rdps                      1      0.17%     79.51% # number of callpals executed
system.cpu6.kern.callpal::wrusp                     1      0.17%     79.69% # number of callpals executed
system.cpu6.kern.callpal::rti                     100     17.36%     97.05% # number of callpals executed
system.cpu6.kern.callpal::callsys                  15      2.60%     99.65% # number of callpals executed
system.cpu6.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   576                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                 96                      
system.cpu6.kern.mode_good::user                   97                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel        1681364500     95.70%     95.70% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user            75503500      4.30%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements            12531                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          421.498257                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             153104                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            12531                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            12.218019                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   100.200737                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   321.297520                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.195705                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.627534                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.823239                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0          459                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           356221                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          356221                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        76395                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          76395                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        80033                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         80033                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1158                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1250                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       156428                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          156428                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       156428                       # number of overall hits
system.cpu6.dcache.overall_hits::total         156428                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         5854                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5854                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         6869                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         6869                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          123                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          123                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           25                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        12723                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         12723                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        12723                       # number of overall misses
system.cpu6.dcache.overall_misses::total        12723                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.071174                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.071174                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.079043                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.079043                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.096019                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.096019                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.019608                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.019608                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.075217                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.075217                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.075217                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.075217                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8222                       # number of writebacks
system.cpu6.dcache.writebacks::total             8222                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             4449                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.871706                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             333835                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             4449                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            75.035963                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   204.680965                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   307.190741                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.399768                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.599982                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           910964                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          910964                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       448807                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         448807                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       448807                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          448807                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       448807                       # number of overall hits
system.cpu6.icache.overall_hits::total         448807                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         4450                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         4450                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         4450                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          4450                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         4450                       # number of overall misses
system.cpu6.icache.overall_misses::total         4450                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       453257                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       453257                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       453257                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       453257                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.009818                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.009818                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.009818                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.009818                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.009818                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.009818                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         4449                       # number of writebacks
system.cpu6.icache.writebacks::total             4449                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               358538500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           358703000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                     1                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          370.786854                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   369.635319                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data     1.151535                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.721944                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.002249                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.724193                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          370                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          309                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data           75                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data           52                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            3                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            1                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          127                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          127                       # number of overall hits
system.cpu7.dcache.overall_hits::total            127                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data            3                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            2                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            1                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data            5                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data            5                       # number of overall misses
system.cpu7.dcache.overall_misses::total            5                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          132                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          132                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 509                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          509                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.994141                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.994141                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          381                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst          370                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst          370                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst          370                       # number of overall hits
system.cpu7.icache.overall_hits::total            370                       # number of overall hits
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst          370                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst          370                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests            26                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests           12                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            2707                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         1787                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops          920                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp                 16                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                  4                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                 4                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty            2                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq              8                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp               8                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq            16                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                     58                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                    1184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            36252                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             35638                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.120321                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.492844                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   32919     92.37%     92.37% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    1795      5.04%     97.41% # Request fanout histogram
system.l2bus0.snoop_fanout::2                     507      1.42%     98.83% # Request fanout histogram
system.l2bus0.snoop_fanout::3                     189      0.53%     99.36% # Request fanout histogram
system.l2bus0.snoop_fanout::4                     228      0.64%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               35638                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         56170                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        25915                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         6462                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           12051                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         8810                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         3241                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              18739                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                 14                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                14                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty        12249                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         5472                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             5805                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              256                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             76                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             332                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              9462                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             9462                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           8158                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         10581                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side         6788                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side        14750                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side         3106                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side         6605                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side        11894                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side        37457                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  80620                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side       277376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side       507600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side       118528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side       213016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side       476416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side      1345920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 2939120                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            32185                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             88358                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.371262                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.787485                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   67566     76.47%     76.47% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   13206     14.95%     91.41% # Request fanout histogram
system.l2bus1.snoop_fanout::2                    3806      4.31%     95.72% # Request fanout histogram
system.l2bus1.snoop_fanout::3                    3134      3.55%     99.27% # Request fanout histogram
system.l2bus1.snoop_fanout::4                     646      0.73%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               88358                       # Request fanout histogram
system.l2cache0.tags.replacements                   0                       # number of replacements
system.l2cache0.tags.tagsinuse            3083.911061                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                     0                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                   0                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                     nan                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1008.861971                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data            5                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst          176                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data    43.482599                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.inst          465                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.data   321.437846                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu3.inst          486                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu3.data   578.127071                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data     0.001566                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data     0.000003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data     0.000003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data     0.000003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.246304                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.001221                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.042969                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.010616                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.inst     0.113525                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.data     0.078476                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu3.inst     0.118652                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu3.data     0.141144                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.752908                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         2878                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         2801                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.702637                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses                 169                       # Number of tag accesses
system.l2cache0.tags.data_accesses                169                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks            2                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total            2                       # number of WritebackDirty hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total            6                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus1.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total                  6                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus1.data            2                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data            2                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data            2                       # number of overall hits
system.l2cache0.overall_hits::total                 6                       # number of overall hits
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total            5                       # number of SCUpgradeReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data            4                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total            7                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.data            4                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total                7                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.data            4                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data            1                       # number of overall misses
system.l2cache0.overall_misses::total               7                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks            2                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total           13                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.data            4                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total             13                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data            4                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total            13                       # number of overall (read+write) accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.538462                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.538462                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.538462                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               19150                       # number of replacements
system.l2cache1.tags.tagsinuse            3993.445165                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 22333                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               19150                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                1.166214                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1785.747728                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.inst    18.020322                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.data    35.098091                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.inst     4.803664                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.data     4.474869                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu7.inst     0.205765                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst   361.131850                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data   333.989014                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst   118.310480                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data   119.042992                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst   445.299574                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data   767.320816                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.435974                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.inst     0.004399                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.data     0.008569                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.inst     0.001173                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.data     0.001092                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu7.inst     0.000050                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.088167                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.081540                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.028884                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.029063                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.108716                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.187334                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.974962                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4042                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          984                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         2956                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.986816                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              442490                       # Number of tag accesses
system.l2cache1.tags.data_accesses             442490                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks        12249                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total        12249                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         5472                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         5472                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus4.data           30                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus5.data            2                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus6.data            4                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total             36                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus4.data          220                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus5.data           97                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus6.data          481                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             798                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst          575                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst          730                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst         2749                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         4054                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data         1092                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data          844                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data         2670                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         4607                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst          575                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data         1312                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst          730                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data          941                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst         2749                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data         3151                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               9459                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst          575                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data         1312                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst          730                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data          941                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst         2749                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data         3151                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data            1                       # number of overall hits
system.l2cache1.overall_hits::total              9459                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data          123                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data           20                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data            3                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          148                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data           20                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data            7                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           33                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data         1763                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data          548                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data         6335                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          8646                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst         1879                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst          524                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst         1701                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         4104                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data         1763                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data          770                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data         3218                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         5751                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst         1879                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data         3526                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst          524                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data         1318                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst         1701                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data         9553                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            18501                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst         1879                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data         3526                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst          524                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data         1318                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst         1701                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data         9553                       # number of overall misses
system.l2cache1.overall_misses::total           18501                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks        12249                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total        12249                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         5472                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         5472                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data          153                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          184                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data         1983                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data          645                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data         6816                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         9444                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst         2454                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst         1254                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst         4450                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         8158                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data         2855                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data         1614                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data         5888                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        10358                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst         2454                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data         4838                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst         1254                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data         2259                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst         4450                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data        12704                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data            1                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          27960                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst         2454                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data         4838                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst         1254                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data         2259                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst         4450                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data        12704                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data            1                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         27960                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data     0.803922                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data     0.909091                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data     0.428571                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.804348                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data     0.889057                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data     0.849612                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data     0.929431                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.915502                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.765689                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.417863                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.382247                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.503064                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.617513                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.477076                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.546535                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.555223                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.765689                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.728814                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.417863                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.583444                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.382247                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.751968                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.661695                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.765689                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.728814                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.417863                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.583444                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.382247                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.751968                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.661695                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           9179                       # number of writebacks
system.l2cache1.writebacks::total                9179                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              4910                       # Transaction distribution
system.membus0.trans_dist::WriteReq                18                       # Transaction distribution
system.membus0.trans_dist::WriteResp               18                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         1621                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            2497                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq              23                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq            49                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp             28                       # Transaction distribution
system.membus0.trans_dist::ReadExReq              199                       # Transaction distribution
system.membus0.trans_dist::ReadExResp             196                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         4910                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port           18                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave            8                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total           35                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        14406                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        14434                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 14469                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port          320                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total          480                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       430080                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       430192                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                 430672                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           26759                       # Total snoops (count)
system.membus0.snoop_fanout::samples            35627                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.710276                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.453641                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  10322     28.97%     28.97% # Request fanout histogram
system.membus0.snoop_fanout::3                  25305     71.03%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              35627                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              9857                       # Transaction distribution
system.membus1.trans_dist::WriteReq                14                       # Transaction distribution
system.membus1.trans_dist::WriteResp               14                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         9179                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            6698                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             285                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            80                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            247                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             8599                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            8581                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         9857                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        37970                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        15432                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        53402                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port            9                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total            9                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 53411                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port      1337856                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       429616                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1767472                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                1767600                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           13027                       # Total snoops (count)
system.membus1.snoop_fanout::samples            48623                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.267733                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.442782                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  35605     73.23%     73.23% # Request fanout histogram
system.membus1.snoop_fanout::2                  13018     26.77%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              48623                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements            0                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse     8.671557                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     8.670861                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.000697                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.541929                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.000044                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.541972                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses           26                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses           26                       # Number of data accesses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total            2                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::total            2                       # number of overall misses
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         6498                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.881238                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           16                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         6498                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.002462                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     4.775466                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu4.inst     0.000251                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu4.data     0.002160                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     1.269587                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     0.484013                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     0.939236                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     1.033936                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     4.085303                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     3.291286                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.298467                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu4.inst     0.000016                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu4.data     0.000135                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.079349                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.030251                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.058702                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.064621                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.255331                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.205705                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.992577                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        88598                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        88598                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks         1610                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total         1610                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus6.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus6.data            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus6.data            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            1                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data            2                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total            7                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data           11                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           16                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus4.data           22                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus5.data            7                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus6.data          167                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          196                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst         1428                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data          454                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst          473                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data          293                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst         1526                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data          730                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         4904                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst         1428                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data          476                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst          473                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data          300                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst         1526                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data          897                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         5100                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst         1428                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data          476                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst          473                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data          300                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst         1526                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data          897                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         5100                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks         1610                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total         1610                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           16                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus4.data           22                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus5.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus6.data          167                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          196                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst         1428                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data          454                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst          473                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data          293                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst         1526                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data          731                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         4905                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst         1428                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data          476                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst          473                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data          300                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst         1526                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data          898                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         5101                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst         1428                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data          476                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst          473                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data          300                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst         1526                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data          898                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         5101                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data     0.998632                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999796                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data     0.998886                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999804                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data     0.998886                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999804                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks         1620                       # number of writebacks
system.numa_caches_downward1.writebacks::total         1620                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         6507                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.826910                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           17                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         6507                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.002613                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     4.083382                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu4.inst     0.002269                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu4.data     0.004435                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     1.329558                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     0.516352                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.957370                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     1.093028                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     4.400116                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     3.440401                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.255211                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu4.inst     0.000142                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu4.data     0.000277                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.083097                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.032272                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.059836                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.068314                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.275007                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.215025                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.989182                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        88679                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        88679                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks         1620                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total         1620                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus5.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus5.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus5.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            1                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total            7                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data           11                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           16                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data           22                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus5.data            7                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data          167                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          196                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst         1428                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data          454                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst          473                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data          292                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst         1526                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data          730                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         4903                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst         1428                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data          476                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst          473                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data          299                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst         1526                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data          897                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         5099                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst         1428                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data          476                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst          473                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data          299                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst         1526                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data          897                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         5099                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks         1620                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total         1620                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           16                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data           22                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus5.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data          167                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          196                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst         1428                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data          454                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst          473                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data          293                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst         1526                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data          730                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         4904                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst         1428                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data          476                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst          473                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data          300                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst         1526                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data          897                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         5100                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst         1428                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data          476                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst          473                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data          300                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst         1526                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data          897                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         5100                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data     0.996587                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999796                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data     0.996667                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999804                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data     0.996667                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999804                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks         1621                       # number of writebacks
system.numa_caches_upward0.writebacks::total         1621                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements            0                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse     6.400219                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     6.399522                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.000697                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.399970                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.000044                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.400014                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024            3                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.187500                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses           26                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses           26                       # Number of data accesses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total            2                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::total            2                       # number of overall misses
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 141                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4526797244                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                370                       # Number of instructions committed
system.switch_cpus0.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 351                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  142                       # number of memory refs
system.switch_cpus0.num_load_insts                 82                       # Number of load instructions
system.switch_cpus0.num_store_insts                60                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4524450850.456079                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2346393.543921                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               370                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 141                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4526797329                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts                370                       # Number of instructions committed
system.switch_cpus1.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                 351                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  142                       # number of memory refs
system.switch_cpus1.num_load_insts                 82                       # Number of load instructions
system.switch_cpus1.num_store_insts                60                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      4524450935.412021                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      2346393.587979                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus1.Branches                       48                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total               370                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4526797414                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4524451020.367962                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2346393.632038                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                 141                       # DTB hits
system.switch_cpus3.dtb.data_misses                 0                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4526797499                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts                370                       # Number of instructions committed
system.switch_cpus3.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                 351                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                  142                       # number of memory refs
system.switch_cpus3.num_load_insts                 82                       # Number of load instructions
system.switch_cpus3.num_store_insts                60                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      4524451105.323904                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2346393.676096                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus3.Branches                       48                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total               370                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               33986                       # DTB read hits
system.switch_cpus4.dtb.read_misses                90                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses            8144                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              28372                       # DTB write hits
system.switch_cpus4.dtb.write_misses               15                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses           4585                       # DTB write accesses
system.switch_cpus4.dtb.data_hits               62358                       # DTB hits
system.switch_cpus4.dtb.data_misses               105                       # DTB misses
system.switch_cpus4.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           12729                       # DTB accesses
system.switch_cpus4.itb.fetch_hits              43548                       # ITB hits
system.switch_cpus4.itb.fetch_misses               94                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses          43642                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                  302122                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             166627                       # Number of instructions committed
system.switch_cpus4.committedOps               166627                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       160873                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses           245                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               4181                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        17257                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              160873                       # number of integer instructions
system.switch_cpus4.num_fp_insts                  245                       # number of float instructions
system.switch_cpus4.num_int_register_reads       221923                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       113610                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                62622                       # number of memory refs
system.switch_cpus4.num_load_insts              34190                       # Number of load instructions
system.switch_cpus4.num_store_insts             28432                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      231320.060725                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      70801.939275                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.234349                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.765651                       # Percentage of idle cycles
system.switch_cpus4.Branches                    22729                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         2812      1.69%      1.69% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu            96673     57.98%     59.67% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             153      0.09%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd             30      0.02%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           35143     21.08%     80.85% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          28712     17.22%     98.07% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          3216      1.93%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            166739                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               24226                       # DTB read hits
system.switch_cpus5.dtb.read_misses               326                       # DTB read misses
system.switch_cpus5.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              13749                       # DTB write hits
system.switch_cpus5.dtb.write_misses               38                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               37975                       # DTB hits
system.switch_cpus5.dtb.data_misses               364                       # DTB misses
system.switch_cpus5.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus5.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              23180                       # ITB hits
system.switch_cpus5.itb.fetch_misses              125                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          23305                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              4526797868                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             137676                       # Number of instructions committed
system.switch_cpus5.committedOps               137676                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       132368                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               2735                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        16763                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              132368                       # number of integer instructions
system.switch_cpus5.num_fp_insts                  296                       # number of float instructions
system.switch_cpus5.num_int_register_reads       175485                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       100540                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                39083                       # number of memory refs
system.switch_cpus5.num_load_insts              25110                       # Number of load instructions
system.switch_cpus5.num_store_insts             13973                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      3648114696.814398                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      878683171.185602                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.194107                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.805893                       # Percentage of idle cycles
system.switch_cpus5.Branches                    20540                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         2817      2.04%      2.04% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            88617     64.19%     66.23% # Class of executed instruction
system.switch_cpus5.op_class::IntMult              87      0.06%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd             24      0.02%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              3      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           26152     18.94%     85.25% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          13983     10.13%     95.38% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          6378      4.62%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            138061                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               83062                       # DTB read hits
system.switch_cpus6.dtb.read_misses               372                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              88118                       # DTB write hits
system.switch_cpus6.dtb.write_misses              106                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus6.dtb.data_hits              171180                       # DTB hits
system.switch_cpus6.dtb.data_misses               478                       # DTB misses
system.switch_cpus6.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus6.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             161949                       # ITB hits
system.switch_cpus6.itb.fetch_misses              152                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         162101                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              4527207359                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             452774                       # Number of instructions committed
system.switch_cpus6.committedOps               452774                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       435806                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               8571                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        47490                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              435806                       # number of integer instructions
system.switch_cpus6.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus6.num_int_register_reads       626716                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       295963                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs               172298                       # number of memory refs
system.switch_cpus6.num_load_insts              83902                       # Number of load instructions
system.switch_cpus6.num_store_insts             88396                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1643819845.209908                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      2883387513.790092                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.636902                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.363098                       # Percentage of idle cycles
system.switch_cpus6.Branches                    58939                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         9717      2.14%      2.14% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           258002     56.92%     59.07% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             513      0.11%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd           1172      0.26%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv            227      0.05%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           86156     19.01%     78.50% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          88467     19.52%     98.01% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          9003      1.99%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            453257                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 141                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              4526797754                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts                370                       # Number of instructions committed
system.switch_cpus7.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                 351                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  142                       # number of memory refs
system.switch_cpus7.num_load_insts                 82                       # Number of load instructions
system.switch_cpus7.num_store_insts                60                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      4524451360.191729                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      2346393.808271                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus7.Branches                       48                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total               370                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           4906                       # Transaction distribution
system.system_bus.trans_dist::WriteReq             14                       # Transaction distribution
system.system_bus.trans_dist::WriteResp            14                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         1620                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         3502                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq           23                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           45                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp           24                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq           199                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp          196                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         4906                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total            9                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        15440                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        15440                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              15449                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       430192                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       430192                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              430320                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        33304                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         42134                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.755328                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.429898                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               10309     24.47%     24.47% # Request fanout histogram
system.system_bus.snoop_fanout::2               31825     75.53%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           42134                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  4.202594                       # Number of seconds simulated
sim_ticks                                4202593560000                       # Number of ticks simulated
final_tick                               6466554807000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1575495                       # Simulator instruction rate (inst/s)
host_op_rate                                  1575495                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              771340853                       # Simulator tick rate (ticks/s)
host_mem_usage                                 791292                       # Number of bytes of host memory used
host_seconds                                  5448.43                       # Real time elapsed on the host
sim_insts                                  8583965562                       # Number of instructions simulated
sim_ops                                    8583965562                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst      1087168                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data       421184                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst       189376                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data       312128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst     15839872                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data     35316416                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst       424832                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data       251264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.inst       267968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data       220800                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst       147136                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data       111104                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst         4032                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data         6272                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.inst         9792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.data        57408                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          54670784                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst      1087168                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst       189376                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst     15839872                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst       424832                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst       267968                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst       147136                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst         4032                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus7.inst         9792                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total     17970176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks     22879616                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       22879616                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst        16987                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data         6581                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst         2959                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data         4877                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst       247498                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data       551819                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst         6638                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data         3926                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst         4187                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data         3450                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst         2299                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data         1736                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst           63                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data           98                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.inst          153                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.data          897                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::tsunami.ide           63                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             854231                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks       357494                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            357494                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst       258690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data       100220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst        45062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data        74270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst      3769071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data      8403481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst       101088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data        59788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.inst        63763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data        52539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst        35011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data        26437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst          959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data         1492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.inst         2330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.data        13660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::tsunami.ide            959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             13008820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst       258690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst        45062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst      3769071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst       101088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst        63763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst        35011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst          959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus7.inst         2330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         4275973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks        5444166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             5444166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks        5444166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst       258690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data       100220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst        45062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data        74270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst      3769071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data      8403481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst       101088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data        59788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst        63763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data        52539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst        35011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data        26437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst          959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data         1492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.inst         2330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.data        13660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::tsunami.ide           959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            18452986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst        29760                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data       261248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst         3520                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data       152064                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst       575488                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data   2145314752                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data       163392                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.inst        96640                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data       528128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.inst        17920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data       446976                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data        31360                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.data        60672                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide     22350656                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        2170032768                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst        29760                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst       575488                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus4.inst        96640                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus5.inst        17920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total       723520                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks   1700918656                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total     1700918656                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst          465                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data         4082                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst           55                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data         2376                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst         8992                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data     33520543                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data         2553                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.inst         1510                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data         8252                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.inst          280                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data         6984                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data          490                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.data          948                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide       349229                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           33906762                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks     26576854                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total          26576854                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst         7081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data        62164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst          838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data        36183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst       136936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    510474002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst           46                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data        38879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.inst        22995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data       125667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.inst         4264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data       106357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data         7462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.data        14437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide        5318301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            516355612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst         7081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst          838                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst       136936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst           46                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus4.inst        22995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus5.inst         4264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          172160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      404730705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           404730705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      404730705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst         7081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data        62164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst          838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data        36183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst       136936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    510474002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst           46                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data        38879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.inst        22995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data       125667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.inst         4264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data       106357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data         7462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.data        14437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide       5318301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           921086317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    4408                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     87586                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   18776     23.85%     23.85% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    369      0.47%     24.32% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   4303      5.47%     29.78% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     97      0.12%     29.91% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  55184     70.09%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               78729                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    18776     44.47%     44.47% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     369      0.87%     45.34% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    4303     10.19%     55.53% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      97      0.23%     55.76% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   18679     44.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                42224                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            4198869633500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               27675000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              210847000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               15908500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             3469681000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        4202593745000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.338486                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.536321                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   28      0.03%      0.04% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.00%      0.04% # number of callpals executed
system.cpu0.kern.callpal::swpipl                69176     83.73%     83.77% # number of callpals executed
system.cpu0.kern.callpal::rdps                   8618     10.43%     94.20% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.00%     94.20% # number of callpals executed
system.cpu0.kern.callpal::rti                    4784      5.79%     99.99% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 82618                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             4815                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.003738                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.007243                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61609000     68.19%     68.19% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            28735000     31.81%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      28                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            36635                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          477.159521                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2371256                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            36635                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            64.726518                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   477.159521                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.931952                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.931952                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          7229764                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         7229764                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2270021                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2270021                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      1209319                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1209319                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        28677                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        28677                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        27315                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27315                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      3479340                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3479340                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      3479340                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3479340                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38795                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38795                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        14187                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        14187                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         1277                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1277                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         2167                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2167                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        52982                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         52982                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        52982                       # number of overall misses
system.cpu0.dcache.overall_misses::total        52982                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2308816                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2308816                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      1223506                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1223506                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        29954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        29954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        29482                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        29482                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      3532322                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3532322                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      3532322                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3532322                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016803                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016803                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.011595                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.011595                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.042632                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.042632                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.073502                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.073502                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.014999                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.014999                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.014999                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.014999                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11688                       # number of writebacks
system.cpu0.dcache.writebacks::total            11688                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            44229                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7508459                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            44229                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           169.763255                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.000012                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999988                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         21130243                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        21130243                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     10498778                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10498778                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     10498778                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10498778                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     10498778                       # number of overall hits
system.cpu0.icache.overall_hits::total       10498778                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        44229                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        44229                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        44229                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         44229                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        44229                       # number of overall misses
system.cpu0.icache.overall_misses::total        44229                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     10543007                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10543007                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     10543007                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10543007                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     10543007                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10543007                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.004195                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004195                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.004195                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004195                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.004195                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004195                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        44229                       # number of writebacks
system.cpu0.icache.writebacks::total            44229                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    4403                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     76375                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   17514     26.07%     26.07% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   4303      6.41%     32.48% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     97      0.14%     32.62% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  45257     67.38%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               67171                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    17514     44.53%     44.53% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    4303     10.94%     55.47% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      97      0.25%     55.72% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   17417     44.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                39331                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            4200309604000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              210847000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               15948500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             2260201500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        4202796601000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.384847                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.585535                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                   69      0.10%      0.10% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.01%      0.10% # number of callpals executed
system.cpu1.kern.callpal::swpipl                58304     81.58%     81.69% # number of callpals executed
system.cpu1.kern.callpal::rdps                   8609     12.05%     93.73% # number of callpals executed
system.cpu1.kern.callpal::rti                    4467      6.25%     99.98% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 71465                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              128                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               4408                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 74                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    7                      
system.cpu1.kern.mode_switch_good::kernel     0.578125                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.001588                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.032153                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          97590000      0.00%      0.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8205500      0.00%      0.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        3783901634000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      69                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            35788                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          450.957980                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1437797                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            35788                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            40.175394                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     2.665868                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   448.292112                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.005207                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.875571                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.880777                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          5212726                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         5212726                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1636032                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1636032                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       862536                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        862536                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        13058                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        13058                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        12748                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        12748                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2498568                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2498568                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2498568                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2498568                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        48377                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        48377                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4977                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4977                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         1117                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1117                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         1307                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1307                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        53354                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         53354                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        53354                       # number of overall misses
system.cpu1.dcache.overall_misses::total        53354                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1684409                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1684409                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       867513                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       867513                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        14175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        14175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14055                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14055                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2551922                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2551922                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2551922                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2551922                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.028720                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.028720                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005737                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005737                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.078801                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.078801                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.092992                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.092992                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.020907                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.020907                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.020907                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.020907                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6378                       # number of writebacks
system.cpu1.dcache.writebacks::total             6378                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            32655                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3728182                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            32655                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           114.168795                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    20.776162                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   491.223838                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.040578                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.959422                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15862267                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15862267                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      7882151                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7882151                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      7882151                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7882151                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      7882151                       # number of overall hits
system.cpu1.icache.overall_hits::total        7882151                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        32655                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        32655                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        32655                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         32655                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        32655                       # number of overall misses
system.cpu1.icache.overall_misses::total        32655                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      7914806                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7914806                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      7914806                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7914806                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      7914806                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7914806                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.004126                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004126                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.004126                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004126                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.004126                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004126                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks        32655                       # number of writebacks
system.cpu1.icache.writebacks::total            32655                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    1166                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   6670135                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                  107798     41.34%     41.34% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    376      0.14%     41.49% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   4303      1.65%     43.14% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      3      0.00%     43.14% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 148261     56.86%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              260741                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   107796     48.94%     48.94% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     376      0.17%     49.11% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    4303      1.95%     51.06% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       3      0.00%     51.06% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  107793     48.94%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               220271                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            4189110929000     99.67%     99.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               26884000      0.00%     99.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              210847000      0.01%     99.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 441000      0.00%     99.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            13451488500      0.32%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        4202800589500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999981                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.727049                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.844789                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                      2469     79.62%     79.62% # number of syscalls executed
system.cpu2.kern.syscall::4                        15      0.48%     80.10% # number of syscalls executed
system.cpu2.kern.syscall::6                        51      1.64%     81.75% # number of syscalls executed
system.cpu2.kern.syscall::15                        1      0.03%     81.78% # number of syscalls executed
system.cpu2.kern.syscall::17                      389     12.54%     94.32% # number of syscalls executed
system.cpu2.kern.syscall::45                      105      3.39%     97.71% # number of syscalls executed
system.cpu2.kern.syscall::48                        2      0.06%     97.77% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.03%     97.81% # number of syscalls executed
system.cpu2.kern.syscall::60                        1      0.03%     97.84% # number of syscalls executed
system.cpu2.kern.syscall::71                       49      1.58%     99.42% # number of syscalls executed
system.cpu2.kern.syscall::73                        7      0.23%     99.65% # number of syscalls executed
system.cpu2.kern.syscall::74                        7      0.23%     99.87% # number of syscalls executed
system.cpu2.kern.syscall::136                       1      0.03%     99.90% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.03%     99.94% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.03%     99.97% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.03%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                  3101                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  668      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  511      0.01%      0.02% # number of callpals executed
system.cpu2.kern.callpal::tbi                       7      0.00%      0.02% # number of callpals executed
system.cpu2.kern.callpal::swpipl               215446      4.41%      4.44% # number of callpals executed
system.cpu2.kern.callpal::rdps                  10574      0.22%      4.65% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%      4.65% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%      4.65% # number of callpals executed
system.cpu2.kern.callpal::rti                   40613      0.83%      5.48% # number of callpals executed
system.cpu2.kern.callpal::callsys                3130      0.06%      5.55% # number of callpals executed
system.cpu2.kern.callpal::imb                       4      0.00%      5.55% # number of callpals executed
system.cpu2.kern.callpal::rdunique            4613634     94.45%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total               4884590                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            41123                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              40303                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              40302                      
system.cpu2.kern.mode_good::user                40303                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.980036                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.989917                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       81874046000      1.95%      1.95% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        4121708884500     98.05%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     511                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements         93602638                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.699521                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         3122327844                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         93602638                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            33.357263                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.005358                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.694163                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000010                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999403                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999413                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          338                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       6525764235                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      6525764235                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data   1973571069                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total     1973571069                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data   1113524948                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total    1113524948                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data     17632752                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     17632752                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data     17727429                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     17727429                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data   3087096017                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      3087096017                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data   3087096017                       # number of overall hits
system.cpu2.dcache.overall_hits::total     3087096017                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     50830849                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     50830849                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     42687374                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     42687374                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        98756                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        98756                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         2133                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2133                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     93518223                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      93518223                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     93518223                       # number of overall misses
system.cpu2.dcache.overall_misses::total     93518223                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data   2024401918                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   2024401918                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data   1156212322                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total   1156212322                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data     17731508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     17731508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data     17729562                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     17729562                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data   3180614240                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   3180614240                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data   3180614240                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   3180614240                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.025109                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.025109                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.036920                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.036920                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.005570                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.005570                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000120                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000120                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.029403                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.029403                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.029403                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.029403                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks     81771827                       # number of writebacks
system.cpu2.dcache.writebacks::total         81771827                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements          3007648                       # number of replacements
system.cpu2.icache.tags.tagsinuse          512.000000                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         8086389698                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          3007648                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2688.609072                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.015142                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.984858                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000030                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999970                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          289                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          158                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      16776773388                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     16776773388                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   8383875219                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     8383875219                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   8383875219                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      8383875219                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   8383875219                       # number of overall hits
system.cpu2.icache.overall_hits::total     8383875219                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      3007650                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      3007650                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      3007650                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       3007650                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      3007650                       # number of overall misses
system.cpu2.icache.overall_misses::total      3007650                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   8386882869                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   8386882869                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   8386882869                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   8386882869                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   8386882869                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   8386882869                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000359                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000359                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000359                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000359                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000359                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000359                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks      3007648                       # number of writebacks
system.cpu2.icache.writebacks::total          3007648                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    4411                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     76148                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   17502     26.06%     26.06% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   4303      6.41%     32.47% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    105      0.16%     32.63% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  45245     67.37%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               67155                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    17500     44.53%     44.53% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    4303     10.95%     55.47% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     105      0.27%     55.74% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   17395     44.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                39303                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            4200289945000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              210847000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               21991000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             2273830000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        4202796613000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999886                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.384462                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.585258                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::48                        1     50.00%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     50.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     2                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    2      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  139      0.19%      0.20% # number of callpals executed
system.cpu3.kern.callpal::tbi                       7      0.01%      0.21% # number of callpals executed
system.cpu3.kern.callpal::swpipl                58301     81.48%     81.68% # number of callpals executed
system.cpu3.kern.callpal::rdps                   8610     12.03%     93.72% # number of callpals executed
system.cpu3.kern.callpal::rti                    4446      6.21%     99.93% # number of callpals executed
system.cpu3.kern.callpal::callsys                  19      0.03%     99.96% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.00%     99.96% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 31      0.04%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 71556                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             4585                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 36                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 36                      
system.cpu3.kern.mode_good::user                   36                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.007852                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.015581                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       10698224500     99.97%     99.97% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             3458000      0.03%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     139                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            37394                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          461.252105                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1474022                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            37394                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            39.418677                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     0.054123                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   461.197982                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.000106                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.900777                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.900883                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          5223087                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         5223087                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1637041                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1637041                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       864346                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        864346                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        13039                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        13039                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        12600                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        12600                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2501387                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2501387                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2501387                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2501387                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        49364                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        49364                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         5617                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         5617                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         1179                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1179                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         1376                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1376                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        54981                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         54981                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        54981                       # number of overall misses
system.cpu3.dcache.overall_misses::total        54981                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1686405                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1686405                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       869963                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       869963                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        14218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        14218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        13976                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        13976                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2556368                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2556368                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2556368                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2556368                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.029272                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.029272                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.006457                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.006457                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.082923                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.082923                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.098454                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.098454                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.021507                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.021507                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.021507                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.021507                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         5914                       # number of writebacks
system.cpu3.dcache.writebacks::total             5914                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements            34755                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3754071                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            34755                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           108.015278                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     7.326715                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   504.673285                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.014310                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.985690                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         15831685                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        15831685                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      7863710                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        7863710                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      7863710                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         7863710                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      7863710                       # number of overall hits
system.cpu3.icache.overall_hits::total        7863710                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        34755                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        34755                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        34755                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         34755                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        34755                       # number of overall misses
system.cpu3.icache.overall_misses::total        34755                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      7898465                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      7898465                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      7898465                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      7898465                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      7898465                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      7898465                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.004400                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004400                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.004400                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004400                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.004400                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004400                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks        34755                       # number of writebacks
system.cpu3.icache.writebacks::total            34755                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                    4398                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                     80133                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                   17960     26.39%     26.39% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                   4303      6.32%     32.71% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                     96      0.14%     32.85% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                  45707     67.15%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total               68066                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                    17953     44.65%     44.65% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                    4303     10.70%     55.35% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                      96      0.24%     55.59% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                   17857     44.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                40209                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            4200296452000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22              210847000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30               15793500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31             2273466000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        4202796558500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                 0.999610                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.390684                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.590735                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::3                         4      8.89%      8.89% # number of syscalls executed
system.cpu4.kern.syscall::6                         5     11.11%     20.00% # number of syscalls executed
system.cpu4.kern.syscall::17                        3      6.67%     26.67% # number of syscalls executed
system.cpu4.kern.syscall::20                        2      4.44%     31.11% # number of syscalls executed
system.cpu4.kern.syscall::24                        2      4.44%     35.56% # number of syscalls executed
system.cpu4.kern.syscall::33                        1      2.22%     37.78% # number of syscalls executed
system.cpu4.kern.syscall::45                        9     20.00%     57.78% # number of syscalls executed
system.cpu4.kern.syscall::47                        2      4.44%     62.22% # number of syscalls executed
system.cpu4.kern.syscall::48                        1      2.22%     64.44% # number of syscalls executed
system.cpu4.kern.syscall::54                        1      2.22%     66.67% # number of syscalls executed
system.cpu4.kern.syscall::58                        1      2.22%     68.89% # number of syscalls executed
system.cpu4.kern.syscall::59                        1      2.22%     71.11% # number of syscalls executed
system.cpu4.kern.syscall::71                        8     17.78%     88.89% # number of syscalls executed
system.cpu4.kern.syscall::73                        2      4.44%     93.33% # number of syscalls executed
system.cpu4.kern.syscall::74                        2      4.44%     97.78% # number of syscalls executed
system.cpu4.kern.syscall::87                        1      2.22%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                    45                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    8      0.01%      0.01% # number of callpals executed
system.cpu4.kern.callpal::swpctx                  175      0.24%      0.25% # number of callpals executed
system.cpu4.kern.callpal::tbi                       3      0.00%      0.26% # number of callpals executed
system.cpu4.kern.callpal::swpipl                59031     81.33%     81.59% # number of callpals executed
system.cpu4.kern.callpal::rdps                   8610     11.86%     93.45% # number of callpals executed
system.cpu4.kern.callpal::wrusp                     1      0.00%     93.45% # number of callpals executed
system.cpu4.kern.callpal::rti                    4636      6.39%     99.84% # number of callpals executed
system.cpu4.kern.callpal::callsys                  74      0.10%     99.94% # number of callpals executed
system.cpu4.kern.callpal::imb                      45      0.06%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                 72583                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel             4811                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                230                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                230                      
system.cpu4.kern.mode_good::user                  230                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.047807                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.091252                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel        2414074000     89.58%     89.58% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user           280906500     10.42%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                     175                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements            52514                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          449.151727                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            1712205                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            52514                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            32.604734                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   449.151727                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.877249                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.877249                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          5840520                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         5840520                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      1811156                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1811156                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       971576                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        971576                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        15028                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        15028                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        14695                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        14695                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      2782732                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         2782732                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      2782732                       # number of overall hits
system.cpu4.dcache.overall_hits::total        2782732                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        60403                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        60403                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         9865                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         9865                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data         1368                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         1368                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data         1496                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         1496                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        70268                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         70268                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        70268                       # number of overall misses
system.cpu4.dcache.overall_misses::total        70268                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1871559                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1871559                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       981441                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       981441                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        16396                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        16396                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        16191                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        16191                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      2853000                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      2853000                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      2853000                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      2853000                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.032274                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.032274                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.010052                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.010052                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.083435                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.083435                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.092397                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.092397                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.024630                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.024630                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.024630                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.024630                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        14671                       # number of writebacks
system.cpu4.dcache.writebacks::total            14671                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements            45449                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.999933                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            4750452                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            45449                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           104.522696                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     0.000724                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.999209                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.000001                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.999998                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         17850059                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        17850059                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      8856790                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        8856790                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      8856790                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         8856790                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      8856790                       # number of overall hits
system.cpu4.icache.overall_hits::total        8856790                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst        45493                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        45493                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst        45493                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         45493                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst        45493                       # number of overall misses
system.cpu4.icache.overall_misses::total        45493                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      8902283                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      8902283                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      8902283                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      8902283                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      8902283                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      8902283                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.005110                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.005110                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.005110                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.005110                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.005110                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.005110                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks        45449                       # number of writebacks
system.cpu4.icache.writebacks::total            45449                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                    4399                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                     77605                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                   17730     26.23%     26.23% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                   4303      6.37%     32.59% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                     96      0.14%     32.74% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                  45469     67.26%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total               67598                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                    17727     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                    4303     10.82%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                      96      0.24%     55.65% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                   17631     44.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                39757                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            4200302328000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22              210847000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30               15746000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31             2267637500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        4202796558500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                 0.999831                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.387759                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.588139                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::3                         3      9.38%      9.38% # number of syscalls executed
system.cpu5.kern.syscall::6                         3      9.38%     18.75% # number of syscalls executed
system.cpu5.kern.syscall::17                        1      3.12%     21.88% # number of syscalls executed
system.cpu5.kern.syscall::23                        1      3.12%     25.00% # number of syscalls executed
system.cpu5.kern.syscall::24                        1      3.12%     28.12% # number of syscalls executed
system.cpu5.kern.syscall::33                        1      3.12%     31.25% # number of syscalls executed
system.cpu5.kern.syscall::45                        5     15.62%     46.88% # number of syscalls executed
system.cpu5.kern.syscall::47                        1      3.12%     50.00% # number of syscalls executed
system.cpu5.kern.syscall::60                        2      6.25%     56.25% # number of syscalls executed
system.cpu5.kern.syscall::71                        9     28.12%     84.38% # number of syscalls executed
system.cpu5.kern.syscall::74                        3      9.38%     93.75% # number of syscalls executed
system.cpu5.kern.syscall::132                       1      3.12%     96.88% # number of syscalls executed
system.cpu5.kern.syscall::136                       1      3.12%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                    32                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    7      0.01%      0.01% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   98      0.14%      0.15% # number of callpals executed
system.cpu5.kern.callpal::tbi                       2      0.00%      0.15% # number of callpals executed
system.cpu5.kern.callpal::swpipl                58681     81.54%     81.68% # number of callpals executed
system.cpu5.kern.callpal::rdps                   8614     11.97%     93.65% # number of callpals executed
system.cpu5.kern.callpal::wrusp                     1      0.00%     93.65% # number of callpals executed
system.cpu5.kern.callpal::rti                    4518      6.28%     99.93% # number of callpals executed
system.cpu5.kern.callpal::callsys                  37      0.05%     99.98% # number of callpals executed
system.cpu5.kern.callpal::imb                      12      0.02%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                 71970                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel             4616                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                116                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                116                      
system.cpu5.kern.mode_good::user                  116                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.025130                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.049028                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel        2827710000     95.56%     95.56% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user           131417000      4.44%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      98                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements            60399                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          433.547617                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            1400435                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            60399                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            23.186394                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   433.547617                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.846773                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.846773                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          5566671                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         5566671                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1719626                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1719626                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       920557                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        920557                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        10897                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        10897                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        13979                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        13979                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      2640183                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2640183                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      2640183                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2640183                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        65777                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        65777                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         8152                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         8152                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data         4719                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         4719                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data         1413                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         1413                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        73929                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         73929                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        73929                       # number of overall misses
system.cpu5.dcache.overall_misses::total        73929                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1785403                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1785403                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       928709                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       928709                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        15616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        15616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        15392                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        15392                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      2714112                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2714112                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      2714112                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2714112                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.036842                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.036842                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.008778                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.008778                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.302190                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.302190                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.091801                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.091801                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.027239                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.027239                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.027239                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.027239                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        14922                       # number of writebacks
system.cpu5.dcache.writebacks::total            14922                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements            38190                       # number of replacements
system.cpu5.icache.tags.tagsinuse          511.000532                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            4140643                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            38190                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           108.422179                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst     0.039151                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   510.961381                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.000076                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.997971                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.998048                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         16812409                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        16812409                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      8348903                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        8348903                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      8348903                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         8348903                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      8348903                       # number of overall hits
system.cpu5.icache.overall_hits::total        8348903                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst        38201                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        38201                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst        38201                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         38201                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst        38201                       # number of overall misses
system.cpu5.icache.overall_misses::total        38201                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      8387104                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      8387104                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      8387104                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      8387104                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      8387104                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      8387104                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.004555                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.004555                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.004555                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.004555                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.004555                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.004555                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks        38190                       # number of writebacks
system.cpu5.icache.writebacks::total            38190                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                    4399                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                     75503                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                   17427     26.06%     26.06% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                   4303      6.43%     32.49% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                     96      0.14%     32.63% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                  45059     67.37%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total               66885                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                    17427     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                    4303     10.99%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                      96      0.25%     55.74% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                   17331     44.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                39157                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            4200322511500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22              210847000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30               15792000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31             2247408000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        4202796558500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.384629                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.585438                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpctx                   12      0.02%      0.02% # number of callpals executed
system.cpu6.kern.callpal::swpipl                58087     81.69%     81.71% # number of callpals executed
system.cpu6.kern.callpal::rdps                   8606     12.10%     93.81% # number of callpals executed
system.cpu6.kern.callpal::rti                    4399      6.19%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                 71104                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel             4411                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements            30375                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          426.963521                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            1342270                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            30375                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            44.189959                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   426.963521                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.833913                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.833913                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          419                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          5059841                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         5059841                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      1592959                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1592959                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       838378                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        838378                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        12824                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        12824                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        12188                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        12188                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      2431337                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         2431337                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      2431337                       # number of overall hits
system.cpu6.dcache.overall_hits::total        2431337                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        43630                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        43630                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         4164                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         4164                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data         1022                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         1022                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data         1401                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         1401                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        47794                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         47794                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        47794                       # number of overall misses
system.cpu6.dcache.overall_misses::total        47794                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      1636589                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1636589                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       842542                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       842542                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        13846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        13846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        13589                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        13589                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      2479131                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      2479131                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      2479131                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      2479131                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.026659                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.026659                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.004942                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.004942                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.073812                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.073812                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.103098                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.103098                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.019279                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.019279                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.019279                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.019279                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         4812                       # number of writebacks
system.cpu6.dcache.writebacks::total             4812                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements            30043                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            3638299                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            30043                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           121.103052                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         15323307                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        15323307                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      7616589                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        7616589                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      7616589                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         7616589                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      7616589                       # number of overall hits
system.cpu6.icache.overall_hits::total        7616589                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst        30043                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total        30043                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst        30043                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total         30043                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst        30043                       # number of overall misses
system.cpu6.icache.overall_misses::total        30043                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      7646632                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      7646632                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      7646632                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      7646632                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      7646632                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      7646632                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.003929                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.003929                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.003929                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.003929                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.003929                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.003929                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks        30043                       # number of writebacks
system.cpu6.icache.writebacks::total            30043                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                    4399                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                     76041                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                   17527     26.00%     26.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                   4303      6.38%     32.38% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                    192      0.28%     32.66% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                  45401     67.34%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total               67423                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                    17527     44.32%     44.32% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                    4303     10.88%     55.20% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                     192      0.49%     55.68% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                   17527     44.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                39549                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            4200316397500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22              210847000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30               18720000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31             2250549500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        4202796514000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.386049                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.586580                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpctx                   12      0.02%      0.02% # number of callpals executed
system.cpu7.kern.callpal::swpipl                58625     81.83%     81.85% # number of callpals executed
system.cpu7.kern.callpal::rdps                   8606     12.01%     93.86% # number of callpals executed
system.cpu7.kern.callpal::rti                    4399      6.14%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                 71642                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel             4411                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements            34490                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          482.095680                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            1381024                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            34490                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            40.041287                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   482.095680                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.941593                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.941593                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          5138944                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         5138944                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      1615807                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1615807                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       849263                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        849263                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        12725                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        12725                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        12259                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        12259                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      2465070                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         2465070                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      2465070                       # number of overall hits
system.cpu7.dcache.overall_hits::total        2465070                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        46899                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        46899                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         4813                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         4813                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data         1150                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         1150                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data         1426                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         1426                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        51712                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         51712                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        51712                       # number of overall misses
system.cpu7.dcache.overall_misses::total        51712                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1662706                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1662706                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       854076                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       854076                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        13875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        13875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        13685                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        13685                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      2516782                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      2516782                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      2516782                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      2516782                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.028206                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.028206                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.005635                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.005635                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.082883                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.082883                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.104202                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.104202                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.020547                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.020547                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.020547                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.020547                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         4496                       # number of writebacks
system.cpu7.dcache.writebacks::total             4496                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements            31004                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 509                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            3671204                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            31004                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           118.410657                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    66.318834                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   442.681166                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.129529                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.864612                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.994141                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          494                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         15605474                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        15605474                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      7756231                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        7756231                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      7756231                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         7756231                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      7756231                       # number of overall hits
system.cpu7.icache.overall_hits::total        7756231                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst        31004                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        31004                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst        31004                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         31004                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst        31004                       # number of overall misses
system.cpu7.icache.overall_misses::total        31004                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      7787235                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      7787235                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      7787235                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      7787235                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      7787235                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      7787235                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.003981                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.003981                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.003981                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.003981                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.003981                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.003981                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks        31004                       # number of writebacks
system.cpu7.icache.writebacks::total            31004                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                2900                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 24010752                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       2962                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 7056                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7056                       # Transaction distribution
system.iobus.trans_dist::WriteReq              418985                       # Transaction distribution
system.iobus.trans_dist::WriteResp             418985                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        74586                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          540                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         2950                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         3740                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        18048                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        99864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       752218                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       752218                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  852082                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       298344                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         4058                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1870                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio        10152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       316584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     24021864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     24021864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 24338448                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               376109                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               376109                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              3384981                       # Number of tag accesses
system.iocache.tags.data_accesses             3384981                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          941                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              941                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       375168                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       375168                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          941                       # number of demand (read+write) misses
system.iocache.demand_misses::total               941                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          941                       # number of overall misses
system.iocache.overall_misses::total              941                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          941                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            941                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       375168                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       375168                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          941                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             941                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          941                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            941                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          375184                       # number of writebacks
system.iocache.writebacks::total               375184                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests     193739883                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests     96205943                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests      1696251                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops        20757856                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops     20539402                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops       218454                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                6115                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp           54195118                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq              26206                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp             26206                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty     81795807                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean      2591068                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict         11447850                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq            15621                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq           6983                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp           22604                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq          42696534                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp         42696534                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq        3119289                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq      51069714                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        98894                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       153916                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side        66814                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       133220                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.icache.mem_side::system.l2cache0.cpu_side      8583389                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side    280465991                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.icache.mem_side::system.l2cache0.cpu_side        80549                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side       132876                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total              289715649                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side      3498560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side      3752003                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side      2186176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side      3798420                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.icache.mem_side::system.l2cache0.cpu_side    356847296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side  11224729365                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.icache.mem_side::system.l2cache0.cpu_side      2930816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side      3867428                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total             11601610064                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                        109802690                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples         303557266                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.084219                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.321311                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0               280726622     92.48%     92.48% # Request fanout histogram
system.l2bus0.snoop_fanout::1                21276444      7.01%     99.49% # Request fanout histogram
system.l2bus0.snoop_fanout::2                  422120      0.14%     99.63% # Request fanout histogram
system.l2bus0.snoop_fanout::3                 1083673      0.36%     99.98% # Request fanout histogram
system.l2bus0.snoop_fanout::4                   48407      0.02%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total           303557266                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests        724903                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests       220678                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests       360234                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops          288572                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops        87676                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops       200896                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp             369709                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq              17611                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp             17611                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty        38901                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean        46994                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict            50182                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq             9216                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq           5736                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp           14952                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq             17778                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp            17778                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq         144741                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq        224968                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side       114611                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side       192415                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side        82370                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side       197649                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side        60778                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side       115709                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.icache.mem_side::system.l2cache1.cpu_side        78717                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side       133928                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                 976177                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side      4423552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side      5412344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side      2826816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side      5881840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side      1967040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side      3332536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.icache.mem_side::system.l2cache1.cpu_side      3053632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side      3539576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                30437336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                         69452914                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples          70175312                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.024355                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.263839                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                69437724     98.95%     98.95% # Request fanout histogram
system.l2bus1.snoop_fanout::1                  245474      0.35%     99.30% # Request fanout histogram
system.l2bus1.snoop_fanout::2                  170495      0.24%     99.54% # Request fanout histogram
system.l2bus1.snoop_fanout::3                  163824      0.23%     99.78% # Request fanout histogram
system.l2bus1.snoop_fanout::4                  157795      0.22%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total            70175312                       # Request fanout histogram
system.l2cache0.tags.replacements            34731574                       # number of replacements
system.l2cache0.tags.tagsinuse            3958.393435                       # Cycle average of tags in use
system.l2cache0.tags.total_refs             115224607                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs            34731574                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                3.317575                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1552.417371                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst     0.046615                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data     0.002281                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.inst     0.000481                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.data     0.002586                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu3.inst     0.046323                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst     5.216974                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data     1.460290                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst     0.959454                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data     1.894893                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.inst   127.715929                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data  2261.518169                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.inst     3.009198                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data     4.102869                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.379008                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.000011                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.000001                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.inst     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.data     0.000001                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu3.inst     0.000011                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.001274                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.000357                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.000234                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.000463                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.inst     0.031181                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.552128                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.inst     0.000735                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.001002                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.966405                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4074                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          818                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2633                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2          623                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.994629                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses          1619016105                       # Number of tag accesses
system.l2cache0.tags.data_accesses         1619016105                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks     81795807                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total     81795807                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks      2591068                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total      2591068                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data            6                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus2.data           20                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total             30                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus2.data           54                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus3.data            2                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total           59                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data          380                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data          151                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus2.data     19164610                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus3.data          169                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total        19165310                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst        26777                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst        29641                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus2.inst      2751130                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus3.inst        28114                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total      2835662                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data        22361                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data        32764                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data     40123714                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data        22890                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total     40201729                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst        26777                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data        22741                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst        29641                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data        32915                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.inst      2751130                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data     59288324                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.inst        28114                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data        23059                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total           62202701                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst        26777                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data        22741                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst        29641                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data        32915                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.inst      2751130                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data     59288324                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.inst        28114                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data        23059                       # number of overall hits
system.l2cache0.overall_hits::total          62202701                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data         7945                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data         2029                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus2.data         2301                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus3.data         2048                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total        14323                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data         1905                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data         1033                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data         1658                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data         1173                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total         5769                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data         4911                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data         1908                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus2.data     23519239                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus3.data         3060                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total      23529118                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst        17452                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst         3014                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus2.inst       256520                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus3.inst         6641                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total       283627                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         7502                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data         6508                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data     10791743                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data        19591                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total     10825344                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst        17452                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data        12413                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst         3014                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data         8416                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.inst       256520                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data     34310982                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.inst         6641                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data        22651                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total         34638089                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst        17452                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data        12413                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst         3014                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data         8416                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.inst       256520                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data     34310982                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.inst         6641                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data        22651                       # number of overall misses
system.l2cache0.overall_misses::total        34638089                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks     81795807                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total     81795807                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks      2591068                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total      2591068                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data         7951                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data         2032                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus2.data         2321                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus3.data         2049                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total        14353                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data         1907                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data         1034                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data         1712                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data         1175                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total         5828                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data         5291                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data         2059                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus2.data     42683849                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus3.data         3229                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total     42694428                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst        44229                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst        32655                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus2.inst      3007650                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus3.inst        34755                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total      3119289                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data        29863                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data        39272                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data     50915457                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data        42481                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total     51027073                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst        44229                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data        35154                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst        32655                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data        41331                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.inst      3007650                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data     93599306                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.inst        34755                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data        45710                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total       96840790                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst        44229                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data        35154                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst        32655                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data        41331                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.inst      3007650                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data     93599306                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.inst        34755                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data        45710                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total      96840790                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.999245                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.998524                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus2.data     0.991383                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus3.data     0.999512                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.997910                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.998951                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.999033                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data     0.968458                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data     0.998298                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.989876                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.928180                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.926663                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus2.data     0.551010                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus3.data     0.947662                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.551105                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.394583                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.092298                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus2.inst     0.085289                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus3.inst     0.191080                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.090927                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.251214                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.165716                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.211954                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.461171                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.212149                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.394583                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.353103                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.092298                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.203624                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.inst     0.085289                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.366573                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.inst     0.191080                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.495537                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.357681                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.394583                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.353103                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.092298                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.203624                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.inst     0.085289                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.366573                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.inst     0.191080                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.495537                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.357681                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks       26783602                       # number of writebacks
system.l2cache0.writebacks::total            26783602                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               31970                       # number of replacements
system.l2cache1.tags.tagsinuse            3708.234883                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 76642                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               31970                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                2.397310                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1105.575653                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.inst     0.345401                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.inst     0.000902                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst   146.539858                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data   287.348439                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst   677.345950                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data   788.626558                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst    19.272307                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data   174.561172                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.inst    91.987325                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.data   414.631319                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.269916                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.inst     0.000084                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.inst     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.035776                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.070153                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.165368                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.192536                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.004705                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.042617                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.inst     0.022458                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.data     0.101228                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.905331                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3684                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         3639                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.899414                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses             4180863                       # Number of tag accesses
system.l2cache1.tags.data_accesses            4180863                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks        38901                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total        38901                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks        46994                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total        46994                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus5.data           13                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus6.data           10                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total             23                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus4.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus5.data            2                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus6.data            6                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total            9                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus4.data         1653                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus5.data          911                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus6.data          236                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus7.data          222                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total            3022                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst        39790                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst        35622                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst        29980                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus7.inst        30851                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total       136243                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data        37880                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data        57171                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data        40019                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data        33304                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total       168374                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst        39790                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data        39533                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst        35622                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data        58082                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst        29980                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data        40255                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.inst        30851                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data        33526                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total             307639                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst        39790                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data        39533                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst        35622                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data        58082                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst        29980                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data        40255                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.inst        30851                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data        33526                       # number of overall hits
system.l2cache1.overall_hits::total            307639                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data         2275                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data         2158                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data         2087                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data         2596                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total         9116                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data         1448                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data         1293                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data         1233                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data         1289                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total         5263                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data         5034                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data         4130                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data         1007                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus7.data         1988                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total         12159                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst         5697                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst         2579                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst           63                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus7.inst          153                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         8492                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data        13347                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data         6072                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data          700                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus7.data        13981                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total        34100                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst         5697                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data        18381                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst         2579                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data        10202                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst           63                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data         1707                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.inst          153                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.data        15969                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            54751                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst         5697                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data        18381                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst         2579                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data        10202                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst           63                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data         1707                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.inst          153                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.data        15969                       # number of overall misses
system.l2cache1.overall_misses::total           54751                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks        38901                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total        38901                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks        46994                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total        46994                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data         2275                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data         2171                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data         2097                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data         2596                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total         9139                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data         1449                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data         1295                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data         1239                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data         1289                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total         5272                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data         6687                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data         5041                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data         1243                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus7.data         2210                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total        15181                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst        45487                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst        38201                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst        30043                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus7.inst        31004                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total       144735                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data        51227                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data        63243                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data        40719                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data        47285                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total       202474                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst        45487                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data        57914                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst        38201                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data        68284                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst        30043                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data        41962                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.inst        31004                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data        49495                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total         362390                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst        45487                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data        57914                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst        38201                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data        68284                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst        30043                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data        41962                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.inst        31004                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data        49495                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total        362390                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data     0.994012                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data     0.995231                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.997483                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data     0.999310                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data     0.998456                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data     0.995157                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.998293                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data     0.752804                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data     0.819282                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data     0.810137                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus7.data     0.899548                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.800935                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.125245                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.067511                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.002097                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus7.inst     0.004935                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.058673                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.260546                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.096011                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.017191                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus7.data     0.295675                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.168417                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.125245                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.317384                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.067511                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.149405                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.002097                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.040680                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.inst     0.004935                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.data     0.322639                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.151083                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.125245                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.317384                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.067511                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.149405                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.002097                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.040680                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.inst     0.004935                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.data     0.322639                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.151083                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           9433                       # number of writebacks
system.l2cache1.writebacks::total                9433                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               6115                       # Transaction distribution
system.membus0.trans_dist::ReadResp          11146768                       # Transaction distribution
system.membus0.trans_dist::WriteReq             43817                       # Transaction distribution
system.membus0.trans_dist::WriteResp            43817                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty     27160191                       # Transaction distribution
system.membus0.trans_dist::CleanEvict         7561093                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq           29911                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq         11781                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp          39005                       # Transaction distribution
system.membus0.trans_dist::ReadExReq         23532200                       # Transaction distribution
system.membus0.trans_dist::ReadExResp        23527566                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq     11140653                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq       375168                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp       375168                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port      2332743                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    101325099                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        64642                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total    103722484                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       108098                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave        35222                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total       143320                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port        77935                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      1049514                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total      1127449                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total             104993253                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port     76087552                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side   3854718528                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave       175696                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total   3930981776                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      2140160                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave       140888                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total      2281048                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port      1662976                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side     22409024                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total     24072000                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total             3957334824                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                        74223446                       # Total snoops (count)
system.membus0.snoop_fanout::samples        144144300                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.514917                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.499777                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2               69921968     48.51%     48.51% # Request fanout histogram
system.membus0.snoop_fanout::3               74222332     51.49%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total          144144300                       # Request fanout histogram
system.membus1.trans_dist::ReadResp          10395107                       # Transaction distribution
system.membus1.trans_dist::WriteReq             17611                       # Transaction distribution
system.membus1.trans_dist::WriteResp            17611                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty     26578264                       # Transaction distribution
system.membus1.trans_dist::CleanEvict         7329099                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq           13576                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq          6300                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp          18732                       # Transaction distribution
system.membus1.trans_dist::ReadExReq         23550565                       # Transaction distribution
system.membus1.trans_dist::ReadExResp        23547621                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq     10395107                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        60019                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       144668                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total       204687                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    101664906                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total    101664906                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total             101869593                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port      1746752                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      2281688                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      4028440                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port   3869455936                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total   3869455936                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total             3873484376                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                         1641588                       # Total snoops (count)
system.membus1.snoop_fanout::samples         69518905                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.023351                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.151015                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1               67895594     97.66%     97.66% # Request fanout histogram
system.membus1.snoop_fanout::2                1623311      2.34%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total           69518905                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements     37189336                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.711968                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs       132419                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs     37189336                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.003561                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     7.748952                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.000029                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.009966                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.000017                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.003428                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.inst     0.019371                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.data     7.929652                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.inst     0.000002                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.data     0.000552                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.484309                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.000002                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.000623                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000001                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.000214                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.inst     0.001211                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.data     0.495603                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.data     0.000034                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.981998                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses    606407839                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses    606407839                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks     26802697                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total     26802697                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus2.data        38522                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus3.data            2                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total        38524                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus2.data        93125                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus3.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total        93127                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus2.data       131647                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus3.data            3                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total       131651                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus2.data       131647                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus3.data            3                       # number of overall hits
system.numa_caches_downward0.overall_hits::total       131651                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data           91                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data           24                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus2.data          500                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus3.data           33                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          648                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data           46                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus2.data           96                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus3.data          121                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total          264                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data         2102                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data          824                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus2.data     23213183                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus3.data         1309                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total     23217418                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst          465                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data         2657                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst           55                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data         1647                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.inst         8994                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.data     10411782                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.inst            3                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.data         1751                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total     10427354                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide       349248                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total       349248                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst          465                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data         4759                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data         2471                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.inst         8994                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.data     33624965                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.inst            3                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.data         3060                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total     33644772                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst          465                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data         4759                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data         2471                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.inst         8994                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.data     33624965                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.inst            3                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.data         3060                       # number of overall misses
system.numa_caches_downward0.overall_misses::total     33644772                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks     26802697                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total     26802697                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data           91                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data           24                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus2.data          500                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus3.data           33                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          648                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data           46                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus2.data           96                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus3.data          121                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total          264                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data         2102                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data          824                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus2.data     23251705                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus3.data         1311                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total     23255942                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst          465                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data         2658                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst           55                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data         1647                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.inst         8994                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.data     10504907                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.data         1752                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total     10520481                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide       349248                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total       349248                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst          465                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data         4760                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst           55                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data         2471                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.inst         8994                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.data     33756612                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.inst            3                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.data         3063                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total     33776423                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst          465                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data         4760                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst           55                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data         2471                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.inst         8994                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.data     33756612                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.inst            3                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.data         3063                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total     33776423                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus2.data     0.998343                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus3.data     0.998474                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.998343                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data     0.999624                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.991135                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.999429                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.991148                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.999790                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.data     0.996100                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.data     0.999021                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.996102                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.999790                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.data     0.996100                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.data     0.999021                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.996102                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks     26671078                       # number of writebacks
system.numa_caches_downward0.writebacks::total     26671078                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements        14114                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse     3.237846                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs          701                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs        14114                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.049667                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     0.019400                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     0.015524                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     0.137435                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     0.006262                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     0.343121                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     0.012475                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     0.054222                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.inst     0.006121                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.data     2.643287                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.001212                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.000970                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.008590                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.000391                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.021445                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.000780                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.003389                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.inst     0.000383                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.data     0.165205                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.202365                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses       501816                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses       501816                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks         1410                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total         1410                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus5.data            1                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus5.data            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus5.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus5.data            2                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            2                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus5.data            2                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            2                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data         2873                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data         2812                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus6.data         2804                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus7.data         2951                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total        11440                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data         1221                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data         1097                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data         1118                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus7.data         1191                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total         4627                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus4.data          207                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus5.data          195                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus6.data           18                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus7.data          874                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total         1294                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst         4187                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data         8343                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst         2299                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data         2039                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst           63                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data          381                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.inst          153                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.data        13279                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total        30744                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst         4187                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data         8550                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst         2299                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data         2234                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst           63                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data          399                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.inst          153                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.data        14153                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total        32038                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst         4187                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data         8550                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst         2299                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data         2234                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst           63                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data          399                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.inst          153                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.data        14153                       # number of overall misses
system.numa_caches_downward1.overall_misses::total        32038                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks         1410                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total         1410                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data         2873                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data         2813                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus6.data         2804                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus7.data         2951                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total        11441                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data         1221                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data         1097                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data         1118                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus7.data         1191                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total         4627                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus4.data          207                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus5.data          196                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus7.data          874                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total         1295                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst         4187                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data         8343                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst         2299                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data         2040                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst           63                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data          381                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.inst          153                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.data        13279                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total        30745                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst         4187                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data         8550                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst         2299                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data         2236                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst           63                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data          399                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.inst          153                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.data        14153                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total        32040                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst         4187                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data         8550                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst         2299                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data         2236                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst           63                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data          399                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.inst          153                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.data        14153                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total        32040                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data     0.999645                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total     0.999913                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus5.data     0.994898                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.999228                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data     0.999510                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999967                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data     0.999106                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999938                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data     0.999106                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999938                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks         1407                       # number of writebacks
system.numa_caches_downward1.writebacks::total         1407                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements        14122                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse     3.258475                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs          699                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs        14122                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.049497                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.051259                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     0.015960                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     0.133305                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.006742                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     0.341973                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     0.012437                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     0.052025                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.inst     0.006122                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.data     2.638654                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.003204                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.000998                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.008332                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.000421                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.021373                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.000777                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.003252                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.inst     0.000383                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.data     0.164916                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.203655                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses       501762                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses       501762                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks         1407                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total         1407                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus4.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus5.data            2                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            3                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus4.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus5.data            2                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            3                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus4.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus5.data            2                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            3                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data         2873                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data         2812                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus6.data         2804                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus7.data         2951                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total        11440                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data         1221                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data         1097                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data         1118                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus7.data         1191                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total         4627                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data          207                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus5.data          195                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data           18                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus7.data          874                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total         1294                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst         4187                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data         8342                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst         2299                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data         2037                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst           63                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data          381                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.inst          153                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.data        13279                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total        30741                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst         4187                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data         8549                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst         2299                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data         2232                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst           63                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data          399                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.inst          153                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.data        14153                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total        32035                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst         4187                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data         8549                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst         2299                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data         2232                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst           63                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data          399                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.inst          153                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.data        14153                       # number of overall misses
system.numa_caches_upward0.overall_misses::total        32035                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks         1407                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total         1407                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data         2873                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data         2812                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus6.data         2804                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus7.data         2951                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total        11440                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data         1221                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data         1097                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data         1118                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus7.data         1191                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total         4627                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data          207                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus5.data          195                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus7.data          874                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total         1294                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst         4187                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data         8343                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst         2299                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data         2039                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst           63                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data          381                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.inst          153                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.data        13279                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total        30744                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst         4187                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data         8550                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst         2299                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data         2234                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst           63                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data          399                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.inst          153                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.data        14153                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total        32038                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst         4187                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data         8550                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst         2299                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data         2234                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst           63                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data          399                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.inst          153                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.data        14153                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total        32038                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data     0.999880                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data     0.999019                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999902                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data     0.999883                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data     0.999105                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999906                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data     0.999883                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data     0.999105                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999906                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks         1405                       # number of writebacks
system.numa_caches_upward0.writebacks::total         1405                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements     36993868                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.644568                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs       103448                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs     36993868                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.002796                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     7.637999                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.000031                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.007878                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.000016                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     0.003899                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.inst     0.017843                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.data     7.976175                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.inst     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.data     0.000726                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.477375                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.000002                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.000492                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.000001                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.000244                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.inst     0.001115                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.data     0.498511                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.data     0.000045                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.977785                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses    604416582                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses    604416582                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks     26671078                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total     26671078                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus2.data        27763                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total        27763                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus2.data        74839                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total        74839                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus2.data       102602                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total       102602                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus2.data       102602                       # number of overall hits
system.numa_caches_upward1.overall_hits::total       102602                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data           91                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data           24                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus2.data          500                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus3.data           33                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          648                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data           46                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus2.data           96                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus3.data          121                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total          264                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data         2102                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data          824                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus2.data     23185420                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus3.data         1309                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide       349248                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total     23538903                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst          465                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data         2657                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst           55                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data         1647                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.inst         8994                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.data     10336943                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.inst            3                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.data         1751                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total     10352515                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst          465                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data         4759                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data         2471                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.inst         8994                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.data     33522363                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.inst            3                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.data         3060                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide       349248                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total     33891418                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst          465                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data         4759                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data         2471                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.inst         8994                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.data     33522363                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.inst            3                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.data         3060                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide       349248                       # number of overall misses
system.numa_caches_upward1.overall_misses::total     33891418                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks     26671078                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total     26671078                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data           91                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data           24                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus2.data          500                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus3.data           33                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          648                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data           46                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus2.data           96                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus3.data          121                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total          264                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data         2102                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data          824                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus2.data     23213183                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus3.data         1309                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide       349248                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total     23566666                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst          465                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data         2657                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst           55                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data         1647                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.inst         8994                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.data     10411782                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.data         1751                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total     10427354                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst          465                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data         4759                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst           55                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data         2471                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.inst         8994                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.data     33624965                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.inst            3                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.data         3060                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide       349248                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total     33994020                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst          465                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data         4759                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst           55                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data         2471                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.inst         8994                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.data     33624965                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.inst            3                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.data         3060                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide       349248                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total     33994020                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus2.data     0.998804                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.998822                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.992812                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.992823                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.data     0.996949                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.996982                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.data     0.996949                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.996982                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks     26568831                       # number of writebacks
system.numa_caches_upward1.writebacks::total     26568831                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits             2340068                       # DTB read hits
system.switch_cpus0.dtb.read_misses                85                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           11769                       # DTB read accesses
system.switch_cpus0.dtb.write_hits            1259282                       # DTB write hits
system.switch_cpus0.dtb.write_misses               14                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           6827                       # DTB write accesses
system.switch_cpus0.dtb.data_hits             3599350                       # DTB hits
system.switch_cpus0.dtb.data_misses                99                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           18596                       # DTB accesses
system.switch_cpus0.itb.fetch_hits            1099866                       # ITB hits
system.switch_cpus0.itb.fetch_misses               93                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses        1099959                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              8405191528                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts           10542901                       # Number of instructions committed
system.switch_cpus0.committedOps             10542901                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses     10141213                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          1335                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             486001                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       778141                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts            10141213                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 1335                       # number of float instructions
system.switch_cpus0.num_int_register_reads     13845186                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      7971762                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          659                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          646                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs              3604867                       # number of memory refs
system.switch_cpus0.num_load_insts            2341079                       # Number of load instructions
system.switch_cpus0.num_store_insts           1263788                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      8394652830.471111                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      10538697.528889                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.001254                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.998746                       # Percentage of idle cycles
system.switch_cpus0.Branches                  1454249                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        47403      0.45%      0.45% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          6418769     60.88%     61.33% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           39806      0.38%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             68      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     61.71% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         2404477     22.81%     84.52% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        1272707     12.07%     96.59% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        359777      3.41%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total          10543007                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits             1697985                       # DTB read hits
system.switch_cpus1.dtb.read_misses               329                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1834                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             885959                       # DTB write hits
system.switch_cpus1.dtb.write_misses               35                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            874                       # DTB write accesses
system.switch_cpus1.dtb.data_hits             2583944                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2708                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             929091                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         929216                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              8405597605                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts            7914421                       # Number of instructions committed
system.switch_cpus1.committedOps              7914421                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses      7607376                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          1042                       # Number of float alu accesses
system.switch_cpus1.num_func_calls             316446                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts       607395                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts             7607376                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 1042                       # number of float instructions
system.switch_cpus1.num_int_register_reads     10467503                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      6039895                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          516                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          529                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs              2589539                       # number of memory refs
system.switch_cpus1.num_load_insts            1698929                       # Number of load instructions
system.switch_cpus1.num_store_insts            890610                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      8397686690.672721                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      7910914.327279                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000941                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999059                       # Percentage of idle cycles
system.switch_cpus1.Branches                  1076595                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        44592      0.56%      0.56% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          4906741     61.99%     62.56% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           30635      0.39%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             55      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus1.op_class::MemRead         1728182     21.83%     84.78% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         890644     11.25%     96.03% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess        313954      3.97%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           7914806                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits          2037222633                       # DTB read hits
system.switch_cpus2.dtb.read_misses           1463235                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses      2022002886                       # DTB read accesses
system.switch_cpus2.dtb.write_hits         1173987561                       # DTB write hits
system.switch_cpus2.dtb.write_misses           315114                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  11                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses     1131799768                       # DTB write accesses
system.switch_cpus2.dtb.data_hits          3211210194                       # DTB hits
system.switch_cpus2.dtb.data_misses           1778349                       # DTB misses
system.switch_cpus2.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus2.dtb.data_accesses      3153802654                       # DTB accesses
system.switch_cpus2.itb.fetch_hits         8247262959                       # ITB hits
system.switch_cpus2.itb.fetch_misses             2503                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses     8247265462                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              8405602356                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         8385104509                       # Number of instructions committed
system.switch_cpus2.committedOps           8385104509                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses   7916207637                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses     337729753                       # Number of float alu accesses
system.switch_cpus2.num_func_calls          136354153                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts   1100733594                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts          7916207637                       # number of integer instructions
system.switch_cpus2.num_fp_insts            337729753                       # number of float instructions
system.switch_cpus2.num_int_register_reads  11163444488                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   5500030714                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads    418316353                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    216514208                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs           3217909738                       # number of memory refs
system.switch_cpus2.num_load_insts         2043600544                       # Number of load instructions
system.switch_cpus2.num_store_insts        1174309194                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      18303796.989920                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      8387298559.010080                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.997822                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.002178                       # Percentage of idle cycles
system.switch_cpus2.Branches               1293958871                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass    195392495      2.33%      2.33% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       4608611802     54.95%     57.28% # Class of executed instruction
system.switch_cpus2.op_class::IntMult        58913276      0.70%     57.98% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     57.98% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd      190510571      2.27%     60.25% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp       47040492      0.56%     60.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            190      0.00%     60.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      24039997      0.29%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        1515316      0.02%     61.12% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt       1183215      0.01%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus2.op_class::MemRead      2061478673     24.58%     85.71% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite     1174349806     14.00%     99.72% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess      23847036      0.28%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        8386882869                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits             1699825                       # DTB read hits
system.switch_cpus3.dtb.read_misses                93                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    4                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses             812                       # DTB read accesses
system.switch_cpus3.dtb.write_hits             888195                       # DTB write hits
system.switch_cpus3.dtb.write_misses               20                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            720                       # DTB write accesses
system.switch_cpus3.dtb.data_hits             2588020                       # DTB hits
system.switch_cpus3.dtb.data_misses               113                       # DTB misses
system.switch_cpus3.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            1532                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             921588                       # ITB hits
system.switch_cpus3.itb.fetch_misses               60                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         921648                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              8405597637                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts            7898341                       # Number of instructions committed
system.switch_cpus3.committedOps              7898341                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses      7591871                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          2248                       # Number of float alu accesses
system.switch_cpus3.num_func_calls             317044                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts       603563                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts             7591871                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 2248                       # number of float instructions
system.switch_cpus3.num_int_register_reads     10450651                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes      6025347                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         1149                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         1124                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs              2593773                       # number of memory refs
system.switch_cpus3.num_load_insts            1700724                       # Number of load instructions
system.switch_cpus3.num_store_insts            893049                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      8397703137.444279                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      7894499.555721                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000939                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999061                       # Percentage of idle cycles
system.switch_cpus3.Branches                  1073814                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass        43885      0.56%      0.56% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu          4889584     61.91%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::IntMult           30644      0.39%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd            107      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt             21      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              7      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::MemRead         1729570     21.90%     84.75% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite         893078     11.31%     96.06% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess        311569      3.94%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total           7898465                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits             1886309                       # DTB read hits
system.switch_cpus4.dtb.read_misses              1938                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    1                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses          111458                       # DTB read accesses
system.switch_cpus4.dtb.write_hits            1001923                       # DTB write hits
system.switch_cpus4.dtb.write_misses              164                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses          51540                       # DTB write accesses
system.switch_cpus4.dtb.data_hits             2888232                       # DTB hits
system.switch_cpus4.dtb.data_misses              2102                       # DTB misses
system.switch_cpus4.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus4.dtb.data_accesses          162998                       # DTB accesses
system.switch_cpus4.itb.fetch_hits            1491490                       # ITB hits
system.switch_cpus4.itb.fetch_misses             1039                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses        1492529                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles              8405597515                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts            8900171                       # Number of instructions committed
system.switch_cpus4.committedOps              8900171                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses      8554129                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses         10986                       # Number of float alu accesses
system.switch_cpus4.num_func_calls             340751                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts       721776                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts             8554129                       # number of integer instructions
system.switch_cpus4.num_fp_insts                10986                       # number of float instructions
system.switch_cpus4.num_int_register_reads     11776999                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes      6741683                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads         6792                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes         6694                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs              2896922                       # number of memory refs
system.switch_cpus4.num_load_insts            1889894                       # Number of load instructions
system.switch_cpus4.num_store_insts           1007028                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      8396698156.497609                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      8899358.502391                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.001059                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.998941                       # Percentage of idle cycles
system.switch_cpus4.Branches                  1223101                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass        67384      0.76%      0.76% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu          5527557     62.09%     62.85% # Class of executed instruction
system.switch_cpus4.op_class::IntMult           31628      0.36%     63.20% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     63.20% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd           2701      0.03%     63.23% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     63.23% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     63.23% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     63.23% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv            517      0.01%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     63.24% # Class of executed instruction
system.switch_cpus4.op_class::MemRead         1923141     21.60%     84.84% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite        1007147     11.31%     96.16% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess        342208      3.84%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total           8902283                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits             1800162                       # DTB read hits
system.switch_cpus5.dtb.read_misses               836                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses           59116                       # DTB read accesses
system.switch_cpus5.dtb.write_hits             948536                       # DTB write hits
system.switch_cpus5.dtb.write_misses               76                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses          25966                       # DTB write accesses
system.switch_cpus5.dtb.data_hits             2748698                       # DTB hits
system.switch_cpus5.dtb.data_misses               912                       # DTB misses
system.switch_cpus5.dtb.data_acv                    8                       # DTB access violations
system.switch_cpus5.dtb.data_accesses           85082                       # DTB accesses
system.switch_cpus5.itb.fetch_hits            1182096                       # ITB hits
system.switch_cpus5.itb.fetch_misses              316                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses        1182412                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              8405597516                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts            8386184                       # Number of instructions committed
system.switch_cpus5.committedOps              8386184                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses      8061629                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses         10334                       # Number of float alu accesses
system.switch_cpus5.num_func_calls             326766                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts       662346                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts             8061629                       # number of integer instructions
system.switch_cpus5.num_fp_insts                10334                       # number of float instructions
system.switch_cpus5.num_int_register_reads     11108191                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes      6370169                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads         6602                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes         6564                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs              2755175                       # number of memory refs
system.switch_cpus5.num_load_insts            1801855                       # Number of load instructions
system.switch_cpus5.num_store_insts            953320                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      8397214085.686296                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      8383430.313704                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.000997                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.999003                       # Percentage of idle cycles
system.switch_cpus5.Branches                  1145612                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass        51955      0.62%      0.62% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu          5190365     61.89%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::IntMult           31550      0.38%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd           3007      0.04%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv            581      0.01%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus5.op_class::MemRead         1833388     21.86%     84.78% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite         953403     11.37%     96.15% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess        322855      3.85%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total           8387104                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits             1650375                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits             860749                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits             2511124                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             905208                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         905208                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              8405597516                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts            7646632                       # Number of instructions committed
system.switch_cpus6.committedOps              7646632                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses      7346664                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses           804                       # Number of float alu accesses
system.switch_cpus6.num_func_calls             309452                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts       578097                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts             7346664                       # number of integer instructions
system.switch_cpus6.num_fp_insts                  804                       # number of float instructions
system.switch_cpus6.num_int_register_reads     10107962                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes      5837136                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads          396                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes          408                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs              2515619                       # number of memory refs
system.switch_cpus6.num_load_insts            1650435                       # Number of load instructions
system.switch_cpus6.num_store_insts            865184                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      8397954909.856393                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      7642606.143607                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.000909                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.999091                       # Percentage of idle cycles
system.switch_cpus6.Branches                  1037848                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass        41579      0.54%      0.54% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu          4724138     61.78%     62.32% # Class of executed instruction
system.switch_cpus6.op_class::IntMult           29857      0.39%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd             24      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus6.op_class::MemRead         1678581     21.95%     84.67% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite         865202     11.31%     95.98% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess        307251      4.02%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total           7646632                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits             1676521                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits             872296                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits             2548817                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits             910050                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses         910050                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              8405597427                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts            7787235                       # Number of instructions committed
system.switch_cpus7.committedOps              7787235                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses      7484076                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses           804                       # Number of float alu accesses
system.switch_cpus7.num_func_calls             314408                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts       591474                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts             7484076                       # number of integer instructions
system.switch_cpus7.num_fp_insts                  804                       # number of float instructions
system.switch_cpus7.num_int_register_reads     10303721                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes      5947635                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads          396                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes          408                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs              2553312                       # number of memory refs
system.switch_cpus7.num_load_insts            1676581                       # Number of load instructions
system.switch_cpus7.num_store_insts            876731                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      8397814211.073649                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      7783215.926351                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000926                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999074                       # Percentage of idle cycles
system.switch_cpus7.Branches                  1058268                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass        41661      0.53%      0.53% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu          4823890     61.95%     62.48% # Class of executed instruction
system.switch_cpus7.op_class::IntMult           30297      0.39%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd             24      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus7.op_class::MemRead         1705092     21.90%     84.77% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite         876868     11.26%     96.03% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess        309403      3.97%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total           7787235                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp       10458098                       # Transaction distribution
system.system_bus.trans_dist::WriteReq          17611                       # Transaction distribution
system.system_bus.trans_dist::WriteResp         17611                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty     26672485                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict      7324789                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq        12416                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq         5430                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp        16979                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq      23570835                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp     23567960                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq     10458098                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    101977653                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total    101977653                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       144659                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total       144659                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total          102122312                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side   3882566272                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total   3882566272                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      2281368                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total      2281368                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total          3884847640                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                     38661593                       # Total snoops (count)
system.system_bus.snoop_fanout::samples     106703857                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.362144                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.480620                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1            68061664     63.79%     63.79% # Request fanout histogram
system.system_bus.snoop_fanout::2            38642193     36.21%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total       106703857                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.842072                       # Number of seconds simulated
sim_ticks                                1842071566000                       # Number of ticks simulated
final_tick                               8308626373000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1952371                       # Simulator instruction rate (inst/s)
host_op_rate                                  1952371                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              107742494                       # Simulator tick rate (ticks/s)
host_mem_usage                                 795520                       # Number of bytes of host memory used
host_seconds                                 17096.98                       # Real time elapsed on the host
sim_insts                                 33379656992                       # Number of instructions simulated
sim_ops                                   33379656992                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst      5195392                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data    494015488                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst      2992640                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data    507652928                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst      8084416                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data    637905408                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst      3372352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data    518068352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.inst      5628096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data    491223360                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst      2493632                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data    493093440                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst      3399936                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data    502211520                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.inst      2852096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.data    506768128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total        4184957184                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst      5195392                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst      2992640                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst      8084416                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst      3372352                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst      5628096                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst      2493632                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst      3399936                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus7.inst      2852096                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total     34018560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks    457552576                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      457552576                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst        81178                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data      7718992                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst        46760                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data      7932077                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst       126319                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data      9967272                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst        52693                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data      8094818                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst        87939                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data      7675365                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst        38963                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data      7704585                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst        53124                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data      7847055                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.inst        44564                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.data      7918252                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total           65389956                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks      7149259                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           7149259                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst      2820407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data    268184742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst      1624606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data    275588059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst      4388763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data    346297842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst      1830739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data    281242250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.inst      3055308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data    266668988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst      1353711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data    267684193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst      1845713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data    272634098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.inst      1548309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.data    275107731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           2271875459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst      2820407                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst      1624606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst      4388763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst      1830739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst      3055308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst      1353711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst      1845713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus7.inst      1548309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        18467556                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      248390228                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           248390228                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      248390228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst      2820407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data    268184742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst      1624606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data    275588059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst      4388763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data    346297842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst      1830739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data    281242250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst      3055308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data    266668988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst      1353711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data    267684193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst      1845713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data    272634098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.inst      1548309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.data    275107731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          2520265687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst      2608640                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data    636913216                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst      2505024                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data    644231232                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst      3105984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data    688910656                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst      2445824                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data    652530560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.inst      2311808                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data    646583808                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.inst      2527616                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data    665648448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.inst      2220288                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data    630625280                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.inst      2062144                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.data    639623424                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide        16384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        5224870336                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst      2608640                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst      2505024                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst      3105984                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst      2445824                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus4.inst      2311808                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus5.inst      2527616                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus6.inst      2220288                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus7.inst      2062144                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total     19787328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks   1652676928                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total     1652676928                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst        40760                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data      9951769                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst        39141                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data     10066113                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst        48531                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data     10764229                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst        38216                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data     10195790                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.inst        36122                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data     10102872                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.inst        39494                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data     10400757                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.inst        34692                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data      9853520                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.inst        32221                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.data      9994116                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide          256                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           81638599                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks     25823077                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total          25823077                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst      1416145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data    345759214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst      1359895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data    349731923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst      1686136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    373986912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst      1327757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data    354237355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.inst      1255004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data    351009060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.inst      1372160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data    361358625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.inst      1205321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data    342345700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.inst      1119470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.data    347230496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide           8894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2836410068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst      1416145                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst      1359895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst      1686136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst      1327757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus4.inst      1255004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus5.inst      1372160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus6.inst      1205321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus7.inst      1119470                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        10741889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      897183887                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           897183887                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      897183887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst      1416145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data    345759214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst      1359895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data    349731923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst      1686136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    373986912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst      1327757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data    354237355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.inst      1255004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data    351009060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.inst      1372160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data    361358625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.inst      1205321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data    342345700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.inst      1119470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.data    347230496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide          8894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          3733593955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     854                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   5351386                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   10848     26.26%     26.26% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     80      0.19%     26.45% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   1887      4.57%     31.02% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    464      1.12%     32.15% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  28030     67.85%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               41309                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    10848     45.83%     45.83% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      80      0.34%     46.17% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    1887      7.97%     54.14% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     464      1.96%     56.10% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   10392     43.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                23671                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            1839271759500     99.85%     99.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6000000      0.00%     99.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               92463000      0.01%     99.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               55268500      0.00%     99.86% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             2646088500      0.14%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        1842071579500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.370746                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.573023                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::71                        1     25.00%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::73                        2     50.00%     75.00% # number of syscalls executed
system.cpu0.kern.syscall::74                        1     25.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     4                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  420      0.87%      0.87% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  860      1.79%      2.66% # number of callpals executed
system.cpu0.kern.callpal::swpipl                35597     73.97%     76.63% # number of callpals executed
system.cpu0.kern.callpal::rdps                   3781      7.86%     84.48% # number of callpals executed
system.cpu0.kern.callpal::rti                    3281      6.82%     91.30% # number of callpals executed
system.cpu0.kern.callpal::callsys                 849      1.76%     93.07% # number of callpals executed
system.cpu0.kern.callpal::rdunique               3337      6.93%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 48125                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             4141                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               2346                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               2346                      
system.cpu0.kern.mode_good::user                 2346                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.566530                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.723293                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      4588861472000     75.92%     75.92% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        1455673611000     24.08%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     860                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements         24274490                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          508.099912                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1097641803                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         24274490                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            45.217914                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   508.099912                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.992383                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992383                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          466                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2266008943                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2266008943                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    749904516                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      749904516                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data    346503622                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     346503622                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        15958                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        15958                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        18743                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        18743                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data   1096408138                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1096408138                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data   1096408138                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1096408138                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     22194972                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22194972                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      2172380                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2172380                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         8887                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         8887                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         5571                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5571                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     24367352                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      24367352                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     24367352                       # number of overall misses
system.cpu0.dcache.overall_misses::total     24367352                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    772099488                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    772099488                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data    348676002                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    348676002                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        24845                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        24845                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        24314                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        24314                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data   1120775490                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1120775490                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data   1120775490                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1120775490                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.028746                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.028746                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.006230                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.006230                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.357698                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.357698                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.229127                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.229127                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021742                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021742                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021742                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021742                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      6616252                       # number of writebacks
system.cpu0.dcache.writebacks::total          6616252                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements          5945683                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2796140151                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          5945683                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           470.280732                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          245                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       5842083671                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      5842083671                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst   2912123311                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2912123311                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst   2912123311                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2912123311                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst   2912123311                       # number of overall hits
system.cpu0.icache.overall_hits::total     2912123311                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      5945683                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      5945683                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      5945683                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       5945683                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      5945683                       # number of overall misses
system.cpu0.icache.overall_misses::total      5945683                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst   2918068994                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2918068994                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst   2918068994                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2918068994                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst   2918068994                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2918068994                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.002038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002038                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.002038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.002038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002038                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks      5945683                       # number of writebacks
system.cpu0.icache.writebacks::total          5945683                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     741                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                  10534773                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   10390     28.75%     28.75% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   1887      5.22%     33.97% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    461      1.28%     35.24% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  23404     64.76%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               36142                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    10390     45.83%     45.83% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    1887      8.32%     54.15% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     461      2.03%     56.18% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    9935     43.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                22673                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            1840009830000     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               92463000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               54621000      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1887252500      0.10%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        1842044166500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.424500                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.627331                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::wripir                  225      0.52%      0.52% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  860      2.01%      2.53% # number of callpals executed
system.cpu1.kern.callpal::swpipl                30574     71.31%     73.84% # number of callpals executed
system.cpu1.kern.callpal::rdps                   3781      8.82%     82.66% # number of callpals executed
system.cpu1.kern.callpal::rti                    3221      7.51%     90.17% # number of callpals executed
system.cpu1.kern.callpal::callsys                 869      2.03%     92.20% # number of callpals executed
system.cpu1.kern.callpal::rdunique               3346      7.80%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 42876                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             2911                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               2478                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               1170                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               2894                      
system.cpu1.kern.mode_good::user                 2478                      
system.cpu1.kern.mode_good::idle                  416                      
system.cpu1.kern.mode_switch_good::kernel     0.994160                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.355556                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.882452                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        2130503000      0.09%      0.09% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        1564162156000     69.16%     69.25% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        695416213500     30.75%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     860                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements         26945106                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          507.683674                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1145087073                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         26945106                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            42.497034                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     0.037776                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   507.645898                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.000074                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.991496                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.991570                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          497                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2368937149                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2368937149                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    783052644                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      783052644                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data    360902212                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     360902212                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        11139                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        11139                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        11945                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        11945                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data   1143954856                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1143954856                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data   1143954856                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1143954856                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data     24763832                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     24763832                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      2223651                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2223651                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         6645                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         6645                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         5384                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5384                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     26987483                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      26987483                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     26987483                       # number of overall misses
system.cpu1.dcache.overall_misses::total     26987483                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    807816476                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    807816476                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data    363125863                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    363125863                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17784                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17784                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17329                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17329                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data   1170942339                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1170942339                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data   1170942339                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1170942339                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.030655                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.030655                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.006124                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.006124                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.373650                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.373650                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.310693                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.310693                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.023048                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.023048                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.023048                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.023048                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      7408932                       # number of writebacks
system.cpu1.dcache.writebacks::total          7408932                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements          6210003                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         3066517329                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          6210003                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           493.802874                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     1.497911                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   510.502089                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.002926                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.997074                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          248                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       6272978967                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      6272978967                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst   3127174479                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     3127174479                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst   3127174479                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      3127174479                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst   3127174479                       # number of overall hits
system.cpu1.icache.overall_hits::total     3127174479                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      6210003                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      6210003                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      6210003                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       6210003                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      6210003                       # number of overall misses
system.cpu1.icache.overall_misses::total      6210003                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst   3133384482                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   3133384482                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst   3133384482                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   3133384482                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst   3133384482                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   3133384482                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.001982                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001982                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.001982                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001982                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.001982                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001982                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks      6210003                       # number of writebacks
system.cpu1.icache.writebacks::total          6210003                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     558                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   7824200                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                  108810     46.40%     46.40% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      4      0.00%     46.41% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   1887      0.80%     47.21% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    426      0.18%     47.39% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 123356     52.61%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              234483                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   108810     49.57%     49.57% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       4      0.00%     49.57% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    1887      0.86%     50.43% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     426      0.19%     50.62% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  108394     49.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               219521                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            1835133037000     99.62%     99.62% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 286000      0.00%     99.62% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               92463000      0.01%     99.63% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               48396500      0.00%     99.63% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             6797288500      0.37%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        1842071471000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.878709                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.936192                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         2      0.00%      0.00% # number of syscalls executed
system.cpu2.kern.syscall::4                        82      0.11%      0.12% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      0.00%      0.12% # number of syscalls executed
system.cpu2.kern.syscall::45                        4      0.01%      0.13% # number of syscalls executed
system.cpu2.kern.syscall::71                        5      0.01%      0.13% # number of syscalls executed
system.cpu2.kern.syscall::256                   23920     33.29%     33.42% # number of syscalls executed
system.cpu2.kern.syscall::257                   47840     66.58%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                 71855                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                 1114      0.35%      0.35% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  898      0.28%      0.63% # number of callpals executed
system.cpu2.kern.callpal::swpipl               144277     44.89%     45.52% # number of callpals executed
system.cpu2.kern.callpal::rdps                   3835      1.19%     46.71% # number of callpals executed
system.cpu2.kern.callpal::rti                   87889     27.35%     74.06% # number of callpals executed
system.cpu2.kern.callpal::callsys               73632     22.91%     96.97% # number of callpals executed
system.cpu2.kern.callpal::rdunique               9744      3.03%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                321389                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            88787                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              87309                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              87309                      
system.cpu2.kern.mode_good::user                87309                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.983353                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.991607                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      151888283000      8.25%      8.25% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        1690183188000     91.75%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     898                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements         26050076                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.005549                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         1307097306                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         26050076                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            50.176334                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.005549                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.998058                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998058                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          408                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       2692253961                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      2692253961                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    865818255                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      865818255                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    440879282                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     440879282                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       117060                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       117060                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       128169                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       128169                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data   1306697537                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      1306697537                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data   1306697537                       # number of overall hits
system.cpu2.dcache.overall_hits::total     1306697537                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     21535022                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     21535022                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      4569344                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      4569344                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        20844                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        20844                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         9660                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         9660                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     26104366                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      26104366                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     26104366                       # number of overall misses
system.cpu2.dcache.overall_misses::total     26104366                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    887353277                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    887353277                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    445448626                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    445448626                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       137904                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       137904                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       137829                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       137829                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data   1332801903                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   1332801903                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data   1332801903                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   1332801903                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.024269                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.024269                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.010258                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.010258                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.151149                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.151149                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.070087                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.070087                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.019586                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.019586                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.019586                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.019586                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      8894744                       # number of writebacks
system.cpu2.dcache.writebacks::total          8894744                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements          6357528                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         3724707629                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          6357528                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           585.873571                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          233                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          246                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       6873626278                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      6873626278                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   3427276847                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     3427276847                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   3427276847                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      3427276847                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   3427276847                       # number of overall hits
system.cpu2.icache.overall_hits::total     3427276847                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      6357528                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      6357528                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      6357528                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       6357528                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      6357528                       # number of overall misses
system.cpu2.icache.overall_misses::total      6357528                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   3433634375                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   3433634375                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   3433634375                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   3433634375                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   3433634375                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   3433634375                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.001852                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001852                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.001852                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001852                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.001852                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001852                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks      6357528                       # number of writebacks
system.cpu2.icache.writebacks::total          6357528                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     674                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                  10971754                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   11016     29.09%     29.09% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   1887      4.98%     34.07% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    465      1.23%     35.30% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  24504     64.70%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               37872                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    11016     46.01%     46.01% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    1887      7.88%     53.89% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     465      1.94%     55.84% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   10573     44.16%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                23941                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            1839853211500     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               92463000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               56219000      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             2042218500      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        1842044112000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.431481                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.632156                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::wripir                  442      0.98%      0.98% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  894      1.98%      2.95% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.00%      2.96% # number of callpals executed
system.cpu3.kern.callpal::swpipl                31913     70.54%     73.50% # number of callpals executed
system.cpu3.kern.callpal::rdps                   3779      8.35%     81.85% # number of callpals executed
system.cpu3.kern.callpal::rti                    3608      7.98%     89.82% # number of callpals executed
system.cpu3.kern.callpal::callsys                1249      2.76%     92.58% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.00%     92.59% # number of callpals executed
system.cpu3.kern.callpal::rdunique               3354      7.41%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 45241                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             4502                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               2930                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               2930                      
system.cpu3.kern.mode_good::user                 2930                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.650822                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.788482                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      4419523641500     73.23%     73.23% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        1615344123000     26.77%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     894                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements         29458108                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          508.240322                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs         1180037269                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         29458108                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            40.058149                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   508.240322                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.992657                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.992657                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          496                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       2446440492                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      2446440492                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    805205881                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      805205881                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    373730447                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     373730447                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        13533                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        13533                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        14024                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        14024                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data   1178936328                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total      1178936328                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data   1178936328                       # number of overall hits
system.cpu3.dcache.overall_hits::total     1178936328                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data     27094337                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     27094337                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      2403303                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2403303                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         6434                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         6434                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         5874                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5874                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     29497640                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      29497640                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     29497640                       # number of overall misses
system.cpu3.dcache.overall_misses::total     29497640                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    832300218                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    832300218                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    376133750                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    376133750                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        19967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        19898                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        19898                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data   1208433968                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total   1208433968                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data   1208433968                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total   1208433968                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.032554                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.032554                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.006389                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.006389                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.322232                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.322232                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.295206                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.295206                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.024410                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.024410                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.024410                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.024410                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks      8306492                       # number of writebacks
system.cpu3.dcache.writebacks::total          8306492                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements          6368817                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         3176748319                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          6368817                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           498.797236                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     0.299724                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.700276                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.000585                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999415                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          262                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       6478892025                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      6478892025                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst   3229892787                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     3229892787                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst   3229892787                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      3229892787                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst   3229892787                       # number of overall hits
system.cpu3.icache.overall_hits::total     3229892787                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      6368817                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      6368817                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      6368817                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       6368817                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      6368817                       # number of overall misses
system.cpu3.icache.overall_misses::total      6368817                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst   3236261604                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   3236261604                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst   3236261604                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   3236261604                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst   3236261604                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   3236261604                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.001968                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001968                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.001968                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001968                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.001968                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001968                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks      6368817                       # number of writebacks
system.cpu3.icache.writebacks::total          6368817                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     845                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                   7907330                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                   10977     29.13%     29.13% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                   1887      5.01%     34.14% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                    465      1.23%     35.37% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                  24355     64.63%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total               37684                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                    10977     46.03%     46.03% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                    1887      7.91%     53.94% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                     465      1.95%     55.89% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                   10520     44.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                23849                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            1839658460500     99.87%     99.87% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22               92463000      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30               55453000      0.00%     99.88% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31             2237790000      0.12%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        1842044166500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.431944                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.632868                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.callpal::wripir                  413      0.92%      0.92% # number of callpals executed
system.cpu4.kern.callpal::swpctx                  862      1.92%      2.84% # number of callpals executed
system.cpu4.kern.callpal::swpipl                31736     70.58%     73.41% # number of callpals executed
system.cpu4.kern.callpal::rdps                   3777      8.40%     81.81% # number of callpals executed
system.cpu4.kern.callpal::rti                    3596      8.00%     89.81% # number of callpals executed
system.cpu4.kern.callpal::callsys                1243      2.76%     92.57% # number of callpals executed
system.cpu4.kern.callpal::rdunique               3340      7.43%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                 44967                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel             4458                       # number of protection mode switches
system.cpu4.kern.mode_switch::user               2746                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel               2746                      
system.cpu4.kern.mode_good::user                 2746                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.615971                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.762354                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel      4578972556000     75.78%     75.78% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user        1463590800000     24.22%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                     862                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements         24065250                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          506.556693                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs         1086169942                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs         24065250                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            45.134372                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   506.556693                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.989369                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.989369                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          493                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses       2242455320                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses      2242455320                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data    743721123                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total      743721123                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data    341302023                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total     341302023                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        13534                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        13534                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        13415                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        13415                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data   1085023146                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total      1085023146                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data   1085023146                       # number of overall hits
system.cpu4.dcache.overall_hits::total     1085023146                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data     22014462                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total     22014462                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data      2098077                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total      2098077                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data         6237                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         6237                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data         5497                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         5497                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data     24112539                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total      24112539                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data     24112539                       # number of overall misses
system.cpu4.dcache.overall_misses::total     24112539                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data    765735585                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total    765735585                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data    343400100                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total    343400100                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        19771                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        19771                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        18912                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        18912                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data   1109135685                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total   1109135685                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data   1109135685                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total   1109135685                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.028749                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.028749                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.006110                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.006110                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.315462                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.315462                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.290662                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.290662                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.021740                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.021740                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.021740                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.021740                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks      6838171                       # number of writebacks
system.cpu4.dcache.writebacks::total          6838171                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements          5718213                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs         2828233262                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs          5718213                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           494.600894                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst          512                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          299                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses       5872734587                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses      5872734587                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst   2927789974                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total     2927789974                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst   2927789974                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total      2927789974                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst   2927789974                       # number of overall hits
system.cpu4.icache.overall_hits::total     2927789974                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst      5718213                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total      5718213                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst      5718213                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total       5718213                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst      5718213                       # number of overall misses
system.cpu4.icache.overall_misses::total      5718213                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst   2933508187                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total   2933508187                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst   2933508187                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total   2933508187                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst   2933508187                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total   2933508187                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.001949                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.001949                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.001949                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.001949                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.001949                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.001949                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks      5718213                       # number of writebacks
system.cpu4.icache.writebacks::total          5718213                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     720                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                  10822681                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                   10555     28.58%     28.58% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                   1887      5.11%     33.69% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                    465      1.26%     34.95% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                  24028     65.05%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total               36935                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                    10555     45.88%     45.88% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                    1887      8.20%     54.08% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                     465      2.02%     56.11% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                   10098     43.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                23005                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            1839785618500     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22               92463000      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30               55466000      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31             2110619000      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        1842044166500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.420260                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.622851                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::wripir                  412      0.94%      0.94% # number of callpals executed
system.cpu5.kern.callpal::swpctx                  860      1.96%      2.90% # number of callpals executed
system.cpu5.kern.callpal::swpipl                31396     71.68%     74.59% # number of callpals executed
system.cpu5.kern.callpal::rdps                   3779      8.63%     83.21% # number of callpals executed
system.cpu5.kern.callpal::rti                    3187      7.28%     90.49% # number of callpals executed
system.cpu5.kern.callpal::callsys                 835      1.91%     92.40% # number of callpals executed
system.cpu5.kern.callpal::rdunique               3330      7.60%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                 43799                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel             4047                       # number of protection mode switches
system.cpu5.kern.mode_switch::user               2466                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel               2466                      
system.cpu5.kern.mode_good::user                 2466                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.609340                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.757255                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel      4457096246000     73.77%     73.77% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user        1585155797000     26.23%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                     860                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements         28671845                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          507.047684                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs         1152571508                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs         28671845                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            40.198721                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   507.047684                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.990328                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.990328                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          499                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses       2388744811                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses      2388744811                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data    789851202                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total      789851202                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data    361410352                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total     361410352                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        12867                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        12867                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        12833                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        12833                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data   1151261554                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total      1151261554                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data   1151261554                       # number of overall hits
system.cpu5.dcache.overall_hits::total     1151261554                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data     26805580                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total     26805580                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data      1912210                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total      1912210                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data         6147                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         6147                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data         5712                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         5712                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data     28717790                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total      28717790                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data     28717790                       # number of overall misses
system.cpu5.dcache.overall_misses::total     28717790                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data    816656782                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total    816656782                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data    363322562                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total    363322562                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        19014                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        19014                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        18545                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        18545                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data   1179979344                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total   1179979344                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data   1179979344                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total   1179979344                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.032824                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.032824                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.005263                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.005263                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.323288                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.323288                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.308008                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.308008                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.024338                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.024338                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.024338                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.024338                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks      8328223                       # number of writebacks
system.cpu5.dcache.writebacks::total          8328223                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements          5992277                       # number of replacements
system.cpu5.icache.tags.tagsinuse          511.960103                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs         3106466286                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs          5992277                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           518.411663                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   511.960103                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.999922                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.999922                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          264                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses       6357661106                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses      6357661106                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst   3169842136                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total     3169842136                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst   3169842136                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total      3169842136                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst   3169842136                       # number of overall hits
system.cpu5.icache.overall_hits::total     3169842136                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst      5992278                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total      5992278                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst      5992278                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total       5992278                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst      5992278                       # number of overall misses
system.cpu5.icache.overall_misses::total      5992278                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst   3175834414                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total   3175834414                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst   3175834414                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total   3175834414                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst   3175834414                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total   3175834414                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.001887                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.001887                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.001887                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.001887                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.001887                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.001887                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks      5992277                       # number of writebacks
system.cpu5.icache.writebacks::total          5992277                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     839                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                   4943830                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                   10562     28.65%     28.65% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                   1887      5.12%     33.77% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                    464      1.26%     35.02% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                  23956     64.98%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total               36869                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                    10562     45.88%     45.88% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                    1887      8.20%     54.08% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                     464      2.02%     56.10% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                   10106     43.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                23019                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            1839778363000     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22               92463000      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30               55346500      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31             2117994000      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        1842044166500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.421857                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.624346                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::wripir                  415      0.95%      0.95% # number of callpals executed
system.cpu6.kern.callpal::swpctx                  860      1.97%      2.91% # number of callpals executed
system.cpu6.kern.callpal::swpipl                31331     71.62%     74.53% # number of callpals executed
system.cpu6.kern.callpal::rdps                   3780      8.64%     83.17% # number of callpals executed
system.cpu6.kern.callpal::rti                    3187      7.28%     90.46% # number of callpals executed
system.cpu6.kern.callpal::callsys                 835      1.91%     92.37% # number of callpals executed
system.cpu6.kern.callpal::rdunique               3340      7.63%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                 43748                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel             4047                       # number of protection mode switches
system.cpu6.kern.mode_switch::user               2347                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel               2347                      
system.cpu6.kern.mode_good::user                 2347                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.579936                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.734126                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel      4575962010500     75.70%     75.70% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user        1468937419500     24.30%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                     860                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements         23660220                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          505.582142                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs         1113711652                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs         23660220                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            47.071061                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   505.582142                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.987465                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.987465                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          496                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses       2296291860                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses      2296291860                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data    759352066                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total      759352066                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data    353202793                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total     353202793                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        12745                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        12745                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        12378                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        12378                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data   1112554859                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total      1112554859                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data   1112554859                       # number of overall hits
system.cpu6.dcache.overall_hits::total     1112554859                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data     21704622                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total     21704622                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data      2000721                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total      2000721                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data         5823                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         5823                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data         5707                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         5707                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data     23705343                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total      23705343                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data     23705343                       # number of overall misses
system.cpu6.dcache.overall_misses::total     23705343                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data    781056688                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total    781056688                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data    355203514                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total    355203514                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        18568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        18568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        18085                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        18085                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data   1136260202                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total   1136260202                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data   1136260202                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total   1136260202                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.027789                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.027789                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.005633                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.005633                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.313604                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.313604                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.315565                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.315565                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.020863                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.020863                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.020863                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.020863                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks      6393788                       # number of writebacks
system.cpu6.dcache.writebacks::total          6393788                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements          6012066                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs         2766001480                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs          6012066                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           460.075036                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          317                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses       5892923460                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses      5892923460                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst   2937443631                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total     2937443631                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst   2937443631                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total      2937443631                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst   2937443631                       # number of overall hits
system.cpu6.icache.overall_hits::total     2937443631                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst      6012066                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total      6012066                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst      6012066                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total       6012066                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst      6012066                       # number of overall misses
system.cpu6.icache.overall_misses::total      6012066                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst   2943455697                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total   2943455697                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst   2943455697                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total   2943455697                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst   2943455697                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total   2943455697                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.002043                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.002043                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.002043                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.002043                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.002043                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.002043                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks      6012066                       # number of writebacks
system.cpu6.icache.writebacks::total          6012066                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     763                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                   8483832                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                   10636     28.87%     28.87% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                   1887      5.12%     33.99% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                    511      1.39%     35.38% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                  23810     64.62%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total               36844                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                    10636     45.72%     45.72% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                    1887      8.11%     53.83% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                     511      2.20%     56.03% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                   10228     43.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                23262                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            1839959321500     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22               92463000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30               56834000      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31             1935548000      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        1842044166500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.429567                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.631365                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::wripir                  231      0.52%      0.52% # number of callpals executed
system.cpu7.kern.callpal::swpctx                  861      1.95%      2.48% # number of callpals executed
system.cpu7.kern.callpal::tbi                       1      0.00%      2.48% # number of callpals executed
system.cpu7.kern.callpal::swpipl                31118     70.59%     73.07% # number of callpals executed
system.cpu7.kern.callpal::rdps                   3775      8.56%     81.63% # number of callpals executed
system.cpu7.kern.callpal::rti                    3375      7.66%     89.29% # number of callpals executed
system.cpu7.kern.callpal::callsys                1023      2.32%     91.61% # number of callpals executed
system.cpu7.kern.callpal::imb                       1      0.00%     91.61% # number of callpals executed
system.cpu7.kern.callpal::rdunique               3698      8.39%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                 44083                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel             4236                       # number of protection mode switches
system.cpu7.kern.mode_switch::user               2610                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel               2610                      
system.cpu7.kern.mode_good::user                 2610                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.616147                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.762489                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel      4503630633500     74.50%     74.50% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user        1541222581000     25.50%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                     861                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements         24681369                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          509.102616                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs         1144272282                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs         24681369                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            46.361783                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   509.102616                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.994341                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.994341                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          499                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses       2360608772                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses      2360608772                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data    781569085                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total      781569085                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data    361544848                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total     361544848                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        12150                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        12150                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        12505                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        12505                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data   1143113933                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total      1143113933                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data   1143113933                       # number of overall hits
system.cpu7.dcache.overall_hits::total     1143113933                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data     22854240                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total     22854240                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data      1917663                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total      1917663                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data         6583                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         6583                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data         5788                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         5788                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data     24771903                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total      24771903                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data     24771903                       # number of overall misses
system.cpu7.dcache.overall_misses::total     24771903                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data    804423325                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total    804423325                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data    363462511                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total    363462511                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        18733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        18733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        18293                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        18293                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data   1167885836                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total   1167885836                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data   1167885836                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total   1167885836                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.028411                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.028411                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.005276                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.005276                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.351412                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.351412                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.316405                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.316405                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.021211                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.021211                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.021211                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.021211                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks      6661891                       # number of writebacks
system.cpu7.dcache.writebacks::total          6661891                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements          6211870                       # number of replacements
system.cpu7.icache.tags.tagsinuse          511.896720                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs         3008589848                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs          6211870                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           484.329171                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     6530309239500                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst     6.832594                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   505.064126                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.013345                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.986453                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.999798                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          281                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses       6181666631                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses      6181666631                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst   3081515506                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total     3081515506                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst   3081515506                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total      3081515506                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst   3081515506                       # number of overall hits
system.cpu7.icache.overall_hits::total     3081515506                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst      6211873                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total      6211873                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst      6211873                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total       6211873                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst      6211873                       # number of overall misses
system.cpu7.icache.overall_misses::total      6211873                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst   3087727379                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total   3087727379                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst   3087727379                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total   3087727379                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst   3087727379                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total   3087727379                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.002012                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.002012                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.002012                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.002012                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.002012                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.002012                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks      6211870                       # number of writebacks
system.cpu7.icache.writebacks::total          6211870                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    16384                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          4                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  524                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 524                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23089                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23089                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        45064                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          636                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          798                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        46706                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   47226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       180256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          878                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          399                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       181705                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   198121                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                  260                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  260                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 2340                       # Number of tag accesses
system.iocache.tags.data_accesses                2340                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            4                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                4                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          256                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          256                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            4                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 4                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            4                       # number of overall misses
system.iocache.overall_misses::total                4                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            4                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              4                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          256                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          256                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            4                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               4                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            4                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              4                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             240                       # number of writebacks
system.iocache.writebacks::total                  240                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests     263517982                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests    110585742                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests     48550009                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops        93146019                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops     92148036                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops       997983                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 520                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp          120513524                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq              11956                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp             11956                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty     31226420                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean      6122463                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict         66914644                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq            66246                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq          26489                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp           92735                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq          11302432                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp         11302432                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq       24882031                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq      95630973                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side     13221220                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side     71003758                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side     13886970                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side     78460523                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.icache.mem_side::system.l2cache0.cpu_side     14356900                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side     76995037                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.icache.mem_side::system.l2cache0.cpu_side     14421435                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side     85758978                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total              368104821                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side    465634368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side   1982481491                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side    491325888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side   2201055904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.icache.mem_side::system.l2cache0.cpu_side    511959808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side   2239607398                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.icache.mem_side::system.l2cache0.cpu_side    515367552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side   2419178696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total             10826611105                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                        325150263                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples         588526839                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.378982                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.774632                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0               440548709     74.86%     74.86% # Request fanout histogram
system.l2bus0.snoop_fanout::1               104684497     17.79%     92.64% # Request fanout histogram
system.l2bus0.snoop_fanout::2                12010359      2.04%     94.68% # Request fanout histogram
system.l2bus0.snoop_fanout::3                30797374      5.23%     99.92% # Request fanout histogram
system.l2bus0.snoop_fanout::4                  485898      0.08%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       2      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               5                       # Request fanout histogram
system.l2bus0.snoop_fanout::total           588526839                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests     250302609                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests    105296975                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests     44510738                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops        77345258                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops     76240738                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops      1104520                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp          117338124                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq              10877                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp             10877                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty     28222073                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean      5701050                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict         66445376                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq            53578                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq          22704                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp           76282                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq           7875093                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp          7875093                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq       23934430                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq      93403694                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side     12703664                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side     70924158                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side     13592391                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side     84742105                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side     13336960                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side     69004427                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.icache.mem_side::system.l2cache1.cpu_side     13936895                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side     72728651                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total              350969251                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side    447068864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side   1980486440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side    486407232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side   2370532704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side    468793216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side   1925906160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.icache.mem_side::system.l2cache1.cpu_side    494401408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side   2011216752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total             10184812776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                        290640627                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples         540796220                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.366209                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.781802                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0               414058767     76.56%     76.56% # Request fanout histogram
system.l2bus1.snoop_fanout::1                85974568     15.90%     92.46% # Request fanout histogram
system.l2bus1.snoop_fanout::2                10879654      2.01%     94.47% # Request fanout histogram
system.l2bus1.snoop_fanout::3                29222472      5.40%     99.88% # Request fanout histogram
system.l2bus1.snoop_fanout::4                  660759      0.12%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total           540796220                       # Request fanout histogram
system.l2cache0.tags.replacements            78551285                       # number of replacements
system.l2cache0.tags.tagsinuse            4051.139753                       # Cycle average of tags in use
system.l2cache0.tags.total_refs             133002291                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs            78551285                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.693191                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks   796.595850                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    34.744576                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   629.104358                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst    30.647531                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data   713.967210                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.inst    48.765392                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data   934.303210                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.inst    34.487039                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data   828.524587                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.194481                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.008483                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.153590                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.007482                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.174308                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.inst     0.011906                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.228101                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.inst     0.008420                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.202277                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.989048                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4051                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          325                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         3718                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.989014                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses          1978462677                       # Number of tag accesses
system.l2cache0.tags.data_accesses         1978462677                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks     31226420                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total     31226420                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks      6122463                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total      6122463                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data          173                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data           11                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus2.data          273                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus3.data          386                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total            843                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data           42                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data          186                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus2.data           61                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus3.data          206                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total          495                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data      1084682                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data      1205067                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus2.data       740214                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus3.data      1282064                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total         4312027                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst      5823745                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst      6124102                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus2.inst      6182678                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus3.inst      6277908                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total     24408433                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data      5516288                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data      7735982                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data      4574904                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data      9880394                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total     27707568                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst      5823745                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data      6600970                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst      6124102                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data      8941049                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.inst      6182678                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data      5315118                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.inst      6277908                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data     11162458                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total           56428028                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst      5823745                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data      6600970                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst      6124102                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data      8941049                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.inst      6182678                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data      5315118                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.inst      6277908                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data     11162458                       # number of overall hits
system.l2cache0.overall_hits::total          56428028                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data        11618                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data         9605                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus2.data        16032                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus3.data         4972                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total        42227                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data         3726                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data         4434                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data         4876                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data         2612                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total        15648                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data      1069289                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data      1006627                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus2.data      3800193                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus3.data      1100166                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total       6976275                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst       121938                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst        85901                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus2.inst       174850                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus3.inst        90909                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total       473598                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data     16676739                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data     17025555                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data     16959414                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data     17203328                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total     67865036                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst       121938                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data     17746028                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst        85901                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data     18032182                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.inst       174850                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data     20759607                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.inst        90909                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data     18303494                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total         75314909                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst       121938                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data     17746028                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst        85901                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data     18032182                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.inst       174850                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data     20759607                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.inst        90909                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data     18303494                       # number of overall misses
system.l2cache0.overall_misses::total        75314909                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks     31226420                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total     31226420                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks      6122463                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total      6122463                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data        11791                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data         9616                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus2.data        16305                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus3.data         5358                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total        43070                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data         3768                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data         4620                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data         4937                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data         2818                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total        16143                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data      2153971                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data      2211694                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus2.data      4540407                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus3.data      2382230                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total     11288302                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst      5945683                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst      6210003                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus2.inst      6357528                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus3.inst      6368817                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total     24882031                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data     22193027                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data     24761537                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data     21534318                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data     27083722                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total     95572604                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst      5945683                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data     24346998                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst      6210003                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data     26973231                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.inst      6357528                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data     26074725                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.inst      6368817                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data     29465952                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total      131742937                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst      5945683                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data     24346998                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst      6210003                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data     26973231                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.inst      6357528                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data     26074725                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.inst      6368817                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data     29465952                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total     131742937                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.985328                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.998856                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus2.data     0.983257                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus3.data     0.927958                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.980427                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.988854                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.959740                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data     0.987644                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data     0.926899                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.969337                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.496427                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.455138                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus2.data     0.836972                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus3.data     0.461822                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.618009                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.020509                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.013833                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus2.inst     0.027503                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus3.inst     0.014274                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.019034                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.751440                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.687581                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.787553                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.635191                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.710089                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.020509                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.728880                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.013833                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.668521                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.inst     0.027503                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.796158                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.inst     0.014274                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.621174                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.571681                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.020509                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.728880                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.013833                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.668521                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.inst     0.027503                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.796158                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.inst     0.014274                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.621174                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.571681                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks       17916894                       # number of writebacks
system.l2cache0.writebacks::total            17916894                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements            75967634                       # number of replacements
system.l2cache1.tags.tagsinuse            4033.017256                       # Cycle average of tags in use
system.l2cache1.tags.total_refs             128916937                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs            75967634                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                1.696998                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   885.969649                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.data     0.034070                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.data     0.034088                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst    47.797019                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data   629.906946                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst    78.400985                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data   943.525325                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst    30.498900                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data   655.953637                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.inst    40.612248                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.data   720.284389                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.216301                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.data     0.000008                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.data     0.000008                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.011669                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.153786                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.019141                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.230353                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.007446                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.160145                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.inst     0.009915                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.data     0.175851                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.984623                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4008                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         3936                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses          1888618266                       # Number of tag accesses
system.l2cache1.tags.data_accesses         1888618266                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks     28222073                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total     28222073                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks      5701050                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total      5701050                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus4.data            6                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus5.data           17                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus6.data          408                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus7.data          409                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total            840                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus4.data          390                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus5.data          184                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus6.data          218                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus7.data            3                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total          795                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus4.data       987582                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus5.data       865790                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus6.data       945856                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus7.data       861269                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total         3660497                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst      5594152                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst      5913821                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst      5924250                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus7.inst      6135088                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total     23567311                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data      5303558                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data      9704180                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data      5014440                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data      5906835                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total     25929013                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst      5594152                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data      6291140                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst      5913821                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data     10569970                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst      5924250                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data      5960296                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.inst      6135088                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data      6768104                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total           53156821                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst      5594152                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data      6291140                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst      5913821                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data     10569970                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst      5924250                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data      5960296                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.inst      6135088                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data      6768104                       # number of overall hits
system.l2cache1.overall_hits::total          53156821                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data        10277                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data        10426                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data         8744                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data        10886                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total        40333                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data         4628                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data         2823                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data         3931                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data         2792                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total        14174                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data      1090227                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data      1032172                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data      1038055                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus7.data      1039657                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total       4200111                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst       124061                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst        78457                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst        87816                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus7.inst        76785                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total       367119                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data     16712002                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data     17098494                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data     16686933                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus7.data     16941644                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total     67439073                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst       124061                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data     17802229                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst        78457                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data     18130666                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst        87816                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data     17724988                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.inst        76785                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.data     17981301                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total         72006303                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst       124061                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data     17802229                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst        78457                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data     18130666                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst        87816                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data     17724988                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.inst        76785                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.data     17981301                       # number of overall misses
system.l2cache1.overall_misses::total        72006303                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks     28222073                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total     28222073                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks      5701050                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total      5701050                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data        10283                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data        10443                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data         9152                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data        11295                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total        41173                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data         5018                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data         3007                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data         4149                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data         2795                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total        14969                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data      2077809                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data      1897962                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data      1983911                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus7.data      1900926                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total      7860608                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst      5718213                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst      5992278                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst      6012066                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus7.inst      6211873                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total     23934430                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data     22015560                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data     26802674                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data     21701373                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data     22848479                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total     93368086                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst      5718213                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data     24093369                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst      5992278                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data     28700636                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst      6012066                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data     23685284                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.inst      6211873                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data     24749405                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total      125163124                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst      5718213                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data     24093369                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst      5992278                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data     28700636                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst      6012066                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data     23685284                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.inst      6211873                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data     24749405                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total     125163124                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data     0.999417                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data     0.998372                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data     0.955420                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data     0.963789                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.979598                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data     0.922280                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data     0.938809                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data     0.947457                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data     0.998927                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.946890                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data     0.524700                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data     0.543832                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data     0.523237                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus7.data     0.546921                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.534324                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.021696                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.013093                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.014607                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus7.inst     0.012361                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.015339                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.759100                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.637940                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.768934                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus7.data     0.741478                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.722293                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.021696                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.738885                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.013093                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.631717                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.014607                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.748354                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.inst     0.012361                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.data     0.726535                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.575300                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.021696                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.738885                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.013093                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.631717                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.014607                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.748354                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.inst     0.012361                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.data     0.726535                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.575300                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks       15073146                       # number of writebacks
system.l2cache1.writebacks::total            15073146                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                520                       # Transaction distribution
system.membus0.trans_dist::ReadResp          98107827                       # Transaction distribution
system.membus0.trans_dist::WriteReq             22833                       # Transaction distribution
system.membus0.trans_dist::WriteResp            22833                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty     20296386                       # Transaction distribution
system.membus0.trans_dist::CleanEvict        85502288                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq           90859                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq         40376                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp          84827                       # Transaction distribution
system.membus0.trans_dist::ReadExReq          8620235                       # Transaction distribution
system.membus0.trans_dist::ReadExResp         8604261                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq     98107307                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq          256                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp          256                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port    101885803                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    123617278                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        24952                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total    225528033                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port     93950501                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave        21754                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total     93972255                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port           16                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side          760                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total          776                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total             319501064                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port   2484374336                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side   3482384576                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        94689                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total   5966853601                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port   2161734528                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave        87016                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total   2161821544                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side        15616                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total        15616                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total             8128690761                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                       183886701                       # Total snoops (count)
system.membus0.snoop_fanout::samples        396730726                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.463175                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.498642                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2              212974793     53.68%     53.68% # Request fanout histogram
system.membus0.snoop_fanout::3              183755933     46.32%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total          396730726                       # Request fanout histogram
system.membus1.trans_dist::ReadResp         106060632                       # Transaction distribution
system.membus1.trans_dist::WriteReq             10877                       # Transaction distribution
system.membus1.trans_dist::WriteResp            10877                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty     28205667                       # Transaction distribution
system.membus1.trans_dist::CleanEvict        83901237                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq           94432                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq         30443                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp          86075                       # Transaction distribution
system.membus1.trans_dist::ReadExReq          7219903                       # Transaction distribution
system.membus1.trans_dist::ReadExResp         7193691                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq    106060632                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port    121401609                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side     94134833                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total    215536442                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    123338024                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total    123338024                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total             338874466                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port   3410716736                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side   2162284328                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total   5573001064                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port   3480525312                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total   3480525312                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total             9053526376                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                       132265575                       # Total snoops (count)
system.membus1.snoop_fanout::samples        358217675                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.369109                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.482564                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1              225996135     63.09%     63.09% # Request fanout histogram
system.membus1.snoop_fanout::2              132221540     36.91%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total          358217675                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements     51381265                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.793391                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs        28614                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs     51381265                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000557                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     3.009974                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.058799                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     2.355818                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.064695                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     2.860991                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.inst     0.055906                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.data     3.997725                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.inst     0.065749                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.data     3.323735                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.188123                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.003675                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.147239                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.004043                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.178812                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.inst     0.003494                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.data     0.249858                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.inst     0.004109                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.data     0.207733                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.987087                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses    712747793                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses    712747793                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks     13147127                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total     13147127                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data          640                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus1.data          163                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus2.data          142                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus3.data          124                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total         1069                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.data         2231                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.data         1342                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus2.data         1578                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus3.data         2085                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total         7236                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data         2871                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data         1505                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus2.data         1720                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus3.data         2209                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total         8305                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data         2871                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data         1505                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus2.data         1720                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus3.data         2209                       # number of overall hits
system.numa_caches_downward0.overall_hits::total         8305                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data         5097                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data         4110                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus2.data        11991                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus3.data         2251                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total        23449                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data         1030                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data         1242                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus2.data         2347                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus3.data          833                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total         5452                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data       731633                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data       557558                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus2.data      1124904                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus3.data       582362                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total      2996457                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst        40760                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data      9286342                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst        39141                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data      9528518                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.inst        48531                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.data      9658931                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.inst        38216                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.data      9620171                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total     38260610                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide          256                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total          256                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst        40760                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data     10017975                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst        39141                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data     10086076                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.inst        48531                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.data     10783835                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.inst        38216                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.data     10202533                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total     41257067                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst        40760                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data     10017975                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst        39141                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data     10086076                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.inst        48531                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.data     10783835                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.inst        38216                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.data     10202533                       # number of overall misses
system.numa_caches_downward0.overall_misses::total     41257067                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks     13147127                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total     13147127                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data         5097                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data         4110                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus2.data        11991                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus3.data         2251                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total        23449                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data         1030                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data         1242                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus2.data         2347                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus3.data          833                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total         5452                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data       732273                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data       557721                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus2.data      1125046                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus3.data       582486                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total      2997526                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst        40760                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data      9288573                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst        39141                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data      9529860                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.inst        48531                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.data      9660509                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.inst        38216                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.data      9622256                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total     38267846                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide          256                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total          256                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst        40760                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data     10020846                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst        39141                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data     10087581                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.inst        48531                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.data     10785555                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.inst        38216                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.data     10204742                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total     41265372                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst        40760                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data     10020846                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst        39141                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data     10087581                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.inst        48531                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.data     10785555                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.inst        38216                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.data     10204742                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total     41265372                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.999126                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data     0.999708                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus2.data     0.999874                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus3.data     0.999787                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999643                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data     0.999760                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.999859                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.999837                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.999783                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999811                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.999713                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.999851                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.data     0.999841                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.data     0.999784                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999799                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.999713                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.999851                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.data     0.999841                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.data     0.999784                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999799                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks     13139144                       # number of writebacks
system.numa_caches_downward0.writebacks::total     13139144                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements     32131039                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    14.454573                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs        22662                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs     32131039                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.000705                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     6.017211                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     0.106254                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     1.754112                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     0.115823                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     1.930786                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     0.041656                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     1.785896                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.inst     0.175824                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.data     2.527011                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.376076                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.006641                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.109632                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.007239                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.120674                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.002603                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.111619                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.inst     0.010989                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.data     0.157938                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.903411                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses    535148734                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses    535148734                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks      2382590                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total      2382590                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus6.data            1                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus4.data           28                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus5.data           16                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus6.data           27                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus7.data           26                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total           97                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus4.data          358                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus5.data          606                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus6.data          786                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus7.data          406                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total         2156                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus4.data          386                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus5.data          622                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus6.data          813                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus7.data          432                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total         2253                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus4.data          386                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus5.data          622                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus6.data          813                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus7.data          432                       # number of overall hits
system.numa_caches_downward1.overall_hits::total         2253                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data         4631                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data         4701                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus6.data         4587                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus7.data         2922                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total        16841                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data         3079                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data         1682                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data         2450                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus7.data         1706                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total         8917                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus4.data       436762                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus5.data       337509                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus6.data       456665                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus7.data       398265                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total      1629201                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst        87939                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data      7248520                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst        38963                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data      7373280                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst        53124                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data      7398520                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.inst        44564                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.data      7525379                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total     29770289                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst        87939                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data      7685282                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst        38963                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data      7710789                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst        53124                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data      7855185                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.inst        44564                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.data      7923644                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total     31399490                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst        87939                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data      7685282                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst        38963                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data      7710789                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst        53124                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data      7855185                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.inst        44564                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.data      7923644                       # number of overall misses
system.numa_caches_downward1.overall_misses::total     31399490                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks      2382590                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total      2382590                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data         4631                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data         4701                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus6.data         4588                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus7.data         2922                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total        16842                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data         3079                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data         1682                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data         2450                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus7.data         1706                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total         8917                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus4.data       436790                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus5.data       337525                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus6.data       456692                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus7.data       398291                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total      1629298                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst        87939                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data      7248878                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst        38963                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data      7373886                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst        53124                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data      7399306                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.inst        44564                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.data      7525785                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total     29772445                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst        87939                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data      7685668                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst        38963                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data      7711411                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst        53124                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data      7855998                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.inst        44564                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.data      7924076                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total     31401743                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst        87939                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data      7685668                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst        38963                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data      7711411                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst        53124                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data      7855998                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.inst        44564                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.data      7924076                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total     31401743                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus6.data     0.999782                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total     0.999941                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus4.data     0.999936                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus5.data     0.999953                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus6.data     0.999941                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus7.data     0.999935                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.999940                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data     0.999951                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data     0.999918                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data     0.999894                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.data     0.999946                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999928                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data     0.999950                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data     0.999919                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data     0.999897                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.data     0.999945                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999928                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data     0.999950                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data     0.999919                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data     0.999897                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.data     0.999945                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999928                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks      2380896                       # number of writebacks
system.numa_caches_downward1.writebacks::total      2380896                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements     32127860                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    14.408730                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs        19157                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs     32127860                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.000596                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     6.002626                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     0.116675                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     1.741685                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.120286                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     1.915122                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     0.044876                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     1.784513                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.inst     0.179826                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.data     2.503121                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.375164                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.007292                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.108855                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.007518                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.119695                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.002805                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.111532                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.inst     0.011239                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.data     0.156445                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.900546                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses    535109256                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses    535109256                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks      2380896                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total      2380896                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus6.data            1                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus4.data            4                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus6.data            5                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus7.data            8                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total           20                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus4.data          486                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus5.data          398                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus6.data          338                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus7.data          398                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total         1620                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus4.data          490                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus5.data          401                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus6.data          343                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus7.data          406                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total         1640                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus4.data          490                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus5.data          401                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus6.data          343                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus7.data          406                       # number of overall hits
system.numa_caches_upward0.overall_hits::total         1640                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data         4631                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data         4701                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus6.data         4586                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus7.data         2922                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total        16840                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data         3079                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data         1682                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data         2450                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus7.data         1706                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total         8917                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data       436758                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus5.data       337506                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data       456660                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus7.data       398257                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total      1629181                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst        87939                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data      7248034                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst        38963                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data      7372882                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst        53124                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data      7398182                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.inst        44564                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.data      7524981                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total     29768669                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst        87939                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data      7684792                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst        38963                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data      7710388                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst        53124                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data      7854842                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.inst        44564                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.data      7923238                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total     31397850                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst        87939                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data      7684792                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst        38963                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data      7710388                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst        53124                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data      7854842                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.inst        44564                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.data      7923238                       # number of overall misses
system.numa_caches_upward0.overall_misses::total     31397850                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks      2380896                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total      2380896                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data         4631                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data         4701                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus6.data         4587                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus7.data         2922                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total        16841                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data         3079                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data         1682                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data         2450                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus7.data         1706                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total         8917                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data       436762                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus5.data       337509                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data       456665                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus7.data       398265                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total      1629201                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst        87939                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data      7248520                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst        38963                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data      7373280                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst        53124                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data      7398520                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.inst        44564                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.data      7525379                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total     29770289                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst        87939                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data      7685282                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst        38963                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data      7710789                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst        53124                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data      7855185                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.inst        44564                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.data      7923644                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total     31399490                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst        87939                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data      7685282                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst        38963                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data      7710789                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst        53124                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data      7855185                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.inst        44564                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.data      7923644                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total     31399490                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus6.data     0.999782                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total     0.999941                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data     0.999991                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus5.data     0.999991                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data     0.999989                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus7.data     0.999980                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.999988                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data     0.999933                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data     0.999946                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data     0.999954                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.data     0.999947                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999946                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data     0.999936                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data     0.999948                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data     0.999956                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.data     0.999949                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999948                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data     0.999936                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data     0.999948                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data     0.999956                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.data     0.999949                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999948                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks      2379252                       # number of writebacks
system.numa_caches_upward0.writebacks::total      2379252                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements     51368547                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.789014                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs        25048                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs     51368547                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000488                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     3.114615                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.058267                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     2.349947                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.064880                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     2.861329                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.inst     0.056334                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.data     3.894834                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.inst     0.065899                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.data     3.322910                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.194663                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.003642                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.146872                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.004055                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.178833                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.inst     0.003521                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.data     0.243427                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.inst     0.004119                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.data     0.207682                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.986813                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses    712601496                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses    712601496                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks     13139144                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total     13139144                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus0.data          370                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus1.data           29                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus2.data           37                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus3.data           30                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total          466                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.data         2257                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.data         1232                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus2.data         1305                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus3.data         1376                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total         6170                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data         2627                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus1.data         1261                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus2.data         1342                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus3.data         1406                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total         6636                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data         2627                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus1.data         1261                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus2.data         1342                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus3.data         1406                       # number of overall hits
system.numa_caches_upward1.overall_hits::total         6636                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data         5097                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data         4110                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus2.data        11991                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus3.data         2251                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total        23449                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data         1030                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data         1242                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus2.data         2347                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus3.data          833                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total         5452                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data       731263                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data       557529                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus2.data      1124867                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus3.data       582332                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide          256                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total      2996247                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst        40760                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data      9284085                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst        39141                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data      9527286                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.inst        48531                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.data      9657626                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.inst        38216                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.data      9618795                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total     38254440                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst        40760                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data     10015348                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst        39141                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data     10084815                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.inst        48531                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.data     10782493                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.inst        38216                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.data     10201127                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide          256                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total     41250687                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst        40760                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data     10015348                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst        39141                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data     10084815                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.inst        48531                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.data     10782493                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.inst        38216                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.data     10201127                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide          256                       # number of overall misses
system.numa_caches_upward1.overall_misses::total     41250687                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks     13139144                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total     13139144                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data         5097                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data         4110                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus2.data        11991                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus3.data         2251                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total        23449                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data         1030                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data         1242                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus2.data         2347                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus3.data          833                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total         5452                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data       731633                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data       557558                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus2.data      1124904                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus3.data       582362                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide          256                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total      2996713                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst        40760                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data      9286342                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst        39141                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data      9528518                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.inst        48531                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.data      9658931                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.inst        38216                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.data      9620171                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total     38260610                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst        40760                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data     10017975                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst        39141                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data     10086076                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.inst        48531                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.data     10783835                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.inst        38216                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.data     10202533                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide          256                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total     41257323                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst        40760                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data     10017975                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst        39141                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data     10086076                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.inst        48531                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.data     10783835                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.inst        38216                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.data     10202533                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide          256                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total     41257323                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data     0.999494                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data     0.999948                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus2.data     0.999967                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus3.data     0.999948                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999844                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data     0.999757                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.999871                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.999865                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.999857                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999839                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     0.999738                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data     0.999875                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.data     0.999876                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.data     0.999862                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999839                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     0.999738                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data     0.999875                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.data     0.999876                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.data     0.999862                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999839                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks     13132521                       # number of writebacks
system.numa_caches_upward1.writebacks::total     13132521                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           769093846                       # DTB read hits
system.switch_cpus0.dtb.read_misses           4704694                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       772337646                       # DTB read accesses
system.switch_cpus0.dtb.write_hits          348701362                       # DTB write hits
system.switch_cpus0.dtb.write_misses           595885                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses      348480214                       # DTB write accesses
system.switch_cpus0.dtb.data_hits          1117795208                       # DTB hits
system.switch_cpus0.dtb.data_misses           5300579                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses      1120817860                       # DTB accesses
system.switch_cpus0.itb.fetch_hits         2911928237                       # ITB hits
system.switch_cpus0.itb.fetch_misses              251                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses     2911928488                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              3684143986                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts         2912768415                       # Number of instructions committed
system.switch_cpus0.committedOps           2912768415                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses   1719588476                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses    2093830571                       # Number of float alu accesses
system.switch_cpus0.num_func_calls           14045586                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     74262870                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts          1719588476                       # number of integer instructions
system.switch_cpus0.num_fp_insts           2093830571                       # number of float instructions
system.switch_cpus0.num_int_register_reads   4116535565                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    649834668                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads   2600388084                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes   1774094000                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs           1126132101                       # number of memory refs
system.switch_cpus0.num_load_insts          776829503                       # Number of load instructions
system.switch_cpus0.num_store_insts         349302598                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      766074918.578957                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2918069067.421042                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.792062                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.207938                       # Percentage of idle cycles
system.switch_cpus0.Branches                 93034755                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     35395474      1.21%      1.21% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        543839038     18.64%     19.85% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           25410      0.00%     19.85% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     19.85% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd      576234943     19.75%     39.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp       26031022      0.89%     40.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        5182680      0.18%     40.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult     546991922     18.74%     59.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        2973306      0.10%     59.51% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt       1994177      0.07%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       776871966     26.62%     86.21% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      349307627     11.97%     98.18% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess      53221429      1.82%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        2918068994                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           801730322                       # DTB read hits
system.switch_cpus1.dtb.read_misses           9105392                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       809713084                       # DTB read accesses
system.switch_cpus1.dtb.write_hits          363143857                       # DTB write hits
system.switch_cpus1.dtb.write_misses          1383914                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses      363902501                       # DTB write accesses
system.switch_cpus1.dtb.data_hits          1164874179                       # DTB hits
system.switch_cpus1.dtb.data_misses          10489306                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses      1173615585                       # DTB accesses
system.switch_cpus1.itb.fetch_hits         3128849089                       # ITB hits
system.switch_cpus1.itb.fetch_misses              244                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses     3128849333                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              3684089074                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts         3122895176                       # Number of instructions committed
system.switch_cpus1.committedOps           3122895176                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses   1864911465                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses    2176305743                       # Number of float alu accesses
system.switch_cpus1.num_func_calls           14620336                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     84930655                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts          1864911465                       # number of integer instructions
system.switch_cpus1.num_fp_insts           2176305743                       # number of float instructions
system.switch_cpus1.num_int_register_reads   4359404252                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    742517127                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads   2703660682                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes   1841736220                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs           1181472575                       # number of memory refs
system.switch_cpus1.num_load_insts          816939652                       # Number of load instructions
system.switch_cpus1.num_store_insts         364532923                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      550751065.627850                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      3133338008.372149                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.850505                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.149495                       # Percentage of idle cycles
system.switch_cpus1.Branches                104436117                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     54282913      1.73%      1.73% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        586741761     18.73%     20.46% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           19365      0.00%     20.46% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     20.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd      597241347     19.06%     39.52% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp       27415923      0.87%     40.39% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        5687077      0.18%     40.58% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult     569730628     18.18%     58.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        3415528      0.11%     58.87% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt       2261025      0.07%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       816967419     26.07%     85.01% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      364533559     11.63%     96.65% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess     105087937      3.35%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        3133384482                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           883269181                       # DTB read hits
system.switch_cpus2.dtb.read_misses           6490360                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       882026576                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          445671759                       # DTB write hits
system.switch_cpus2.dtb.write_misses          1008906                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses      428700414                       # DTB write accesses
system.switch_cpus2.dtb.data_hits          1328940940                       # DTB hits
system.switch_cpus2.dtb.data_misses           7499266                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses      1310726990                       # DTB accesses
system.switch_cpus2.itb.fetch_hits         3384474983                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1228                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses     3384476211                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              3684143690                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         3426135109                       # Number of instructions committed
system.switch_cpus2.committedOps           3426135109                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses   2092773924                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses    2344381064                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           22482630                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     88540647                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts          2092773924                       # number of integer instructions
system.switch_cpus2.num_fp_insts           2344381064                       # number of float instructions
system.switch_cpus2.num_int_register_reads   4835815997                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    841471765                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads   2896403396                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes   1963440485                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs           1340668371                       # number of memory refs
system.switch_cpus2.num_load_insts          893981585                       # Number of load instructions
system.switch_cpus2.num_store_insts         446686786                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      250508124.941797                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      3433635565.058203                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.932004                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.067996                       # Percentage of idle cycles
system.switch_cpus2.Branches                116576577                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     49350718      1.44%      1.44% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        671488904     19.56%     20.99% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         1930481      0.06%     21.05% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     21.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd      657685186     19.15%     40.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp       32267467      0.94%     41.14% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt       13849087      0.40%     41.55% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult     582826547     16.97%     58.52% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        3457426      0.10%     58.62% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt       3025224      0.09%     58.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     58.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     58.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     58.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     58.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     58.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     58.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     58.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     58.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     58.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     58.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     58.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     58.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     58.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     58.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     58.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     58.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     58.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     58.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     58.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     58.71% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       894151111     26.04%     84.75% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      446701555     13.01%     97.76% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess      76900669      2.24%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        3433634375                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           825952345                       # DTB read hits
system.switch_cpus3.dtb.read_misses           9506856                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       834261621                       # DTB read accesses
system.switch_cpus3.dtb.write_hits          376154613                       # DTB write hits
system.switch_cpus3.dtb.write_misses          1416952                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses      376880569                       # DTB write accesses
system.switch_cpus3.dtb.data_hits          1202106958                       # DTB hits
system.switch_cpus3.dtb.data_misses          10923808                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses      1211142190                       # DTB accesses
system.switch_cpus3.itb.fetch_hits         3231239894                       # ITB hits
system.switch_cpus3.itb.fetch_misses              354                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses     3231240248                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              3684088898                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts         3225337796                       # Number of instructions committed
system.switch_cpus3.committedOps           3225337796                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses   1925116967                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses    2245474041                       # Number of float alu accesses
system.switch_cpus3.num_func_calls           15082082                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     87777392                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts          1925116967                       # number of integer instructions
system.switch_cpus3.num_fp_insts           2245474041                       # number of float instructions
system.switch_cpus3.num_int_register_reads   4499502160                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    768596804                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads   2793529081                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes   1899087787                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs           1219404081                       # number of memory refs
system.switch_cpus3.num_load_insts          841827041                       # Number of load instructions
system.switch_cpus3.num_store_insts         377577040                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      447875254.766023                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      3236213643.233977                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.878430                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.121570                       # Percentage of idle cycles
system.switch_cpus3.Branches                107949813                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     56389819      1.74%      1.74% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        604815948     18.69%     20.43% # Class of executed instruction
system.switch_cpus3.op_class::IntMult           20125      0.00%     20.43% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     20.43% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd      614742256     19.00%     39.43% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp       28482679      0.88%     40.31% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt        6138355      0.19%     40.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult     590361892     18.24%     58.74% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv        3891513      0.12%     58.86% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt       2536189      0.08%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       841859200     26.01%     84.95% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite      377578330     11.67%     96.62% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess     109445298      3.38%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total        3236261604                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits           761247360                       # DTB read hits
system.switch_cpus4.dtb.read_misses           6844364                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses       766678230                       # DTB read accesses
system.switch_cpus4.dtb.write_hits          343420066                       # DTB write hits
system.switch_cpus4.dtb.write_misses          1015415                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses      343721314                       # DTB write accesses
system.switch_cpus4.dtb.data_hits          1104667426                       # DTB hits
system.switch_cpus4.dtb.data_misses           7859779                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses      1110399544                       # DTB accesses
system.switch_cpus4.itb.fetch_hits         2927730998                       # ITB hits
system.switch_cpus4.itb.fetch_misses              232                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses     2927731230                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles              3684089178                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts         2925648408                       # Number of instructions committed
system.switch_cpus4.committedOps           2925648408                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses   1739098237                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses    2067752833                       # Number of float alu accesses
system.switch_cpus4.num_func_calls           13555862                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts     77261207                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts          1739098237                       # number of integer instructions
system.switch_cpus4.num_fp_insts           2067752833                       # number of float instructions
system.switch_cpus4.num_int_register_reads   4107103817                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes    677051214                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads   2566979390                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes   1751878716                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs           1117040552                       # number of memory refs
system.switch_cpus4.num_load_insts          772599720                       # Number of load instructions
system.switch_cpus4.num_store_insts         344440832                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      750624565.000114                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      2933464612.999886                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.796252                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.203748                       # Percentage of idle cycles
system.switch_cpus4.Branches                 95363223                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass     43664201      1.49%      1.49% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu        549428442     18.73%     20.22% # Class of executed instruction
system.switch_cpus4.op_class::IntMult           22195      0.00%     20.22% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     20.22% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd      567784981     19.36%     39.57% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp       25367670      0.86%     40.44% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt        5031742      0.17%     40.61% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult     541293785     18.45%     59.06% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv        3025541      0.10%     59.17% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt       2014924      0.07%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus4.op_class::MemRead       772630119     26.34%     85.57% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite      344442083     11.74%     97.31% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess      78802504      2.69%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total        2933508187                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits           810279374                       # DTB read hits
system.switch_cpus5.dtb.read_misses           9415752                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses       818500870                       # DTB read accesses
system.switch_cpus5.dtb.write_hits          363341762                       # DTB write hits
system.switch_cpus5.dtb.write_misses          1360553                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses      364040619                       # DTB write accesses
system.switch_cpus5.dtb.data_hits          1173621136                       # DTB hits
system.switch_cpus5.dtb.data_misses          10776305                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses      1182541489                       # DTB accesses
system.switch_cpus5.itb.fetch_hits         3170845352                       # ITB hits
system.switch_cpus5.itb.fetch_misses              225                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses     3170845577                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              3684089053                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts         3165058109                       # Number of instructions committed
system.switch_cpus5.committedOps           3165058109                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses   1880619708                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses    2211194547                       # Number of float alu accesses
system.switch_cpus5.num_func_calls           14453981                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts     85779845                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts          1880619708                       # number of integer instructions
system.switch_cpus5.num_fp_insts           2211194547                       # number of float instructions
system.switch_cpus5.num_int_register_reads   4409864169                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes    749954032                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads   2755188332                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes   1874113807                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs           1190799207                       # number of memory refs
system.switch_cpus5.num_load_insts          826091548                       # Number of load instructions
system.switch_cpus5.num_store_insts         364707659                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      508301751.604882                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      3175787301.395118                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.862028                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.137972                       # Percentage of idle cycles
system.switch_cpus5.Branches                105131674                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass     55422598      1.75%      1.75% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu        590760954     18.60%     20.35% # Class of executed instruction
system.switch_cpus5.op_class::IntMult           20761      0.00%     20.35% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     20.35% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd      604206653     19.03%     39.37% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp       27596596      0.87%     40.24% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt        5515736      0.17%     40.42% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult     586589430     18.47%     58.89% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv        4219142      0.13%     59.02% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt       2709385      0.09%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus5.op_class::MemRead       826123537     26.01%     85.12% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite      364708900     11.48%     96.60% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess     107960722      3.40%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total        3175834414                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits           778472466                       # DTB read hits
system.switch_cpus6.dtb.read_misses           4277659                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses       781556013                       # DTB read accesses
system.switch_cpus6.dtb.write_hits          355222272                       # DTB write hits
system.switch_cpus6.dtb.write_misses           619829                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses      355176716                       # DTB write accesses
system.switch_cpus6.dtb.data_hits          1133694738                       # DTB hits
system.switch_cpus6.dtb.data_misses           4897488                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses      1136732729                       # DTB accesses
system.switch_cpus6.itb.fetch_hits         2938408963                       # ITB hits
system.switch_cpus6.itb.fetch_misses              243                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses     2938409206                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              3684089172                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts         2938558209                       # Number of instructions committed
system.switch_cpus6.committedOps           2938558209                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses   1733685409                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses    2119117116                       # Number of float alu accesses
system.switch_cpus6.num_func_calls           14264802                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts     74357357                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts          1733685409                       # number of integer instructions
system.switch_cpus6.num_fp_insts           2119117116                       # number of float instructions
system.switch_cpus6.num_int_register_reads   4160115946                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes    650574064                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads   2631716324                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes   1794195785                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs           1141200362                       # number of memory refs
system.switch_cpus6.num_load_insts          785352915                       # Number of load instructions
system.switch_cpus6.num_store_insts         355847447                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      740677182.474621                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      2943411989.525379                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.798952                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.201048                       # Percentage of idle cycles
system.switch_cpus6.Branches                 93401013                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass     33860418      1.15%      1.15% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu        546441621     18.56%     19.71% # Class of executed instruction
system.switch_cpus6.op_class::IntMult           21041      0.00%     19.72% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     19.72% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd      583173937     19.81%     39.53% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp       26483950      0.90%     40.43% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt        5275589      0.18%     40.61% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult     552841394     18.78%     59.39% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv        2959164      0.10%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt       1995900      0.07%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::MemRead       785382074     26.68%     86.24% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite      355848701     12.09%     98.33% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess      49171908      1.67%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total        2943455697                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits           799554219                       # DTB read hits
system.switch_cpus7.dtb.read_misses           7398070                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses       805794578                       # DTB read accesses
system.switch_cpus7.dtb.write_hits          363481620                       # DTB write hits
system.switch_cpus7.dtb.write_misses          1039101                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses      363868776                       # DTB write accesses
system.switch_cpus7.dtb.data_hits          1163035839                       # DTB hits
system.switch_cpus7.dtb.data_misses           8437171                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses      1169663354                       # DTB accesses
system.switch_cpus7.itb.fetch_hits         3082979563                       # ITB hits
system.switch_cpus7.itb.fetch_misses              227                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses     3082979790                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              3684089096                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts         3079290208                       # Number of instructions committed
system.switch_cpus7.committedOps           3079290208                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses   1830691387                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses    2172543676                       # Number of float alu accesses
system.switch_cpus7.num_func_calls           14676074                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts     81743768                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts          1830691387                       # number of integer instructions
system.switch_cpus7.num_fp_insts           2172543676                       # number of float instructions
system.switch_cpus7.num_int_register_reads   4320117397                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes    713873850                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads   2698941041                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes   1838669951                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs           1176366014                       # number of memory refs
system.switch_cpus7.num_load_insts          811840128                       # Number of load instructions
system.switch_cpus7.num_store_insts         364525886                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      596407541.255067                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      3087681554.744933                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.838113                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.161887                       # Percentage of idle cycles
system.switch_cpus7.Branches                101350950                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass     47187696      1.53%      1.53% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu        576195307     18.66%     20.19% # Class of executed instruction
system.switch_cpus7.op_class::IntMult           19882      0.00%     20.19% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     20.19% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd      596736943     19.33%     39.52% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp       27416610      0.89%     40.40% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt        5622590      0.18%     40.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult     568072135     18.40%     58.98% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv        3309116      0.11%     59.09% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt       2200312      0.07%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::MemRead       811868845     26.29%     85.46% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite      364526645     11.81%     97.26% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess      84571298      2.74%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total        3087727379                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp       68030899                       # Transaction distribution
system.system_bus.trans_dist::WriteReq          10877                       # Transaction distribution
system.system_bus.trans_dist::WriteResp         10877                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty     15520040                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict     56711274                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq        63289                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq        22916                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp        54659                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq       4639485                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp      4625914                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq     68030899                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    123593073                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total    123593073                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side     94128056                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total     94128056                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total          217721129                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side   3481373888                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total   3481373888                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side   2162031720                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total   2162031720                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total          5643405608                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                    232640214                       # Total snoops (count)
system.system_bus.snoop_fanout::samples     377463949                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.615861                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.486391                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1           144998780     38.41%     38.41% # Request fanout histogram
system.system_bus.snoop_fanout::2           232465169     61.59%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total       377463949                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.546093                       # Number of seconds simulated
sim_ticks                                546093434000                       # Number of ticks simulated
final_tick                               8854719807000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               50003632                       # Simulator instruction rate (inst/s)
host_op_rate                                 50003630                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              791923238                       # Simulator tick rate (ticks/s)
host_mem_usage                                 796544                       # Number of bytes of host memory used
host_seconds                                   689.58                       # Real time elapsed on the host
sim_insts                                 34481439725                       # Number of instructions simulated
sim_ops                                   34481439725                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst        83264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data        36672                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst        13632                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data        16832                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst      1140992                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data     16180096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst        81600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data        37184                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.inst       112768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data       199104                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst          320                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data          704                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data          640                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.inst        18816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.data         9472                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          17932352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst        83264                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst        13632                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst      1140992                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst        81600                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst       112768                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus7.inst        18816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total      1451648                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks     15620928                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       15620928                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         1301                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data          573                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst          213                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data          263                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst        17828                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data       252814                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst         1275                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data          581                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst         1762                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data         3111                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data           11                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data           10                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.inst          294                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.data          148                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             280193                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks       244077                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            244077                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst       152472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data        67153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst        24963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data        30823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst      2089371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data     29628805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst       149425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data        68091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.inst       206499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data       364597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst          586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data         1289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst          469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data         1172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.inst        34456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.data        17345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             32837516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst       152472                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst        24963                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst      2089371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst       149425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst       206499                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst          586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst          469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus7.inst        34456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         2658241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       28604863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            28604863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       28604863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst       152472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data        67153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst        24963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data        30823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst      2089371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data     29628805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst       149425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data        68091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst       206499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data       364597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst          586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data         1289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst          469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data         1172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.inst        34456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.data        17345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            61442379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.data         5824                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data         8448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst       129024                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data    220834432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data        74752                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.inst        11200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data       410816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data         6784                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data         6784                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.data         9152                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         221500672                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst       129024                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus4.inst        11200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total       143680                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks    100980480                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      100980480                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.data           91                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data          132                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst         2016                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data      3450538                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst           54                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data         1168                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.inst          175                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data         6419                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data          106                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data          106                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.data          143                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3460948                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks      1577820                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1577820                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.data        10665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data        15470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst       236267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    404389466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst         6329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data       136885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.inst        20509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data       752282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data        12423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data        12423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.data        16759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            405609477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst       236267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst         6329                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus4.inst        20509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          263105                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      184914291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           184914291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      184914291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data        10665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data        15470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst       236267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    404389466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst         6329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data       136885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.inst        20509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data       752282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data        12423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data        12423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.data        16759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           590523767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     566                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     28244                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    9697     35.79%     35.79% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                   2475      9.14%     44.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    559      2.06%     46.99% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      9      0.03%     47.02% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  14353     52.98%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               27093                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     9697     43.24%     43.24% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                    2475     11.04%     54.27% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     559      2.49%     56.76% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       9      0.04%     56.80% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    9688     43.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                22428                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            544184428500     99.69%     99.69% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21              185565500      0.03%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               27391000      0.01%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1732500      0.00%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1489158000      0.27%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        545888275500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.674981                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.827815                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     1                       # number of syscalls executed
system.cpu0.kern.callpal::swpctx                    9      0.04%      0.04% # number of callpals executed
system.cpu0.kern.callpal::swpipl                21005     83.39%     83.43% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1121      4.45%     87.88% # number of callpals executed
system.cpu0.kern.callpal::rti                    3046     12.09%     99.97% # number of callpals executed
system.cpu0.kern.callpal::callsys                   2      0.01%     99.98% # number of callpals executed
system.cpu0.kern.callpal::rdunique                  5      0.02%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 25188                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             3053                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  2                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  2                      
system.cpu0.kern.mode_good::user                    2                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.000655                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.001309                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      467668408500    100.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user              304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       9                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             2643                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.455301                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1399867                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             3105                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           450.842834                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   496.455301                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.969639                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969639                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2791994                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2791994                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       867618                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         867618                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       484385                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        484385                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18560                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18560                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17546                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17546                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1352003                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1352003                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1352003                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1352003                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         3145                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         3145                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         1958                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1958                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          158                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          158                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          782                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          782                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5103                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5103                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5103                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5103                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       870763                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       870763                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       486343                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       486343                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        18328                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        18328                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1357106                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1357106                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1357106                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1357106                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.003612                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.003612                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.004026                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.004026                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.008441                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.008441                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.042667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.042667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003760                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003760                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003760                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003760                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          690                       # number of writebacks
system.cpu0.dcache.writebacks::total              690                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             4388                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          123554701                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             4900                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         25215.245102                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          8848786                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         8848786                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      4417811                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4417811                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      4417811                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4417811                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      4417811                       # number of overall hits
system.cpu0.icache.overall_hits::total        4417811                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4388                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4388                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4388                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4388                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4388                       # number of overall misses
system.cpu0.icache.overall_misses::total         4388                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      4422199                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4422199                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      4422199                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4422199                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      4422199                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4422199                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000992                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000992                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000992                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000992                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000992                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000992                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         4388                       # number of writebacks
system.cpu0.icache.writebacks::total             4388                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     568                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      9794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    2260     26.14%     26.14% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    559      6.47%     32.61% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      9      0.10%     32.71% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   5817     67.29%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                8645                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     2260     44.50%     44.50% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     559     11.01%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       9      0.18%     55.68% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2251     44.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 5079                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            545597103000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1732500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              293502000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        545919728500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.386969                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.587507                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     1                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                    9      0.10%      0.11% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 7507     81.49%     81.60% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1118     12.14%     93.74% # number of callpals executed
system.cpu1.kern.callpal::rti                     570      6.19%     99.92% # number of callpals executed
system.cpu1.kern.callpal::callsys                   2      0.02%     99.95% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  5      0.05%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  9212                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  2                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                576                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  3                      
system.cpu1.kern.mode_good::user                    2                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.001736                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.010327                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel           4737000      0.00%      0.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user              304500      0.00%      0.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        466373506500    100.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       9                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             3672                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          488.047871                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             311181                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             4116                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            75.602770                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   488.047871                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.953218                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.953218                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          425                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           628102                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          628102                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       197708                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         197708                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       104564                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        104564                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1676                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1676                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1608                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1608                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       302272                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          302272                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       302272                       # number of overall hits
system.cpu1.dcache.overall_hits::total         302272                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         4954                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         4954                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          544                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          544                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          137                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          137                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          178                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          178                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5498                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5498                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5498                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5498                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       202662                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       202662                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       105108                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       105108                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1786                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1786                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       307770                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       307770                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       307770                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       307770                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.024445                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024445                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005176                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005176                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.075565                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.075565                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.099664                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.099664                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.017864                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017864                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.017864                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017864                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          504                       # number of writebacks
system.cpu1.dcache.writebacks::total              504                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             3756                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           65767324                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         15409.401125                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1882182                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1882182                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       935457                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         935457                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       935457                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          935457                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       935457                       # number of overall hits
system.cpu1.icache.overall_hits::total         935457                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         3756                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3756                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         3756                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3756                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         3756                       # number of overall misses
system.cpu1.icache.overall_misses::total         3756                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       939213                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       939213                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       939213                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       939213                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       939213                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       939213                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.003999                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003999                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.003999                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003999                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.003999                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003999                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         3756                       # number of writebacks
system.cpu1.icache.writebacks::total             3756                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    552387                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   62050     48.19%     48.19% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      1      0.00%     48.19% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    559      0.43%     48.62% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     48.62% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  66155     51.38%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              128766                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    62050     49.78%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       1      0.00%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     559      0.45%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.23% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   62049     49.77%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               124660                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            535186145000     98.04%     98.04% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                  71500      0.00%     98.04% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               27391000      0.01%     98.04% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.00%     98.04% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            10674663500      1.96%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        545888435500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.937934                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.968113                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      0.06%      0.06% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      0.06%      0.12% # number of syscalls executed
system.cpu2.kern.syscall::4                        99      5.70%      5.81% # number of syscalls executed
system.cpu2.kern.syscall::6                        18      1.04%      6.85% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      0.06%      6.90% # number of syscalls executed
system.cpu2.kern.syscall::45                       34      1.96%      8.86% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.06%      8.92% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      0.06%      8.98% # number of syscalls executed
system.cpu2.kern.syscall::73                       21      1.21%     10.18% # number of syscalls executed
system.cpu2.kern.syscall::121                    1561     89.82%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                  1738                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   52      0.04%      0.04% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  148      0.10%      0.14% # number of callpals executed
system.cpu2.kern.callpal::tbi                       3      0.00%      0.14% # number of callpals executed
system.cpu2.kern.callpal::swpipl               125866     87.97%     88.11% # number of callpals executed
system.cpu2.kern.callpal::rdps                   8213      5.74%     93.85% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%     93.85% # number of callpals executed
system.cpu2.kern.callpal::rti                    2339      1.63%     95.48% # number of callpals executed
system.cpu2.kern.callpal::callsys                1749      1.22%     96.71% # number of callpals executed
system.cpu2.kern.callpal::imb                       6      0.00%     96.71% # number of callpals executed
system.cpu2.kern.callpal::rdunique               4707      3.29%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                143084                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             2488                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               2301                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               2302                      
system.cpu2.kern.mode_good::user                 2301                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.925241                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.961161                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       26982796000      4.94%      4.94% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        518838123500     95.06%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     148                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          4563770                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.717388                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          363990316                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          4564175                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            79.749422                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.717388                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999448                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999448                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          405                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        741637451                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       741637451                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    217327674                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      217327674                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    144135136                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     144135136                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      1247845                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1247845                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      1258847                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1258847                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    361462810                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       361462810                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    361462810                       # number of overall hits
system.cpu2.dcache.overall_hits::total      361462810                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      4199000                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4199000                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       353890                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       353890                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        13215                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        13215                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          370                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          370                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      4552890                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4552890                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      4552890                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4552890                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    221526674                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    221526674                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    144489026                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    144489026                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      1261060                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1261060                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      1259217                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1259217                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    366015700                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    366015700                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    366015700                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    366015700                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018955                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018955                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.002449                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.002449                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.010479                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.010479                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000294                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000294                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012439                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012439                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012439                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012439                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      2363465                       # number of writebacks
system.cpu2.dcache.writebacks::total          2363465                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           511765                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999981                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         1091229733                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           512277                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2130.155625                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.999981                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       2183794290                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      2183794290                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   1091129490                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     1091129490                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   1091129490                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      1091129490                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   1091129490                       # number of overall hits
system.cpu2.icache.overall_hits::total     1091129490                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       511770                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       511770                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       511770                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        511770                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       511770                       # number of overall misses
system.cpu2.icache.overall_misses::total       511770                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   1091641260                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   1091641260                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   1091641260                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   1091641260                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   1091641260                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   1091641260                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000469                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000469                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000469                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000469                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000469                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000469                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       511765                       # number of writebacks
system.cpu2.icache.writebacks::total           511765                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     568                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     10617                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    2352     26.48%     26.48% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    559      6.29%     32.77% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     10      0.11%     32.88% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   5962     67.12%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                8883                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     2352     44.69%     44.69% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     559     10.62%     55.31% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      10      0.19%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    2342     44.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 5263                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            545590385000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               27391000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                1902000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              300147000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        545919825000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.392821                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.592480                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1     25.00%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         1     25.00%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     25.00%     75.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     25.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     4                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    2      0.02%      0.02% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   67      0.70%      0.72% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      0.04%      0.77% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 7675     80.59%     81.35% # number of callpals executed
system.cpu3.kern.callpal::rdps                   1119     11.75%     93.10% # number of callpals executed
system.cpu3.kern.callpal::rti                     639      6.71%     99.81% # number of callpals executed
system.cpu3.kern.callpal::callsys                  12      0.13%     99.94% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.01%     99.95% # number of callpals executed
system.cpu3.kern.callpal::rdunique                  5      0.05%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  9524                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              706                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 70                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 70                      
system.cpu3.kern.mode_good::user                   70                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.099150                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.180412                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      545896492000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8516000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      67                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             6475                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          488.363308                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             359014                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             6929                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            51.813249                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   488.363308                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.953835                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.953835                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          448                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           733260                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          733260                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       228400                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         228400                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       120888                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        120888                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2077                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2077                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         2099                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2099                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       349288                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          349288                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       349288                       # number of overall hits
system.cpu3.dcache.overall_hits::total         349288                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7309                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7309                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1216                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1216                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          223                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          223                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          170                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          170                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         8525                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8525                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         8525                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8525                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       235709                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       235709                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       122104                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       122104                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2300                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2300                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         2269                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2269                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       357813                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       357813                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       357813                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       357813                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.031009                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.031009                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.009959                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.009959                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.096957                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.096957                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.074923                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.074923                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.023825                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.023825                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.023825                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.023825                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1526                       # number of writebacks
system.cpu3.dcache.writebacks::total             1526                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             5689                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           58421939                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             6201                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          9421.373811                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          471                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          2253931                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         2253931                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1118432                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1118432                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1118432                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1118432                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1118432                       # number of overall hits
system.cpu3.icache.overall_hits::total        1118432                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         5689                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5689                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         5689                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5689                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         5689                       # number of overall misses
system.cpu3.icache.overall_misses::total         5689                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1124121                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1124121                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1124121                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1124121                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1124121                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1124121                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.005061                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005061                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.005061                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005061                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.005061                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005061                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         5689                       # number of writebacks
system.cpu3.icache.writebacks::total             5689                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     566                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                     10964                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                    2505     27.52%     27.52% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                    559      6.14%     33.67% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      9      0.10%     33.77% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                   6028     66.23%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                9101                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                     2503     44.98%     44.98% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                     559     10.04%     55.02% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       9      0.16%     55.18% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                    2494     44.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                 5565                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            545795134000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22               27391000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                1715000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31              300348500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        546124588500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                 0.999202                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.413736                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.611471                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::1                         1      7.69%      7.69% # number of syscalls executed
system.cpu4.kern.syscall::3                         1      7.69%     15.38% # number of syscalls executed
system.cpu4.kern.syscall::6                         1      7.69%     23.08% # number of syscalls executed
system.cpu4.kern.syscall::17                        1      7.69%     30.77% # number of syscalls executed
system.cpu4.kern.syscall::33                        1      7.69%     38.46% # number of syscalls executed
system.cpu4.kern.syscall::45                        3     23.08%     61.54% # number of syscalls executed
system.cpu4.kern.syscall::71                        4     30.77%     92.31% # number of syscalls executed
system.cpu4.kern.syscall::74                        1      7.69%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                    13                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    7      0.07%      0.07% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   62      0.64%      0.71% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.01%      0.72% # number of callpals executed
system.cpu4.kern.callpal::swpipl                 7864     80.67%     81.39% # number of callpals executed
system.cpu4.kern.callpal::rdps                   1119     11.48%     92.87% # number of callpals executed
system.cpu4.kern.callpal::wrusp                     1      0.01%     92.88% # number of callpals executed
system.cpu4.kern.callpal::rti                     669      6.86%     99.74% # number of callpals executed
system.cpu4.kern.callpal::callsys                  17      0.17%     99.92% # number of callpals executed
system.cpu4.kern.callpal::imb                       3      0.03%     99.95% # number of callpals executed
system.cpu4.kern.callpal::rdunique                  5      0.05%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                  9748                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              730                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 99                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 98                      
system.cpu4.kern.mode_good::user                   99                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.134247                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.237636                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel      546056129000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            75806000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      62                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements            15608                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          484.788671                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             461984                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            16120                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            28.659057                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   484.788671                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.946853                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.946853                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0          457                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           961914                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          961914                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       267018                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         267018                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       181640                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        181640                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         2845                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         2845                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         2756                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         2756                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       448658                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          448658                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       448658                       # number of overall hits
system.cpu4.dcache.overall_hits::total         448658                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         9985                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         9985                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         7511                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         7511                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          246                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          246                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data          290                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          290                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        17496                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         17496                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        17496                       # number of overall misses
system.cpu4.dcache.overall_misses::total        17496                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       277003                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       277003                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       189151                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       189151                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         3091                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         3091                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         3046                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         3046                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       466154                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       466154                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       466154                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       466154                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.036047                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.036047                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.039709                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.039709                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.079586                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.079586                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.095207                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.095207                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.037533                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.037533                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.037533                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.037533                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8577                       # number of writebacks
system.cpu4.dcache.writebacks::total             8577                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             7914                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.999916                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          105050262                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             8425                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         12468.873828                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.999916                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     1.000000                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          2711439                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         2711439                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1343847                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1343847                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1343847                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1343847                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1343847                       # number of overall hits
system.cpu4.icache.overall_hits::total        1343847                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         7915                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         7915                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         7915                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          7915                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         7915                       # number of overall misses
system.cpu4.icache.overall_misses::total         7915                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1351762                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1351762                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1351762                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1351762                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1351762                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1351762                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.005855                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.005855                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.005855                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.005855                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.005855                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.005855                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         7914                       # number of writebacks
system.cpu4.icache.writebacks::total             7914                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     568                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                      9764                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                    2260     26.23%     26.23% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                    559      6.49%     32.72% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      9      0.10%     32.83% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                   5787     67.17%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                8615                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                     2260     44.50%     44.50% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                     559     11.01%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       9      0.18%     55.68% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                    2251     44.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                 5079                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            545597975000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22               27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                1737000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31              292625500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        545919728500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.388975                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.589553                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     1                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu5.kern.callpal::swpctx                    9      0.10%      0.11% # number of callpals executed
system.cpu5.kern.callpal::swpipl                 7477     81.43%     81.54% # number of callpals executed
system.cpu5.kern.callpal::rdps                   1118     12.18%     93.72% # number of callpals executed
system.cpu5.kern.callpal::rti                     570      6.21%     99.92% # number of callpals executed
system.cpu5.kern.callpal::callsys                   2      0.02%     99.95% # number of callpals executed
system.cpu5.kern.callpal::rdunique                  5      0.05%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                  9182                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              579                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  2                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  2                      
system.cpu5.kern.mode_good::user                    2                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.003454                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.006885                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel      466376362500    100.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user              304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       9                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             4924                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          488.653350                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             300669                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             5368                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            56.011364                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   488.653350                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.954401                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.954401                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses           610315                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses          610315                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       190104                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         190104                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       101921                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        101921                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1220                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1220                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1577                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1577                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       292025                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          292025                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       292025                       # number of overall hits
system.cpu5.dcache.overall_hits::total         292025                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         5676                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         5676                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          568                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          568                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data          614                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          614                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data          209                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          209                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         6244                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          6244                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         6244                       # number of overall misses
system.cpu5.dcache.overall_misses::total         6244                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       195780                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       195780                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       102489                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       102489                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1786                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1786                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       298269                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       298269                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       298269                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       298269                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.028992                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.028992                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.005542                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.005542                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.334787                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.334787                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.117021                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.117021                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.020934                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.020934                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.020934                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.020934                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          905                       # number of writebacks
system.cpu5.dcache.writebacks::total              905                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             3447                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           68523557                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             3959                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         17308.299318                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst          512                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          485                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses          1810067                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses         1810067                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       899863                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         899863                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       899863                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          899863                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       899863                       # number of overall hits
system.cpu5.icache.overall_hits::total         899863                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         3447                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         3447                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         3447                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          3447                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         3447                       # number of overall misses
system.cpu5.icache.overall_misses::total         3447                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       903310                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       903310                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       903310                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       903310                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       903310                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       903310                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.003816                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.003816                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.003816                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.003816                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.003816                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.003816                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         3447                       # number of writebacks
system.cpu5.icache.writebacks::total             3447                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     568                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      9764                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                    2260     26.23%     26.23% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                    559      6.49%     32.72% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      9      0.10%     32.83% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                   5787     67.17%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                8615                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                     2260     44.50%     44.50% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                     559     11.01%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       9      0.18%     55.68% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                    2251     44.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                 5079                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            545597406000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22               27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                1732500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31              293199000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        545919728500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.388975                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.589553                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                     1                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu6.kern.callpal::swpctx                    9      0.10%      0.11% # number of callpals executed
system.cpu6.kern.callpal::swpipl                 7477     81.43%     81.54% # number of callpals executed
system.cpu6.kern.callpal::rdps                   1118     12.18%     93.72% # number of callpals executed
system.cpu6.kern.callpal::rti                     570      6.21%     99.92% # number of callpals executed
system.cpu6.kern.callpal::callsys                   2      0.02%     99.95% # number of callpals executed
system.cpu6.kern.callpal::rdunique                  5      0.05%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                  9182                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              579                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  2                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  2                      
system.cpu6.kern.mode_good::user                    2                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.003454                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.006885                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel      466376205000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user              304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       9                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements             3072                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          488.030017                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             303138                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             3514                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            86.265794                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   488.030017                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.953184                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.953184                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           610415                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          610415                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       192311                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         192311                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       101913                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        101913                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1722                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1722                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1579                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1579                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       294224                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          294224                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       294224                       # number of overall hits
system.cpu6.dcache.overall_hits::total         294224                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         4406                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         4406                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          563                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          563                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          122                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          122                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data          207                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          207                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         4969                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          4969                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         4969                       # number of overall misses
system.cpu6.dcache.overall_misses::total         4969                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       196717                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       196717                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       102476                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       102476                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1786                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1786                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       299193                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       299193                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       299193                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       299193                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.022398                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.022398                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.005494                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.005494                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.066161                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.066161                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.115901                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.115901                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.016608                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.016608                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.016608                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.016608                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          412                       # number of writebacks
system.cpu6.dcache.writebacks::total              412                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             3448                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          176370060                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             3960                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         44537.893939                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses          1812964                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses         1812964                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       901310                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         901310                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       901310                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          901310                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       901310                       # number of overall hits
system.cpu6.icache.overall_hits::total         901310                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         3448                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         3448                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         3448                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          3448                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         3448                       # number of overall misses
system.cpu6.icache.overall_misses::total         3448                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       904758                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       904758                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       904758                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       904758                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       904758                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       904758                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.003811                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.003811                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.003811                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.003811                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.003811                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.003811                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         3448                       # number of writebacks
system.cpu6.icache.writebacks::total             3448                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     568                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                      9808                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                    2274     26.26%     26.26% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                    559      6.46%     32.72% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                     17      0.20%     32.91% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                   5809     67.09%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                8659                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                     2274     44.39%     44.39% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                     559     10.91%     55.30% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                      17      0.33%     55.63% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                    2273     44.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                 5123                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            545597804500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22               27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                1976500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31              292556500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        545919728500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.391289                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.591639                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu7.kern.syscall::total                     1                       # number of syscalls executed
system.cpu7.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu7.kern.callpal::swpctx                    9      0.10%      0.11% # number of callpals executed
system.cpu7.kern.callpal::swpipl                 7521     81.52%     81.63% # number of callpals executed
system.cpu7.kern.callpal::rdps                   1118     12.12%     93.75% # number of callpals executed
system.cpu7.kern.callpal::rti                     570      6.18%     99.92% # number of callpals executed
system.cpu7.kern.callpal::callsys                   2      0.02%     99.95% # number of callpals executed
system.cpu7.kern.callpal::rdunique                  5      0.05%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                  9226                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel              579                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  2                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  2                      
system.cpu7.kern.mode_good::user                    2                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.003454                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.006885                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel      466376326000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user              304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       9                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements             3283                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          495.269870                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             300845                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             3741                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            80.418337                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   495.269870                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.967324                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.967324                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          433                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses           609732                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses          609732                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       191535                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         191535                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       102125                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        102125                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1716                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1716                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1590                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1590                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       293660                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          293660                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       293660                       # number of overall hits
system.cpu7.dcache.overall_hits::total         293660                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         4512                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         4512                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          607                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          607                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data          129                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          129                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data          207                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          207                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         5119                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          5119                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         5119                       # number of overall misses
system.cpu7.dcache.overall_misses::total         5119                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       196047                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       196047                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       102732                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       102732                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1845                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1845                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1797                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1797                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       298779                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       298779                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       298779                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       298779                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.023015                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.023015                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.005909                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.005909                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.069919                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.069919                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.115192                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.115192                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.017133                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.017133                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.017133                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.017133                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          386                       # number of writebacks
system.cpu7.dcache.writebacks::total              386                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements             3474                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           78016213                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             3986                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         19572.557200                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst            1                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst          511                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.001953                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.998047                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          484                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          1813466                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         1813466                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       901522                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         901522                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       901522                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          901522                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       901522                       # number of overall hits
system.cpu7.icache.overall_hits::total         901522                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst         3474                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         3474                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst         3474                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          3474                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst         3474                       # number of overall misses
system.cpu7.icache.overall_misses::total         3474                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       904996                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       904996                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       904996                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       904996                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       904996                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       904996                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.003839                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.003839                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.003839                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.003839                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.003839                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.003839                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks         3474                       # number of writebacks
system.cpu7.icache.writebacks::total             3474                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   4                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    32768                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          4                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                14865                       # Transaction distribution
system.iobus.trans_dist::ReadResp               14865                       # Transaction distribution
system.iobus.trans_dist::WriteReq               15040                       # Transaction distribution
system.iobus.trans_dist::WriteResp              15040                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        14158                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio        19798                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        24780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        58784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         1026                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         1026                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   59810                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        56632                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio        27217                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        12390                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        96266                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        32776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        32776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   129042                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                  513                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  529                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 4617                       # Number of tag accesses
system.iocache.tags.data_accesses                4617                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            1                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                1                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          512                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          512                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 1                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            1                       # number of overall misses
system.iocache.overall_misses::total                1                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            1                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              1                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          512                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          512                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               1                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              1                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             512                       # number of writebacks
system.iocache.writebacks::total                  512                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests      10215010                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests      5002597                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests       231200                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops         6843866                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops      6831363                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops        12503                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq               14864                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp            4768608                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq              12246                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp             12246                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty      2366185                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean       460005                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict          2154757                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq             2702                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq           1500                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp            4202                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq            354906                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp           354906                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq         525603                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq       4228141                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side         9731                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        64477                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         7825                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side        14063                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.icache.mem_side::system.l2cache0.cpu_side      1480291                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side     13648847                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.icache.mem_side::system.l2cache0.cpu_side        13364                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side        22273                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total               15260871                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       341952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       344260                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       260416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       380104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.icache.mem_side::system.l2cache0.cpu_side     61985344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side    443458518                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.icache.mem_side::system.l2cache0.cpu_side       491200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side       645976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total               507907770                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                         13778534                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples          24018766                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.312673                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.515137                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                16922426     70.46%     70.46% # Request fanout histogram
system.l2bus0.snoop_fanout::1                 6872261     28.61%     99.07% # Request fanout histogram
system.l2bus0.snoop_fanout::2                   37165      0.15%     99.22% # Request fanout histogram
system.l2bus0.snoop_fanout::3                  184229      0.77%     99.99% # Request fanout histogram
system.l2bus0.snoop_fanout::4                    2685      0.01%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total            24018766                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         99306                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        34883                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests        37685                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           22090                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         9606                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops        12484                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              43974                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq               2282                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp              2282                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty        10280                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         7255                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             7859                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq             1411                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            913                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp            2324                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              7838                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             7838                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq          18284                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         25690                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side        21003                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side        50892                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side         6967                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side        17136                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side         7084                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side        12421                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.icache.mem_side::system.l2cache1.cpu_side         8769                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side        13958                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                 138230                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side       837632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side      1662776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side       225280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side       480840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side       232704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side       336136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.icache.mem_side::system.l2cache1.cpu_side       338880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side       342216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 4456464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                          7505346                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples           7604479                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.019577                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.229165                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                 7535836     99.10%     99.10% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   25343      0.33%     99.43% # Request fanout histogram
system.l2bus1.snoop_fanout::2                   15911      0.21%     99.64% # Request fanout histogram
system.l2bus1.snoop_fanout::3                   17848      0.23%     99.87% # Request fanout histogram
system.l2bus1.snoop_fanout::4                    9541      0.13%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total             7604479                       # Request fanout histogram
system.l2cache0.tags.replacements             3738459                       # number of replacements
system.l2cache0.tags.tagsinuse            3963.975661                       # Cycle average of tags in use
system.l2cache0.tags.total_refs               5988718                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs             3741700                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.600534                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1499.242578                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst     5.804622                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data     1.514764                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst     1.100530                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data     3.634156                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.inst   345.406924                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data  2100.956531                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.inst     2.080533                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data     4.235024                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.366026                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.001417                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.000370                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.000269                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.000887                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.inst     0.084328                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.512929                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.inst     0.000508                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.001034                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.967767                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3241                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         3226                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.791260                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses            84772317                       # Number of tag accesses
system.l2cache0.tags.data_accesses           84772317                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks      2366185                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total      2366185                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks       460005                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total       460005                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data           38                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus2.data           85                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus3.data            5                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total            129                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data           19                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus2.data           40                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total           61                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data           14                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data            6                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus2.data       123122                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus3.data          113                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total          123255                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst         3087                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         3543                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus2.inst       491926                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus3.inst         4360                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total       502916                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data         1686                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         3177                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data       733341                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data         3534                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total       741738                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst         3087                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data         1700                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         3543                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data         3183                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.inst       491926                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data       856463                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.inst         4360                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data         3647                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total            1367909                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst         3087                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data         1700                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         3543                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data         3183                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.inst       491926                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data       856463                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.inst         4360                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data         3647                       # number of overall hits
system.l2cache0.overall_hits::total           1367909                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data         1499                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data          225                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus2.data          283                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus3.data          223                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total         2230                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data          642                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data          127                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data          160                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data          125                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total         1054                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data          296                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data          177                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus2.data       230141                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus3.data          802                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total        231416                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         1301                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst          213                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus2.inst        19844                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus3.inst         1329                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total        22687                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data          537                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data          698                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data      3474115                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data         2700                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total      3478050                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         1301                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data          833                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst          213                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data          875                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.inst        19844                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data      3704256                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.inst         1329                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data         3502                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total          3732153                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         1301                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data          833                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst          213                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data          875                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.inst        19844                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data      3704256                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.inst         1329                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data         3502                       # number of overall misses
system.l2cache0.overall_misses::total         3732153                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks      2366185                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total      2366185                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks       460005                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total       460005                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data         1500                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data          263                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus2.data          368                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus3.data          228                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total         2359                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data          643                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data          146                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data          200                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data          126                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total         1115                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data          310                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data          183                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus2.data       353263                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus3.data          915                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total       354671                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         4388                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         3756                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus2.inst       511770                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus3.inst         5689                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total       525603                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data         2223                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         3875                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data      4207456                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data         6234                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total      4219788                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         4388                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data         2533                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         3756                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         4058                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.inst       511770                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data      4560719                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.inst         5689                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data         7149                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total        5100062                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         4388                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data         2533                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         3756                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         4058                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.inst       511770                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data      4560719                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.inst         5689                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data         7149                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total       5100062                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.999333                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.855513                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus2.data     0.769022                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus3.data     0.978070                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.945316                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.998445                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.869863                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data     0.992063                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.945291                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.954839                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.967213                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus2.data     0.651472                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus3.data     0.876503                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.652481                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.296490                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.056709                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus2.inst     0.038775                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus3.inst     0.233609                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.043164                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.241565                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.180129                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.825704                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.433109                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.824224                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.296490                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.328859                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.056709                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.215623                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.inst     0.038775                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.812209                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.inst     0.233609                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.489859                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.731786                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.296490                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.328859                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.056709                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.215623                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.inst     0.038775                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.812209                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.inst     0.233609                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.489859                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.731786                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks        1818727                       # number of writebacks
system.l2cache0.writebacks::total             1818727                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               12449                       # number of replacements
system.l2cache1.tags.tagsinuse            3924.831859                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 57690                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               16489                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                3.498696                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   342.463475                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst    81.778893                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data   969.594054                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst    10.723096                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data   825.281898                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst     0.577159                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data   765.423506                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.inst   157.556380                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.data   771.433397                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.083609                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.019966                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.236717                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.002618                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.201485                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.000141                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.186871                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.inst     0.038466                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.data     0.188338                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.958211                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4040                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0         1008                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         2917                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              639918                       # Number of tag accesses
system.l2cache1.tags.data_accesses             639918                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks        10280                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total        10280                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         7255                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         7255                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus4.data            4                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus6.data            2                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              6                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus4.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus4.data          434                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus5.data           20                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus6.data           14                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus7.data           17                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             485                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst         5978                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst         3442                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst         3444                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus7.inst         3180                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total        16044                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data         5192                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data         5583                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data         4046                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data         3314                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total        18135                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst         5978                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data         5626                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst         3442                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data         5603                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst         3444                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data         4060                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.inst         3180                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data         3331                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total              34664                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst         5978                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data         5626                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst         3442                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data         5603                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst         3444                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data         4060                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.inst         3180                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data         3331                       # number of overall hits
system.l2cache1.overall_hits::total             34664                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data          390                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data          305                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data          298                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data          354                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total         1347                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data          268                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data          167                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data          163                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data          186                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          784                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data         6597                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data          148                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data          144                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus7.data          230                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          7119                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst         1937                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst            5                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst            4                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus7.inst          294                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         2240                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data         4176                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data           80                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data           66                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus7.data         1225                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         5547                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst         1937                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data        10773                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst            5                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data          228                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data          210                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.inst          294                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.data         1455                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            14906                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst         1937                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data        10773                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst            5                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data          228                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst            4                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data          210                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.inst          294                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.data         1455                       # number of overall misses
system.l2cache1.overall_misses::total           14906                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks        10280                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total        10280                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         7255                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         7255                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data          394                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data          305                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data          300                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data          354                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total         1353                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data          269                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data          167                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data          163                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data          186                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          785                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data         7031                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data          168                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data          158                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus7.data          247                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         7604                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst         7915                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst         3447                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst         3448                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus7.inst         3474                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total        18284                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data         9368                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data         5663                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data         4112                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data         4539                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        23682                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst         7915                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data        16399                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst         3447                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data         5831                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst         3448                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data         4270                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.inst         3474                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data         4786                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          49570                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst         7915                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data        16399                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst         3447                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data         5831                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst         3448                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data         4270                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.inst         3474                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data         4786                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         49570                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data     0.989848                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data     0.993333                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.995565                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data     0.996283                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.998726                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data     0.938273                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data     0.880952                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data     0.911392                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus7.data     0.931174                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.936218                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.244725                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.001451                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.001160                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus7.inst     0.084629                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.122511                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.445773                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.014127                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.016051                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus7.data     0.269883                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.234229                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.244725                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.656930                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.001451                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.039101                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.001160                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.049180                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.inst     0.084629                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.data     0.304012                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.300706                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.244725                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.656930                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.001451                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.039101                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.001160                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.049180                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.inst     0.084629                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.data     0.304012                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.300706                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           3270                       # number of writebacks
system.l2cache1.writebacks::total                3270                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq              14864                       # Transaction distribution
system.membus0.trans_dist::ReadResp           3520347                       # Transaction distribution
system.membus0.trans_dist::WriteReq             14528                       # Transaction distribution
system.membus0.trans_dist::WriteResp            14528                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty      1819826                       # Transaction distribution
system.membus0.trans_dist::CleanEvict         1900883                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq            4242                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq          2210                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp           5614                       # Transaction distribution
system.membus0.trans_dist::ReadExReq           234089                       # Transaction distribution
system.membus0.trans_dist::ReadExResp          233641                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq      3505483                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq          512                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp          512                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port       825699                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     10364042                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        54220                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total     11243961                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        21216                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         4564                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        25780                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port         1520                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total         1538                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total              11271279                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port     33288640                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    321952640                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        78010                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total    355319290                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       498688                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave        18256                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       516944                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port        31744                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total        32832                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total              355869066                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                        10023124                       # Total snoops (count)
system.membus0.snoop_fanout::samples         17521507                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.572011                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.494787                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                7499019     42.80%     42.80% # Request fanout histogram
system.membus0.snoop_fanout::3               10022488     57.20%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total           17521507                       # Request fanout histogram
system.membus1.trans_dist::ReadResp           3435664                       # Transaction distribution
system.membus1.trans_dist::WriteReq              2282                       # Transaction distribution
system.membus1.trans_dist::WriteResp             2282                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty      1578444                       # Transaction distribution
system.membus1.trans_dist::CleanEvict         1884861                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq            2004                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           995                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp           2605                       # Transaction distribution
system.membus1.trans_dist::ReadExReq            33455                       # Transaction distribution
system.membus1.trans_dist::ReadExResp           33182                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq      3435664                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        23442                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        26306                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        49748                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     10361690                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total     10361690                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total              10411438                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       643712                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       519760                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1163472                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    321881344                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total    321881344                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total              323044816                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                          584910                       # Total snoops (count)
system.membus1.snoop_fanout::samples          7520926                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.077448                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.267302                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                6938442     92.26%     92.26% # Request fanout histogram
system.membus1.snoop_fanout::2                 582484      7.74%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total            7520926                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements      5003627                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.969786                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          376                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs      5003640                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000075                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     1.385829                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.000043                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.000160                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.inst     0.006200                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.data    14.576495                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.inst     0.000182                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.data     0.000877                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.086614                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.000003                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.000010                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.inst     0.000387                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.data     0.911031                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.inst     0.000011                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.data     0.000055                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.998112                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses     60300970                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses     60300970                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks      1575749                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total      1575749                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus2.data           31                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total           31                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus2.data          260                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus3.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total          261                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus2.data          291                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus3.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total          292                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus2.data          291                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus3.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::total          292                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data           65                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data           18                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus2.data           55                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus3.data           12                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          150                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data           11                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data           13                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus2.data            9                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus3.data            9                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           42                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data           10                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data           88                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus2.data        25623                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus3.data          645                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total        26366                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data          100                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data           77                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.inst         2016                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.data      3425327                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.inst           54                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.data          545                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total      3428119                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data          110                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data          165                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.inst         2016                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.data      3450950                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.data         1190                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total      3454485                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data          110                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data          165                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.inst         2016                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.data      3450950                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.data         1190                       # number of overall misses
system.numa_caches_downward0.overall_misses::total      3454485                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks      1575749                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total      1575749                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data           65                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data           18                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus2.data           55                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus3.data           12                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          150                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus3.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           42                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data           10                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data           88                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus2.data        25654                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus3.data          645                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total        26397                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data          100                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data           77                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.inst         2016                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.data      3425587                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.inst           54                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.data          546                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total      3428380                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data          110                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data          165                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.inst         2016                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.data      3451241                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.inst           54                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.data         1191                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total      3454777                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data          110                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data          165                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.inst         2016                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.data      3451241                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.inst           54                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.data         1191                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total      3454777                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus2.data     0.998792                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.998826                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.999924                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.998168                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999924                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.data     0.999916                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.data     0.999160                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999915                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.data     0.999916                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.data     0.999160                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999915                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks      1575445                       # number of writebacks
system.numa_caches_downward0.writebacks::total      1575445                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         3625                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse     8.031592                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs          175                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         3641                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.048064                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     0.002402                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     2.828837                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     0.487932                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     0.005374                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     0.016102                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     0.014088                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.inst     2.109256                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.data     2.567598                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.000150                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.176802                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.030496                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.000336                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.001006                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.000880                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.inst     0.131829                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.data     0.160475                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.501974                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses       104730                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses       104730                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          624                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          624                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus4.data            2                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_downward1.demand_hits::switch_cpus4.data            2                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            2                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus4.data            2                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            2                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data          351                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data          350                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus6.data          342                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus7.data          358                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total         1401                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data          227                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data          152                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data          149                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus7.data          166                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          694                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus4.data         2383                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus5.data            4                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus6.data            2                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus7.data           74                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total         2463                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst         1762                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data         1495                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst            5                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data           27                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst            4                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data           26                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.inst          294                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.data         1134                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         4747                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst         1762                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data         3878                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst            5                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data           31                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst            4                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data           28                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.inst          294                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.data         1208                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         7210                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst         1762                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data         3878                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst            5                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data           31                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst            4                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data           28                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.inst          294                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.data         1208                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         7210                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          624                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          624                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data          351                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data          350                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus6.data          342                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus7.data          358                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total         1401                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data          227                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data          152                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data          149                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus7.data          166                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          694                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus4.data         2385                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus5.data            4                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus6.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus7.data           74                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total         2465                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst         1762                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data         1495                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data           27                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data           26                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.inst          294                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.data         1134                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         4747                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst         1762                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data         3880                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst            5                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data           31                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst            4                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data           28                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.inst          294                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.data         1208                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         7212                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst         1762                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data         3880                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst            5                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data           31                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst            4                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data           28                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.inst          294                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.data         1208                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         7212                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus4.data     0.999161                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.999189                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data     0.999485                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999723                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data     0.999485                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999723                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          606                       # number of writebacks
system.numa_caches_downward1.writebacks::total          606                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         3604                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse     8.031583                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs          178                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         3620                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.049171                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.002138                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     2.829025                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     0.488000                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.005374                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     0.016102                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     0.014088                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.inst     2.109256                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.data     2.567598                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.000134                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.176814                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.030500                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.000336                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.001006                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.000880                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.inst     0.131829                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.data     0.160475                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.501974                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses       104547                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses       104547                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          606                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          606                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total            3                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus4.data            2                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus4.data            5                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            5                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus4.data            5                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            5                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data          351                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data          350                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus6.data          342                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus7.data          358                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total         1401                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data          227                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data          152                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data          149                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus7.data          166                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          694                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data         2380                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus5.data            4                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data            2                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus7.data           74                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total         2460                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst         1762                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data         1493                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst            5                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data           27                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst            4                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data           26                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.inst          294                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.data         1134                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         4745                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst         1762                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data         3873                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst            5                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data           31                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst            4                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data           28                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.inst          294                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.data         1208                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         7205                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst         1762                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data         3873                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst            5                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data           31                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst            4                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data           28                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.inst          294                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.data         1208                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         7205                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          606                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          606                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data          351                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data          350                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus6.data          342                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus7.data          358                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total         1401                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data          227                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data          152                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data          149                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus7.data          166                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          694                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data         2383                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus5.data            4                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus7.data           74                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total         2463                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst         1762                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data         1495                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data           27                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data           26                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.inst          294                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.data         1134                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         4747                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst         1762                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data         3878                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst            5                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data           31                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst            4                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data           28                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.inst          294                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.data         1208                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         7210                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst         1762                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data         3878                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst            5                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data           31                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst            4                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data           28                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.inst          294                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.data         1208                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         7210                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data     0.998741                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.998782                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data     0.998662                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999579                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data     0.998711                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999307                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data     0.998711                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999307                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          587                       # number of writebacks
system.numa_caches_upward0.writebacks::total          587                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements      5003094                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.958161                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs          343                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs      5003105                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000069                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     1.405544                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.000036                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     0.000508                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.inst     0.006134                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.data    14.544861                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.inst     0.000177                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.data     0.000902                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.087847                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.000002                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.000032                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.inst     0.000383                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.data     0.909054                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.inst     0.000011                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.data     0.000056                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.997385                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses     60295627                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses     60295627                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks      1575445                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total      1575445                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus2.data           21                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total           21                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus2.data          242                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total          242                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus2.data          263                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total          263                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus2.data          263                       # number of overall hits
system.numa_caches_upward1.overall_hits::total          263                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data           65                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data           18                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus2.data           55                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus3.data           12                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          150                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data           11                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data           13                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus2.data            9                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus3.data            9                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           42                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data           10                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data           88                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus2.data        25602                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus3.data          645                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total        26345                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data          100                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data           77                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.inst         2016                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.data      3425085                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.inst           54                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.data          545                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total      3427877                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data          110                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data          165                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.inst         2016                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.data      3450687                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.data         1190                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total      3454222                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data          110                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data          165                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.inst         2016                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.data      3450687                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.data         1190                       # number of overall misses
system.numa_caches_upward1.overall_misses::total      3454222                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks      1575445                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total      1575445                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data           65                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data           18                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus2.data           55                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus3.data           12                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          150                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus3.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           42                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data           10                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data           88                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus2.data        25623                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus3.data          645                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total        26366                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data          100                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data           77                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.inst         2016                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.data      3425327                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.inst           54                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.data          545                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total      3428119                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data          110                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data          165                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.inst         2016                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.data      3450950                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.inst           54                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.data         1190                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total      3454485                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data          110                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data          165                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.inst         2016                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.data      3450950                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.inst           54                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.data         1190                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total      3454485                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus2.data     0.999180                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999204                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.999929                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999929                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.data     0.999924                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999924                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.data     0.999924                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999924                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks      1575174                       # number of writebacks
system.numa_caches_upward1.writebacks::total      1575174                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              899333                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 8                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses              96                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             517602                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses             39                       # DTB write accesses
system.switch_cpus0.dtb.data_hits             1416935                       # DTB hits
system.switch_cpus0.dtb.data_misses                 8                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses             135                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             484387                       # ITB hits
system.switch_cpus0.itb.fetch_misses                6                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         484393                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              1091777066                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            4422191                       # Number of instructions committed
system.switch_cpus0.committedOps              4422191                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      4250290                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           134                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             355691                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       292544                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             4250290                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  134                       # number of float instructions
system.switch_cpus0.num_int_register_reads      5508079                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      3308176                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs              1422540                       # number of memory refs
system.switch_cpus0.num_load_insts             904343                       # Number of load instructions
system.switch_cpus0.num_store_insts            518197                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1087357085.053938                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      4419980.946062                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.004048                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.995952                       # Percentage of idle cycles
system.switch_cpus0.Branches                   712725                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        20211      0.46%      0.46% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          2777998     62.82%     63.28% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            7071      0.16%     63.44% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     63.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              4      0.00%     63.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     63.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     63.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     63.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     63.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     63.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     63.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     63.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     63.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     63.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     63.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     63.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     63.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     63.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     63.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     63.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     63.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     63.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     63.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     63.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     63.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     63.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     63.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     63.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     63.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     63.44% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          961619     21.75%     85.18% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         519317     11.74%     96.93% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        135979      3.07%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           4422199                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              204421                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 8                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses              96                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             107460                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses             39                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              311881                       # DTB hits
system.switch_cpus1.dtb.data_misses                 8                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses             135                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             117940                       # ITB hits
system.switch_cpus1.itb.fetch_misses                6                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         117946                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              1091840025                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             939205                       # Number of instructions committed
system.switch_cpus1.committedOps               939205                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       900891                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           134                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              38384                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        70022                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              900891                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  134                       # number of float instructions
system.switch_cpus1.num_int_register_reads      1235751                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       715120                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               312539                       # number of memory refs
system.switch_cpus1.num_load_insts             204483                       # Number of load instructions
system.switch_cpus1.num_store_insts            108056                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1090901672.085007                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      938352.914993                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000859                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999141                       # Percentage of idle cycles
system.switch_cpus1.Branches                   127291                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         5403      0.58%      0.58% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           574046     61.12%     61.70% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            3632      0.39%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              4      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          208148     22.16%     84.24% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         108061     11.51%     95.75% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         39919      4.25%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            939213                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           222728322                       # DTB read hits
system.switch_cpus2.dtb.read_misses            403727                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       215152599                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          145750183                       # DTB write hits
system.switch_cpus2.dtb.write_misses             4222                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses      139777862                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           368478505                       # DTB hits
system.switch_cpus2.dtb.data_misses            407949                       # DTB misses
system.switch_cpus2.dtb.data_acv                   14                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       354930461                       # DTB accesses
system.switch_cpus2.itb.fetch_hits         1038931294                       # ITB hits
system.switch_cpus2.itb.fetch_misses              779                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses     1038932073                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              1091776676                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         1091233297                       # Number of instructions committed
system.switch_cpus2.committedOps           1091233297                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    982554710                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses       6256355                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           69668023                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts    113043007                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           982554710                       # number of integer instructions
system.switch_cpus2.num_fp_insts              6256355                       # number of float instructions
system.switch_cpus2.num_int_register_reads   1309154329                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    683775091                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads      3126461                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      3125499                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            368946946                       # number of memory refs
system.switch_cpus2.num_load_insts          223191471                       # Number of load instructions
system.switch_cpus2.num_store_insts         145755475                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      544629.379003                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1091232046.620997                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.999501                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.000499                       # Percentage of idle cycles
system.switch_cpus2.Branches                194214089                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     95617672      8.76%      8.76% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        620868623     56.87%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          158556      0.01%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           3771      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp             77      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            166      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             19      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       224601906     20.57%     86.22% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      145759113     13.35%     99.58% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       4631356      0.42%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        1091641260                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              237409                       # DTB read hits
system.switch_cpus3.dtb.read_misses               334                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1928                       # DTB read accesses
system.switch_cpus3.dtb.write_hits             124837                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            919                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              362246                       # DTB hits
system.switch_cpus3.dtb.data_misses               372                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2847                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             141405                       # ITB hits
system.switch_cpus3.itb.fetch_misses              131                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         141536                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              1091840218                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts            1123728                       # Number of instructions committed
system.switch_cpus3.committedOps              1123728                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses      1079434                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           430                       # Number of float alu accesses
system.switch_cpus3.num_func_calls              42715                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        91750                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts             1079434                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  430                       # number of float instructions
system.switch_cpus3.num_int_register_reads      1477450                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       852609                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          219                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          223                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               364011                       # number of memory refs
system.switch_cpus3.num_load_insts             238355                       # Number of load instructions
system.switch_cpus3.num_store_insts            125656                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1090716890.646900                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      1123327.353100                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.001029                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.998971                       # Percentage of idle cycles
system.switch_cpus3.Branches                   154949                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         8252      0.73%      0.73% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           696691     61.98%     62.71% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            3921      0.35%     63.06% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     63.06% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             28      0.00%     63.06% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     63.06% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     63.06% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     63.06% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     63.06% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     63.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     63.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     63.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     63.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     63.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     63.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     63.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     63.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     63.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     63.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     63.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     63.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     63.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     63.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     63.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     63.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     63.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     63.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     63.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     63.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     63.06% # Class of executed instruction
system.switch_cpus3.op_class::MemRead          243108     21.63%     84.69% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite         125671     11.18%     95.87% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         46447      4.13%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total           1124121                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits              279572                       # DTB read hits
system.switch_cpus4.dtb.read_misses               379                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses           34145                       # DTB read accesses
system.switch_cpus4.dtb.write_hits             192717                       # DTB write hits
system.switch_cpus4.dtb.write_misses              106                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses          15555                       # DTB write accesses
system.switch_cpus4.dtb.data_hits              472289                       # DTB hits
system.switch_cpus4.dtb.data_misses               485                       # DTB misses
system.switch_cpus4.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           49700                       # DTB accesses
system.switch_cpus4.itb.fetch_hits             279380                       # ITB hits
system.switch_cpus4.itb.fetch_misses              158                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses         279538                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles              1092250136                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts            1351272                       # Number of instructions committed
system.switch_cpus4.committedOps              1351272                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses      1296534                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses          3752                       # Number of float alu accesses
system.switch_cpus4.num_func_calls              45695                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts       112618                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts             1296534                       # number of integer instructions
system.switch_cpus4.num_fp_insts                 3752                       # number of float instructions
system.switch_cpus4.num_int_register_reads      1805578                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       979381                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads         2433                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes         2420                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs               474062                       # number of memory refs
system.switch_cpus4.num_load_insts             280473                       # Number of load instructions
system.switch_cpus4.num_store_insts            193589                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      1090898704.717074                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      1351431.282926                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.001237                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.998763                       # Percentage of idle cycles
system.switch_cpus4.Branches                   179620                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass        15118      1.12%      1.12% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu           802496     59.37%     60.49% # Class of executed instruction
system.switch_cpus4.op_class::IntMult            3989      0.30%     60.78% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     60.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd           1176      0.09%     60.87% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     60.87% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     60.87% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     60.87% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv            227      0.02%     60.88% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     60.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     60.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     60.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     60.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     60.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     60.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     60.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     60.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     60.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     60.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     60.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     60.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     60.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     60.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     60.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     60.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     60.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     60.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     60.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     60.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     60.88% # Class of executed instruction
system.switch_cpus4.op_class::MemRead          286356     21.18%     82.07% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite         193661     14.33%     96.39% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess         48739      3.61%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total           1351762                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits              197560                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 8                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses              96                       # DTB read accesses
system.switch_cpus5.dtb.write_hits             104863                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses             39                       # DTB write accesses
system.switch_cpus5.dtb.data_hits              302423                       # DTB hits
system.switch_cpus5.dtb.data_misses                 8                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses             135                       # DTB accesses
system.switch_cpus5.itb.fetch_hits             117670                       # ITB hits
system.switch_cpus5.itb.fetch_misses                6                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses         117676                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              1091840025                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             903302                       # Number of instructions committed
system.switch_cpus5.committedOps               903302                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       865492                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses           134                       # Number of float alu accesses
system.switch_cpus5.num_func_calls              37216                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        66027                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              865492                       # number of integer instructions
system.switch_cpus5.num_fp_insts                  134                       # number of float instructions
system.switch_cpus5.num_int_register_reads      1185248                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       686889                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs               303081                       # number of memory refs
system.switch_cpus5.num_load_insts             197622                       # Number of load instructions
system.switch_cpus5.num_store_insts            105459                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      1090937563.683383                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      902461.316617                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.000827                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.999173                       # Percentage of idle cycles
system.switch_cpus5.Branches                   121714                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         5359      0.59%      0.59% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu           547930     60.66%     61.25% # Class of executed instruction
system.switch_cpus5.op_class::IntMult            3483      0.39%     61.64% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     61.64% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              4      0.00%     61.64% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     61.64% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     61.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     61.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     61.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     61.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     61.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     61.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus5.op_class::MemRead          201272     22.28%     83.92% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite         105463     11.68%     95.59% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess         39799      4.41%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            903310                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits              198507                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 8                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses              96                       # DTB read accesses
system.switch_cpus6.dtb.write_hits             104859                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses             39                       # DTB write accesses
system.switch_cpus6.dtb.data_hits              303366                       # DTB hits
system.switch_cpus6.dtb.data_misses                 8                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses             135                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             117670                       # ITB hits
system.switch_cpus6.itb.fetch_misses                6                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         117676                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              1091840025                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             904750                       # Number of instructions committed
system.switch_cpus6.committedOps               904750                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       866931                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses           134                       # Number of float alu accesses
system.switch_cpus6.num_func_calls              37210                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        66890                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              866931                       # number of integer instructions
system.switch_cpus6.num_fp_insts                  134                       # number of float instructions
system.switch_cpus6.num_int_register_reads      1186322                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       687481                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs               304024                       # number of memory refs
system.switch_cpus6.num_load_insts             198569                       # Number of load instructions
system.switch_cpus6.num_store_insts            105455                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1090936116.143221                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      903908.856779                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.000828                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.999172                       # Percentage of idle cycles
system.switch_cpus6.Branches                   122582                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         5356      0.59%      0.59% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           548437     60.62%     61.21% # Class of executed instruction
system.switch_cpus6.op_class::IntMult            3483      0.38%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              4      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::MemRead          202219     22.35%     83.94% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite         105460     11.66%     95.60% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess         39799      4.40%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            904758                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits              197838                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 8                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses              96                       # DTB read accesses
system.switch_cpus7.dtb.write_hits             105118                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses             39                       # DTB write accesses
system.switch_cpus7.dtb.data_hits              302956                       # DTB hits
system.switch_cpus7.dtb.data_misses                 8                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses             135                       # DTB accesses
system.switch_cpus7.itb.fetch_hits             118066                       # ITB hits
system.switch_cpus7.itb.fetch_misses                6                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses         118072                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              1091840025                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts             904988                       # Number of instructions committed
system.switch_cpus7.committedOps               904988                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses       867060                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses           134                       # Number of float alu accesses
system.switch_cpus7.num_func_calls              37286                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts        66046                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts              867060                       # number of integer instructions
system.switch_cpus7.num_fp_insts                  134                       # number of float instructions
system.switch_cpus7.num_int_register_reads      1187449                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes       688196                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs               303614                       # number of memory refs
system.switch_cpus7.num_load_insts             197900                       # Number of load instructions
system.switch_cpus7.num_store_insts            105714                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      1090935878.218802                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      904146.781198                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000828                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999172                       # Percentage of idle cycles
system.switch_cpus7.Branches                   121863                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass         5335      0.59%      0.59% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu           548894     60.65%     61.24% # Class of executed instruction
system.switch_cpus7.op_class::IntMult            3482      0.38%     61.63% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     61.63% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              4      0.00%     61.63% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     61.63% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     61.63% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     61.63% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     61.63% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     61.63% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     61.63% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     61.63% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     61.63% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     61.63% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     61.63% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     61.63% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     61.63% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     61.63% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     61.63% # Class of executed instruction
system.switch_cpus7.op_class::MemRead          201577     22.27%     83.90% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite         105729     11.68%     95.58% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess         39975      4.42%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total            904996                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp        3432866                       # Transaction distribution
system.system_bus.trans_dist::WriteReq           2282                       # Transaction distribution
system.system_bus.trans_dist::WriteResp          2282                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty      1576051                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict      1880304                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq         1751                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          854                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp         2287                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq         29081                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp        28829                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq      3432866                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     10363169                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total     10363169                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        26284                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        26284                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total           10389453                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    321915520                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total    321915520                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       518480                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       518480                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total           322434000                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                      5600784                       # Total snoops (count)
system.system_bus.snoop_fanout::samples      12520909                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.447070                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.497191                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1             6923189     55.29%     55.29% # Request fanout histogram
system.system_bus.snoop_fanout::2             5597720     44.71%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total        12520909                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
