C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2014 17:11:36 PAGE 1   


C51 COMPILER V9.51, COMPILATION OF MODULE CYFITTER_CFG
OBJECT MODULE PLACED IN .\DP8051\DP8051_Keil_951\Debug\cyfitter_cfg.obj
COMPILER INVOKED BY: C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\import\keil\pk51\9.51\C51\BIN\c51.exe .\Gene
                    -rated_Source\PSoC3\cyfitter_cfg.c NOIV LARGE MODDP2 OMF2 VB(1) PR(.\DP8051\DP8051_Keil_951\Debug\cyfitter_cfg.lst) CD DB
                    - NOIP OT(2,SIZE) DF(DEBUG) INCDIR(.,.\Generated_Source\PSoC3) OJ(.\DP8051\DP8051_Keil_951\Debug\cyfitter_cfg.obj)

line level    source

   1          /*******************************************************************************
   2          * FILENAME: cyfitter_cfg.c
   3          * PSoC Creator 3.0 SP1
   4          *
   5          * Description:
   6          * This file is automatically generated by PSoC Creator with device 
   7          * initialization code.  Except for the user defined sections in
   8          * CyClockStartupError(), this file should not be modified.
   9          *
  10          ********************************************************************************
  11          * Copyright 2013, Cypress Semiconductor Corporation.  All rights reserved.
  12          * You may use this file only in accordance with the license, terms, conditions, 
  13          * disclaimers, and limitations in the end user license agreement accompanying 
  14          * the software package with which this file was provided.
  15          ********************************************************************************/
  16          
  17          #include <string.h>
  18          #include <cytypes.h>
  19          #include <cydevice_trm.h>
  20          #include <cyfitter.h>
  21          #include <CyLib.h>
  22          #include <cyfitter_cfg.h>
  23          
  24          #define CY_NEED_CYCLOCKSTARTUPERROR 1
  25          
  26          
  27          #if defined(__C51__) || defined(__CX51__)
  28                  #define CYPACKED
  29                  #define CYPACKED_ATTR
  30                  #define CYALIGNED
  31                  
  32              #define CY_CFG_UNUSED
  33                  #define CY_CFG_MEMORY_BARRIER() do { } while (0)
  34          
  35          
  36          
  37                  #define CYMEMZERO(a,c) cymemzero((a),(c))
  38                  #define CYCONFIGCPY(d,s,c) cyconfigcpy((c),(s),(d))
  39                  #define CYCONFIGCPYCODE(d,s,c) cyconfigcpycode((c),(s),(d))
  40          #else
                      #error Unsupported toolchain
              #endif
  43          
  44          
  45          
  46          /* Clock startup error codes                                                   */
  47          #define CYCLOCKSTART_NO_ERROR    0u
  48          #define CYCLOCKSTART_XTAL_ERROR  1u
  49          #define CYCLOCKSTART_32KHZ_ERROR 2u
  50          #define CYCLOCKSTART_PLL_ERROR   3u
  51          
  52          #ifdef CY_NEED_CYCLOCKSTARTUPERROR
  53          /*******************************************************************************
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2014 17:11:36 PAGE 2   

  54          * Function Name: CyClockStartupError
  55          ********************************************************************************
  56          * Summary:
  57          *  If an error is encountered during clock configuration (crystal startup error,
  58          *  PLL lock error, etc.), the system will end up here.  Unless reimplemented by
  59          *  the customer, this function will stop in an infinite loop.
  60          *
  61          * Parameters:
  62          *   void
  63          *
  64          * Return:
  65          *   void
  66          *
  67          *******************************************************************************/
  68          CY_CFG_UNUSED
  69          static void CyClockStartupError(uint8 errorCode);
  70          CY_CFG_UNUSED
  71          static void CyClockStartupError(uint8 errorCode)
  72          {
  73   1          /* To remove the compiler warning if errorCode not used.                */
  74   1          errorCode = errorCode;
  75   1      
  76   1          /* `#START CyClockStartupError` */
  77   1      
  78   1          /* If we have a clock startup error (bad MHz crystal, PLL lock, etc.),  */
  79   1          /* we will end up here to allow the customer to implement something to  */
  80   1          /* deal with the clock condition.                                       */
  81   1      
  82   1          /* `#END` */
  83   1      
  84   1          /* If nothing else, stop here since the clocks have not started         */
  85   1          /* correctly.                                                           */
  86   1          while(1) {}
  87   1      }
  88          #endif
  89          
  90          #define cfg_byte_table ((const void CYFAR *)0x080000u)
  91          /* UDB_1_4_0_CONFIG Address: CYDEV_UCFG_B0_P1_U1_BASE Size (bytes): 128 */
  92          #define BS_UDB_1_4_0_CONFIG_VAL ((const uint8 CYFAR *)0x000804FCu)
  93          
  94          /* IOPINS0_4 Address: CYREG_PRT4_DR Size (bytes): 10 */
  95          #define BS_IOPINS0_4_VAL ((const uint8 CYFAR *)0x0008057Cu)
  96          
  97          /* IOPINS0_6 Address: CYREG_PRT6_DM0 Size (bytes): 8 */
  98          #define BS_IOPINS0_6_VAL ((const uint8 CYFAR *)0x00080588u)
  99          
 100          /* CYDEV_CLKDIST_ACFG0_CFG0 Address: CYREG_CLKDIST_ACFG0_CFG0 Size (bytes): 4 */
 101          #define BS_CYDEV_CLKDIST_ACFG0_CFG0_VAL ((const uint8 CYFAR *)0x00080590u)
 102          
 103          
 104          /*******************************************************************************
 105          * Function Name: ClockSetup
 106          ********************************************************************************
 107          *
 108          * Summary:
 109          *  Performs the initialization of all of the clocks in the device based on the
 110          *  settings in the Clock tab of the DWR.  This includes enabling the requested
 111          *  clocks and setting the necessary dividers to produce the desired frequency. 
 112          *
 113          * Parameters:
 114          *  void
 115          *
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2014 17:11:36 PAGE 3   

 116          * Return:
 117          *  void
 118          *
 119          *******************************************************************************/
 120          static void ClockSetup(void);
 121          static void ClockSetup(void)
 122          {
 123   1              uint32 timeout;
 124   1              uint8 pllLock;
 125   1      
 126   1      
 127   1              /* Configure Digital Clocks based on settings from Clock DWR */
 128   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG0_CFG0), 0x0000u);
 129   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG0_CFG0 + 0x2u), 0x50u);
 130   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG1_CFG0), 0x0017u);
 131   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG1_CFG0 + 0x2u), 0x18u);
 132   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG2_CFG0), 0x0017u);
 133   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG2_CFG0 + 0x2u), 0x18u);
 134   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG3_CFG0), 0x0019u);
 135   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG3_CFG0 + 0x2u), 0x18u);
 136   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG4_CFG0), 0x752Fu);
 137   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG4_CFG0 + 0x2u), 0x19u);
 138   1      
 139   1              /* Configure Analog Clocks based on settings from Clock DWR */
 140   1              CYCONFIGCPY((void CYFAR *)(CYREG_CLKDIST_ACFG0_CFG0), (const void CYFAR *)(BS_CYDEV_CLKDIST_ACFG0_CFG0_VA
             -L), 4u);
 141   1      
 142   1              /* Configure ILO based on settings from Clock DWR */
 143   1              CY_SET_REG8((void CYXDATA *)(CYREG_SLOWCLK_ILO_CR0), 0x02u);
 144   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_CR), 0x08u);
 145   1      
 146   1              /* Configure IMO based on settings from Clock DWR */
 147   1              CY_SET_REG8((void CYXDATA *)(CYREG_FASTCLK_IMO_CR), 0x03u);
 148   1              CY_SET_REG8((void CYXDATA *)(CYREG_IMO_TR1), (CY_GET_XTND_REG8((void CYFAR *)CYREG_FLSHID_CUST_TABLES_IMO
             -_3MHZ)));
 149   1      
 150   1              /* Configure PLL based on settings from Clock DWR */
 151   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_FASTCLK_PLL_P), 0x0008u);
 152   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_FASTCLK_PLL_CFG0), 0x1251u);
 153   1              /* Wait up to 250us for the PLL to lock */
 154   1              pllLock = 0u;
 155   1              for (timeout = 250u / 10u; (timeout > 0u) && (pllLock != 0x03u); timeout--)
 156   1              { 
 157   2                      pllLock = 0x03u & ((uint8)((uint8)pllLock << 1) | ((CY_GET_REG8((void CYXDATA *)CYREG_FASTCLK_PLL_SR) & 
             -0x01u) >> 0));
 158   2                      CyDelayCycles(10u * 48u); /* Delay 10us based on 48MHz clock */
 159   2              }
 160   1              /* If we ran out of time the PLL didn't lock so go to the error function */
 161   1              if (timeout == 0u)
 162   1              {
 163   2                      CyClockStartupError(CYCLOCKSTART_PLL_ERROR);
 164   2              }
 165   1      
 166   1              /* Configure Bus/Master Clock based on settings from Clock DWR */
 167   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_MSTR0), 0x0100u);
 168   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_MSTR0), 0x07u);
 169   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_BCFG0), 0x00u);
 170   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_BCFG2), 0x48u);
 171   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_MSTR0), 0x00u);
 172   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_LD), 0x02u);
 173   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DLY1), 0x04u);
 174   1      
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2014 17:11:36 PAGE 4   

 175   1              CY_SET_REG8((void CYXDATA *)(CYREG_PM_ACT_CFG2), ((CY_GET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG2) | 0x1Fu
             -)));
 176   1              CY_SET_REG8((void CYXDATA *)(CYREG_PM_ACT_CFG1), ((CY_GET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG1) | 0x01u
             -)));
 177   1              CY_SET_REG8((void CYXDATA *)(CYREG_PM_ACT_CFG0), ((CY_GET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG0) | 0x80u
             -)));
 178   1      }
 179          
 180          
 181          /* Analog API Functions */
 182          
 183          
 184          /*******************************************************************************
 185          * Function Name: AnalogSetDefault
 186          ********************************************************************************
 187          *
 188          * Summary:
 189          *  Sets up the analog portions of the chip to default values based on chip
 190          *  configuration options from the project.
 191          *
 192          * Parameters:
 193          *  void
 194          *
 195          * Return:
 196          *  void
 197          *
 198          *******************************************************************************/
 199          static void AnalogSetDefault(void);
 200          static void AnalogSetDefault(void)
 201          {
 202   1              uint8 bg_xover_inl_trim = CY_GET_XTND_REG8((void CYFAR *)(CYREG_FLSHID_MFG_CFG_BG_XOVER_INL_TRIM + 1u));
 203   1              CY_SET_REG8((void CYXDATA *)(CYREG_BG_DFT0), (bg_xover_inl_trim & 0x07u));
 204   1              CY_SET_REG8((void CYXDATA *)(CYREG_BG_DFT1), ((bg_xover_inl_trim >> 4) & 0x0Fu));
 205   1              CY_SET_REG8((void CYXDATA *)CYREG_PRT6_AG, 0x40u);
 206   1              CY_SET_REG8((void CYXDATA *)CYREG_DSM0_SW0, 0x04u);
 207   1              CY_SET_REG8((void CYXDATA *)CYREG_PUMP_CR0, 0x44u);
 208   1      }
 209          
 210          
 211          /*******************************************************************************
 212          * Function Name: SetAnalogRoutingPumps
 213          ********************************************************************************
 214          *
 215          * Summary:
 216          * Enables or disables the analog pumps feeding analog routing switches.
 217          * Intended to be called at startup, based on the Vdda system configuration;
 218          * may be called during operation when the user informs us that the Vdda voltage
 219          * crossed the pump threshold.
 220          *
 221          * Parameters:
 222          *  enabled - 1 to enable the pumps, 0 to disable the pumps
 223          *
 224          * Return:
 225          *  void
 226          *
 227          *******************************************************************************/
 228          void SetAnalogRoutingPumps(uint8 enabled)
 229          {
 230   1              uint8 regValue = CY_GET_REG8((void CYXDATA *)CYREG_PUMP_CR0);
 231   1              if (enabled != 0u)
 232   1              {
 233   2                      regValue |= 0x22u;
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2014 17:11:36 PAGE 5   

 234   2              }
 235   1              else
 236   1              {
 237   2                      regValue &= (uint8)~0x22u;
 238   2              }
 239   1              CY_SET_REG8((void CYXDATA *)CYREG_PUMP_CR0, regValue);
 240   1      }
 241          
 242          #define CY_AMUX_UNUSED CYREG_BOOST_SR
 243          /* This is an implementation detail of the AMux. Code that depends on it may be
 244             incompatible with other versions of PSoC Creator. */
 245          uint8 CYXDATA * const CYCODE ADC_DelSig_1_AMux__addrTable[2] = {
 246                  (uint8 CYXDATA *)CYREG_DSM0_SW3, 
 247                  (uint8 CYXDATA *)CY_AMUX_UNUSED, 
 248          };
 249          
 250          /* This is an implementation detail of the AMux. Code that depends on it may be
 251             incompatible with other versions of PSoC Creator. */
 252          const uint8 CYCODE ADC_DelSig_1_AMux__maskTable[2] = {
 253                  0x40u, 
 254                  0x00u, 
 255          };
 256          
 257          /*******************************************************************************
 258          * Function Name: ADC_DelSig_1_AMux_Set
 259          ********************************************************************************
 260          * Summary:
 261          *  This function is used to set a particular channel as active on the AMux.
 262          *
 263          * Parameters:  
 264          *   channel - The mux channel input to set as active
 265          *
 266          * Return:
 267          *   void
 268          *
 269          *******************************************************************************/
 270          void ADC_DelSig_1_AMux_Set(uint8 channel)
 271          {
 272   1              if (channel < 2)
 273   1              {
 274   2                      *ADC_DelSig_1_AMux__addrTable[channel] |= ADC_DelSig_1_AMux__maskTable[channel];
 275   2              }
 276   1      }
 277          
 278          /*******************************************************************************
 279          * Function Name: ADC_DelSig_1_AMux_Unset
 280          ********************************************************************************
 281          * Summary:
 282          *  This function is used to clear a particular channel from being active on the
 283          *  AMux.
 284          *
 285          * Parameters:  
 286          *   channel - The mux channel input to mark inactive
 287          *
 288          * Return:
 289          *   void
 290          *
 291          *******************************************************************************/
 292          void ADC_DelSig_1_AMux_Unset(uint8 channel)
 293          {
 294   1              if (channel < 2)
 295   1              {
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2014 17:11:36 PAGE 6   

 296   2                      *ADC_DelSig_1_AMux__addrTable[channel] &= (uint8)~ADC_DelSig_1_AMux__maskTable[channel];
 297   2              }
 298   1      }
 299          
 300          
 301          
 302          /*******************************************************************************
 303          * Function Name: cyfitter_cfg
 304          ********************************************************************************
 305          * Summary:
 306          *  This function is called by the start-up code for the selected device. It
 307          *  performs all of the necessary device configuration based on the design
 308          *  settings.  This includes settings from the Design Wide Resources (DWR) such
 309          *  as Clocks and Pins as well as any component configuration that is necessary.
 310          *
 311          * Parameters:  
 312          *   void
 313          *
 314          * Return:
 315          *   void
 316          *
 317          *******************************************************************************/
 318          
 319          void cyfitter_cfg(void)
 320          {
 321   1              /* Enable/Disable Debug functionality based on settings from System DWR */
 322   1              CY_SET_XTND_REG8((void CYFAR *)CYREG_MLOGIC_DEBUG, (CY_GET_XTND_REG8((void CYFAR *)CYREG_MLOGIC_DEBUG) | 
             -0x05u));
 323   1      
 324   1              {
 325   2      
 326   2                      CYPACKED typedef struct {
 327   2                              void CYFAR *address;
 328   2                              uint16 size;
 329   2                      } CYPACKED_ATTR cfg_memset_t;
 330   2      
 331   2      
 332   2                      CYPACKED typedef struct {
 333   2                              void CYFAR *dest;
 334   2                              const void CYFAR *src;
 335   2                              uint16 size;
 336   2                      } CYPACKED_ATTR cfg_memcpy_t;
 337   2      
 338   2                      static const cfg_memset_t CYCODE cfg_memset_list [] = {
 339   2                              /* address, size */
 340   2                              {(void CYFAR *)(CYREG_PRT0_DR), 64u},
 341   2                              {(void CYFAR *)(CYREG_PRT5_DR), 16u},
 342   2                              {(void CYFAR *)(CYREG_PRT12_DR), 16u},
 343   2                              {(void CYFAR *)(CYREG_PRT15_DR), 16u},
 344   2                              {(void CYFAR *)(CYDEV_UCFG_B0_P0_U0_BASE), 640u},
 345   2                              {(void CYFAR *)(CYDEV_UCFG_B0_P1_ROUTE_BASE), 3328u},
 346   2                              {(void CYFAR *)(CYDEV_UCFG_B1_P2_U0_BASE), 2048u},
 347   2                              {(void CYFAR *)(CYDEV_UCFG_DSI0_BASE), 2560u},
 348   2                              {(void CYFAR *)(CYDEV_UCFG_DSI12_BASE), 512u},
 349   2                              {(void CYFAR *)(CYREG_BCTL0_MDCLK_EN), 32u},
 350   2                      };
 351   2      
 352   2                      static const cfg_memcpy_t CYCODE cfg_memcpy_list [] = {
 353   2                              /* dest, src, size */
 354   2                              {(void CYFAR *)(CYDEV_UCFG_B0_P1_U1_BASE), BS_UDB_1_4_0_CONFIG_VAL, 128u},
 355   2                      };
 356   2      
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2014 17:11:36 PAGE 7   

 357   2                      uint8 CYDATA i;
 358   2      
 359   2                      /* Zero out critical memory blocks before beginning configuration */
 360   2                      for (i = 0u; i < (sizeof(cfg_memset_list)/sizeof(cfg_memset_list[0])); i++)
 361   2                      {
 362   3                              const cfg_memset_t CYCODE * CYDATA ms = &cfg_memset_list[i];
 363   3                              CYMEMZERO(ms->address, ms->size);
 364   3                      }
 365   2      
 366   2                      /* Copy device configuration data into registers */
 367   2                      for (i = 0u; i < (sizeof(cfg_memcpy_list)/sizeof(cfg_memcpy_list[0])); i++)
 368   2                      {
 369   3                              const cfg_memcpy_t CYCODE * CYDATA mc = &cfg_memcpy_list[i];
 370   3                              void * CYDATA destPtr = mc->dest;
 371   3                              const void * CYDATA srcPtr = mc->src;
 372   3                              uint16 CYDATA numBytes = mc->size;
 373   3                              CYCONFIGCPY(destPtr, srcPtr, numBytes);
 374   3                      }
 375   2      
 376   2                      cfg_write_bytes(cfg_byte_table);
 377   2      
 378   2                      /* Perform normal device configuration. Order is not critical for these items. */
 379   2                      CY_SET_REG8((void CYXDATA *)(CYREG_DSM0_CR3), 0x0Au);
 380   2      
 381   2                      /* Enable digital routing */
 382   2                      CY_SET_XTND_REG8((void CYFAR *)CYREG_BCTL0_BANK_CTL, CY_GET_XTND_REG8((void CYFAR *)CYREG_BCTL0_BANK_CTL
             -) | 0x02u);
 383   2                      CY_SET_XTND_REG8((void CYFAR *)CYREG_BCTL1_BANK_CTL, CY_GET_XTND_REG8((void CYFAR *)CYREG_BCTL1_BANK_CTL
             -) | 0x02u);
 384   2      
 385   2                      /* Enable UDB array */
 386   2                      CY_SET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG0, CY_GET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG0) | 0x40u);
 387   2                      CY_SET_REG8((void CYXDATA *)CYREG_PM_AVAIL_CR2, CY_GET_REG8((void CYXDATA *)CYREG_PM_AVAIL_CR2) | 0x10u)
             -;
 388   2              }
 389   1      
 390   1              /* Perform second pass device configuration. These items must be configured in specific order after the r
             -egular configuration is done. */
 391   1              CYCONFIGCPY((void CYFAR *)(CYREG_PRT4_DR), (const void CYFAR *)(BS_IOPINS0_4_VAL), 10u);
 392   1              CYCONFIGCPY((void CYFAR *)(CYREG_PRT6_DM0), (const void CYFAR *)(BS_IOPINS0_6_VAL), 8u);
 393   1              CY_SET_REG8((void CYXDATA *)(CYREG_INTC_CSR_EN), 0x01u);
 394   1      
 395   1              /* Switch Boost to the precision bandgap reference from its internal reference */
 396   1              CY_SET_REG8((void CYXDATA *)CYREG_BOOST_CR2, (CY_GET_REG8((void CYXDATA *)CYREG_BOOST_CR2) | 0x08u));
 397   1              if (CYDEV_CHIP_REV_ACTUAL < 5u)
 398   1              {
 399   2                      CY_SET_REG8((void CYXDATA *)CYREG_PWRSYS_WAKE_TR2, 0x3Au);
 400   2              }
 401   1      
 402   1      
 403   1              /* Set Flash Cycles based on max possible frequency in case a glitch occurs during ClockSetup(). */
 404   1              CY_SET_REG8((void CYXDATA *)(CYREG_CACHE_CR), (((CYDEV_INSTRUCT_CACHE_ENABLED) != 0) ? 0xF1u : 0xC0u));
 405   1              /* Setup clocks based on selections from Clock DWR */
 406   1              ClockSetup();
 407   1              /* Set Flash Cycles based on newly configured 24.00MHz Bus Clock. */
 408   1              CY_SET_REG8((void CYXDATA *)(CYREG_CACHE_CR), (((CYDEV_INSTRUCT_CACHE_ENABLED) != 0) ? 0xB1u : 0x80u));
 409   1      
 410   1              /* Perform basic analog initialization to defaults */
 411   1              AnalogSetDefault();
 412   1      
 413   1              /* Configure alternate active mode */
 414   1              CYCONFIGCPY((void CYFAR *)CYDEV_PM_STBY_BASE, (const void CYFAR *)CYDEV_PM_ACT_BASE, 14u);
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2014 17:11:36 PAGE 8   

 415   1              CY_SET_REG8((void CYXDATA *)CYREG_PM_STBY_CFG0, CY_GET_REG8((void CYXDATA *)CYREG_PM_STBY_CFG0) & (uint8)
             -~0x02u);        /* Disable CPU */
 416   1      }
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2014 17:11:36 PAGE 9   

ASSEMBLY LISTING OF GENERATED OBJECT CODE


             ; FUNCTION _CyClockStartupError (BEGIN)
                                           ; SOURCE LINE # 71
0000 900000      R     MOV     DPTR,#errorCode
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 72
                                           ; SOURCE LINE # 74
0005 900000      R     MOV     DPTR,#errorCode
0008 E0                MOVX    A,@DPTR
0009 FF                MOV     R7,A
000A 900000      R     MOV     DPTR,#errorCode
000D EF                MOV     A,R7
000E F0                MOVX    @DPTR,A
000F         ?C0001:
                                           ; SOURCE LINE # 86
000F 80FE              SJMP    ?C0001
0011 22                RET     
             ; FUNCTION _CyClockStartupError (END)

             ; FUNCTION ClockSetup (BEGIN)
                                           ; SOURCE LINE # 121
                                           ; SOURCE LINE # 122
                                           ; SOURCE LINE # 128
0000 7B00              MOV     R3,#00H
0002 7A40              MOV     R2,#040H
0004 7980              MOV     R1,#080H
0006 7D00              MOV     R5,#00H
0008 7C00              MOV     R4,#00H
000A 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 129
000D 904082            MOV     DPTR,#04082H
0010 7450              MOV     A,#050H
0012 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 130
0013 7B00              MOV     R3,#00H
0015 7A40              MOV     R2,#040H
0017 7984              MOV     R1,#084H
0019 7D17              MOV     R5,#017H
001B 7C00              MOV     R4,#00H
001D 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 131
0020 904086            MOV     DPTR,#04086H
0023 7418              MOV     A,#018H
0025 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 132
0026 7B00              MOV     R3,#00H
0028 7A40              MOV     R2,#040H
002A 7988              MOV     R1,#088H
002C 7D17              MOV     R5,#017H
002E 7C00              MOV     R4,#00H
0030 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 133
0033 90408A            MOV     DPTR,#0408AH
0036 7418              MOV     A,#018H
0038 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 134
0039 7B00              MOV     R3,#00H
003B 7A40              MOV     R2,#040H
003D 798C              MOV     R1,#08CH
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2014 17:11:36 PAGE 10  

003F 7D19              MOV     R5,#019H
0041 7C00              MOV     R4,#00H
0043 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 135
0046 90408E            MOV     DPTR,#0408EH
0049 7418              MOV     A,#018H
004B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 136
004C 7B00              MOV     R3,#00H
004E 7A40              MOV     R2,#040H
0050 7990              MOV     R1,#090H
0052 7D2F              MOV     R5,#02FH
0054 7C75              MOV     R4,#075H
0056 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 137
0059 904092            MOV     DPTR,#04092H
005C 7419              MOV     A,#019H
005E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 140
005F 7B08              MOV     R3,#08H
0061 7A05              MOV     R2,#05H
0063 7990              MOV     R1,#090H
0065 C003              PUSH    AR3
0067 C002              PUSH    AR2
0069 C001              PUSH    AR1
006B 7B00              MOV     R3,#00H
006D 7A41              MOV     R2,#041H
006F 7900              MOV     R1,#00H
0071 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
0074 120000      E     LCALL   ?C?PSTXDATA
0077 D001              POP     AR1
0079 D002              POP     AR2
007B D003              POP     AR3
007D 7F04              MOV     R7,#04H
007F 7E00              MOV     R6,#00H
0081 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 143
0084 904300            MOV     DPTR,#04300H
0087 7402              MOV     A,#02H
0089 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 144
008A 904000            MOV     DPTR,#04000H
008D 7408              MOV     A,#08H
008F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 147
0090 904200            MOV     DPTR,#04200H
0093 7403              MOV     A,#03H
0095 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 148
0096 7B0C              MOV     R3,#0CH
0098 7A01              MOV     R2,#01H
009A 7908              MOV     R1,#08H
009C 120000      E     LCALL   _cyread8
009F 9046A1            MOV     DPTR,#046A1H
00A2 EF                MOV     A,R7
00A3 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 151
00A4 7B00              MOV     R3,#00H
00A6 7A42              MOV     R2,#042H
00A8 7922              MOV     R1,#022H
00AA 7D08              MOV     R5,#08H
00AC 7C00              MOV     R4,#00H
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2014 17:11:36 PAGE 11  

00AE 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 152
00B1 7B00              MOV     R3,#00H
00B3 7A42              MOV     R2,#042H
00B5 7920              MOV     R1,#020H
00B7 7D51              MOV     R5,#051H
00B9 7C12              MOV     R4,#012H
00BB 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 154
00BE 900000      R     MOV     DPTR,#pllLock
00C1 E4                CLR     A
00C2 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 155
00C3 7F19              MOV     R7,#019H
00C5 7E00              MOV     R6,#00H
00C7 7D00              MOV     R5,#00H
00C9 7C00              MOV     R4,#00H
00CB 900000      R     MOV     DPTR,#timeout
00CE 120000      E     LCALL   ?C?LSTXDATA
00D1         ?C0004:
00D1 900000      R     MOV     DPTR,#timeout
00D4 120000      E     LCALL   ?C?LLDXDATA
00D7 D3                SETB    C
00D8 EF                MOV     A,R7
00D9 9400              SUBB    A,#00H
00DB EE                MOV     A,R6
00DC 9400              SUBB    A,#00H
00DE 404E              JC      ?C0005
00E0 900000      R     MOV     DPTR,#pllLock
00E3 E0                MOVX    A,@DPTR
00E4 FF                MOV     R7,A
00E5 EF                MOV     A,R7
00E6 6403              XRL     A,#03H
00E8 6044              JZ      ?C0005
                                           ; SOURCE LINE # 156
                                           ; SOURCE LINE # 157
00EA 904225            MOV     DPTR,#04225H
00ED E0                MOVX    A,@DPTR
00EE FF                MOV     R7,A
00EF EF                MOV     A,R7
00F0 5401              ANL     A,#01H
00F2 FF                MOV     R7,A
00F3 7E00              MOV     R6,#00H
00F5 900000      R     MOV     DPTR,#pllLock
00F8 E0                MOVX    A,@DPTR
00F9 FE                MOV     R6,A
00FA EE                MOV     A,R6
00FB 25E0              ADD     A,ACC
00FD FE                MOV     R6,A
00FE EE                MOV     A,R6
00FF 4F                ORL     A,R7
0100 FF                MOV     R7,A
0101 EF                MOV     A,R7
0102 5403              ANL     A,#03H
0104 FF                MOV     R7,A
0105 900000      R     MOV     DPTR,#pllLock
0108 EF                MOV     A,R7
0109 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 158
010A 7FE0              MOV     R7,#0E0H
010C 7E01              MOV     R6,#01H
010E 7D00              MOV     R5,#00H
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2014 17:11:36 PAGE 12  

0110 7C00              MOV     R4,#00H
0112 120000      E     LCALL   _CyDelayCycles
                                           ; SOURCE LINE # 159
0115 900000      R     MOV     DPTR,#timeout
0118 120000      E     LCALL   ?C?LLDXDATA
011B 7BFF              MOV     R3,#0FFH
011D 7AFF              MOV     R2,#0FFH
011F 79FF              MOV     R1,#0FFH
0121 78FF              MOV     R0,#0FFH
0123 120000      E     LCALL   ?C?LADD
0126 900000      R     MOV     DPTR,#timeout
0129 120000      E     LCALL   ?C?LSTXDATA
012C 80A3              SJMP    ?C0004
012E         ?C0005:
                                           ; SOURCE LINE # 161
012E 900000      R     MOV     DPTR,#timeout
0131 120000      E     LCALL   ?C?LLDXDATA
0134 EF                MOV     A,R7
0135 4E                ORL     A,R6
0136 7005              JNZ     ?C0007
                                           ; SOURCE LINE # 162
                                           ; SOURCE LINE # 163
0138 7F03              MOV     R7,#03H
013A 120000      R     LCALL   _CyClockStartupError
                                           ; SOURCE LINE # 164
013D         ?C0007:
                                           ; SOURCE LINE # 167
013D 7B00              MOV     R3,#00H
013F 7A40              MOV     R2,#040H
0141 7904              MOV     R1,#04H
0143 7D00              MOV     R5,#00H
0145 7C01              MOV     R4,#01H
0147 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 168
014A 904004            MOV     DPTR,#04004H
014D 7407              MOV     A,#07H
014F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 169
0150 904006            MOV     DPTR,#04006H
0153 E4                CLR     A
0154 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 170
0155 904008            MOV     DPTR,#04008H
0158 7448              MOV     A,#048H
015A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 171
015B 904004            MOV     DPTR,#04004H
015E E4                CLR     A
015F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 172
0160 904001            MOV     DPTR,#04001H
0163 7402              MOV     A,#02H
0165 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 173
0166 90400B            MOV     DPTR,#0400BH
0169 7404              MOV     A,#04H
016B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 175
016C 9043A2            MOV     DPTR,#043A2H
016F E0                MOVX    A,@DPTR
0170 FF                MOV     R7,A
0171 EF                MOV     A,R7
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2014 17:11:36 PAGE 13  

0172 441F              ORL     A,#01FH
0174 FF                MOV     R7,A
0175 9043A2            MOV     DPTR,#043A2H
0178 EF                MOV     A,R7
0179 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 176
017A 9043A1            MOV     DPTR,#043A1H
017D E0                MOVX    A,@DPTR
017E FF                MOV     R7,A
017F EF                MOV     A,R7
0180 4401              ORL     A,#01H
0182 FF                MOV     R7,A
0183 9043A1            MOV     DPTR,#043A1H
0186 EF                MOV     A,R7
0187 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 177
0188 9043A0            MOV     DPTR,#043A0H
018B E0                MOVX    A,@DPTR
018C FF                MOV     R7,A
018D EF                MOV     A,R7
018E 4480              ORL     A,#080H
0190 FF                MOV     R7,A
0191 9043A0            MOV     DPTR,#043A0H
0194 EF                MOV     A,R7
0195 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 178
0196 22                RET     
             ; FUNCTION ClockSetup (END)

             ; FUNCTION AnalogSetDefault (BEGIN)
                                           ; SOURCE LINE # 200
                                           ; SOURCE LINE # 201
                                           ; SOURCE LINE # 202
0000 7B0C              MOV     R3,#0CH
0002 7A01              MOV     R2,#01H
0004 79CF              MOV     R1,#0CFH
0006 120000      E     LCALL   _cyread8
0009 900000      R     MOV     DPTR,#bg_xover_inl_trim
000C EF                MOV     A,R7
000D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 203
000E 900000      R     MOV     DPTR,#bg_xover_inl_trim
0011 E0                MOVX    A,@DPTR
0012 FF                MOV     R7,A
0013 EF                MOV     A,R7
0014 5407              ANL     A,#07H
0016 FF                MOV     R7,A
0017 90586E            MOV     DPTR,#0586EH
001A EF                MOV     A,R7
001B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 204
001C 900000      R     MOV     DPTR,#bg_xover_inl_trim
001F E0                MOVX    A,@DPTR
0020 FF                MOV     R7,A
0021 EF                MOV     A,R7
0022 C4                SWAP    A
0023 540F              ANL     A,#0FH
0025 FF                MOV     R7,A
0026 EF                MOV     A,R7
0027 540F              ANL     A,#0FH
0029 FF                MOV     R7,A
002A 90586F            MOV     DPTR,#0586FH
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2014 17:11:36 PAGE 14  

002D EF                MOV     A,R7
002E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 205
002F 90516D            MOV     DPTR,#0516DH
0032 7440              MOV     A,#040H
0034 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 206
0035 905B00            MOV     DPTR,#05B00H
0038 7404              MOV     A,#04H
003A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 207
003B 905876            MOV     DPTR,#05876H
003E 7444              MOV     A,#044H
0040 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 208
0041 22                RET     
             ; FUNCTION AnalogSetDefault (END)

             ; FUNCTION _SetAnalogRoutingPumps (BEGIN)
                                           ; SOURCE LINE # 228
0000 900000      R     MOV     DPTR,#enabled
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 229
                                           ; SOURCE LINE # 230
0005 905876            MOV     DPTR,#05876H
0008 E0                MOVX    A,@DPTR
0009 FF                MOV     R7,A
000A 900000      R     MOV     DPTR,#regValue
000D EF                MOV     A,R7
000E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 231
000F 900000      R     MOV     DPTR,#enabled
0012 E0                MOVX    A,@DPTR
0013 FF                MOV     R7,A
0014 EF                MOV     A,R7
0015 6010              JZ      ?C0010
                                           ; SOURCE LINE # 232
                                           ; SOURCE LINE # 233
0017 900000      R     MOV     DPTR,#regValue
001A E0                MOVX    A,@DPTR
001B FF                MOV     R7,A
001C EF                MOV     A,R7
001D 4422              ORL     A,#022H
001F FF                MOV     R7,A
0020 900000      R     MOV     DPTR,#regValue
0023 EF                MOV     A,R7
0024 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 234
0025 800E              SJMP    ?C0011
0027         ?C0010:
                                           ; SOURCE LINE # 236
                                           ; SOURCE LINE # 237
0027 900000      R     MOV     DPTR,#regValue
002A E0                MOVX    A,@DPTR
002B FF                MOV     R7,A
002C EF                MOV     A,R7
002D 54DD              ANL     A,#0DDH
002F FF                MOV     R7,A
0030 900000      R     MOV     DPTR,#regValue
0033 EF                MOV     A,R7
0034 F0                MOVX    @DPTR,A
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2014 17:11:36 PAGE 15  

                                           ; SOURCE LINE # 238
0035         ?C0011:
                                           ; SOURCE LINE # 239
0035 900000      R     MOV     DPTR,#regValue
0038 E0                MOVX    A,@DPTR
0039 FF                MOV     R7,A
003A 905876            MOV     DPTR,#05876H
003D EF                MOV     A,R7
003E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 240
003F 22                RET     
             ; FUNCTION _SetAnalogRoutingPumps (END)

             ; FUNCTION _ADC_DelSig_1_AMux_Set (BEGIN)
                                           ; SOURCE LINE # 270
0000 900000      R     MOV     DPTR,#channel
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 271
                                           ; SOURCE LINE # 272
0005 900000      R     MOV     DPTR,#channel
0008 E0                MOVX    A,@DPTR
0009 FF                MOV     R7,A
000A EF                MOV     A,R7
000B C3                CLR     C
000C 9402              SUBB    A,#02H
000E 5036              JNC     ?C0014
                                           ; SOURCE LINE # 273
                                           ; SOURCE LINE # 274
0010 900000      R     MOV     DPTR,#channel
0013 E0                MOVX    A,@DPTR
0014 FF                MOV     R7,A
0015 EF                MOV     A,R7
0016 25E0              ADD     A,ACC
0018 2400        R     ADD     A,#LOW ADC_DelSig_1_AMux__addrTable
001A F582              MOV     DPL,A
001C E4                CLR     A
001D 3400        R     ADDC    A,#HIGH ADC_DelSig_1_AMux__addrTable
001F F583              MOV     DPH,A
0021 E4                CLR     A
0022 93                MOVC    A,@A+DPTR
0023 FE                MOV     R6,A
0024 7401              MOV     A,#01H
0026 93                MOVC    A,@A+DPTR
0027 FF                MOV     R7,A
0028 8F82              MOV     DPL,R7
002A 8E83              MOV     DPH,R6
002C C083              PUSH    DPH
002E C082              PUSH    DPL
0030 E0                MOVX    A,@DPTR
0031 FF                MOV     R7,A
0032 900000      R     MOV     DPTR,#channel
0035 E0                MOVX    A,@DPTR
0036 FE                MOV     R6,A
0037 EE                MOV     A,R6
0038 900000      R     MOV     DPTR,#ADC_DelSig_1_AMux__maskTable
003B 93                MOVC    A,@A+DPTR
003C FE                MOV     R6,A
003D EF                MOV     A,R7
003E 4E                ORL     A,R6
003F FF                MOV     R7,A
0040 D082              POP     DPL
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2014 17:11:36 PAGE 16  

0042 D083              POP     DPH
0044 EF                MOV     A,R7
0045 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 275
                                           ; SOURCE LINE # 276
0046         ?C0014:
0046 22                RET     
             ; FUNCTION _ADC_DelSig_1_AMux_Set (END)

             ; FUNCTION _ADC_DelSig_1_AMux_Unset (BEGIN)
                                           ; SOURCE LINE # 292
0000 900000      R     MOV     DPTR,#channel
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 293
                                           ; SOURCE LINE # 294
0005 900000      R     MOV     DPTR,#channel
0008 E0                MOVX    A,@DPTR
0009 FF                MOV     R7,A
000A EF                MOV     A,R7
000B C3                CLR     C
000C 9402              SUBB    A,#02H
000E 5039              JNC     ?C0016
                                           ; SOURCE LINE # 295
                                           ; SOURCE LINE # 296
0010 900000      R     MOV     DPTR,#channel
0013 E0                MOVX    A,@DPTR
0014 FF                MOV     R7,A
0015 EF                MOV     A,R7
0016 25E0              ADD     A,ACC
0018 2400        R     ADD     A,#LOW ADC_DelSig_1_AMux__addrTable
001A F582              MOV     DPL,A
001C E4                CLR     A
001D 3400        R     ADDC    A,#HIGH ADC_DelSig_1_AMux__addrTable
001F F583              MOV     DPH,A
0021 E4                CLR     A
0022 93                MOVC    A,@A+DPTR
0023 FE                MOV     R6,A
0024 7401              MOV     A,#01H
0026 93                MOVC    A,@A+DPTR
0027 FF                MOV     R7,A
0028 8F82              MOV     DPL,R7
002A 8E83              MOV     DPH,R6
002C C083              PUSH    DPH
002E C082              PUSH    DPL
0030 E0                MOVX    A,@DPTR
0031 FF                MOV     R7,A
0032 900000      R     MOV     DPTR,#channel
0035 E0                MOVX    A,@DPTR
0036 FE                MOV     R6,A
0037 EE                MOV     A,R6
0038 900000      R     MOV     DPTR,#ADC_DelSig_1_AMux__maskTable
003B 93                MOVC    A,@A+DPTR
003C FE                MOV     R6,A
003D EE                MOV     A,R6
003E F4                CPL     A
003F FE                MOV     R6,A
0040 EF                MOV     A,R7
0041 5E                ANL     A,R6
0042 FF                MOV     R7,A
0043 D082              POP     DPL
0045 D083              POP     DPH
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2014 17:11:36 PAGE 17  

0047 EF                MOV     A,R7
0048 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 297
                                           ; SOURCE LINE # 298
0049         ?C0016:
0049 22                RET     
             ; FUNCTION _ADC_DelSig_1_AMux_Unset (END)

             ; FUNCTION cyfitter_cfg (BEGIN)
                                           ; SOURCE LINE # 319
                                           ; SOURCE LINE # 320
                                           ; SOURCE LINE # 322
0000 7B00              MOV     R3,#00H
0002 7A46              MOV     R2,#046H
0004 79E8              MOV     R1,#0E8H
0006 120000      E     LCALL   _cyread8
0009 EF                MOV     A,R7
000A 4405              ORL     A,#05H
000C FD                MOV     R5,A
000D 7B00              MOV     R3,#00H
000F 7A46              MOV     R2,#046H
0011 79E8              MOV     R1,#0E8H
0013 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 324
                                           ; SOURCE LINE # 360
0016 750000      R     MOV     i,#00H
0019         ?C0017:
0019 E500        R     MOV     A,i
001B C3                CLR     C
001C 940A              SUBB    A,#0AH
001E 503A              JNC     ?C0018
                                           ; SOURCE LINE # 361
                                           ; SOURCE LINE # 362
0020 AF00        R     MOV     R7,i
0022 EF                MOV     A,R7
0023 75F005            MOV     B,#05H
0026 A4                MUL     AB
0027 2400        R     ADD     A,#LOW cfg_memset_list
0029 F582              MOV     DPL,A
002B E4                CLR     A
002C 3400        R     ADDC    A,#HIGH cfg_memset_list
002E F583              MOV     DPH,A
0030 AF82              MOV     R7,DPL
0032 AE83              MOV     R6,DPH
0034 8E00        R     MOV     ms,R6
0036 8F00        R     MOV     ms+01H,R7
                                           ; SOURCE LINE # 363
0038 AE00        R     MOV     R6,ms
003A AF00        R     MOV     R7,ms+01H
003C 8F82              MOV     DPL,R7
003E 8E83              MOV     DPH,R6
0040 120000      E     LCALL   ?C?PLDCODE
0043 AE00        R     MOV     R6,ms
0045 AF00        R     MOV     R7,ms+01H
0047 8F82              MOV     DPL,R7
0049 8E83              MOV     DPH,R6
004B 7403              MOV     A,#03H
004D 93                MOVC    A,@A+DPTR
004E FC                MOV     R4,A
004F 7404              MOV     A,#04H
0051 93                MOVC    A,@A+DPTR
0052 FD                MOV     R5,A
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2014 17:11:36 PAGE 18  

0053 120000      E     LCALL   _cymemzero
                                           ; SOURCE LINE # 364
0056 0500        R     INC     i
0058 80BF              SJMP    ?C0017
005A         ?C0018:
                                           ; SOURCE LINE # 367
005A 750000      R     MOV     i,#00H
005D         ?C0020:
005D E500        R     MOV     A,i
005F C3                CLR     C
0060 9401              SUBB    A,#01H
0062 5078              JNC     ?C0021
                                           ; SOURCE LINE # 368
                                           ; SOURCE LINE # 369
0064 AF00        R     MOV     R7,i
0066 EF                MOV     A,R7
0067 75F008            MOV     B,#08H
006A A4                MUL     AB
006B 2400        R     ADD     A,#LOW cfg_memcpy_list
006D F582              MOV     DPL,A
006F E4                CLR     A
0070 3400        R     ADDC    A,#HIGH cfg_memcpy_list
0072 F583              MOV     DPH,A
0074 AF82              MOV     R7,DPL
0076 AE83              MOV     R6,DPH
0078 8E00        R     MOV     mc,R6
007A 8F00        R     MOV     mc+01H,R7
                                           ; SOURCE LINE # 370
007C AE00        R     MOV     R6,mc
007E AF00        R     MOV     R7,mc+01H
0080 8F82              MOV     DPL,R7
0082 8E83              MOV     DPH,R6
0084 120000      E     LCALL   ?C?PLDCODE
0087 8B00        R     MOV     destPtr,R3
0089 8A00        R     MOV     destPtr+01H,R2
008B 8900        R     MOV     destPtr+02H,R1
                                           ; SOURCE LINE # 371
008D AE00        R     MOV     R6,mc
008F AF00        R     MOV     R7,mc+01H
0091 8F82              MOV     DPL,R7
0093 8E83              MOV     DPH,R6
0095 A3                INC     DPTR
0096 A3                INC     DPTR
0097 A3                INC     DPTR
0098 120000      E     LCALL   ?C?PLDCODE
009B 8B00        R     MOV     srcPtr,R3
009D 8A00        R     MOV     srcPtr+01H,R2
009F 8900        R     MOV     srcPtr+02H,R1
                                           ; SOURCE LINE # 372
00A1 AE00        R     MOV     R6,mc
00A3 AF00        R     MOV     R7,mc+01H
00A5 8F82              MOV     DPL,R7
00A7 8E83              MOV     DPH,R6
00A9 7406              MOV     A,#06H
00AB 93                MOVC    A,@A+DPTR
00AC F500        R     MOV     numBytes,A
00AE 7407              MOV     A,#07H
00B0 93                MOVC    A,@A+DPTR
00B1 F500        R     MOV     numBytes+01H,A
                                           ; SOURCE LINE # 373
00B3 AB00        R     MOV     R3,srcPtr
00B5 AA00        R     MOV     R2,srcPtr+01H
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2014 17:11:36 PAGE 19  

00B7 A900        R     MOV     R1,srcPtr+02H
00B9 C003              PUSH    AR3
00BB C002              PUSH    AR2
00BD C001              PUSH    AR1
00BF AB00        R     MOV     R3,destPtr
00C1 AA00        R     MOV     R2,destPtr+01H
00C3 A900        R     MOV     R1,destPtr+02H
00C5 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
00C8 120000      E     LCALL   ?C?PSTXDATA
00CB D001              POP     AR1
00CD D002              POP     AR2
00CF D003              POP     AR3
00D1 AF00        R     MOV     R7,numBytes+01H
00D3 AE00        R     MOV     R6,numBytes
00D5 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 374
00D8 0500        R     INC     i
00DA 8081              SJMP    ?C0020
00DC         ?C0021:
                                           ; SOURCE LINE # 376
00DC 7B08              MOV     R3,#08H
00DE 7A00              MOV     R2,#00H
00E0 7900              MOV     R1,#00H
00E2 120000      E     LCALL   _cfg_write_bytes
                                           ; SOURCE LINE # 379
00E5 905883            MOV     DPTR,#05883H
00E8 740A              MOV     A,#0AH
00EA F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 382
00EB 7B01              MOV     R3,#01H
00ED 7A50              MOV     R2,#050H
00EF 7903              MOV     R1,#03H
00F1 120000      E     LCALL   _cyread8
00F4 EF                MOV     A,R7
00F5 4402              ORL     A,#02H
00F7 FD                MOV     R5,A
00F8 7B01              MOV     R3,#01H
00FA 7A50              MOV     R2,#050H
00FC 7903              MOV     R1,#03H
00FE 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 383
0101 7B01              MOV     R3,#01H
0103 7A50              MOV     R2,#050H
0105 7913              MOV     R1,#013H
0107 120000      E     LCALL   _cyread8
010A EF                MOV     A,R7
010B 4402              ORL     A,#02H
010D FD                MOV     R5,A
010E 7B01              MOV     R3,#01H
0110 7A50              MOV     R2,#050H
0112 7913              MOV     R1,#013H
0114 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 386
0117 9043A0            MOV     DPTR,#043A0H
011A E0                MOVX    A,@DPTR
011B FF                MOV     R7,A
011C EF                MOV     A,R7
011D 4440              ORL     A,#040H
011F FF                MOV     R7,A
0120 9043A0            MOV     DPTR,#043A0H
0123 EF                MOV     A,R7
0124 F0                MOVX    @DPTR,A
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2014 17:11:36 PAGE 20  

                                           ; SOURCE LINE # 387
0125 9043C2            MOV     DPTR,#043C2H
0128 E0                MOVX    A,@DPTR
0129 FF                MOV     R7,A
012A EF                MOV     A,R7
012B 4410              ORL     A,#010H
012D FF                MOV     R7,A
012E 9043C2            MOV     DPTR,#043C2H
0131 EF                MOV     A,R7
0132 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 388
                                           ; SOURCE LINE # 391
0133 7B08              MOV     R3,#08H
0135 7A05              MOV     R2,#05H
0137 797C              MOV     R1,#07CH
0139 C003              PUSH    AR3
013B C002              PUSH    AR2
013D C001              PUSH    AR1
013F 7B00              MOV     R3,#00H
0141 7A51              MOV     R2,#051H
0143 7940              MOV     R1,#040H
0145 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
0148 120000      E     LCALL   ?C?PSTXDATA
014B D001              POP     AR1
014D D002              POP     AR2
014F D003              POP     AR3
0151 7F0A              MOV     R7,#0AH
0153 7E00              MOV     R6,#00H
0155 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 392
0158 7B08              MOV     R3,#08H
015A 7A05              MOV     R2,#05H
015C 7988              MOV     R1,#088H
015E C003              PUSH    AR3
0160 C002              PUSH    AR2
0162 C001              PUSH    AR1
0164 7B00              MOV     R3,#00H
0166 7A51              MOV     R2,#051H
0168 7962              MOV     R1,#062H
016A 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
016D 120000      E     LCALL   ?C?PSTXDATA
0170 D001              POP     AR1
0172 D002              POP     AR2
0174 D003              POP     AR3
0176 7F08              MOV     R7,#08H
0178 7E00              MOV     R6,#00H
017A 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 393
017D 9044F4            MOV     DPTR,#044F4H
0180 7401              MOV     A,#01H
0182 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 396
0183 904322            MOV     DPTR,#04322H
0186 E0                MOVX    A,@DPTR
0187 FF                MOV     R7,A
0188 EF                MOV     A,R7
0189 4408              ORL     A,#08H
018B FF                MOV     R7,A
018C 904322            MOV     DPTR,#04322H
018F EF                MOV     A,R7
0190 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 397
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2014 17:11:36 PAGE 21  

0191 9046EC            MOV     DPTR,#046ECH
0194 E0                MOVX    A,@DPTR
0195 FF                MOV     R7,A
0196 EF                MOV     A,R7
0197 C3                CLR     C
0198 9405              SUBB    A,#05H
019A 5006              JNC     ?C0023
                                           ; SOURCE LINE # 398
                                           ; SOURCE LINE # 399
019C 904689            MOV     DPTR,#04689H
019F 743A              MOV     A,#03AH
01A1 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 400
01A2         ?C0023:
                                           ; SOURCE LINE # 404
01A2 904800            MOV     DPTR,#04800H
01A5 74F1              MOV     A,#0F1H
01A7 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 406
01A8 120000      R     LCALL   ClockSetup
                                           ; SOURCE LINE # 408
01AB 904800            MOV     DPTR,#04800H
01AE 74B1              MOV     A,#0B1H
01B0 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 411
01B1 120000      R     LCALL   AnalogSetDefault
                                           ; SOURCE LINE # 414
01B4 7B00              MOV     R3,#00H
01B6 7A43              MOV     R2,#043H
01B8 79A0              MOV     R1,#0A0H
01BA C003              PUSH    AR3
01BC C002              PUSH    AR2
01BE C001              PUSH    AR1
01C0 7B00              MOV     R3,#00H
01C2 7A43              MOV     R2,#043H
01C4 79B0              MOV     R1,#0B0H
01C6 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
01C9 120000      E     LCALL   ?C?PSTXDATA
01CC D001              POP     AR1
01CE D002              POP     AR2
01D0 D003              POP     AR3
01D2 7F0E              MOV     R7,#0EH
01D4 7E00              MOV     R6,#00H
01D6 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 415
01D9 9043B0            MOV     DPTR,#043B0H
01DC E0                MOVX    A,@DPTR
01DD FF                MOV     R7,A
01DE EF                MOV     A,R7
01DF 54FD              ANL     A,#0FDH
01E1 FF                MOV     R7,A
01E2 EF                MOV     A,R7
01E3 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 416
01E4 22                RET     
             ; FUNCTION cyfitter_cfg (END)



MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =   1185    ----
   CONSTANT SIZE    =     64    ----
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2014 17:11:36 PAGE 22  

   XDATA SIZE       =   ----      11
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----      13
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
