 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : rv32_cpu_top
Version: V-2023.12-SP5
Date   : Sun Dec 29 02:45:42 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: DELAY/alu_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RB/register_bank_reg[28][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rv32_cpu_top       ZeroWireload          tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DELAY/alu_out_reg[0]/CP (DFD4BWP)                       0.00 #     0.00 r
  DELAY/alu_out_reg[0]/Q (DFD4BWP)                        0.11       0.11 r
  U8457/Z (CKBD4BWP)                                      0.04       0.15 r
  U14227/ZN (IOA21D2BWP)                                  0.05       0.20 r
  U16060/ZN (CKND2D4BWP)                                  0.03       0.23 f
  U14790/Z (CKBD12BWP)                                    0.05       0.27 f
  U9094/ZN (CKND4BWP)                                     0.02       0.29 r
  U15622/ZN (AOI21D4BWP)                                  0.03       0.32 f
  U13761/ZN (ND2D4BWP)                                    0.02       0.34 r
  U13760/Z (OA21D4BWP)                                    0.05       0.39 r
  U16041/ZN (ND3D3BWP)                                    0.02       0.42 f
  U8634/ZN (INR3D1BWP)                                    0.04       0.45 r
  U14077/ZN (ND4D2BWP)                                    0.05       0.50 f
  U15478/Z (AO211D1BWP)                                   0.11       0.61 f
  U16140/ZN (OAI211D2BWP)                                 0.03       0.64 r
  U5947/ZN (IOA21D2BWP)                                   0.03       0.67 f
  U14196/ZN (OAI211D2BWP)                                 0.03       0.70 r
  U14189/ZN (IND2D2BWP)                                   0.04       0.74 r
  U15868/Z (AN2D4BWP)                                     0.05       0.79 r
  U5757/ZN (CKND4BWP)                                     0.02       0.81 f
  U13317/ZN (MUX2ND0BWP)                                  0.04       0.85 r
  RB/register_bank_reg[28][0]/D (DFD2BWP)                 0.00       0.85 r
  data arrival time                                                  0.85

  clock clk (rise edge)                                   0.93       0.93
  clock network delay (ideal)                             0.00       0.93
  clock uncertainty                                      -0.08       0.85
  RB/register_bank_reg[28][0]/CP (DFD2BWP)                0.00       0.85 r
  library setup time                                     -0.03       0.82
  data required time                                                 0.82
  --------------------------------------------------------------------------
  data required time                                                 0.82
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


1
