// Seed: 4147341935
module module_0 (
    output tri id_0,
    output wor id_1,
    output tri0 id_2,
    input supply0 id_3,
    input wire id_4,
    input tri id_5,
    output tri id_6
);
endmodule
module module_1 (
    output tri1 id_0,
    input  wire id_1,
    output wand id_2,
    input  wire id_3,
    output tri1 id_4
);
  logic [-1 : -1] id_6 = id_1;
  wire [$realtime : 1] id_7;
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4,
      id_1,
      id_3,
      id_1,
      id_0
  );
endmodule
module module_2 (
    output supply1 id_0,
    output tri1 id_1,
    input wire id_2,
    input tri1 id_3,
    output wor id_4,
    input tri id_5,
    input wor id_6,
    output wire id_7,
    input tri id_8,
    input tri1 id_9,
    input uwire id_10,
    output uwire id_11,
    input tri0 id_12,
    input tri1 id_13,
    output wor id_14,
    output tri1 id_15,
    input wand id_16
);
  longint id_18;
  logic   id_19;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_1,
      id_5,
      id_3,
      id_3,
      id_4
  );
endmodule
