{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712554316883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712554316887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 08:31:56 2024 " "Processing started: Mon Apr 08 08:31:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712554316887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554316887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554316887 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712554326141 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712554326142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "PLL/PLL_0002.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554334639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554334639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dronetop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dronetop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DroneTop-ARC_DroneTop " "Found design unit 1: DroneTop-ARC_DroneTop" {  } { { "DroneTop.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/DroneTop.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335011 ""} { "Info" "ISGN_ENTITY_NAME" "1 DroneTop " "Found entity 1: DroneTop" {  } { { "DroneTop.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/DroneTop.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pmodclp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pmodclp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PmodCLP-Behavioral " "Found design unit 1: PmodCLP-Behavioral" {  } { { "PmodCLP.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/PmodCLP.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335014 ""} { "Info" "ISGN_ENTITY_NAME" "1 PmodCLP " "Found entity 1: PmodCLP" {  } { { "PmodCLP.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/PmodCLP.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_sig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_sig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_sig-PWM_sig_architecture " "Found design unit 1: PWM_sig-PWM_sig_architecture" {  } { { "PWM_sig.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/PWM_sig.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335019 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_sig " "Found entity 1: PWM_sig" {  } { { "PWM_sig.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/PWM_sig.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.vhd 0 0 " "Found 0 design units, including 0 entities, in source file adc.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "active_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file active_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Active_reset-Active_reset_architecture " "Found design unit 1: Active_reset-Active_reset_architecture" {  } { { "Active_reset.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/Active_reset.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335023 ""} { "Info" "ISGN_ENTITY_NAME" "1 Active_reset " "Found entity 1: Active_reset" {  } { { "Active_reset.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/Active_reset.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL-rtl " "Found design unit 1: PLL-rtl" {  } { { "pll.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/pll.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335025 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "pll.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altsource_probe/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ip/altsource_probe/hps_reset.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/soc_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system-rtl " "Found design unit 1: soc_system-rtl" {  } { { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335041 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/soc_system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_rst_controller-rtl " "Found design unit 1: soc_system_rst_controller-rtl" {  } { { "soc_system/synthesis/soc_system_rst_controller.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335043 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_rst_controller " "Found entity 1: soc_system_rst_controller" {  } { { "soc_system/synthesis/soc_system_rst_controller.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/soc_system_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_rst_controller_001-rtl " "Found design unit 1: soc_system_rst_controller_001-rtl" {  } { { "soc_system/synthesis/soc_system_rst_controller_001.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335045 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_rst_controller_001 " "Found entity 1: soc_system_rst_controller_001" {  } { { "soc_system/synthesis/soc_system_rst_controller_001.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2 " "Found entity 1: soc_system_mm_interconnect_2" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_001 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux_007 " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux_007" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_007.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335103 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux_005 " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux_005" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_005.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux_002 " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux_011 " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux_011" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_011.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_011.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux_004 " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux_004" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_004.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux_003 " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_003.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux_011 " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux_011" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_011.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_011.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux_004 " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux_004" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_004.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux_003 " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_003.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux_001 " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_001.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux_007 " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux_007" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_007.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux_005 " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux_005" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_005.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux_004 " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux_004" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_004.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux_002 " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335160 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335160 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335160 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335160 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335190 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335194 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_019.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_019.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_019.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_019.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335195 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_019.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_019.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_019.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_019.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_019.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_019.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_019_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_019_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_019.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_019.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335197 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_019 " "Found entity 2: soc_system_mm_interconnect_1_router_019" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_019.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_019.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_013.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_013.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335199 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_013.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_013.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_013_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_013_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_013.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335200 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_013 " "Found entity 2: soc_system_mm_interconnect_1_router_013" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_013.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335200 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_012.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_012.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335202 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_012.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_012.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_012_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_012_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_012.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335203 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_012 " "Found entity 2: soc_system_mm_interconnect_1_router_012" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_012.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335203 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_011.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_011.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335204 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_011.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_011.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_011_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_011_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_011.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335206 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_011 " "Found entity 2: soc_system_mm_interconnect_1_router_011" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_011.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_010.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_010.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_010.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_010.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_010_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_010_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_010.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335209 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_010 " "Found entity 2: soc_system_mm_interconnect_1_router_010" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_010.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_009.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_009.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335211 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_009.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_009.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_009_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_009_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_009.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335212 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_009 " "Found entity 2: soc_system_mm_interconnect_1_router_009" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_009.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_008.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_008.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335214 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_008.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_008.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_008_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_008_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_008.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335215 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_008 " "Found entity 2: soc_system_mm_interconnect_1_router_008" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_008.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_007.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_007.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335217 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_007.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_007.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_007_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_007_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_007.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335218 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_007 " "Found entity 2: soc_system_mm_interconnect_1_router_007" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_007.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_005.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_005.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_005_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_005_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335221 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_005 " "Found entity 2: soc_system_mm_interconnect_1_router_005" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335223 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_003_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335224 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_003 " "Found entity 2: soc_system_mm_interconnect_1_router_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335224 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335227 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_002 " "Found entity 2: soc_system_mm_interconnect_1_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335229 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335230 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335260 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_004_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335261 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_004 " "Found entity 2: soc_system_mm_interconnect_0_router_004" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335261 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712554335263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335264 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sysid_qsys " "Found entity 1: soc_system_sysid_qsys" {  } { { "soc_system/synthesis/submodules/soc_system_sysid_qsys.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pll_0 " "Found entity 1: soc_system_pll_0" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pio_reg3.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pio_reg3.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pio_reg3 " "Found entity 1: soc_system_pio_reg3" {  } { { "soc_system/synthesis/submodules/soc_system_pio_reg3.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_pio_reg3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pio_led " "Found entity 1: soc_system_pio_led" {  } { { "soc_system/synthesis/submodules/soc_system_pio_led.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_onchip_memory2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_onchip_memory2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_onchip_memory2_1 " "Found entity 1: soc_system_onchip_memory2_1" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_1.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_onchip_memory2_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_onchip_memory2_0 " "Found entity 1: soc_system_onchip_memory2_0" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mybus.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mybus.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_myBus " "Found entity 1: soc_system_myBus" {  } { { "soc_system/synthesis/submodules/soc_system_myBus.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_myBus.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "soc_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_sim_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335307 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_scfifo_w " "Found entity 2: soc_system_jtag_uart_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335307 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_sim_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335307 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_scfifo_r " "Found entity 4: soc_system_jtag_uart_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335307 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart " "Found entity 5: soc_system_jtag_uart" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/intr_capturer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/intr_capturer.v" { { "Info" "ISGN_ENTITY_NAME" "1 intr_capturer " "Found entity 1: intr_capturer" {  } { { "soc_system/synthesis/submodules/intr_capturer.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/intr_capturer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_only_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master " "Found entity 1: soc_system_fpga_only_master" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master_p2b_adapter " "Found entity 1: soc_system_fpga_only_master_p2b_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master_b2p_adapter " "Found entity 1: soc_system_fpga_only_master_b2p_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335436 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335436 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335436 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335436 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335436 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335436 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master_timing_adt " "Found entity 1: soc_system_fpga_only_master_timing_adt" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335458 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335458 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_dma_0.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/soc_system_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_dma_0_read_data_mux " "Found entity 1: soc_system_dma_0_read_data_mux" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_dma_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335487 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_dma_0_byteenables " "Found entity 2: soc_system_dma_0_byteenables" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_dma_0.v" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335487 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_dma_0_fifo_module_fifo_ram_module " "Found entity 3: soc_system_dma_0_fifo_module_fifo_ram_module" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_dma_0.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335487 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_dma_0_fifo_module " "Found entity 4: soc_system_dma_0_fifo_module" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_dma_0.v" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335487 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_dma_0_mem_read " "Found entity 5: soc_system_dma_0_mem_read" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_dma_0.v" 454 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335487 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_system_dma_0_mem_write " "Found entity 6: soc_system_dma_0_mem_write" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_dma_0.v" 542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335487 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_system_dma_0 " "Found entity 7: soc_system_dma_0" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_dma_0.v" 592 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_memorydma.v 18 18 " "Found 18 design units, including 18 entities, in source file soc_system/synthesis/submodules/soc_system_memorydma.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_soc_system_MemoryDMA " "Found entity 1: control_status_slave_which_resides_within_soc_system_MemoryDMA" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335507 ""} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo " "Found entity 2: descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335507 ""} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_soc_system_MemoryDMA " "Found entity 3: descriptor_read_which_resides_within_soc_system_MemoryDMA" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 501 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335507 ""} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_soc_system_MemoryDMA " "Found entity 4: descriptor_write_which_resides_within_soc_system_MemoryDMA" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 813 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335507 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_MemoryDMA_chain " "Found entity 5: soc_system_MemoryDMA_chain" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 943 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335507 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_system_MemoryDMA_command_grabber " "Found entity 6: soc_system_MemoryDMA_command_grabber" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 1155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335507 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_system_MemoryDMA_m_read " "Found entity 7: soc_system_MemoryDMA_m_read" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 1284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335507 ""} { "Info" "ISGN_ENTITY_NAME" "8 soc_system_MemoryDMA_m_readfifo_m_readfifo " "Found entity 8: soc_system_MemoryDMA_m_readfifo_m_readfifo" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 1565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335507 ""} { "Info" "ISGN_ENTITY_NAME" "9 soc_system_MemoryDMA_m_readfifo " "Found entity 9: soc_system_MemoryDMA_m_readfifo" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335507 ""} { "Info" "ISGN_ENTITY_NAME" "10 sixteen_bit_byteenable_FSM_which_resides_within_soc_system_MemoryDMA " "Found entity 10: sixteen_bit_byteenable_FSM_which_resides_within_soc_system_MemoryDMA" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 1805 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335507 ""} { "Info" "ISGN_ENTITY_NAME" "11 thirty_two_bit_byteenable_FSM_which_resides_within_soc_system_MemoryDMA " "Found entity 11: thirty_two_bit_byteenable_FSM_which_resides_within_soc_system_MemoryDMA" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 1844 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335507 ""} { "Info" "ISGN_ENTITY_NAME" "12 byteenable_gen_which_resides_within_soc_system_MemoryDMA " "Found entity 12: byteenable_gen_which_resides_within_soc_system_MemoryDMA" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 1949 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335507 ""} { "Info" "ISGN_ENTITY_NAME" "13 soc_system_MemoryDMA_m_write " "Found entity 13: soc_system_MemoryDMA_m_write" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 1998 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335507 ""} { "Info" "ISGN_ENTITY_NAME" "14 soc_system_MemoryDMA_command_fifo " "Found entity 14: soc_system_MemoryDMA_command_fifo" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335507 ""} { "Info" "ISGN_ENTITY_NAME" "15 soc_system_MemoryDMA_desc_address_fifo " "Found entity 15: soc_system_MemoryDMA_desc_address_fifo" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335507 ""} { "Info" "ISGN_ENTITY_NAME" "16 soc_system_MemoryDMA_status_token_fifo " "Found entity 16: soc_system_MemoryDMA_status_token_fifo" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2465 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335507 ""} { "Info" "ISGN_ENTITY_NAME" "17 soc_system_MemoryDMA_stream_fifo " "Found entity 17: soc_system_MemoryDMA_stream_fifo" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2528 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335507 ""} { "Info" "ISGN_ENTITY_NAME" "18 soc_system_MemoryDMA " "Found entity 18: soc_system_MemoryDMA" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2591 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simpleadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simpleadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SimpleAdd-rtl " "Found design unit 1: SimpleAdd-rtl" {  } { { "SimpleAdd.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/SimpleAdd.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335510 ""} { "Info" "ISGN_ENTITY_NAME" "1 SimpleAdd " "Found entity 1: SimpleAdd" {  } { { "SimpleAdd.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/SimpleAdd.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_ltc2308.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_ltc2308.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308 " "Found entity 1: adc_ltc2308" {  } { { "adc_ltc2308.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/adc_ltc2308.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554335518 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ip/edge_detect/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554335523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554335523 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_MemoryDMA.v(1472) " "Verilog HDL or VHDL warning at soc_system_MemoryDMA.v(1472): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 1472 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1712554335616 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ghrd.v 1 1 " "Using design file ghrd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd " "Found entity 1: ghrd" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554335949 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712554335949 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ghrd " "Elaborating entity \"ghrd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712554335954 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fpga_debounced_buttons ghrd.v(131) " "Verilog HDL warning at ghrd.v(131): object fpga_debounced_buttons used but never assigned" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 131 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1712554335955 "|ghrd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fpga_led_internal ghrd.v(132) " "Verilog HDL warning at ghrd.v(132): object fpga_led_internal used but never assigned" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 132 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1712554335955 "|ghrd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fpga_debounced_buttons 0 ghrd.v(131) " "Net \"fpga_debounced_buttons\" at ghrd.v(131) has no driver or initial value, using a default initial value '0'" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 131 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712554335956 "|ghrd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fpga_led_internal 0 ghrd.v(132) " "Net \"fpga_led_internal\" at ghrd.v(132) has no driver or initial value, using a default initial value '0'" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712554335956 "|ghrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "ghrd.v" "u0" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554335970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_MemoryDMA soc_system:u0\|soc_system_MemoryDMA:memorydma " "Elaborating entity \"soc_system_MemoryDMA\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\"" {  } { { "soc_system/synthesis/soc_system.vhd" "memorydma" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554336065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_MemoryDMA_chain soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain " "Elaborating entity \"soc_system_MemoryDMA_chain\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\"" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "the_soc_system_MemoryDMA_chain" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554336091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_status_slave_which_resides_within_soc_system_MemoryDMA soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|control_status_slave_which_resides_within_soc_system_MemoryDMA:the_control_status_slave_which_resides_within_soc_system_MemoryDMA " "Elaborating entity \"control_status_slave_which_resides_within_soc_system_MemoryDMA\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|control_status_slave_which_resides_within_soc_system_MemoryDMA:the_control_status_slave_which_resides_within_soc_system_MemoryDMA\"" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "the_control_status_slave_which_resides_within_soc_system_MemoryDMA" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554336107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_soc_system_MemoryDMA soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA " "Elaborating entity \"descriptor_read_which_resides_within_soc_system_MemoryDMA\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\"" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "the_descriptor_read_which_resides_within_soc_system_MemoryDMA" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 1118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554336134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo " "Elaborating entity \"descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554336184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554336586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 476 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554336597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo " "Instantiated megafunction \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554336598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554336598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554336598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554336598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554336598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554336598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554336598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554336598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554336598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554336598 ""}  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 476 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712554336598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554336657 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\"" {  } { { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554336662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554336706 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554336711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554336784 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554336790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vjc " "Found entity 1: mux_vjc" {  } { { "db/mux_vjc.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/mux_vjc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554336863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554336863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vjc soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_vjc:auto_generated " "Elaborating entity \"mux_vjc\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_vjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554336868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554336961 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554336969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i3f " "Found entity 1: cntr_i3f" {  } { { "db/cntr_i3f.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/cntr_i3f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554337044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554337044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i3f soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_i3f:auto_generated " "Elaborating entity \"cntr_i3f\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_i3f:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554337049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554337113 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554337116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554337166 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554337172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o7g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o7g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o7g " "Found entity 1: cmpr_o7g" {  } { { "db/cmpr_o7g.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/cmpr_o7g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554337222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554337222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o7g soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_o7g:auto_generated " "Elaborating entity \"cmpr_o7g\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_o7g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554337230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554337251 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo:the_descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_soc_system_MemoryDMA_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554337257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_write_which_resides_within_soc_system_MemoryDMA soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_write_which_resides_within_soc_system_MemoryDMA:the_descriptor_write_which_resides_within_soc_system_MemoryDMA " "Elaborating entity \"descriptor_write_which_resides_within_soc_system_MemoryDMA\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_write_which_resides_within_soc_system_MemoryDMA:the_descriptor_write_which_resides_within_soc_system_MemoryDMA\"" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "the_descriptor_write_which_resides_within_soc_system_MemoryDMA" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554337304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_MemoryDMA_command_grabber soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_grabber:the_soc_system_MemoryDMA_command_grabber " "Elaborating entity \"soc_system_MemoryDMA_command_grabber\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_grabber:the_soc_system_MemoryDMA_command_grabber\"" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "the_soc_system_MemoryDMA_command_grabber" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554337317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_MemoryDMA_m_read soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_read:the_soc_system_MemoryDMA_m_read " "Elaborating entity \"soc_system_MemoryDMA_m_read\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_read:the_soc_system_MemoryDMA_m_read\"" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "the_soc_system_MemoryDMA_m_read" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554337332 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "soc_system_MemoryDMA.v(1473) " "Verilog HDL Case Statement information at soc_system_MemoryDMA.v(1473): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 1473 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1712554337336 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_m_read:the_soc_system_MemoryDMA_m_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_MemoryDMA_m_readfifo soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_readfifo:the_soc_system_MemoryDMA_m_readfifo " "Elaborating entity \"soc_system_MemoryDMA_m_readfifo\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_readfifo:the_soc_system_MemoryDMA_m_readfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "the_soc_system_MemoryDMA_m_readfifo" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554337360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_MemoryDMA_m_readfifo_m_readfifo soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_readfifo:the_soc_system_MemoryDMA_m_readfifo\|soc_system_MemoryDMA_m_readfifo_m_readfifo:the_soc_system_MemoryDMA_m_readfifo_m_readfifo " "Elaborating entity \"soc_system_MemoryDMA_m_readfifo_m_readfifo\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_readfifo:the_soc_system_MemoryDMA_m_readfifo\|soc_system_MemoryDMA_m_readfifo_m_readfifo:the_soc_system_MemoryDMA_m_readfifo_m_readfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "the_soc_system_MemoryDMA_m_readfifo_m_readfifo" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554337372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_readfifo:the_soc_system_MemoryDMA_m_readfifo\|soc_system_MemoryDMA_m_readfifo_m_readfifo:the_soc_system_MemoryDMA_m_readfifo_m_readfifo\|scfifo:soc_system_MemoryDMA_m_readfifo_m_readfifo_m_readfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_readfifo:the_soc_system_MemoryDMA_m_readfifo\|soc_system_MemoryDMA_m_readfifo_m_readfifo:the_soc_system_MemoryDMA_m_readfifo_m_readfifo\|scfifo:soc_system_MemoryDMA_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "soc_system_MemoryDMA_m_readfifo_m_readfifo_m_readfifo" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 1607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554337521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_readfifo:the_soc_system_MemoryDMA_m_readfifo\|soc_system_MemoryDMA_m_readfifo_m_readfifo:the_soc_system_MemoryDMA_m_readfifo_m_readfifo\|scfifo:soc_system_MemoryDMA_m_readfifo_m_readfifo_m_readfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_readfifo:the_soc_system_MemoryDMA_m_readfifo\|soc_system_MemoryDMA_m_readfifo_m_readfifo:the_soc_system_MemoryDMA_m_readfifo_m_readfifo\|scfifo:soc_system_MemoryDMA_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 1607 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554337527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_readfifo:the_soc_system_MemoryDMA_m_readfifo\|soc_system_MemoryDMA_m_readfifo_m_readfifo:the_soc_system_MemoryDMA_m_readfifo_m_readfifo\|scfifo:soc_system_MemoryDMA_m_readfifo_m_readfifo_m_readfifo " "Instantiated megafunction \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_readfifo:the_soc_system_MemoryDMA_m_readfifo\|soc_system_MemoryDMA_m_readfifo_m_readfifo:the_soc_system_MemoryDMA_m_readfifo_m_readfifo\|scfifo:soc_system_MemoryDMA_m_readfifo_m_readfifo_m_readfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554337527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554337527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554337527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554337527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554337527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 36 " "Parameter \"lpm_width\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554337527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554337527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554337527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554337527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554337527 ""}  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 1607 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712554337527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_fv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_fv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_fv91 " "Found entity 1: scfifo_fv91" {  } { { "db/scfifo_fv91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_fv91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554337598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554337598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_fv91 soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_readfifo:the_soc_system_MemoryDMA_m_readfifo\|soc_system_MemoryDMA_m_readfifo_m_readfifo:the_soc_system_MemoryDMA_m_readfifo_m_readfifo\|scfifo:soc_system_MemoryDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated " "Elaborating entity \"scfifo_fv91\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_readfifo:the_soc_system_MemoryDMA_m_readfifo\|soc_system_MemoryDMA_m_readfifo_m_readfifo:the_soc_system_MemoryDMA_m_readfifo_m_readfifo\|scfifo:soc_system_MemoryDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554337601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_m5a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_m5a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_m5a1 " "Found entity 1: a_dpfifo_m5a1" {  } { { "db/a_dpfifo_m5a1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_m5a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554337624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554337624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_m5a1 soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_readfifo:the_soc_system_MemoryDMA_m_readfifo\|soc_system_MemoryDMA_m_readfifo_m_readfifo:the_soc_system_MemoryDMA_m_readfifo_m_readfifo\|scfifo:soc_system_MemoryDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\|a_dpfifo_m5a1:dpfifo " "Elaborating entity \"a_dpfifo_m5a1\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_readfifo:the_soc_system_MemoryDMA_m_readfifo\|soc_system_MemoryDMA_m_readfifo_m_readfifo:the_soc_system_MemoryDMA_m_readfifo_m_readfifo\|scfifo:soc_system_MemoryDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\|a_dpfifo_m5a1:dpfifo\"" {  } { { "db/scfifo_fv91.tdf" "dpfifo" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_fv91.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554337629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fhn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fhn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fhn1 " "Found entity 1: altsyncram_fhn1" {  } { { "db/altsyncram_fhn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_fhn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554337708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554337708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fhn1 soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_readfifo:the_soc_system_MemoryDMA_m_readfifo\|soc_system_MemoryDMA_m_readfifo_m_readfifo:the_soc_system_MemoryDMA_m_readfifo_m_readfifo\|scfifo:soc_system_MemoryDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\|a_dpfifo_m5a1:dpfifo\|altsyncram_fhn1:FIFOram " "Elaborating entity \"altsyncram_fhn1\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_readfifo:the_soc_system_MemoryDMA_m_readfifo\|soc_system_MemoryDMA_m_readfifo_m_readfifo:the_soc_system_MemoryDMA_m_readfifo_m_readfifo\|scfifo:soc_system_MemoryDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\|a_dpfifo_m5a1:dpfifo\|altsyncram_fhn1:FIFOram\"" {  } { { "db/a_dpfifo_m5a1.tdf" "FIFOram" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_m5a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554337713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5l8 " "Found entity 1: cmpr_5l8" {  } { { "db/cmpr_5l8.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/cmpr_5l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554337776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554337776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5l8 soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_readfifo:the_soc_system_MemoryDMA_m_readfifo\|soc_system_MemoryDMA_m_readfifo_m_readfifo:the_soc_system_MemoryDMA_m_readfifo_m_readfifo\|scfifo:soc_system_MemoryDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\|a_dpfifo_m5a1:dpfifo\|cmpr_5l8:almost_full_comparer " "Elaborating entity \"cmpr_5l8\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_readfifo:the_soc_system_MemoryDMA_m_readfifo\|soc_system_MemoryDMA_m_readfifo_m_readfifo:the_soc_system_MemoryDMA_m_readfifo_m_readfifo\|scfifo:soc_system_MemoryDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\|a_dpfifo_m5a1:dpfifo\|cmpr_5l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_m5a1.tdf" "almost_full_comparer" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_m5a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554337781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5l8 soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_readfifo:the_soc_system_MemoryDMA_m_readfifo\|soc_system_MemoryDMA_m_readfifo_m_readfifo:the_soc_system_MemoryDMA_m_readfifo_m_readfifo\|scfifo:soc_system_MemoryDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\|a_dpfifo_m5a1:dpfifo\|cmpr_5l8:two_comparison " "Elaborating entity \"cmpr_5l8\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_readfifo:the_soc_system_MemoryDMA_m_readfifo\|soc_system_MemoryDMA_m_readfifo_m_readfifo:the_soc_system_MemoryDMA_m_readfifo_m_readfifo\|scfifo:soc_system_MemoryDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\|a_dpfifo_m5a1:dpfifo\|cmpr_5l8:two_comparison\"" {  } { { "db/a_dpfifo_m5a1.tdf" "two_comparison" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_m5a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554337790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igb " "Found entity 1: cntr_igb" {  } { { "db/cntr_igb.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/cntr_igb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554337840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554337840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_igb soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_readfifo:the_soc_system_MemoryDMA_m_readfifo\|soc_system_MemoryDMA_m_readfifo_m_readfifo:the_soc_system_MemoryDMA_m_readfifo_m_readfifo\|scfifo:soc_system_MemoryDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\|a_dpfifo_m5a1:dpfifo\|cntr_igb:rd_ptr_msb " "Elaborating entity \"cntr_igb\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_readfifo:the_soc_system_MemoryDMA_m_readfifo\|soc_system_MemoryDMA_m_readfifo_m_readfifo:the_soc_system_MemoryDMA_m_readfifo_m_readfifo\|scfifo:soc_system_MemoryDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\|a_dpfifo_m5a1:dpfifo\|cntr_igb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_m5a1.tdf" "rd_ptr_msb" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_m5a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554337844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554337892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554337892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_readfifo:the_soc_system_MemoryDMA_m_readfifo\|soc_system_MemoryDMA_m_readfifo_m_readfifo:the_soc_system_MemoryDMA_m_readfifo_m_readfifo\|scfifo:soc_system_MemoryDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\|a_dpfifo_m5a1:dpfifo\|cntr_vg7:usedw_counter " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_readfifo:the_soc_system_MemoryDMA_m_readfifo\|soc_system_MemoryDMA_m_readfifo_m_readfifo:the_soc_system_MemoryDMA_m_readfifo_m_readfifo\|scfifo:soc_system_MemoryDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\|a_dpfifo_m5a1:dpfifo\|cntr_vg7:usedw_counter\"" {  } { { "db/a_dpfifo_m5a1.tdf" "usedw_counter" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_m5a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554337897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554337945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554337945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_readfifo:the_soc_system_MemoryDMA_m_readfifo\|soc_system_MemoryDMA_m_readfifo_m_readfifo:the_soc_system_MemoryDMA_m_readfifo_m_readfifo\|scfifo:soc_system_MemoryDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\|a_dpfifo_m5a1:dpfifo\|cntr_jgb:wr_ptr " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_readfifo:the_soc_system_MemoryDMA_m_readfifo\|soc_system_MemoryDMA_m_readfifo_m_readfifo:the_soc_system_MemoryDMA_m_readfifo_m_readfifo\|scfifo:soc_system_MemoryDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\|a_dpfifo_m5a1:dpfifo\|cntr_jgb:wr_ptr\"" {  } { { "db/a_dpfifo_m5a1.tdf" "wr_ptr" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_m5a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554337949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_MemoryDMA_m_write soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_write:the_soc_system_MemoryDMA_m_write " "Elaborating entity \"soc_system_MemoryDMA_m_write\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_write:the_soc_system_MemoryDMA_m_write\"" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "the_soc_system_MemoryDMA_m_write" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554337969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byteenable_gen_which_resides_within_soc_system_MemoryDMA soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_write:the_soc_system_MemoryDMA_m_write\|byteenable_gen_which_resides_within_soc_system_MemoryDMA:the_byteenable_gen_which_resides_within_soc_system_MemoryDMA " "Elaborating entity \"byteenable_gen_which_resides_within_soc_system_MemoryDMA\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_write:the_soc_system_MemoryDMA_m_write\|byteenable_gen_which_resides_within_soc_system_MemoryDMA:the_byteenable_gen_which_resides_within_soc_system_MemoryDMA\"" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "the_byteenable_gen_which_resides_within_soc_system_MemoryDMA" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554337993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_byteenable_FSM_which_resides_within_soc_system_MemoryDMA soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_write:the_soc_system_MemoryDMA_m_write\|byteenable_gen_which_resides_within_soc_system_MemoryDMA:the_byteenable_gen_which_resides_within_soc_system_MemoryDMA\|thirty_two_bit_byteenable_FSM_which_resides_within_soc_system_MemoryDMA:the_thirty_two_bit_byteenable_FSM " "Elaborating entity \"thirty_two_bit_byteenable_FSM_which_resides_within_soc_system_MemoryDMA\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_write:the_soc_system_MemoryDMA_m_write\|byteenable_gen_which_resides_within_soc_system_MemoryDMA:the_byteenable_gen_which_resides_within_soc_system_MemoryDMA\|thirty_two_bit_byteenable_FSM_which_resides_within_soc_system_MemoryDMA:the_thirty_two_bit_byteenable_FSM\"" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "the_thirty_two_bit_byteenable_FSM" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 1984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554338001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_byteenable_FSM_which_resides_within_soc_system_MemoryDMA soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_write:the_soc_system_MemoryDMA_m_write\|byteenable_gen_which_resides_within_soc_system_MemoryDMA:the_byteenable_gen_which_resides_within_soc_system_MemoryDMA\|thirty_two_bit_byteenable_FSM_which_resides_within_soc_system_MemoryDMA:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM_which_resides_within_soc_system_MemoryDMA:lower_sixteen_bit_byteenable_FSM " "Elaborating entity \"sixteen_bit_byteenable_FSM_which_resides_within_soc_system_MemoryDMA\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_write:the_soc_system_MemoryDMA_m_write\|byteenable_gen_which_resides_within_soc_system_MemoryDMA:the_byteenable_gen_which_resides_within_soc_system_MemoryDMA\|thirty_two_bit_byteenable_FSM_which_resides_within_soc_system_MemoryDMA:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM_which_resides_within_soc_system_MemoryDMA:lower_sixteen_bit_byteenable_FSM\"" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "lower_sixteen_bit_byteenable_FSM" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 1922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554338011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_MemoryDMA_command_fifo soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo " "Elaborating entity \"soc_system_MemoryDMA_command_fifo\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "the_soc_system_MemoryDMA_command_fifo" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554338024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "soc_system_MemoryDMA_command_fifo_command_fifo" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554338169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554338174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo " "Instantiated megafunction \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554338174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554338174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554338174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554338174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554338174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 104 " "Parameter \"lpm_width\" = \"104\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554338174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554338174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554338174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554338174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554338174 ""}  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712554338174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_mc91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_mc91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_mc91 " "Found entity 1: scfifo_mc91" {  } { { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554338227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554338227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_mc91 soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated " "Elaborating entity \"scfifo_mc91\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554338230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ti91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ti91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ti91 " "Found entity 1: a_dpfifo_ti91" {  } { { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554338255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554338255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ti91 soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo " "Elaborating entity \"a_dpfifo_ti91\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\"" {  } { { "db/scfifo_mc91.tdf" "dpfifo" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554338259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dgn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dgn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dgn1 " "Found entity 1: altsyncram_dgn1" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554338324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554338324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dgn1 soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram " "Elaborating entity \"altsyncram_dgn1\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\"" {  } { { "db/a_dpfifo_ti91.tdf" "FIFOram" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554338329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0l8 " "Found entity 1: cmpr_0l8" {  } { { "db/cmpr_0l8.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/cmpr_0l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554338404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554338404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0l8 soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|cmpr_0l8:almost_full_comparer " "Elaborating entity \"cmpr_0l8\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|cmpr_0l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ti91.tdf" "almost_full_comparer" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554338408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qg7 " "Found entity 1: cntr_qg7" {  } { { "db/cntr_qg7.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/cntr_qg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554338463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554338463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qg7 soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|cntr_qg7:usedw_counter " "Elaborating entity \"cntr_qg7\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|cntr_qg7:usedw_counter\"" {  } { { "db/a_dpfifo_ti91.tdf" "usedw_counter" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554338468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egb " "Found entity 1: cntr_egb" {  } { { "db/cntr_egb.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/cntr_egb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554338516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554338516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_egb soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|cntr_egb:wr_ptr " "Elaborating entity \"cntr_egb\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|cntr_egb:wr_ptr\"" {  } { { "db/a_dpfifo_ti91.tdf" "wr_ptr" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554338521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_MemoryDMA_desc_address_fifo soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_desc_address_fifo:the_soc_system_MemoryDMA_desc_address_fifo " "Elaborating entity \"soc_system_MemoryDMA_desc_address_fifo\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_desc_address_fifo:the_soc_system_MemoryDMA_desc_address_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "the_soc_system_MemoryDMA_desc_address_fifo" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554338538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_desc_address_fifo:the_soc_system_MemoryDMA_desc_address_fifo\|scfifo:soc_system_MemoryDMA_desc_address_fifo_desc_address_fifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_desc_address_fifo:the_soc_system_MemoryDMA_desc_address_fifo\|scfifo:soc_system_MemoryDMA_desc_address_fifo_desc_address_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "soc_system_MemoryDMA_desc_address_fifo_desc_address_fifo" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554338691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_desc_address_fifo:the_soc_system_MemoryDMA_desc_address_fifo\|scfifo:soc_system_MemoryDMA_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_desc_address_fifo:the_soc_system_MemoryDMA_desc_address_fifo\|scfifo:soc_system_MemoryDMA_desc_address_fifo_desc_address_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2440 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554338706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_desc_address_fifo:the_soc_system_MemoryDMA_desc_address_fifo\|scfifo:soc_system_MemoryDMA_desc_address_fifo_desc_address_fifo " "Instantiated megafunction \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_desc_address_fifo:the_soc_system_MemoryDMA_desc_address_fifo\|scfifo:soc_system_MemoryDMA_desc_address_fifo_desc_address_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554338706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554338706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554338706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554338706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554338706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554338706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554338706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554338706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554338706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554338706 ""}  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2440 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712554338706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_desc_address_fifo:the_soc_system_MemoryDMA_desc_address_fifo\|scfifo:soc_system_MemoryDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_desc_address_fifo:the_soc_system_MemoryDMA_desc_address_fifo\|scfifo:soc_system_MemoryDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554338722 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_desc_address_fifo:the_soc_system_MemoryDMA_desc_address_fifo\|scfifo:soc_system_MemoryDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_desc_address_fifo:the_soc_system_MemoryDMA_desc_address_fifo\|scfifo:soc_system_MemoryDMA_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_desc_address_fifo:the_soc_system_MemoryDMA_desc_address_fifo\|scfifo:soc_system_MemoryDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_desc_address_fifo:the_soc_system_MemoryDMA_desc_address_fifo\|scfifo:soc_system_MemoryDMA_desc_address_fifo_desc_address_fifo\"" {  } { { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2440 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554338727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_desc_address_fifo:the_soc_system_MemoryDMA_desc_address_fifo\|scfifo:soc_system_MemoryDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_desc_address_fifo:the_soc_system_MemoryDMA_desc_address_fifo\|scfifo:soc_system_MemoryDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554338740 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_desc_address_fifo:the_soc_system_MemoryDMA_desc_address_fifo\|scfifo:soc_system_MemoryDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_desc_address_fifo:the_soc_system_MemoryDMA_desc_address_fifo\|scfifo:soc_system_MemoryDMA_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_desc_address_fifo:the_soc_system_MemoryDMA_desc_address_fifo\|scfifo:soc_system_MemoryDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_desc_address_fifo:the_soc_system_MemoryDMA_desc_address_fifo\|scfifo:soc_system_MemoryDMA_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2440 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554338747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_desc_address_fifo:the_soc_system_MemoryDMA_desc_address_fifo\|scfifo:soc_system_MemoryDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_desc_address_fifo:the_soc_system_MemoryDMA_desc_address_fifo\|scfifo:soc_system_MemoryDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554338772 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_desc_address_fifo:the_soc_system_MemoryDMA_desc_address_fifo\|scfifo:soc_system_MemoryDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_desc_address_fifo:the_soc_system_MemoryDMA_desc_address_fifo\|scfifo:soc_system_MemoryDMA_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_desc_address_fifo:the_soc_system_MemoryDMA_desc_address_fifo\|scfifo:soc_system_MemoryDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_desc_address_fifo:the_soc_system_MemoryDMA_desc_address_fifo\|scfifo:soc_system_MemoryDMA_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2440 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554338777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/mux_dlc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554338828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554338828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dlc soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_desc_address_fifo:the_soc_system_MemoryDMA_desc_address_fifo\|scfifo:soc_system_MemoryDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_dlc:auto_generated " "Elaborating entity \"mux_dlc\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_desc_address_fifo:the_soc_system_MemoryDMA_desc_address_fifo\|scfifo:soc_system_MemoryDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_dlc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554338833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_MemoryDMA_status_token_fifo soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_status_token_fifo:the_soc_system_MemoryDMA_status_token_fifo " "Elaborating entity \"soc_system_MemoryDMA_status_token_fifo\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_status_token_fifo:the_soc_system_MemoryDMA_status_token_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "the_soc_system_MemoryDMA_status_token_fifo" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554338959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_status_token_fifo:the_soc_system_MemoryDMA_status_token_fifo\|scfifo:soc_system_MemoryDMA_status_token_fifo_status_token_fifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_status_token_fifo:the_soc_system_MemoryDMA_status_token_fifo\|scfifo:soc_system_MemoryDMA_status_token_fifo_status_token_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "soc_system_MemoryDMA_status_token_fifo_status_token_fifo" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554339102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_status_token_fifo:the_soc_system_MemoryDMA_status_token_fifo\|scfifo:soc_system_MemoryDMA_status_token_fifo_status_token_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_status_token_fifo:the_soc_system_MemoryDMA_status_token_fifo\|scfifo:soc_system_MemoryDMA_status_token_fifo_status_token_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2503 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554339107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_status_token_fifo:the_soc_system_MemoryDMA_status_token_fifo\|scfifo:soc_system_MemoryDMA_status_token_fifo_status_token_fifo " "Instantiated megafunction \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_status_token_fifo:the_soc_system_MemoryDMA_status_token_fifo\|scfifo:soc_system_MemoryDMA_status_token_fifo_status_token_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554339107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554339107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554339107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554339107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554339107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554339107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554339107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554339107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554339107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554339107 ""}  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2503 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712554339107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7b91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7b91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7b91 " "Found entity 1: scfifo_7b91" {  } { { "db/scfifo_7b91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_7b91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554339159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554339159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7b91 soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_status_token_fifo:the_soc_system_MemoryDMA_status_token_fifo\|scfifo:soc_system_MemoryDMA_status_token_fifo_status_token_fifo\|scfifo_7b91:auto_generated " "Elaborating entity \"scfifo_7b91\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_status_token_fifo:the_soc_system_MemoryDMA_status_token_fifo\|scfifo:soc_system_MemoryDMA_status_token_fifo_status_token_fifo\|scfifo_7b91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554339162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_eh91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_eh91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_eh91 " "Found entity 1: a_dpfifo_eh91" {  } { { "db/a_dpfifo_eh91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_eh91.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554339184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554339184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_eh91 soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_status_token_fifo:the_soc_system_MemoryDMA_status_token_fifo\|scfifo:soc_system_MemoryDMA_status_token_fifo_status_token_fifo\|scfifo_7b91:auto_generated\|a_dpfifo_eh91:dpfifo " "Elaborating entity \"a_dpfifo_eh91\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_status_token_fifo:the_soc_system_MemoryDMA_status_token_fifo\|scfifo:soc_system_MemoryDMA_status_token_fifo_status_token_fifo\|scfifo_7b91:auto_generated\|a_dpfifo_eh91:dpfifo\"" {  } { { "db/scfifo_7b91.tdf" "dpfifo" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_7b91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554339187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fdn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fdn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fdn1 " "Found entity 1: altsyncram_fdn1" {  } { { "db/altsyncram_fdn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_fdn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554339242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554339242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fdn1 soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_status_token_fifo:the_soc_system_MemoryDMA_status_token_fifo\|scfifo:soc_system_MemoryDMA_status_token_fifo_status_token_fifo\|scfifo_7b91:auto_generated\|a_dpfifo_eh91:dpfifo\|altsyncram_fdn1:FIFOram " "Elaborating entity \"altsyncram_fdn1\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_status_token_fifo:the_soc_system_MemoryDMA_status_token_fifo\|scfifo:soc_system_MemoryDMA_status_token_fifo_status_token_fifo\|scfifo_7b91:auto_generated\|a_dpfifo_eh91:dpfifo\|altsyncram_fdn1:FIFOram\"" {  } { { "db/a_dpfifo_eh91.tdf" "FIFOram" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_eh91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554339246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_MemoryDMA_stream_fifo soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_stream_fifo:the_soc_system_MemoryDMA_stream_fifo " "Elaborating entity \"soc_system_MemoryDMA_stream_fifo\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_stream_fifo:the_soc_system_MemoryDMA_stream_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "the_soc_system_MemoryDMA_stream_fifo" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554339286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_stream_fifo:the_soc_system_MemoryDMA_stream_fifo\|scfifo:soc_system_MemoryDMA_stream_fifo_stream_fifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_stream_fifo:the_soc_system_MemoryDMA_stream_fifo\|scfifo:soc_system_MemoryDMA_stream_fifo_stream_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "soc_system_MemoryDMA_stream_fifo_stream_fifo" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554339431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_stream_fifo:the_soc_system_MemoryDMA_stream_fifo\|scfifo:soc_system_MemoryDMA_stream_fifo_stream_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_stream_fifo:the_soc_system_MemoryDMA_stream_fifo\|scfifo:soc_system_MemoryDMA_stream_fifo_stream_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2566 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554339436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_stream_fifo:the_soc_system_MemoryDMA_stream_fifo\|scfifo:soc_system_MemoryDMA_stream_fifo_stream_fifo " "Instantiated megafunction \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_stream_fifo:the_soc_system_MemoryDMA_stream_fifo\|scfifo:soc_system_MemoryDMA_stream_fifo_stream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554339436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554339436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554339436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554339436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554339436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 36 " "Parameter \"lpm_width\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554339436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554339436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554339436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554339436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554339436 ""}  } { { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2566 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712554339436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_db91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_db91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_db91 " "Found entity 1: scfifo_db91" {  } { { "db/scfifo_db91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_db91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554339488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554339488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_db91 soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_stream_fifo:the_soc_system_MemoryDMA_stream_fifo\|scfifo:soc_system_MemoryDMA_stream_fifo_stream_fifo\|scfifo_db91:auto_generated " "Elaborating entity \"scfifo_db91\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_stream_fifo:the_soc_system_MemoryDMA_stream_fifo\|scfifo:soc_system_MemoryDMA_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554339490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_kh91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_kh91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_kh91 " "Found entity 1: a_dpfifo_kh91" {  } { { "db/a_dpfifo_kh91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_kh91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554339512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554339512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_kh91 soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_stream_fifo:the_soc_system_MemoryDMA_stream_fifo\|scfifo:soc_system_MemoryDMA_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\|a_dpfifo_kh91:dpfifo " "Elaborating entity \"a_dpfifo_kh91\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_stream_fifo:the_soc_system_MemoryDMA_stream_fifo\|scfifo:soc_system_MemoryDMA_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\|a_dpfifo_kh91:dpfifo\"" {  } { { "db/scfifo_db91.tdf" "dpfifo" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_db91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554339516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rdn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rdn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rdn1 " "Found entity 1: altsyncram_rdn1" {  } { { "db/altsyncram_rdn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_rdn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554339570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554339570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rdn1 soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_stream_fifo:the_soc_system_MemoryDMA_stream_fifo\|scfifo:soc_system_MemoryDMA_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\|a_dpfifo_kh91:dpfifo\|altsyncram_rdn1:FIFOram " "Elaborating entity \"altsyncram_rdn1\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_stream_fifo:the_soc_system_MemoryDMA_stream_fifo\|scfifo:soc_system_MemoryDMA_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\|a_dpfifo_kh91:dpfifo\|altsyncram_rdn1:FIFOram\"" {  } { { "db/a_dpfifo_kh91.tdf" "FIFOram" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_kh91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554339575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1l8 " "Found entity 1: cmpr_1l8" {  } { { "db/cmpr_1l8.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/cmpr_1l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554339632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554339632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_stream_fifo:the_soc_system_MemoryDMA_stream_fifo\|scfifo:soc_system_MemoryDMA_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\|a_dpfifo_kh91:dpfifo\|cmpr_1l8:almost_full_comparer " "Elaborating entity \"cmpr_1l8\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_stream_fifo:the_soc_system_MemoryDMA_stream_fifo\|scfifo:soc_system_MemoryDMA_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\|a_dpfifo_kh91:dpfifo\|cmpr_1l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_kh91.tdf" "almost_full_comparer" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_kh91.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554339637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_stream_fifo:the_soc_system_MemoryDMA_stream_fifo\|scfifo:soc_system_MemoryDMA_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\|a_dpfifo_kh91:dpfifo\|cmpr_1l8:two_comparison " "Elaborating entity \"cmpr_1l8\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_stream_fifo:the_soc_system_MemoryDMA_stream_fifo\|scfifo:soc_system_MemoryDMA_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\|a_dpfifo_kh91:dpfifo\|cmpr_1l8:two_comparison\"" {  } { { "db/a_dpfifo_kh91.tdf" "two_comparison" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_kh91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554339646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rg7 " "Found entity 1: cntr_rg7" {  } { { "db/cntr_rg7.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/cntr_rg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554339699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554339699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rg7 soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_stream_fifo:the_soc_system_MemoryDMA_stream_fifo\|scfifo:soc_system_MemoryDMA_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\|a_dpfifo_kh91:dpfifo\|cntr_rg7:usedw_counter " "Elaborating entity \"cntr_rg7\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_stream_fifo:the_soc_system_MemoryDMA_stream_fifo\|scfifo:soc_system_MemoryDMA_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\|a_dpfifo_kh91:dpfifo\|cntr_rg7:usedw_counter\"" {  } { { "db/a_dpfifo_kh91.tdf" "usedw_counter" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_kh91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554339704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgb " "Found entity 1: cntr_fgb" {  } { { "db/cntr_fgb.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/cntr_fgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554339752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554339752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fgb soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_stream_fifo:the_soc_system_MemoryDMA_stream_fifo\|scfifo:soc_system_MemoryDMA_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\|a_dpfifo_kh91:dpfifo\|cntr_fgb:wr_ptr " "Elaborating entity \"cntr_fgb\" for hierarchy \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_stream_fifo:the_soc_system_MemoryDMA_stream_fifo\|scfifo:soc_system_MemoryDMA_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\|a_dpfifo_kh91:dpfifo\|cntr_fgb:wr_ptr\"" {  } { { "db/a_dpfifo_kh91.tdf" "wr_ptr" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_kh91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554339757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0 soc_system:u0\|soc_system_dma_0:dma_0 " "Elaborating entity \"soc_system_dma_0\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\"" {  } { { "soc_system/synthesis/soc_system.vhd" "dma_0" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554339775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_read_data_mux soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_read_data_mux:the_soc_system_dma_0_read_data_mux " "Elaborating entity \"soc_system_dma_0_read_data_mux\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_read_data_mux:the_soc_system_dma_0_read_data_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_read_data_mux" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_dma_0.v" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554339812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_byteenables soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_byteenables:the_soc_system_dma_0_byteenables " "Elaborating entity \"soc_system_dma_0_byteenables\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_byteenables:the_soc_system_dma_0_byteenables\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_byteenables" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_dma_0.v" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554339830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_fifo_module soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module " "Elaborating entity \"soc_system_dma_0_fifo_module\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_fifo_module" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_dma_0.v" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554339842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_fifo_module_fifo_ram_module soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram " "Elaborating entity \"soc_system_dma_0_fifo_module_fifo_ram_module\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "soc_system_dma_0_fifo_module_fifo_ram" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_dma_0.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554339861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dp soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborating entity \"lpm_ram_dp\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "lpm_ram_dp_component" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_dma_0.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554339916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_dma_0.v" 265 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554339922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Instantiated megafunction \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file UNUSED " "Parameter \"lpm_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554339922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_EAB=ON " "Parameter \"lpm_hint\" = \"USE_EAB=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554339922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554339922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554339922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_rdaddress_control REGISTERED " "Parameter \"lpm_rdaddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554339922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554339922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 5 " "Parameter \"lpm_widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554339922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_wraddress_control REGISTERED " "Parameter \"lpm_wraddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554339922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "suppress_memory_conversion_warnings ON " "Parameter \"suppress_memory_conversion_warnings\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554339922 ""}  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_dma_0.v" 265 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712554339922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram " "Elaborating entity \"altdpram\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\"" {  } { { "lpm_ram_dp.tdf" "sram" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340036 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "lpm_ram_dp.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_dma_0.v" 265 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf" 206 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340148 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "altdpram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf" 206 4 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_dma_0.v" 265 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bj02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bj02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bj02 " "Found entity 1: altsyncram_bj02" {  } { { "db/altsyncram_bj02.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_bj02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554340226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554340226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bj02 soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_bj02:auto_generated " "Elaborating entity \"altsyncram_bj02\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_bj02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_mem_read soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_mem_read:the_soc_system_dma_0_mem_read " "Elaborating entity \"soc_system_dma_0_mem_read\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_mem_read:the_soc_system_dma_0_mem_read\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_mem_read" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_dma_0.v" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_mem_write soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_mem_write:the_soc_system_dma_0_mem_write " "Elaborating entity \"soc_system_dma_0_mem_write\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_mem_write:the_soc_system_dma_0_mem_write\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_mem_write" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_dma_0.v" 1016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_only_master soc_system:u0\|soc_system_fpga_only_master:fpga_only_master " "Elaborating entity \"soc_system_fpga_only_master\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\"" {  } { { "soc_system/synthesis/soc_system.vhd" "fpga_only_master" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "jtag_phy_embedded_in_jtag_master" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554340385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554340385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554340385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554340385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554340385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554340385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554340385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554340385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554340385 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712554340385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340390 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554340751 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712554340751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554340823 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712554340823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_only_master_timing_adt soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_timing_adt:timing_adt " "Elaborating entity \"soc_system_fpga_only_master_timing_adt\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_timing_adt:timing_adt\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "timing_adt" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340917 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready soc_system_fpga_only_master_timing_adt.sv(82) " "Verilog HDL or VHDL warning at soc_system_fpga_only_master_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712554340917 "|ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "fifo" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "b2p" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "p2b" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "transacto" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554340974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_only_master_b2p_adapter soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_b2p_adapter:b2p_adapter " "Elaborating entity \"soc_system_fpga_only_master_b2p_adapter\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_b2p_adapter:b2p_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "b2p_adapter" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554341016 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel soc_system_fpga_only_master_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at soc_system_fpga_only_master_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712554341017 "|ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 soc_system_fpga_only_master_b2p_adapter.sv(90) " "Verilog HDL assignment warning at soc_system_fpga_only_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712554341017 "|ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_only_master_p2b_adapter soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_p2b_adapter:p2b_adapter " "Elaborating entity \"soc_system_fpga_only_master_p2b_adapter\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_p2b_adapter:p2b_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "p2b_adapter" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554341025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "rst_controller" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554341032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554341040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554341047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.vhd" "hps_0" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554341058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_hps_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554341090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_hps_0.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554341123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554341134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554341151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554341188 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712554341188 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712554341189 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554341197 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554341199 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554341234 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1712554341236 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712554341236 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712554341241 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712554341241 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554341300 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712554341300 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712554341301 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554341309 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712554341316 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712554341317 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712554341317 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712554341317 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554341334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554341458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554341486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554341497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554341513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554341601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554341609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554341609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554341609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554341609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554341609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554341609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554341609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554341609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554341609 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712554341609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554341681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554341681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554341684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554341702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554341713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554341726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554341904 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1712554341905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554341916 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712554341945 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712554341945 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712554341946 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712554341946 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712554341946 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712554341946 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554342260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554342270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intr_capturer soc_system:u0\|intr_capturer:intr_capturer_0 " "Elaborating entity \"intr_capturer\" for hierarchy \"soc_system:u0\|intr_capturer:intr_capturer_0\"" {  } { { "soc_system/synthesis/soc_system.vhd" "intr_capturer_0" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554342429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart soc_system:u0\|soc_system_jtag_uart:jtag_uart " "Elaborating entity \"soc_system_jtag_uart\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\"" {  } { { "soc_system/synthesis/soc_system.vhd" "jtag_uart" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554342439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_w soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w " "Elaborating entity \"soc_system_jtag_uart_scfifo_w\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_w" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554342452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "wfifo" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554342594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554342599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554342599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554342599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554342599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554342599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554342599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554342599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554342599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554342599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554342599 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712554342599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554342651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554342651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554342653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554342675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554342675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554342679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554342701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554342701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554342706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554342765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554342765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554342770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_r soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r " "Elaborating entity \"soc_system_jtag_uart_scfifo_r\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_r" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554342805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "soc_system_jtag_uart_alt_jtag_atlantic" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554343136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554343155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554343155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554343155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554343155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554343155 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712554343155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554343189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554343201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0 " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\"" {  } { { "soc_system/synthesis/soc_system.vhd" "mm_clock_crossing_bridge_0" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554343217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554343234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554343276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "soc_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554343284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554343349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_myBus soc_system:u0\|soc_system_myBus:mybus " "Elaborating entity \"soc_system_myBus\" for hierarchy \"soc_system:u0\|soc_system_myBus:mybus\"" {  } { { "soc_system/synthesis/soc_system.vhd" "mybus" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554343452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_onchip_memory2_0 soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"soc_system_onchip_memory2_0\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "soc_system/synthesis/soc_system.vhd" "onchip_memory2_0" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554343461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "the_altsyncram" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554343478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554343487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554343487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"soc_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554343487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554343487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554343487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554343487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554343487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554343487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554343487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554343487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554343487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554343487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554343487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554343487 ""}  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712554343487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5nn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5nn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5nn1 " "Found entity 1: altsyncram_5nn1" {  } { { "db/altsyncram_5nn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_5nn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554343552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554343552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5nn1 soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5nn1:auto_generated " "Elaborating entity \"altsyncram_5nn1\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5nn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554343555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_onchip_memory2_1 soc_system:u0\|soc_system_onchip_memory2_1:onchip_memory2_1 " "Elaborating entity \"soc_system_onchip_memory2_1\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_1:onchip_memory2_1\"" {  } { { "soc_system/synthesis/soc_system.vhd" "onchip_memory2_1" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554344181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_1.v" "the_altsyncram" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_onchip_memory2_1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554344195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_1.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_onchip_memory2_1.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554344204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_onchip_memory2_1.hex " "Parameter \"init_file\" = \"soc_system_onchip_memory2_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344204 ""}  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_1.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_onchip_memory2_1.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712554344204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6nn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6nn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6nn1 " "Found entity 1: altsyncram_6nn1" {  } { { "db/altsyncram_6nn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_6nn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554344274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554344274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6nn1 soc_system:u0\|soc_system_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_6nn1:auto_generated " "Elaborating entity \"altsyncram_6nn1\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_6nn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554344277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pio_led soc_system:u0\|soc_system_pio_led:pio_led " "Elaborating entity \"soc_system_pio_led\" for hierarchy \"soc_system:u0\|soc_system_pio_led:pio_led\"" {  } { { "soc_system/synthesis/soc_system.vhd" "pio_led" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554344895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pio_reg3 soc_system:u0\|soc_system_pio_reg3:pio_reg3 " "Elaborating entity \"soc_system_pio_reg3\" for hierarchy \"soc_system:u0\|soc_system_pio_reg3:pio_reg3\"" {  } { { "soc_system/synthesis/soc_system.vhd" "pio_reg3" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554344910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pll_0 soc_system:u0\|soc_system_pll_0:pll_0 " "Elaborating entity \"soc_system_pll_0\" for hierarchy \"soc_system:u0\|soc_system_pll_0:pll_0\"" {  } { { "soc_system/synthesis/soc_system.vhd" "pll_0" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554344919 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outclk_0 soc_system_pll_0.v(11) " "Output port \"outclk_0\" at soc_system_pll_0.v(11) has no driver" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_pll_0.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712554344919 "|ghrd|soc_system:u0|soc_system_pll_0:pll_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "altera_pll_i" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_pll_0.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554344975 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1712554344989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_pll_0.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554344997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 10.000000 MHz " "Parameter \"output_clock_frequency0\" = \"10.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 40.000000 MHz " "Parameter \"output_clock_frequency1\" = \"40.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 100.000000 MHz " "Parameter \"output_clock_frequency2\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554344997 ""}  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_pll_0.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712554344997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sysid_qsys soc_system:u0\|soc_system_sysid_qsys:sysid_qsys " "Elaborating entity \"soc_system_sysid_qsys\" for hierarchy \"soc_system:u0\|soc_system_sysid_qsys:sysid_qsys\"" {  } { { "soc_system/synthesis/soc_system.vhd" "sysid_qsys" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.vhd" "mm_interconnect_0" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:memorydma_descriptor_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:memorydma_descriptor_read_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "memorydma_descriptor_read_translator" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:memorydma_descriptor_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:memorydma_descriptor_write_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "memorydma_descriptor_write_translator" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:hps_only_master_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:hps_only_master_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_only_master_master_translator" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:memorydma_descriptor_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:memorydma_descriptor_read_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "memorydma_descriptor_read_agent" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:memorydma_descriptor_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:memorydma_descriptor_write_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "memorydma_descriptor_write_agent" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:memorydma_m_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:memorydma_m_read_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "memorydma_m_read_agent" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:hps_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:hps_only_master_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_only_master_master_agent" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_f2h_axi_slave_agent" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345433 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address soc_system_mm_interconnect_0_router.sv(154) " "Verilog HDL or VHDL warning at soc_system_mm_interconnect_0_router.sv(154): object \"address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712554345449 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_004 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"soc_system_mm_interconnect_0_router_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_004" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_004_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:memorydma_descriptor_read_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:memorydma_descriptor_read_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "memorydma_descriptor_read_limiter" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_f2h_axi_slave_wr_cmd_width_adapter" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345687 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712554345696 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712554345697 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712554345697 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_f2h_axi_slave_wr_rsp_width_adapter" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345750 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712554345761 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712554345761 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.vhd" "mm_interconnect_1" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554345784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dma_0_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dma_0_read_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "dma_0_read_master_translator" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554346598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dma_0_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dma_0_write_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "dma_0_write_master_translator" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554346614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "onchip_memory2_0_s1_translator" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554346633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pio_led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pio_led_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "pio_led_s1_translator" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554346649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_clock_crossing_bridge_0_s0_translator" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554346666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554346679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:dma_0_control_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:dma_0_control_port_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "dma_0_control_port_slave_translator" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554346693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "sysid_qsys_control_slave_translator" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554346707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:memorydma_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:memorydma_csr_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "memorydma_csr_translator" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554346723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_h2f_axi_master_agent" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554346749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554346776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:fpga_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:fpga_only_master_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "fpga_only_master_master_agent" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554346793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:dma_0_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:dma_0_read_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "dma_0_read_master_agent" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554346807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:dma_0_write_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:dma_0_write_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "dma_0_write_master_agent" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554346821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_agent" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 3057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554346836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554346860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:memorydma_m_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:memorydma_m_write_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "memorydma_m_write_agent" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 3138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554346877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "onchip_memory2_0_s1_agent" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 3222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554346890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "onchip_memory2_0_s1_agent_rsp_fifo" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 3263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554346914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "onchip_memory2_0_s1_agent_rdata_fifo" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554346950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pio_led_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pio_led_s1_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "pio_led_s1_agent" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 3388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554346972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "pio_led_s1_agent_rsp_fifo" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 3429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554346995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pio_led_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pio_led_s1_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "pio_led_s1_agent_rdata_fifo" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 3470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554347025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_clock_crossing_bridge_0_s0_agent_rsp_fifo" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 3761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554347073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_clock_crossing_bridge_0_s0_agent_rdata_fifo" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 3802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554349415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554349543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554349562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_1_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_002" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554349576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554349594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_003 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_003:router_003 " "Elaborating entity \"soc_system_mm_interconnect_1_router_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_003:router_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_003" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554349602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_003_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_003:router_003\|soc_system_mm_interconnect_1_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_003_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_003:router_003\|soc_system_mm_interconnect_1_router_003_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "the_default_decode" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554349621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_005 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_005:router_005 " "Elaborating entity \"soc_system_mm_interconnect_1_router_005\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_005:router_005\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_005" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554349634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_005_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_005:router_005\|soc_system_mm_interconnect_1_router_005_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_005_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_005:router_005\|soc_system_mm_interconnect_1_router_005_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" "the_default_decode" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554349654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_007 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_007:router_007 " "Elaborating entity \"soc_system_mm_interconnect_1_router_007\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_007:router_007\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_007" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554349669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_007_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_007:router_007\|soc_system_mm_interconnect_1_router_007_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_007_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_007:router_007\|soc_system_mm_interconnect_1_router_007_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_007.sv" "the_default_decode" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_007.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554349686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_008 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_008:router_008 " "Elaborating entity \"soc_system_mm_interconnect_1_router_008\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_008:router_008\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_008" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554349693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_008_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_008:router_008\|soc_system_mm_interconnect_1_router_008_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_008_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_008:router_008\|soc_system_mm_interconnect_1_router_008_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_008.sv" "the_default_decode" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_008.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554349705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_009 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_009:router_009 " "Elaborating entity \"soc_system_mm_interconnect_1_router_009\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_009:router_009\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_009" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554349714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_009_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_009:router_009\|soc_system_mm_interconnect_1_router_009_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_009_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_009:router_009\|soc_system_mm_interconnect_1_router_009_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_009.sv" "the_default_decode" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_009.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554349724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_010 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_010:router_010 " "Elaborating entity \"soc_system_mm_interconnect_1_router_010\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_010:router_010\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_010" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554349732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_010_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_010:router_010\|soc_system_mm_interconnect_1_router_010_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_010_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_010:router_010\|soc_system_mm_interconnect_1_router_010_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_010.sv" "the_default_decode" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_010.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554349748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_011 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_011:router_011 " "Elaborating entity \"soc_system_mm_interconnect_1_router_011\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_011:router_011\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_011" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554349757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_011_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_011:router_011\|soc_system_mm_interconnect_1_router_011_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_011_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_011:router_011\|soc_system_mm_interconnect_1_router_011_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_011.sv" "the_default_decode" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_011.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554349770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_012 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_012:router_012 " "Elaborating entity \"soc_system_mm_interconnect_1_router_012\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_012:router_012\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_012" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554349778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_012_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_012:router_012\|soc_system_mm_interconnect_1_router_012_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_012_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_012:router_012\|soc_system_mm_interconnect_1_router_012_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_012.sv" "the_default_decode" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_012.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554349789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_013 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_013:router_013 " "Elaborating entity \"soc_system_mm_interconnect_1_router_013\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_013:router_013\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_013" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554349797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_013_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_013:router_013\|soc_system_mm_interconnect_1_router_013_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_013_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_013:router_013\|soc_system_mm_interconnect_1_router_013_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_013.sv" "the_default_decode" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_013.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554349807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_019 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_019:router_019 " "Elaborating entity \"soc_system_mm_interconnect_1_router_019\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_019:router_019\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_019" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554349845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_019_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_019:router_019\|soc_system_mm_interconnect_1_router_019_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_019_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_019:router_019\|soc_system_mm_interconnect_1_router_019_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_019.sv" "the_default_decode" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_019.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554349885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_h2f_axi_master_wr_limiter" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554349892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:fpga_only_master_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:fpga_only_master_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "fpga_only_master_master_limiter" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554349941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:dma_0_read_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:dma_0_read_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "dma_0_read_master_limiter" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554349959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554349980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "onchip_memory2_0_s1_burst_adapter" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554350008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554350022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554350070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554350080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554350088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554350097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554350103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pio_led_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pio_led_s1_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "pio_led_s1_burst_adapter" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554350150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pio_led_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pio_led_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554350162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pio_led_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pio_led_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554350206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 6329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554350763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux_002:cmd_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux_002" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 6393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554350779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux_004 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux_004:cmd_demux_004 " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux_004:cmd_demux_004\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux_004" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 6451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554350796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux_005 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux_005:cmd_demux_005 " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux_005\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux_005:cmd_demux_005\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux_005" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 6510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554350810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux_007 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux_007:cmd_demux_007 " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux_007\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux_007:cmd_demux_007\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux_007" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 6592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554350831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 6633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554350841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "arb" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554350877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554350885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux_001 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux_001" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 6656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554350895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_001.sv" "arb" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554350915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux_003 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux_003:cmd_mux_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux_003" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 6738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554350936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux_004 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux_004:cmd_mux_004\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux_004" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 6767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554350974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_004.sv" "arb" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_004.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554350997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux_011 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux_011:cmd_mux_011 " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux_011\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux_011:cmd_mux_011\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux_011" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 6928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 6969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux_003 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux_003:rsp_demux_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux_003" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 7074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux_004 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux_004:rsp_demux_004\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux_004" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 7103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux_011 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux_011:rsp_demux_011 " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux_011\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux_011:rsp_demux_011\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux_011" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 7264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 7293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "arb" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux_002" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 7357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv" "arb" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux_005 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux_005:rsp_mux_005 " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux_005\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux_005:rsp_mux_005\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux_005" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 7474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux_005:rsp_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux_005:rsp_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_005.sv" "arb" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_005.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux_005:rsp_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux_005:rsp_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux_007 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux_007:rsp_mux_007 " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux_007\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux_007:rsp_mux_007\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux_007" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 7556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_pio_led_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_pio_led_s1_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_h2f_axi_master_wr_to_pio_led_s1_cmd_width_adapter" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 7622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351336 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712554351350 "|ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_pio_led_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712554351350 "|ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_pio_led_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 7754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351384 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712554351392 "|ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712554351393 "|ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712554351393 "|ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 8018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351447 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712554351458 "|ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712554351459 "|ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:pio_led_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:pio_led_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "pio_led_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 8084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351479 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712554351487 "|ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pio_led_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712554351488 "|ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pio_led_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712554351488 "|ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pio_led_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_to_dma_0_read_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_to_dma_0_read_master_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_clock_crossing_bridge_0_s0_to_dma_0_read_master_rsp_width_adapter" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 8282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351542 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712554351551 "|ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_to_dma_0_read_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712554351552 "|ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_to_dma_0_read_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712554351552 "|ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_to_dma_0_read_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "avalon_st_adapter" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 8377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter_001 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "avalon_st_adapter_001" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 8406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\|soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\|soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"soc_system_mm_interconnect_2\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\"" {  } { { "soc_system/synthesis/soc_system.vhd" "mm_interconnect_2" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "mm_clock_crossing_bridge_0_m0_translator" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:mybus_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:mybus_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "mybus_s1_translator" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.vhd" "irq_mapper" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_001 soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"soc_system_irq_mapper_001\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001\"" {  } { { "soc_system/synthesis/soc_system.vhd" "irq_mapper_001" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_rst_controller soc_system:u0\|soc_system_rst_controller:rst_controller " "Elaborating entity \"soc_system_rst_controller\" for hierarchy \"soc_system:u0\|soc_system_rst_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.vhd" "rst_controller" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|soc_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|soc_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system_rst_controller.vhd" "rst_controller" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_rst_controller_001 soc_system:u0\|soc_system_rst_controller_001:rst_controller_001 " "Elaborating entity \"soc_system_rst_controller_001\" for hierarchy \"soc_system:u0\|soc_system_rst_controller_001:rst_controller_001\"" {  } { { "soc_system/synthesis/soc_system.vhd" "rst_controller_001" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 2064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351771 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req soc_system_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at soc_system_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc_system/synthesis/soc_system_rst_controller_001.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712554351771 "|ghrd|soc_system:u0|soc_system_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_reset hps_reset:hps_reset_inst " "Elaborating entity \"hps_reset\" for hierarchy \"hps_reset:hps_reset_inst\"" {  } { { "ghrd.v" "hps_reset_inst" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351837 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554351837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id RST " "Parameter \"instance_id\" = \"RST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554351837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554351837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554351837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554351837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554351837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 3 " "Parameter \"source_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554351837 ""}  } { { "ip/altsource_probe/hps_reset.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712554351837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsource_probe.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsource_probe.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554351902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554352001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_cold_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_cold_reset\"" {  } { { "ghrd.v" "pulse_cold_reset" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554352047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_warm_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_warm_reset\"" {  } { { "ghrd.v" "pulse_warm_reset" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554352053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_debug_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_debug_reset\"" {  } { { "ghrd.v" "pulse_debug_reset" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554352058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SimpleAdd SimpleAdd:MyAdd " "Elaborating entity \"SimpleAdd\" for hierarchy \"SimpleAdd:MyAdd\"" {  } { { "ghrd.v" "MyAdd" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554352066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DroneTop DroneTop:MyDrone " "Elaborating entity \"DroneTop\" for hierarchy \"DroneTop:MyDrone\"" {  } { { "ghrd.v" "MyDrone" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554352072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pll_0 DroneTop:MyDrone\|soc_system_pll_0:pll_inst " "Elaborating entity \"soc_system_pll_0\" for hierarchy \"DroneTop:MyDrone\|soc_system_pll_0:pll_inst\"" {  } { { "DroneTop.vhd" "pll_inst" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/DroneTop.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554352083 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outclk_0 soc_system_pll_0.v(11) " "Output port \"outclk_0\" at soc_system_pll_0.v(11) has no driver" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_pll_0.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712554352084 "|ghrd|DroneTop:MyDrone|soc_system_pll_0:pll_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Active_reset DroneTop:MyDrone\|Active_reset:ActiveReset_inst " "Elaborating entity \"Active_reset\" for hierarchy \"DroneTop:MyDrone\|Active_reset:ActiveReset_inst\"" {  } { { "DroneTop.vhd" "ActiveReset_inst" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/DroneTop.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554352093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_ltc2308 DroneTop:MyDrone\|adc_ltc2308:ADC_instt " "Elaborating entity \"adc_ltc2308\" for hierarchy \"DroneTop:MyDrone\|adc_ltc2308:ADC_instt\"" {  } { { "DroneTop.vhd" "ADC_instt" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/DroneTop.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554352100 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_ch_done adc_ltc2308.v(136) " "Verilog HDL or VHDL warning at adc_ltc2308.v(136): object \"read_ch_done\" assigned a value but never read" {  } { { "adc_ltc2308.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/adc_ltc2308.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712554352100 "|ghrd|DroneTop:MyDrone|adc_ltc2308:ADC_instt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 adc_ltc2308.v(86) " "Verilog HDL assignment warning at adc_ltc2308.v(86): truncated value with size 32 to match size of target (16)" {  } { { "adc_ltc2308.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/adc_ltc2308.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712554352100 "|ghrd|DroneTop:MyDrone|adc_ltc2308:ADC_instt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_ltc2308.v(125) " "Verilog HDL assignment warning at adc_ltc2308.v(125): truncated value with size 32 to match size of target (4)" {  } { { "adc_ltc2308.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/adc_ltc2308.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712554352101 "|ghrd|DroneTop:MyDrone|adc_ltc2308:ADC_instt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_ltc2308.v(130) " "Verilog HDL assignment warning at adc_ltc2308.v(130): truncated value with size 32 to match size of target (4)" {  } { { "adc_ltc2308.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/adc_ltc2308.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712554352101 "|ghrd|DroneTop:MyDrone|adc_ltc2308:ADC_instt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_ltc2308.v(203) " "Verilog HDL assignment warning at adc_ltc2308.v(203): truncated value with size 32 to match size of target (3)" {  } { { "adc_ltc2308.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/adc_ltc2308.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712554352101 "|ghrd|DroneTop:MyDrone|adc_ltc2308:ADC_instt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_ltc2308.v(208) " "Verilog HDL assignment warning at adc_ltc2308.v(208): truncated value with size 32 to match size of target (3)" {  } { { "adc_ltc2308.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/adc_ltc2308.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712554352102 "|ghrd|DroneTop:MyDrone|adc_ltc2308:ADC_instt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_sig DroneTop:MyDrone\|PWM_sig:u1 " "Elaborating entity \"PWM_sig\" for hierarchy \"DroneTop:MyDrone\|PWM_sig:u1\"" {  } { { "DroneTop.vhd" "u1" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/DroneTop.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554352110 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga_reset_n " "Net \"hps_fpga_reset_n\" is missing source, defaulting to GND" {  } { { "ghrd.v" "hps_fpga_reset_n" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712554355414 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1712554355414 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "probe altsource_probe_component 1 2 " "Port \"probe\" on the entity instantiation of \"altsource_probe_component\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1712554355428 "|ghrd|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga_reset_n " "Net \"hps_fpga_reset_n\" is missing source, defaulting to GND" {  } { { "ghrd.v" "hps_fpga_reset_n" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712554355428 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1712554355428 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1712554356108 "|ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga_reset_n " "Net \"hps_fpga_reset_n\" is missing source, defaulting to GND" {  } { { "ghrd.v" "hps_fpga_reset_n" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712554356319 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1712554356319 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712554357561 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.04.08.08:32:41 Progress: Loading sldce0f4758/alt_sld_fab_wrapper_hw.tcl " "2024.04.08.08:32:41 Progress: Loading sldce0f4758/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554361246 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554363906 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554364134 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554367465 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554367560 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554367664 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554367799 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554367817 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554367818 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712554368606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldce0f4758/alt_sld_fab.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/ip/sldce0f4758/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554368828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554368828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554368936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554368936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554368944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554368944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554369009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554369009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554369101 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554369101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554369101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554369174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554369174 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_stream_fifo:the_soc_system_MemoryDMA_stream_fifo\|scfifo:soc_system_MemoryDMA_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\|a_dpfifo_kh91:dpfifo\|altsyncram_rdn1:FIFOram\|q_b\[35\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_stream_fifo:the_soc_system_MemoryDMA_stream_fifo\|scfifo:soc_system_MemoryDMA_stream_fifo_stream_fifo\|scfifo_db91:auto_generated\|a_dpfifo_kh91:dpfifo\|altsyncram_rdn1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_rdn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_rdn1.tdf" 1159 2 0 } } { "db/a_dpfifo_kh91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_kh91.tdf" 45 2 0 } } { "db/scfifo_db91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_db91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2566 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2946 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372011 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_stream_fifo:the_soc_system_MemoryDMA_stream_fifo|scfifo:soc_system_MemoryDMA_stream_fifo_stream_fifo|scfifo_db91:auto_generated|a_dpfifo_kh91:dpfifo|altsyncram_rdn1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[0\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 39 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372011 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[1\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 71 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372011 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[32\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 1063 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372011 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[33\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 1095 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372011 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[80\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 2599 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372011 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[81\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 2631 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372011 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[82\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 2663 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372011 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[83\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 2695 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372011 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[84\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 2727 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372011 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[85\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 2759 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372011 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[86\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 2791 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372011 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[87\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 2823 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372011 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[88\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 2855 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372011 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[89\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 2887 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372011 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[90\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 2919 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372011 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[91\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 2951 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372011 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[92\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 2983 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372011 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[93\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 3015 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372011 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[94\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 3047 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372011 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[95\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 3079 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372011 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[96\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 3111 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372011 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[99\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 3207 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372011 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[100\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 3239 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372011 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[101\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 3271 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372011 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[102\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 3303 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372011 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[103\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 3335 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372011 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_readfifo:the_soc_system_MemoryDMA_m_readfifo\|soc_system_MemoryDMA_m_readfifo_m_readfifo:the_soc_system_MemoryDMA_m_readfifo_m_readfifo\|scfifo:soc_system_MemoryDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\|a_dpfifo_m5a1:dpfifo\|altsyncram_fhn1:FIFOram\|q_b\[35\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_m_readfifo:the_soc_system_MemoryDMA_m_readfifo\|soc_system_MemoryDMA_m_readfifo_m_readfifo:the_soc_system_MemoryDMA_m_readfifo_m_readfifo\|scfifo:soc_system_MemoryDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_fv91:auto_generated\|a_dpfifo_m5a1:dpfifo\|altsyncram_fhn1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_fhn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_fhn1.tdf" 1159 2 0 } } { "db/a_dpfifo_m5a1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_m5a1.tdf" 46 2 0 } } { "db/scfifo_fv91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_fv91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 1607 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 1707 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2857 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372011 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_m_readfifo:the_soc_system_MemoryDMA_m_readfifo|soc_system_MemoryDMA_m_readfifo_m_readfifo:the_soc_system_MemoryDMA_m_readfifo_m_readfifo|scfifo:soc_system_MemoryDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_fv91:auto_generated|a_dpfifo_m5a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a35"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1712554372011 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_pll_0.v" 91 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1702 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372011 "|ghrd|soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1712554372011 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1712554372011 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "Synthesized away node \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]\"" {  } { { "altera_pll.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_pll_0.v" 91 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1702 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554372035 "|ghrd|soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1712554372035 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1712554372035 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554378325 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|desc_assembler_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|desc_assembler_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712554389857 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554389857 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1712554389857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|altshift_taps:desc_assembler_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|altshift_taps:desc_assembler_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554390066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|altshift_taps:desc_assembler_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_chain:the_soc_system_MemoryDMA_chain\|descriptor_read_which_resides_within_soc_system_MemoryDMA:the_descriptor_read_which_resides_within_soc_system_MemoryDMA\|altshift_taps:desc_assembler_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554390066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554390066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554390066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554390066 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712554390066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_usv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_usv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_usv " "Found entity 1: shift_taps_usv" {  } { { "db/shift_taps_usv.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/shift_taps_usv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554390135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554390135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lcc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lcc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lcc1 " "Found entity 1: altsyncram_lcc1" {  } { { "db/altsyncram_lcc1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_lcc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554390212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554390212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/cntr_phf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554390268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554390268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d1h " "Found entity 1: cntr_d1h" {  } { { "db/cntr_d1h.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/cntr_d1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554390324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554390324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554390378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554390378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554390378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554390378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554390378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554390378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554390378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554390378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554390378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554390378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554390378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554390378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554390378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554390378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554390378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712554390378 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712554390378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_g0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712554390443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554390443 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "45 " "45 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712554391249 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[26\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[28\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[29\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[31\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[33\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[35\]\" and its non-tri-state driver." {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 2 1712554398936 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 2 1712554398936 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1712554398936 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 2 1712554398936 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[0\] GND pin " "The pin \"GPIO_0\[0\]\" is fed by GND" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 2 1712554399285 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[1\] GND pin " "The pin \"GPIO_0\[1\]\" is fed by GND" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 2 1712554399285 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[2\] GND pin " "The pin \"GPIO_0\[2\]\" is fed by GND" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 2 1712554399285 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[3\] GND pin " "The pin \"GPIO_0\[3\]\" is fed by GND" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 2 1712554399285 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[4\] GND pin " "The pin \"GPIO_0\[4\]\" is fed by GND" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 2 1712554399285 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[5\] GND pin " "The pin \"GPIO_0\[5\]\" is fed by GND" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 2 1712554399285 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[6\] GND pin " "The pin \"GPIO_0\[6\]\" is fed by GND" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 2 1712554399285 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[7\] GND pin " "The pin \"GPIO_0\[7\]\" is fed by GND" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 2 1712554399285 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 2 1712554399285 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[26\]~synth " "Node \"GPIO_1\[26\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[28\]~synth " "Node \"GPIO_1\[28\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[29\]~synth " "Node \"GPIO_1\[29\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[31\]~synth " "Node \"GPIO_1\[31\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[33\]~synth " "Node \"GPIO_1\[33\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[35\]~synth " "Node \"GPIO_1\[35\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SCLK~synth " "Node \"HPS_I2C0_SCLK~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SDAT~synth " "Node \"HPS_I2C0_SDAT~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 96 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 98 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 99 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 101 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402244 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1712554402244 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[63\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 2055 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402409 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[62\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 2023 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402409 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[61\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 1991 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402409 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[60\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 1959 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402409 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[59\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 1927 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402409 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[58\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 1895 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402409 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[57\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 1863 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402409 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[56\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 1831 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402409 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[55\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 1799 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402409 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[54\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 1767 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402409 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[53\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 1735 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402409 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[52\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 1703 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402409 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[51\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 1671 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402409 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[50\] " "Synthesized away node \"soc_system:u0\|soc_system_MemoryDMA:memorydma\|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo\|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo\|scfifo_mc91:auto_generated\|a_dpfifo_ti91:dpfifo\|altsyncram_dgn1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_dgn1.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/altsyncram_dgn1.tdf" 1639 2 0 } } { "db/a_dpfifo_ti91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/a_dpfifo_ti91.tdf" 43 2 0 } } { "db/scfifo_mc91.tdf" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/db/scfifo_mc91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2377 0 0 } } { "soc_system/synthesis/submodules/soc_system_MemoryDMA.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules/soc_system_MemoryDMA.v" 2902 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/soc_system.vhd" 1225 0 0 } } { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554402409 "|ghrd|soc_system:u0|soc_system_MemoryDMA:memorydma|soc_system_MemoryDMA_command_fifo:the_soc_system_MemoryDMA_command_fifo|scfifo:soc_system_MemoryDMA_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ram_block1a50"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1712554402409 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1712554402409 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6064 " "6064 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712554406996 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554407855 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system.map.smsg " "Generated suppressed messages file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554409873 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "35 0 2 0 0 " "Adding 35 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712554574332 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712554574332 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DroneTop:MyDrone\|soc_system_pll_0:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance DroneTop:MyDrone\|soc_system_pll_0:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1712554575693 ""}  } { { "altera_pll.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1712554575693 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DroneTop:MyDrone\|soc_system_pll_0:pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance DroneTop:MyDrone\|soc_system_pll_0:pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1712554575747 ""}  } { { "altera_pll.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1712554575747 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554576580 "|ghrd|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 117 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554576580 "|ghrd|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ghrd.v" "" { Text "D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/ghrd.v" 117 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712554576580 "|ghrd|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712554576580 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17268 " "Implemented 17268 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712554576621 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712554576621 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "154 " "Implemented 154 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1712554576621 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15989 " "Implemented 15989 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712554576621 ""} { "Info" "ICUT_CUT_TM_RAMS" "390 " "Implemented 390 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1712554576621 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1712554576621 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1712554576621 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1712554576621 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712554576621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 289 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 289 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5555 " "Peak virtual memory: 5555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712554576823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 08:36:16 2024 " "Processing ended: Mon Apr 08 08:36:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712554576823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:20 " "Elapsed time: 00:04:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712554576823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:47 " "Total CPU time (on all processors): 00:05:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712554576823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712554576823 ""}
