
de1_soc_smoker_0.elf:     file format elf32-littlenios2
de1_soc_smoker_0.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x04000230

Program Header:
    LOAD off    0x00001000 vaddr 0x04000000 paddr 0x04000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x04000020 paddr 0x04000020 align 2**12
         filesz 0x00006970 memsz 0x00006970 flags r-x
    LOAD off    0x00007990 vaddr 0x04006990 paddr 0x040084cc align 2**12
         filesz 0x00001b3c memsz 0x00001b3c flags rw-
    LOAD off    0x0000a008 vaddr 0x0400a008 paddr 0x0400a008 align 2**12
         filesz 0x00000000 memsz 0x00000168 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  04000000  04000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000210  04000020  04000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0000664c  04000230  04000230  00001230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000114  0400687c  0400687c  0000787c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001b3c  04006990  040084cc  00007990  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000168  0400a008  0400a008  0000a008  2**2
                  ALLOC, SMALL_DATA
  6 .sdram_controller_0 00000000  0400a170  0400a170  000094cc  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  000094cc  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000ad8  00000000  00000000  000094f0  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00018091  00000000  00000000  00009fc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000067f0  00000000  00000000  00022059  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00007236  00000000  00000000  00028849  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00001984  00000000  00000000  0002fa80  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00002c90  00000000  00000000  00031404  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00004c4a  00000000  00000000  00034094  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000040  00000000  00000000  00038ce0  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000006c8  00000000  00000000  00038d20  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0003bf06  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000c  00000000  00000000  0003bf09  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  0003bf15  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  0003bf16  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  0003bf17  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  0003bf1b  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  0003bf1f  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   0000000b  00000000  00000000  0003bf23  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    0000000b  00000000  00000000  0003bf2e  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   0000000b  00000000  00000000  0003bf39  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 0000000a  00000000  00000000  0003bf44  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 0000001a  00000000  00000000  0003bf4e  2**0
                  CONTENTS, READONLY
 29 .jdi          0000b505  00000000  00000000  0003bf68  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     002e7017  00000000  00000000  0004746d  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
04000000 l    d  .entry	00000000 .entry
04000020 l    d  .exceptions	00000000 .exceptions
04000230 l    d  .text	00000000 .text
0400687c l    d  .rodata	00000000 .rodata
04006990 l    d  .rwdata	00000000 .rwdata
0400a008 l    d  .bss	00000000 .bss
0400a170 l    d  .sdram_controller_0	00000000 .sdram_controller_0
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 D:/de1-soc-demo/sw/nios/app_smoker_0/de1_soc_smoker_0_bsp//obj/HAL/src/crt0.o
04000268 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 smoker_0.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 rand.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 findfp.c
04000770 l     F .text	00000008 __fp_unlock
04000784 l     F .text	0000019c __sinit.part.1
04000920 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
04006990 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 alt_close.c
04003340 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
04003454 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
04003480 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_isatty.c
04003574 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_load.c
0400365c l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_lseek.c
04003748 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
04003924 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
040084ac l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
04003bc8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
04003d04 l     F .text	00000034 alt_dev_reg
04003d38 l     F .text	0000003c alt_get_errno
04003d74 l     F .text	00000068 alt_avalon_mutex_reg
04007364 l     O .rwdata	00001060 jtag_uart_0
040083c4 l     O .rwdata	00000048 mailbox_0
0400840c l     O .rwdata	00000048 mailbox_3
04008454 l     O .rwdata	00000010 mutex_0
04008464 l     O .rwdata	00000010 mutex_1
04008474 l     O .rwdata	00000010 mutex_2
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
040040d0 l     F .text	0000020c altera_avalon_jtag_uart_irq
040042dc l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_mailbox_simple.c
04004914 l     F .text	00000090 altera_avalon_mailbox_identify
040049a4 l     F .text	00000078 altera_avalon_mailbox_post
04004a1c l     F .text	00000138 altera_avalon_mailbox_simple_tx_isr
04004b54 l     F .text	000000a8 altera_avalon_mailbox_simple_rx_isr
00000000 l    df *ABS*	00000000 altera_avalon_mutex.c
04005274 l     F .text	0000003c alt_get_errno
040052b0 l     F .text	0000007c alt_mutex_trylock
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
040057e4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
04005cd4 l     F .text	000000e4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
04005e34 l     F .text	0000003c alt_get_errno
04005e70 l     F .text	000000ec alt_file_locked
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
0400a044 g     O .bss	00000004 alt_instruction_exception_handler
04004fe8 g     F .text	00000150 altera_avalon_mailbox_send
040031e0 g     F .text	00000054 _isatty_r
04003860 g     F .text	0000007c alt_main
04000588 g     F .text	000000c0 _puts_r
0400a070 g     O .bss	00000100 alt_irq
04002f08 g     F .text	00000060 _lseek_r
040084cc g       *ABS*	00000000 __flash_rwdata_start
0400a170 g       *ABS*	00000000 __alt_heap_start
040024bc g     F .text	0000005c __sseek
04000ad0 g     F .text	00000010 __sinit
04000928 g     F .text	00000078 __sfmoreglue
04003900 g     F .text	00000024 __malloc_unlock
04001ba8 g     F .text	0000015c memmove
04000ab8 g     F .text	00000018 _cleanup
040053e8 g     F .text	00000040 altera_avalon_mutex_trylock
0400625c g     F .text	00000024 altera_nios2_gen2_irq_init
04000000 g     F .entry	0000000c __reset
0400547c g     F .text	00000074 altera_avalon_mutex_is_mine
04000020 g       *ABS*	00000000 __flash_exceptions_start
04003184 g     F .text	0000005c _fstat_r
0400a028 g     O .bss	00000004 errno
04002438 g     F .text	00000008 __seofread
0400a030 g     O .bss	00000004 alt_argv
04010484 g       *ABS*	00000000 _gp
04003b98 g     F .text	00000030 usleep
04005138 g     F .text	0000013c altera_avalon_mailbox_retrieve_poll
040071e4 g     O .rwdata	00000180 alt_fd_list
04005984 g     F .text	00000090 alt_find_dev
04001a60 g     F .text	00000148 memcpy
04000778 g     F .text	0000000c _cleanup_r
0400a008 g     O .bss	00000004 message_tx
04005db8 g     F .text	0000007c alt_io_redirect
0400687c g       *ABS*	00000000 __DTOR_END__
04000648 g     F .text	00000014 puts
0400644c g     F .text	0000009c alt_exception_cause_generated_bad_addr
04004bfc g     F .text	00000078 altera_avalon_mailbox_simple_init
040044d4 g     F .text	0000021c altera_avalon_jtag_uart_read
040004a4 g     F .text	00000064 .hidden __udivsi3
040035b0 g     F .text	000000ac isatty
04004f70 g     F .text	00000078 altera_avalon_mailbox_status
04004e58 g     F .text	00000118 altera_avalon_mailbox_close
0400a024 g     O .bss	00000004 __malloc_top_pad
04000b20 g     F .text	000004c8 __sfvwrite_r
04002390 g     F .text	00000054 _sbrk_r
04003124 g     F .text	00000060 _read_r
040084a4 g     O .rwdata	00000004 alt_max_fd
04002728 g     F .text	000000f0 _fclose_r
04002aa4 g     F .text	00000030 fflush
0400a020 g     O .bss	00000004 __malloc_max_sbrked_mem
0400a00c g     O .bss	00000004 paper_mutex
04003784 g     F .text	000000dc lseek
040054f0 g     F .text	00000050 altera_avalon_mutex_first_lock
04000000 g       *ABS*	00000000 __alt_mem_sdram_controller_0
04008484 g     O .rwdata	00000004 _global_impure_ptr
04001e2c g     F .text	00000564 _realloc_r
0400a170 g       *ABS*	00000000 __bss_end
04005be4 g     F .text	000000f0 alt_iic_isr_register
04006154 g     F .text	00000108 alt_tick
04000af0 g     F .text	00000018 __fp_lock_all
04005b98 g     F .text	0000004c alt_ic_irq_enabled
040060b8 g     F .text	0000009c alt_alarm_stop
0400a038 g     O .bss	00000004 alt_irq_active
0400a010 g     O .bss	00000004 tobacco_mutex
040000fc g     F .exceptions	000000d4 alt_irq_handler
040071bc g     O .rwdata	00000028 alt_dev_null
0400532c g     F .text	00000054 altera_avalon_mutex_open
040057c4 g     F .text	00000020 alt_dcache_flush_all
040084cc g       *ABS*	00000000 __ram_rwdata_end
0400849c g     O .rwdata	00000008 alt_dev_list
04003c04 g     F .text	00000100 write
040084b8 g     O .rwdata	00000008 alt_mutex_list
04006990 g       *ABS*	00000000 __ram_rodata_end
040034bc g     F .text	000000b8 fstat
04000508 g     F .text	00000058 .hidden __umodsi3
0400a170 g       *ABS*	00000000 end
04004010 g     F .text	000000c0 altera_avalon_jtag_uart_init
040001d0 g     F .exceptions	00000060 alt_instruction_exception_entry
0400687c g       *ABS*	00000000 __CTOR_LIST__
04100000 g       *ABS*	00000000 __alt_stack_pointer
040046f0 g     F .text	00000224 altera_avalon_jtag_uart_write
04000ae0 g     F .text	00000004 __sfp_lock_acquire
0400197c g     F .text	000000e4 memchr
04002bf8 g     F .text	00000310 _free_r
040066c8 g     F .text	00000180 __call_exitprocs
0400848c g     O .rwdata	00000004 __malloc_sbrk_base
04000230 g     F .text	0000003c _start
0400a03c g     O .bss	00000004 _alt_tick_rate
04000674 g     F .text	00000064 rand
0400a040 g     O .bss	00000004 _alt_nticks
04003960 g     F .text	00000104 read
04003e14 g     F .text	00000098 alt_sys_init
040065b0 g     F .text	00000118 __register_exitproc
04005428 g     F .text	00000054 altera_avalon_mutex_unlock
0400437c g     F .text	00000068 altera_avalon_jtag_uart_close
04000560 g     F .text	00000028 .hidden __mulsi3
04006990 g       *ABS*	00000000 __ram_rwdata_start
0400687c g       *ABS*	00000000 __ram_rodata_start
0400a048 g     O .bss	00000028 __malloc_current_mallinfo
04003eac g     F .text	00000060 altera_avalon_jtag_uart_read_fd
04006388 g     F .text	000000c4 alt_get_fd
0400566c g     F .text	00000158 alt_busy_sleep
040026d4 g     F .text	00000054 _close_r
04006534 g     F .text	0000007c memcmp
04003f6c g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0400a170 g       *ABS*	00000000 __alt_stack_base
04003fbc g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
04002580 g     F .text	00000154 __swsetup_r
040009a0 g     F .text	00000118 __sfp
04006db4 g     O .rwdata	00000408 __malloc_av_
04000aec g     F .text	00000004 __sinit_lock_release
040023e4 g     F .text	00000054 __sread
04006280 g     F .text	00000108 alt_find_file
04005820 g     F .text	000000a4 alt_dev_llist_insert
040038dc g     F .text	00000024 __malloc_lock
04003ae8 g     F .text	000000b0 sbrk
04002a48 g     F .text	0000005c _fflush_r
0400a008 g       *ABS*	00000000 __bss_start
04001d04 g     F .text	00000128 memset
0400026c g     F .text	00000140 main
0400a034 g     O .bss	00000004 alt_envp
0400a01c g     O .bss	00000004 __malloc_max_total_mem
04003f0c g     F .text	00000060 altera_avalon_jtag_uart_write_fd
0400065c g     F .text	00000018 srand
0400a014 g     O .bss	00000004 message_rx
04002518 g     F .text	00000008 __sclose
04100000 g       *ABS*	00000000 __alt_heap_limit
04002818 g     F .text	00000014 fclose
040053a4 g     F .text	00000044 altera_avalon_mutex_lock
04001170 g     F .text	0000080c _malloc_r
040084a8 g     O .rwdata	00000004 alt_errno
04000fe8 g     F .text	000000c4 _fwalk
040003ac g     F .text	00000084 .hidden __divsi3
04002ad4 g     F .text	00000124 _malloc_trim_r
0400687c g       *ABS*	00000000 __CTOR_END__
0400687c g       *ABS*	00000000 __flash_rodata_start
0400687c g       *ABS*	00000000 __DTOR_LIST__
04003ddc g     F .text	00000038 alt_irq_init
04003a64 g     F .text	00000084 alt_release_fd
040064e8 g     F .text	00000014 atexit
04002520 g     F .text	00000060 _write_r
04008488 g     O .rwdata	00000004 _impure_ptr
0400a02c g     O .bss	00000004 alt_argc
0400282c g     F .text	0000021c __sflush_r
04005924 g     F .text	00000060 _do_dtors
04000020 g       .exceptions	00000000 alt_irq_entry
04000b08 g     F .text	00000018 __fp_unlock_all
04008494 g     O .rwdata	00000008 alt_fs_list
04000020 g       *ABS*	00000000 __ram_exceptions_start
04005a34 g     F .text	00000050 alt_ic_isr_register
040084cc g       *ABS*	00000000 _edata
0400a170 g       *ABS*	00000000 _end
04000230 g       *ABS*	00000000 __ram_exceptions_end
040043e4 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
04005b0c g     F .text	0000008c alt_ic_irq_disable
040084b0 g     O .rwdata	00000008 alt_mailbox_simple_list
04002440 g     F .text	0000007c __swrite
04008490 g     O .rwdata	00000004 __malloc_trim_threshold
040064fc g     F .text	00000038 exit
040010ac g     F .text	000000c4 _fwalk_reent
04000430 g     F .text	00000074 .hidden __modsi3
04100000 g       *ABS*	00000000 __alt_data_end
04000020 g     F .exceptions	00000000 alt_exception
04000ae4 g     F .text	00000004 __sfp_lock_release
0400a018 g     O .bss	00000004 matches_mutex
04004c74 g     F .text	000001e4 altera_avalon_mailbox_open
04006848 g     F .text	00000034 _exit
04005540 g     F .text	0000012c alt_alarm_start
04003234 g     F .text	0000010c .hidden __muldi3
04002f68 g     F .text	000001bc __smakebuf_r
040006d8 g     F .text	00000098 strlen
04005f5c g     F .text	0000015c open
04005a14 g     F .text	00000020 alt_icache_flush_all
040084c0 g     O .rwdata	00000004 alt_priority_mask
04005a84 g     F .text	00000088 alt_ic_irq_enable
04005380 g     F .text	00000024 altera_avalon_mutex_close
040084c4 g     O .rwdata	00000008 alt_alarm_list
040058c4 g     F .text	00000060 _do_ctors
0400337c g     F .text	000000d8 close
040036c4 g     F .text	00000084 alt_load
04000ae8 g     F .text	00000004 __sinit_lock_acquire



Disassembly of section .entry:

04000000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
 4000000:	00410034 	movhi	at,1024
    ori r1, r1, %lo(_start)
 4000004:	08408c14 	ori	at,at,560
    jmp r1
 4000008:	0800683a 	jmp	at
	...

Disassembly of section .exceptions:

04000020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
 4000020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
 4000024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
 4000028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 400002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 4000030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 4000034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 4000038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 400003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 4000040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
 4000044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
 4000048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 400004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 4000050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 4000054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 4000058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 400005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 4000060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 4000064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 4000068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 400006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 4000070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 4000074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 4000078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 400007c:	10000326 	beq	r2,zero,400008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
 4000080:	20000226 	beq	r4,zero,400008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 4000084:	40000fc0 	call	40000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 4000088:	00000706 	br	40000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
 400008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
 4000090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
 4000094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
 4000098:	40001d00 	call	40001d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
 400009c:	1000021e 	bne	r2,zero,40000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
 40000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 40000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 40000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 40000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 40000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 40000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 40000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 40000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 40000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 40000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 40000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 40000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 40000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
 40000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 40000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 40000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 40000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 40000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 40000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 40000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 40000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
 40000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 40000f8:	ef80083a 	eret

040000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 40000fc:	defff904 	addi	sp,sp,-28
 4000100:	dfc00615 	stw	ra,24(sp)
 4000104:	df000515 	stw	fp,20(sp)
 4000108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 400010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 4000110:	0005313a 	rdctl	r2,ipending
 4000114:	e0bffe15 	stw	r2,-8(fp)

  return active;
 4000118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 400011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 4000120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 4000124:	00800044 	movi	r2,1
 4000128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 400012c:	e0fffb17 	ldw	r3,-20(fp)
 4000130:	e0bffc17 	ldw	r2,-16(fp)
 4000134:	1884703a 	and	r2,r3,r2
 4000138:	10001426 	beq	r2,zero,400018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 400013c:	00810074 	movhi	r2,1025
 4000140:	10a81c04 	addi	r2,r2,-24464
 4000144:	e0fffd17 	ldw	r3,-12(fp)
 4000148:	180690fa 	slli	r3,r3,3
 400014c:	10c5883a 	add	r2,r2,r3
 4000150:	10c00017 	ldw	r3,0(r2)
 4000154:	00810074 	movhi	r2,1025
 4000158:	10a81c04 	addi	r2,r2,-24464
 400015c:	e13ffd17 	ldw	r4,-12(fp)
 4000160:	200890fa 	slli	r4,r4,3
 4000164:	1105883a 	add	r2,r2,r4
 4000168:	10800104 	addi	r2,r2,4
 400016c:	10800017 	ldw	r2,0(r2)
 4000170:	1009883a 	mov	r4,r2
 4000174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
 4000178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 400017c:	0005313a 	rdctl	r2,ipending
 4000180:	e0bfff15 	stw	r2,-4(fp)

  return active;
 4000184:	e0bfff17 	ldw	r2,-4(fp)
 4000188:	00000706 	br	40001a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
 400018c:	e0bffc17 	ldw	r2,-16(fp)
 4000190:	1085883a 	add	r2,r2,r2
 4000194:	e0bffc15 	stw	r2,-16(fp)
      i++;
 4000198:	e0bffd17 	ldw	r2,-12(fp)
 400019c:	10800044 	addi	r2,r2,1
 40001a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 40001a4:	003fe106 	br	400012c <__alt_data_end+0xfff0012c>

    active = alt_irq_pending ();
 40001a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 40001ac:	e0bffb17 	ldw	r2,-20(fp)
 40001b0:	103fdb1e 	bne	r2,zero,4000120 <__alt_data_end+0xfff00120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 40001b4:	0001883a 	nop
}
 40001b8:	0001883a 	nop
 40001bc:	e037883a 	mov	sp,fp
 40001c0:	dfc00117 	ldw	ra,4(sp)
 40001c4:	df000017 	ldw	fp,0(sp)
 40001c8:	dec00204 	addi	sp,sp,8
 40001cc:	f800283a 	ret

040001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
 40001d0:	defffb04 	addi	sp,sp,-20
 40001d4:	dfc00415 	stw	ra,16(sp)
 40001d8:	df000315 	stw	fp,12(sp)
 40001dc:	df000304 	addi	fp,sp,12
 40001e0:	e13fff15 	stw	r4,-4(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
 40001e4:	00bfffc4 	movi	r2,-1
 40001e8:	e0bffd15 	stw	r2,-12(fp)
  badaddr = 0;
 40001ec:	e03ffe15 	stw	zero,-8(fp)
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
 40001f0:	d0a6f017 	ldw	r2,-25664(gp)
 40001f4:	10000726 	beq	r2,zero,4000214 <alt_instruction_exception_entry+0x44>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
 40001f8:	d0a6f017 	ldw	r2,-25664(gp)
 40001fc:	e0fffd17 	ldw	r3,-12(fp)
 4000200:	e1bffe17 	ldw	r6,-8(fp)
 4000204:	e17fff17 	ldw	r5,-4(fp)
 4000208:	1809883a 	mov	r4,r3
 400020c:	103ee83a 	callr	r2
 4000210:	00000206 	br	400021c <alt_instruction_exception_entry+0x4c>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
 4000214:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
 4000218:	0005883a 	mov	r2,zero
}
 400021c:	e037883a 	mov	sp,fp
 4000220:	dfc00117 	ldw	ra,4(sp)
 4000224:	df000017 	ldw	fp,0(sp)
 4000228:	dec00204 	addi	sp,sp,8
 400022c:	f800283a 	ret

Disassembly of section .text:

04000230 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 4000230:	06c10434 	movhi	sp,1040
    ori sp, sp, %lo(__alt_stack_pointer)
 4000234:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
 4000238:	06810074 	movhi	gp,1025
    ori gp, gp, %lo(_gp)
 400023c:	d6812114 	ori	gp,gp,1156
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 4000240:	00810034 	movhi	r2,1024
    ori r2, r2, %lo(__bss_start)
 4000244:	10a80214 	ori	r2,r2,40968

    movhi r3, %hi(__bss_end)
 4000248:	00c10034 	movhi	r3,1024
    ori r3, r3, %lo(__bss_end)
 400024c:	18e85c14 	ori	r3,r3,41328

    beq r2, r3, 1f
 4000250:	10c00326 	beq	r2,r3,4000260 <_start+0x30>

0:
    stw zero, (r2)
 4000254:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 4000258:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 400025c:	10fffd36 	bltu	r2,r3,4000254 <__alt_data_end+0xfff00254>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
 4000260:	40036c40 	call	40036c4 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 4000264:	40038600 	call	4003860 <alt_main>

04000268 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 4000268:	003fff06 	br	4000268 <__alt_data_end+0xfff00268>

0400026c <main>:
altera_avalon_mailbox_dev* message_rx;
altera_avalon_mailbox_dev* message_tx;


int main()
{
 400026c:	defffc04 	addi	sp,sp,-16
 4000270:	dfc00315 	stw	ra,12(sp)
 4000274:	df000215 	stw	fp,8(sp)
 4000278:	df000204 	addi	fp,sp,8
	alt_u32 message = 0;
 400027c:	e03ffe15 	stw	zero,-8(fp)
	alt_u32 smoking_is_done = 1;
 4000280:	00800044 	movi	r2,1
 4000284:	e0bfff15 	stw	r2,-4(fp)

	// Get hardware mutex handle for tobacco and matches
	tobacco_mutex = altera_avalon_mutex_open(MUTEX_1_NAME);
 4000288:	01010034 	movhi	r4,1024
 400028c:	211a1f04 	addi	r4,r4,26748
 4000290:	400532c0 	call	400532c <altera_avalon_mutex_open>
 4000294:	d0a6e315 	stw	r2,-25716(gp)
	paper_mutex = altera_avalon_mutex_open(MUTEX_2_NAME);
 4000298:	01010034 	movhi	r4,1024
 400029c:	211a2304 	addi	r4,r4,26764
 40002a0:	400532c0 	call	400532c <altera_avalon_mutex_open>
 40002a4:	d0a6e215 	stw	r2,-25720(gp)
    matches_mutex = altera_avalon_mutex_open(MUTEX_0_NAME);
 40002a8:	01010034 	movhi	r4,1024
 40002ac:	211a2704 	addi	r4,r4,26780
 40002b0:	400532c0 	call	400532c <altera_avalon_mutex_open>
 40002b4:	d0a6e515 	stw	r2,-25708(gp)

	// Init the mailbox hps to fpga
	message_rx = altera_avalon_mailbox_open(MAILBOX_0_NAME, NULL, NULL);
 40002b8:	000d883a 	mov	r6,zero
 40002bc:	000b883a 	mov	r5,zero
 40002c0:	01010034 	movhi	r4,1024
 40002c4:	211a2b04 	addi	r4,r4,26796
 40002c8:	4004c740 	call	4004c74 <altera_avalon_mailbox_open>
 40002cc:	d0a6e415 	stw	r2,-25712(gp)

	// Init the mailbox fpga to hps
	message_tx = altera_avalon_mailbox_open(MAILBOX_3_NAME, NULL, NULL);
 40002d0:	000d883a 	mov	r6,zero
 40002d4:	000b883a 	mov	r5,zero
 40002d8:	01010034 	movhi	r4,1024
 40002dc:	211a2f04 	addi	r4,r4,26812
 40002e0:	4004c740 	call	4004c74 <altera_avalon_mailbox_open>
 40002e4:	d0a6e115 	stw	r2,-25724(gp)

	// This smoker has matches
	altera_avalon_mutex_trylock(matches_mutex, 1);
 40002e8:	d0a6e517 	ldw	r2,-25708(gp)
 40002ec:	01400044 	movi	r5,1
 40002f0:	1009883a 	mov	r4,r2
 40002f4:	40053e80 	call	40053e8 <altera_avalon_mutex_trylock>

	while(1)
	{
		if(altera_avalon_mailbox_retrieve_poll(message_rx, &message, 100))
 40002f8:	d0a6e417 	ldw	r2,-25712(gp)
 40002fc:	01801904 	movi	r6,100
 4000300:	e17ffe04 	addi	r5,fp,-8
 4000304:	1009883a 	mov	r4,r2
 4000308:	40051380 	call	4005138 <altera_avalon_mailbox_retrieve_poll>
 400030c:	103ffa26 	beq	r2,zero,40002f8 <__alt_data_end+0xfff002f8>
		{
			// Acquire the mutex, setting the value to one
			altera_avalon_mutex_trylock(tobacco_mutex, 1);
 4000310:	d0a6e317 	ldw	r2,-25716(gp)
 4000314:	01400044 	movi	r5,1
 4000318:	1009883a 	mov	r4,r2
 400031c:	40053e80 	call	40053e8 <altera_avalon_mutex_trylock>
			altera_avalon_mutex_trylock(paper_mutex, 1);
 4000320:	d0a6e217 	ldw	r2,-25720(gp)
 4000324:	01400044 	movi	r5,1
 4000328:	1009883a 	mov	r4,r2
 400032c:	40053e80 	call	40053e8 <altera_avalon_mutex_trylock>

			printf("Smoker 0: Acquired ingredients, rolling the cigarette!\n");
 4000330:	01010034 	movhi	r4,1024
 4000334:	211a3304 	addi	r4,r4,26828
 4000338:	40006480 	call	4000648 <puts>

			// Simulate rolling the cigarette by delaying between 1 and 5 seconds
			usleep((rand() % 5 + 1) * 1000000);
 400033c:	40006740 	call	4000674 <rand>
 4000340:	01400144 	movi	r5,5
 4000344:	1009883a 	mov	r4,r2
 4000348:	40004300 	call	4000430 <__modsi3>
 400034c:	10800044 	addi	r2,r2,1
 4000350:	014003f4 	movhi	r5,15
 4000354:	29509004 	addi	r5,r5,16960
 4000358:	1009883a 	mov	r4,r2
 400035c:	40005600 	call	4000560 <__mulsi3>
 4000360:	1009883a 	mov	r4,r2
 4000364:	4003b980 	call	4003b98 <usleep>

			// Release the mutex
			altera_avalon_mutex_unlock(tobacco_mutex);
 4000368:	d0a6e317 	ldw	r2,-25716(gp)
 400036c:	1009883a 	mov	r4,r2
 4000370:	40054280 	call	4005428 <altera_avalon_mutex_unlock>
			altera_avalon_mutex_unlock(paper_mutex);
 4000374:	d0a6e217 	ldw	r2,-25720(gp)
 4000378:	1009883a 	mov	r4,r2
 400037c:	40054280 	call	4005428 <altera_avalon_mutex_unlock>
			altera_avalon_mutex_unlock(matches_mutex);
 4000380:	d0a6e517 	ldw	r2,-25708(gp)
 4000384:	1009883a 	mov	r4,r2
 4000388:	40054280 	call	4005428 <altera_avalon_mutex_unlock>

			// Signal the agent that smoking is done
			altera_avalon_mailbox_send(message_tx, &smoking_is_done, 0, POLL);
 400038c:	d0a6e117 	ldw	r2,-25724(gp)
 4000390:	e0ffff04 	addi	r3,fp,-4
 4000394:	01c00044 	movi	r7,1
 4000398:	000d883a 	mov	r6,zero
 400039c:	180b883a 	mov	r5,r3
 40003a0:	1009883a 	mov	r4,r2
 40003a4:	4004fe80 	call	4004fe8 <altera_avalon_mailbox_send>

		}

	}
 40003a8:	003fd306 	br	40002f8 <__alt_data_end+0xfff002f8>

040003ac <__divsi3>:
 40003ac:	20001b16 	blt	r4,zero,400041c <__divsi3+0x70>
 40003b0:	000f883a 	mov	r7,zero
 40003b4:	28001616 	blt	r5,zero,4000410 <__divsi3+0x64>
 40003b8:	200d883a 	mov	r6,r4
 40003bc:	29001a2e 	bgeu	r5,r4,4000428 <__divsi3+0x7c>
 40003c0:	00800804 	movi	r2,32
 40003c4:	00c00044 	movi	r3,1
 40003c8:	00000106 	br	40003d0 <__divsi3+0x24>
 40003cc:	10000d26 	beq	r2,zero,4000404 <__divsi3+0x58>
 40003d0:	294b883a 	add	r5,r5,r5
 40003d4:	10bfffc4 	addi	r2,r2,-1
 40003d8:	18c7883a 	add	r3,r3,r3
 40003dc:	293ffb36 	bltu	r5,r4,40003cc <__alt_data_end+0xfff003cc>
 40003e0:	0005883a 	mov	r2,zero
 40003e4:	18000726 	beq	r3,zero,4000404 <__divsi3+0x58>
 40003e8:	0005883a 	mov	r2,zero
 40003ec:	31400236 	bltu	r6,r5,40003f8 <__divsi3+0x4c>
 40003f0:	314dc83a 	sub	r6,r6,r5
 40003f4:	10c4b03a 	or	r2,r2,r3
 40003f8:	1806d07a 	srli	r3,r3,1
 40003fc:	280ad07a 	srli	r5,r5,1
 4000400:	183ffa1e 	bne	r3,zero,40003ec <__alt_data_end+0xfff003ec>
 4000404:	38000126 	beq	r7,zero,400040c <__divsi3+0x60>
 4000408:	0085c83a 	sub	r2,zero,r2
 400040c:	f800283a 	ret
 4000410:	014bc83a 	sub	r5,zero,r5
 4000414:	39c0005c 	xori	r7,r7,1
 4000418:	003fe706 	br	40003b8 <__alt_data_end+0xfff003b8>
 400041c:	0109c83a 	sub	r4,zero,r4
 4000420:	01c00044 	movi	r7,1
 4000424:	003fe306 	br	40003b4 <__alt_data_end+0xfff003b4>
 4000428:	00c00044 	movi	r3,1
 400042c:	003fee06 	br	40003e8 <__alt_data_end+0xfff003e8>

04000430 <__modsi3>:
 4000430:	20001716 	blt	r4,zero,4000490 <__modsi3+0x60>
 4000434:	000f883a 	mov	r7,zero
 4000438:	2005883a 	mov	r2,r4
 400043c:	28001216 	blt	r5,zero,4000488 <__modsi3+0x58>
 4000440:	2900162e 	bgeu	r5,r4,400049c <__modsi3+0x6c>
 4000444:	01800804 	movi	r6,32
 4000448:	00c00044 	movi	r3,1
 400044c:	00000106 	br	4000454 <__modsi3+0x24>
 4000450:	30000a26 	beq	r6,zero,400047c <__modsi3+0x4c>
 4000454:	294b883a 	add	r5,r5,r5
 4000458:	31bfffc4 	addi	r6,r6,-1
 400045c:	18c7883a 	add	r3,r3,r3
 4000460:	293ffb36 	bltu	r5,r4,4000450 <__alt_data_end+0xfff00450>
 4000464:	18000526 	beq	r3,zero,400047c <__modsi3+0x4c>
 4000468:	1806d07a 	srli	r3,r3,1
 400046c:	11400136 	bltu	r2,r5,4000474 <__modsi3+0x44>
 4000470:	1145c83a 	sub	r2,r2,r5
 4000474:	280ad07a 	srli	r5,r5,1
 4000478:	183ffb1e 	bne	r3,zero,4000468 <__alt_data_end+0xfff00468>
 400047c:	38000126 	beq	r7,zero,4000484 <__modsi3+0x54>
 4000480:	0085c83a 	sub	r2,zero,r2
 4000484:	f800283a 	ret
 4000488:	014bc83a 	sub	r5,zero,r5
 400048c:	003fec06 	br	4000440 <__alt_data_end+0xfff00440>
 4000490:	0109c83a 	sub	r4,zero,r4
 4000494:	01c00044 	movi	r7,1
 4000498:	003fe706 	br	4000438 <__alt_data_end+0xfff00438>
 400049c:	00c00044 	movi	r3,1
 40004a0:	003ff106 	br	4000468 <__alt_data_end+0xfff00468>

040004a4 <__udivsi3>:
 40004a4:	200d883a 	mov	r6,r4
 40004a8:	2900152e 	bgeu	r5,r4,4000500 <__udivsi3+0x5c>
 40004ac:	28001416 	blt	r5,zero,4000500 <__udivsi3+0x5c>
 40004b0:	00800804 	movi	r2,32
 40004b4:	00c00044 	movi	r3,1
 40004b8:	00000206 	br	40004c4 <__udivsi3+0x20>
 40004bc:	10000e26 	beq	r2,zero,40004f8 <__udivsi3+0x54>
 40004c0:	28000516 	blt	r5,zero,40004d8 <__udivsi3+0x34>
 40004c4:	294b883a 	add	r5,r5,r5
 40004c8:	10bfffc4 	addi	r2,r2,-1
 40004cc:	18c7883a 	add	r3,r3,r3
 40004d0:	293ffa36 	bltu	r5,r4,40004bc <__alt_data_end+0xfff004bc>
 40004d4:	18000826 	beq	r3,zero,40004f8 <__udivsi3+0x54>
 40004d8:	0005883a 	mov	r2,zero
 40004dc:	31400236 	bltu	r6,r5,40004e8 <__udivsi3+0x44>
 40004e0:	314dc83a 	sub	r6,r6,r5
 40004e4:	10c4b03a 	or	r2,r2,r3
 40004e8:	1806d07a 	srli	r3,r3,1
 40004ec:	280ad07a 	srli	r5,r5,1
 40004f0:	183ffa1e 	bne	r3,zero,40004dc <__alt_data_end+0xfff004dc>
 40004f4:	f800283a 	ret
 40004f8:	0005883a 	mov	r2,zero
 40004fc:	f800283a 	ret
 4000500:	00c00044 	movi	r3,1
 4000504:	003ff406 	br	40004d8 <__alt_data_end+0xfff004d8>

04000508 <__umodsi3>:
 4000508:	2005883a 	mov	r2,r4
 400050c:	2900122e 	bgeu	r5,r4,4000558 <__umodsi3+0x50>
 4000510:	28001116 	blt	r5,zero,4000558 <__umodsi3+0x50>
 4000514:	01800804 	movi	r6,32
 4000518:	00c00044 	movi	r3,1
 400051c:	00000206 	br	4000528 <__umodsi3+0x20>
 4000520:	30000c26 	beq	r6,zero,4000554 <__umodsi3+0x4c>
 4000524:	28000516 	blt	r5,zero,400053c <__umodsi3+0x34>
 4000528:	294b883a 	add	r5,r5,r5
 400052c:	31bfffc4 	addi	r6,r6,-1
 4000530:	18c7883a 	add	r3,r3,r3
 4000534:	293ffa36 	bltu	r5,r4,4000520 <__alt_data_end+0xfff00520>
 4000538:	18000626 	beq	r3,zero,4000554 <__umodsi3+0x4c>
 400053c:	1806d07a 	srli	r3,r3,1
 4000540:	11400136 	bltu	r2,r5,4000548 <__umodsi3+0x40>
 4000544:	1145c83a 	sub	r2,r2,r5
 4000548:	280ad07a 	srli	r5,r5,1
 400054c:	183ffb1e 	bne	r3,zero,400053c <__alt_data_end+0xfff0053c>
 4000550:	f800283a 	ret
 4000554:	f800283a 	ret
 4000558:	00c00044 	movi	r3,1
 400055c:	003ff706 	br	400053c <__alt_data_end+0xfff0053c>

04000560 <__mulsi3>:
 4000560:	0005883a 	mov	r2,zero
 4000564:	20000726 	beq	r4,zero,4000584 <__mulsi3+0x24>
 4000568:	20c0004c 	andi	r3,r4,1
 400056c:	2008d07a 	srli	r4,r4,1
 4000570:	18000126 	beq	r3,zero,4000578 <__mulsi3+0x18>
 4000574:	1145883a 	add	r2,r2,r5
 4000578:	294b883a 	add	r5,r5,r5
 400057c:	203ffa1e 	bne	r4,zero,4000568 <__alt_data_end+0xfff00568>
 4000580:	f800283a 	ret
 4000584:	f800283a 	ret

04000588 <_puts_r>:
 4000588:	defff604 	addi	sp,sp,-40
 400058c:	dc000715 	stw	r16,28(sp)
 4000590:	2021883a 	mov	r16,r4
 4000594:	2809883a 	mov	r4,r5
 4000598:	dc400815 	stw	r17,32(sp)
 400059c:	dfc00915 	stw	ra,36(sp)
 40005a0:	2823883a 	mov	r17,r5
 40005a4:	40006d80 	call	40006d8 <strlen>
 40005a8:	10c00044 	addi	r3,r2,1
 40005ac:	d8800115 	stw	r2,4(sp)
 40005b0:	00810034 	movhi	r2,1024
 40005b4:	109a4104 	addi	r2,r2,26884
 40005b8:	d8800215 	stw	r2,8(sp)
 40005bc:	00800044 	movi	r2,1
 40005c0:	d8800315 	stw	r2,12(sp)
 40005c4:	00800084 	movi	r2,2
 40005c8:	dc400015 	stw	r17,0(sp)
 40005cc:	d8c00615 	stw	r3,24(sp)
 40005d0:	dec00415 	stw	sp,16(sp)
 40005d4:	d8800515 	stw	r2,20(sp)
 40005d8:	80000226 	beq	r16,zero,40005e4 <_puts_r+0x5c>
 40005dc:	80800e17 	ldw	r2,56(r16)
 40005e0:	10001426 	beq	r2,zero,4000634 <_puts_r+0xac>
 40005e4:	81400217 	ldw	r5,8(r16)
 40005e8:	2880030b 	ldhu	r2,12(r5)
 40005ec:	10c8000c 	andi	r3,r2,8192
 40005f0:	1800061e 	bne	r3,zero,400060c <_puts_r+0x84>
 40005f4:	29001917 	ldw	r4,100(r5)
 40005f8:	00f7ffc4 	movi	r3,-8193
 40005fc:	10880014 	ori	r2,r2,8192
 4000600:	20c6703a 	and	r3,r4,r3
 4000604:	2880030d 	sth	r2,12(r5)
 4000608:	28c01915 	stw	r3,100(r5)
 400060c:	d9800404 	addi	r6,sp,16
 4000610:	8009883a 	mov	r4,r16
 4000614:	4000b200 	call	4000b20 <__sfvwrite_r>
 4000618:	1000091e 	bne	r2,zero,4000640 <_puts_r+0xb8>
 400061c:	00800284 	movi	r2,10
 4000620:	dfc00917 	ldw	ra,36(sp)
 4000624:	dc400817 	ldw	r17,32(sp)
 4000628:	dc000717 	ldw	r16,28(sp)
 400062c:	dec00a04 	addi	sp,sp,40
 4000630:	f800283a 	ret
 4000634:	8009883a 	mov	r4,r16
 4000638:	4000ad00 	call	4000ad0 <__sinit>
 400063c:	003fe906 	br	40005e4 <__alt_data_end+0xfff005e4>
 4000640:	00bfffc4 	movi	r2,-1
 4000644:	003ff606 	br	4000620 <__alt_data_end+0xfff00620>

04000648 <puts>:
 4000648:	00810074 	movhi	r2,1025
 400064c:	10a12204 	addi	r2,r2,-31608
 4000650:	200b883a 	mov	r5,r4
 4000654:	11000017 	ldw	r4,0(r2)
 4000658:	40005881 	jmpi	4000588 <_puts_r>

0400065c <srand>:
 400065c:	00810074 	movhi	r2,1025
 4000660:	10a12204 	addi	r2,r2,-31608
 4000664:	10800017 	ldw	r2,0(r2)
 4000668:	11002915 	stw	r4,164(r2)
 400066c:	10002a15 	stw	zero,168(r2)
 4000670:	f800283a 	ret

04000674 <rand>:
 4000674:	00810074 	movhi	r2,1025
 4000678:	defffe04 	addi	sp,sp,-8
 400067c:	10a12204 	addi	r2,r2,-31608
 4000680:	dc000015 	stw	r16,0(sp)
 4000684:	14000017 	ldw	r16,0(r2)
 4000688:	dfc00115 	stw	ra,4(sp)
 400068c:	01932574 	movhi	r6,19605
 4000690:	81002917 	ldw	r4,164(r16)
 4000694:	81402a17 	ldw	r5,168(r16)
 4000698:	01d614b4 	movhi	r7,22610
 400069c:	319fcb44 	addi	r6,r6,32557
 40006a0:	39fd0b44 	addi	r7,r7,-3027
 40006a4:	40032340 	call	4003234 <__muldi3>
 40006a8:	11000044 	addi	r4,r2,1
 40006ac:	2085803a 	cmpltu	r2,r4,r2
 40006b0:	10c7883a 	add	r3,r2,r3
 40006b4:	00a00034 	movhi	r2,32768
 40006b8:	10bfffc4 	addi	r2,r2,-1
 40006bc:	1884703a 	and	r2,r3,r2
 40006c0:	81002915 	stw	r4,164(r16)
 40006c4:	80c02a15 	stw	r3,168(r16)
 40006c8:	dfc00117 	ldw	ra,4(sp)
 40006cc:	dc000017 	ldw	r16,0(sp)
 40006d0:	dec00204 	addi	sp,sp,8
 40006d4:	f800283a 	ret

040006d8 <strlen>:
 40006d8:	208000cc 	andi	r2,r4,3
 40006dc:	10002026 	beq	r2,zero,4000760 <strlen+0x88>
 40006e0:	20800007 	ldb	r2,0(r4)
 40006e4:	10002026 	beq	r2,zero,4000768 <strlen+0x90>
 40006e8:	2005883a 	mov	r2,r4
 40006ec:	00000206 	br	40006f8 <strlen+0x20>
 40006f0:	10c00007 	ldb	r3,0(r2)
 40006f4:	18001826 	beq	r3,zero,4000758 <strlen+0x80>
 40006f8:	10800044 	addi	r2,r2,1
 40006fc:	10c000cc 	andi	r3,r2,3
 4000700:	183ffb1e 	bne	r3,zero,40006f0 <__alt_data_end+0xfff006f0>
 4000704:	10c00017 	ldw	r3,0(r2)
 4000708:	01ffbff4 	movhi	r7,65279
 400070c:	39ffbfc4 	addi	r7,r7,-257
 4000710:	00ca303a 	nor	r5,zero,r3
 4000714:	01a02074 	movhi	r6,32897
 4000718:	19c7883a 	add	r3,r3,r7
 400071c:	31a02004 	addi	r6,r6,-32640
 4000720:	1946703a 	and	r3,r3,r5
 4000724:	1986703a 	and	r3,r3,r6
 4000728:	1800091e 	bne	r3,zero,4000750 <strlen+0x78>
 400072c:	10800104 	addi	r2,r2,4
 4000730:	10c00017 	ldw	r3,0(r2)
 4000734:	19cb883a 	add	r5,r3,r7
 4000738:	00c6303a 	nor	r3,zero,r3
 400073c:	28c6703a 	and	r3,r5,r3
 4000740:	1986703a 	and	r3,r3,r6
 4000744:	183ff926 	beq	r3,zero,400072c <__alt_data_end+0xfff0072c>
 4000748:	00000106 	br	4000750 <strlen+0x78>
 400074c:	10800044 	addi	r2,r2,1
 4000750:	10c00007 	ldb	r3,0(r2)
 4000754:	183ffd1e 	bne	r3,zero,400074c <__alt_data_end+0xfff0074c>
 4000758:	1105c83a 	sub	r2,r2,r4
 400075c:	f800283a 	ret
 4000760:	2005883a 	mov	r2,r4
 4000764:	003fe706 	br	4000704 <__alt_data_end+0xfff00704>
 4000768:	0005883a 	mov	r2,zero
 400076c:	f800283a 	ret

04000770 <__fp_unlock>:
 4000770:	0005883a 	mov	r2,zero
 4000774:	f800283a 	ret

04000778 <_cleanup_r>:
 4000778:	01410034 	movhi	r5,1024
 400077c:	2949ca04 	addi	r5,r5,10024
 4000780:	40010ac1 	jmpi	40010ac <_fwalk_reent>

04000784 <__sinit.part.1>:
 4000784:	defff704 	addi	sp,sp,-36
 4000788:	00c10034 	movhi	r3,1024
 400078c:	dfc00815 	stw	ra,32(sp)
 4000790:	ddc00715 	stw	r23,28(sp)
 4000794:	dd800615 	stw	r22,24(sp)
 4000798:	dd400515 	stw	r21,20(sp)
 400079c:	dd000415 	stw	r20,16(sp)
 40007a0:	dcc00315 	stw	r19,12(sp)
 40007a4:	dc800215 	stw	r18,8(sp)
 40007a8:	dc400115 	stw	r17,4(sp)
 40007ac:	dc000015 	stw	r16,0(sp)
 40007b0:	18c1de04 	addi	r3,r3,1912
 40007b4:	24000117 	ldw	r16,4(r4)
 40007b8:	20c00f15 	stw	r3,60(r4)
 40007bc:	2080bb04 	addi	r2,r4,748
 40007c0:	00c000c4 	movi	r3,3
 40007c4:	20c0b915 	stw	r3,740(r4)
 40007c8:	2080ba15 	stw	r2,744(r4)
 40007cc:	2000b815 	stw	zero,736(r4)
 40007d0:	05c00204 	movi	r23,8
 40007d4:	00800104 	movi	r2,4
 40007d8:	2025883a 	mov	r18,r4
 40007dc:	b80d883a 	mov	r6,r23
 40007e0:	81001704 	addi	r4,r16,92
 40007e4:	000b883a 	mov	r5,zero
 40007e8:	80000015 	stw	zero,0(r16)
 40007ec:	80000115 	stw	zero,4(r16)
 40007f0:	80000215 	stw	zero,8(r16)
 40007f4:	8080030d 	sth	r2,12(r16)
 40007f8:	80001915 	stw	zero,100(r16)
 40007fc:	8000038d 	sth	zero,14(r16)
 4000800:	80000415 	stw	zero,16(r16)
 4000804:	80000515 	stw	zero,20(r16)
 4000808:	80000615 	stw	zero,24(r16)
 400080c:	4001d040 	call	4001d04 <memset>
 4000810:	05810034 	movhi	r22,1024
 4000814:	94400217 	ldw	r17,8(r18)
 4000818:	05410034 	movhi	r21,1024
 400081c:	05010034 	movhi	r20,1024
 4000820:	04c10034 	movhi	r19,1024
 4000824:	b588f904 	addi	r22,r22,9188
 4000828:	ad491004 	addi	r21,r21,9280
 400082c:	a5092f04 	addi	r20,r20,9404
 4000830:	9cc94604 	addi	r19,r19,9496
 4000834:	85800815 	stw	r22,32(r16)
 4000838:	85400915 	stw	r21,36(r16)
 400083c:	85000a15 	stw	r20,40(r16)
 4000840:	84c00b15 	stw	r19,44(r16)
 4000844:	84000715 	stw	r16,28(r16)
 4000848:	00800284 	movi	r2,10
 400084c:	8880030d 	sth	r2,12(r17)
 4000850:	00800044 	movi	r2,1
 4000854:	b80d883a 	mov	r6,r23
 4000858:	89001704 	addi	r4,r17,92
 400085c:	000b883a 	mov	r5,zero
 4000860:	88000015 	stw	zero,0(r17)
 4000864:	88000115 	stw	zero,4(r17)
 4000868:	88000215 	stw	zero,8(r17)
 400086c:	88001915 	stw	zero,100(r17)
 4000870:	8880038d 	sth	r2,14(r17)
 4000874:	88000415 	stw	zero,16(r17)
 4000878:	88000515 	stw	zero,20(r17)
 400087c:	88000615 	stw	zero,24(r17)
 4000880:	4001d040 	call	4001d04 <memset>
 4000884:	94000317 	ldw	r16,12(r18)
 4000888:	00800484 	movi	r2,18
 400088c:	8c400715 	stw	r17,28(r17)
 4000890:	8d800815 	stw	r22,32(r17)
 4000894:	8d400915 	stw	r21,36(r17)
 4000898:	8d000a15 	stw	r20,40(r17)
 400089c:	8cc00b15 	stw	r19,44(r17)
 40008a0:	8080030d 	sth	r2,12(r16)
 40008a4:	00800084 	movi	r2,2
 40008a8:	80000015 	stw	zero,0(r16)
 40008ac:	80000115 	stw	zero,4(r16)
 40008b0:	80000215 	stw	zero,8(r16)
 40008b4:	80001915 	stw	zero,100(r16)
 40008b8:	8080038d 	sth	r2,14(r16)
 40008bc:	80000415 	stw	zero,16(r16)
 40008c0:	80000515 	stw	zero,20(r16)
 40008c4:	80000615 	stw	zero,24(r16)
 40008c8:	b80d883a 	mov	r6,r23
 40008cc:	000b883a 	mov	r5,zero
 40008d0:	81001704 	addi	r4,r16,92
 40008d4:	4001d040 	call	4001d04 <memset>
 40008d8:	00800044 	movi	r2,1
 40008dc:	84000715 	stw	r16,28(r16)
 40008e0:	85800815 	stw	r22,32(r16)
 40008e4:	85400915 	stw	r21,36(r16)
 40008e8:	85000a15 	stw	r20,40(r16)
 40008ec:	84c00b15 	stw	r19,44(r16)
 40008f0:	90800e15 	stw	r2,56(r18)
 40008f4:	dfc00817 	ldw	ra,32(sp)
 40008f8:	ddc00717 	ldw	r23,28(sp)
 40008fc:	dd800617 	ldw	r22,24(sp)
 4000900:	dd400517 	ldw	r21,20(sp)
 4000904:	dd000417 	ldw	r20,16(sp)
 4000908:	dcc00317 	ldw	r19,12(sp)
 400090c:	dc800217 	ldw	r18,8(sp)
 4000910:	dc400117 	ldw	r17,4(sp)
 4000914:	dc000017 	ldw	r16,0(sp)
 4000918:	dec00904 	addi	sp,sp,36
 400091c:	f800283a 	ret

04000920 <__fp_lock>:
 4000920:	0005883a 	mov	r2,zero
 4000924:	f800283a 	ret

04000928 <__sfmoreglue>:
 4000928:	defffc04 	addi	sp,sp,-16
 400092c:	dc800215 	stw	r18,8(sp)
 4000930:	2825883a 	mov	r18,r5
 4000934:	dc000015 	stw	r16,0(sp)
 4000938:	01401a04 	movi	r5,104
 400093c:	2021883a 	mov	r16,r4
 4000940:	913fffc4 	addi	r4,r18,-1
 4000944:	dfc00315 	stw	ra,12(sp)
 4000948:	dc400115 	stw	r17,4(sp)
 400094c:	40005600 	call	4000560 <__mulsi3>
 4000950:	8009883a 	mov	r4,r16
 4000954:	11401d04 	addi	r5,r2,116
 4000958:	1023883a 	mov	r17,r2
 400095c:	40011700 	call	4001170 <_malloc_r>
 4000960:	1021883a 	mov	r16,r2
 4000964:	10000726 	beq	r2,zero,4000984 <__sfmoreglue+0x5c>
 4000968:	11000304 	addi	r4,r2,12
 400096c:	10000015 	stw	zero,0(r2)
 4000970:	14800115 	stw	r18,4(r2)
 4000974:	11000215 	stw	r4,8(r2)
 4000978:	89801a04 	addi	r6,r17,104
 400097c:	000b883a 	mov	r5,zero
 4000980:	4001d040 	call	4001d04 <memset>
 4000984:	8005883a 	mov	r2,r16
 4000988:	dfc00317 	ldw	ra,12(sp)
 400098c:	dc800217 	ldw	r18,8(sp)
 4000990:	dc400117 	ldw	r17,4(sp)
 4000994:	dc000017 	ldw	r16,0(sp)
 4000998:	dec00404 	addi	sp,sp,16
 400099c:	f800283a 	ret

040009a0 <__sfp>:
 40009a0:	defffb04 	addi	sp,sp,-20
 40009a4:	dc000015 	stw	r16,0(sp)
 40009a8:	04010074 	movhi	r16,1025
 40009ac:	84212104 	addi	r16,r16,-31612
 40009b0:	dcc00315 	stw	r19,12(sp)
 40009b4:	2027883a 	mov	r19,r4
 40009b8:	81000017 	ldw	r4,0(r16)
 40009bc:	dfc00415 	stw	ra,16(sp)
 40009c0:	dc800215 	stw	r18,8(sp)
 40009c4:	20800e17 	ldw	r2,56(r4)
 40009c8:	dc400115 	stw	r17,4(sp)
 40009cc:	1000021e 	bne	r2,zero,40009d8 <__sfp+0x38>
 40009d0:	40007840 	call	4000784 <__sinit.part.1>
 40009d4:	81000017 	ldw	r4,0(r16)
 40009d8:	2480b804 	addi	r18,r4,736
 40009dc:	047fffc4 	movi	r17,-1
 40009e0:	91000117 	ldw	r4,4(r18)
 40009e4:	94000217 	ldw	r16,8(r18)
 40009e8:	213fffc4 	addi	r4,r4,-1
 40009ec:	20000a16 	blt	r4,zero,4000a18 <__sfp+0x78>
 40009f0:	8080030f 	ldh	r2,12(r16)
 40009f4:	10000c26 	beq	r2,zero,4000a28 <__sfp+0x88>
 40009f8:	80c01d04 	addi	r3,r16,116
 40009fc:	00000206 	br	4000a08 <__sfp+0x68>
 4000a00:	18bfe60f 	ldh	r2,-104(r3)
 4000a04:	10000826 	beq	r2,zero,4000a28 <__sfp+0x88>
 4000a08:	213fffc4 	addi	r4,r4,-1
 4000a0c:	1c3ffd04 	addi	r16,r3,-12
 4000a10:	18c01a04 	addi	r3,r3,104
 4000a14:	247ffa1e 	bne	r4,r17,4000a00 <__alt_data_end+0xfff00a00>
 4000a18:	90800017 	ldw	r2,0(r18)
 4000a1c:	10001d26 	beq	r2,zero,4000a94 <__sfp+0xf4>
 4000a20:	1025883a 	mov	r18,r2
 4000a24:	003fee06 	br	40009e0 <__alt_data_end+0xfff009e0>
 4000a28:	00bfffc4 	movi	r2,-1
 4000a2c:	8080038d 	sth	r2,14(r16)
 4000a30:	00800044 	movi	r2,1
 4000a34:	8080030d 	sth	r2,12(r16)
 4000a38:	80001915 	stw	zero,100(r16)
 4000a3c:	80000015 	stw	zero,0(r16)
 4000a40:	80000215 	stw	zero,8(r16)
 4000a44:	80000115 	stw	zero,4(r16)
 4000a48:	80000415 	stw	zero,16(r16)
 4000a4c:	80000515 	stw	zero,20(r16)
 4000a50:	80000615 	stw	zero,24(r16)
 4000a54:	01800204 	movi	r6,8
 4000a58:	000b883a 	mov	r5,zero
 4000a5c:	81001704 	addi	r4,r16,92
 4000a60:	4001d040 	call	4001d04 <memset>
 4000a64:	8005883a 	mov	r2,r16
 4000a68:	80000c15 	stw	zero,48(r16)
 4000a6c:	80000d15 	stw	zero,52(r16)
 4000a70:	80001115 	stw	zero,68(r16)
 4000a74:	80001215 	stw	zero,72(r16)
 4000a78:	dfc00417 	ldw	ra,16(sp)
 4000a7c:	dcc00317 	ldw	r19,12(sp)
 4000a80:	dc800217 	ldw	r18,8(sp)
 4000a84:	dc400117 	ldw	r17,4(sp)
 4000a88:	dc000017 	ldw	r16,0(sp)
 4000a8c:	dec00504 	addi	sp,sp,20
 4000a90:	f800283a 	ret
 4000a94:	01400104 	movi	r5,4
 4000a98:	9809883a 	mov	r4,r19
 4000a9c:	40009280 	call	4000928 <__sfmoreglue>
 4000aa0:	90800015 	stw	r2,0(r18)
 4000aa4:	103fde1e 	bne	r2,zero,4000a20 <__alt_data_end+0xfff00a20>
 4000aa8:	00800304 	movi	r2,12
 4000aac:	98800015 	stw	r2,0(r19)
 4000ab0:	0005883a 	mov	r2,zero
 4000ab4:	003ff006 	br	4000a78 <__alt_data_end+0xfff00a78>

04000ab8 <_cleanup>:
 4000ab8:	00810074 	movhi	r2,1025
 4000abc:	10a12104 	addi	r2,r2,-31612
 4000ac0:	11000017 	ldw	r4,0(r2)
 4000ac4:	01410034 	movhi	r5,1024
 4000ac8:	2949ca04 	addi	r5,r5,10024
 4000acc:	40010ac1 	jmpi	40010ac <_fwalk_reent>

04000ad0 <__sinit>:
 4000ad0:	20800e17 	ldw	r2,56(r4)
 4000ad4:	10000126 	beq	r2,zero,4000adc <__sinit+0xc>
 4000ad8:	f800283a 	ret
 4000adc:	40007841 	jmpi	4000784 <__sinit.part.1>

04000ae0 <__sfp_lock_acquire>:
 4000ae0:	f800283a 	ret

04000ae4 <__sfp_lock_release>:
 4000ae4:	f800283a 	ret

04000ae8 <__sinit_lock_acquire>:
 4000ae8:	f800283a 	ret

04000aec <__sinit_lock_release>:
 4000aec:	f800283a 	ret

04000af0 <__fp_lock_all>:
 4000af0:	00810074 	movhi	r2,1025
 4000af4:	10a12204 	addi	r2,r2,-31608
 4000af8:	11000017 	ldw	r4,0(r2)
 4000afc:	01410034 	movhi	r5,1024
 4000b00:	29424804 	addi	r5,r5,2336
 4000b04:	4000fe81 	jmpi	4000fe8 <_fwalk>

04000b08 <__fp_unlock_all>:
 4000b08:	00810074 	movhi	r2,1025
 4000b0c:	10a12204 	addi	r2,r2,-31608
 4000b10:	11000017 	ldw	r4,0(r2)
 4000b14:	01410034 	movhi	r5,1024
 4000b18:	2941dc04 	addi	r5,r5,1904
 4000b1c:	4000fe81 	jmpi	4000fe8 <_fwalk>

04000b20 <__sfvwrite_r>:
 4000b20:	30800217 	ldw	r2,8(r6)
 4000b24:	10006726 	beq	r2,zero,4000cc4 <__sfvwrite_r+0x1a4>
 4000b28:	28c0030b 	ldhu	r3,12(r5)
 4000b2c:	defff404 	addi	sp,sp,-48
 4000b30:	dd400715 	stw	r21,28(sp)
 4000b34:	dd000615 	stw	r20,24(sp)
 4000b38:	dc000215 	stw	r16,8(sp)
 4000b3c:	dfc00b15 	stw	ra,44(sp)
 4000b40:	df000a15 	stw	fp,40(sp)
 4000b44:	ddc00915 	stw	r23,36(sp)
 4000b48:	dd800815 	stw	r22,32(sp)
 4000b4c:	dcc00515 	stw	r19,20(sp)
 4000b50:	dc800415 	stw	r18,16(sp)
 4000b54:	dc400315 	stw	r17,12(sp)
 4000b58:	1880020c 	andi	r2,r3,8
 4000b5c:	2821883a 	mov	r16,r5
 4000b60:	202b883a 	mov	r21,r4
 4000b64:	3029883a 	mov	r20,r6
 4000b68:	10002726 	beq	r2,zero,4000c08 <__sfvwrite_r+0xe8>
 4000b6c:	28800417 	ldw	r2,16(r5)
 4000b70:	10002526 	beq	r2,zero,4000c08 <__sfvwrite_r+0xe8>
 4000b74:	1880008c 	andi	r2,r3,2
 4000b78:	a4400017 	ldw	r17,0(r20)
 4000b7c:	10002a26 	beq	r2,zero,4000c28 <__sfvwrite_r+0x108>
 4000b80:	05a00034 	movhi	r22,32768
 4000b84:	0027883a 	mov	r19,zero
 4000b88:	0025883a 	mov	r18,zero
 4000b8c:	b5bf0004 	addi	r22,r22,-1024
 4000b90:	980d883a 	mov	r6,r19
 4000b94:	a809883a 	mov	r4,r21
 4000b98:	90004626 	beq	r18,zero,4000cb4 <__sfvwrite_r+0x194>
 4000b9c:	900f883a 	mov	r7,r18
 4000ba0:	b480022e 	bgeu	r22,r18,4000bac <__sfvwrite_r+0x8c>
 4000ba4:	01e00034 	movhi	r7,32768
 4000ba8:	39ff0004 	addi	r7,r7,-1024
 4000bac:	80800917 	ldw	r2,36(r16)
 4000bb0:	81400717 	ldw	r5,28(r16)
 4000bb4:	103ee83a 	callr	r2
 4000bb8:	00805a0e 	bge	zero,r2,4000d24 <__sfvwrite_r+0x204>
 4000bbc:	a0c00217 	ldw	r3,8(r20)
 4000bc0:	98a7883a 	add	r19,r19,r2
 4000bc4:	90a5c83a 	sub	r18,r18,r2
 4000bc8:	1885c83a 	sub	r2,r3,r2
 4000bcc:	a0800215 	stw	r2,8(r20)
 4000bd0:	103fef1e 	bne	r2,zero,4000b90 <__alt_data_end+0xfff00b90>
 4000bd4:	0005883a 	mov	r2,zero
 4000bd8:	dfc00b17 	ldw	ra,44(sp)
 4000bdc:	df000a17 	ldw	fp,40(sp)
 4000be0:	ddc00917 	ldw	r23,36(sp)
 4000be4:	dd800817 	ldw	r22,32(sp)
 4000be8:	dd400717 	ldw	r21,28(sp)
 4000bec:	dd000617 	ldw	r20,24(sp)
 4000bf0:	dcc00517 	ldw	r19,20(sp)
 4000bf4:	dc800417 	ldw	r18,16(sp)
 4000bf8:	dc400317 	ldw	r17,12(sp)
 4000bfc:	dc000217 	ldw	r16,8(sp)
 4000c00:	dec00c04 	addi	sp,sp,48
 4000c04:	f800283a 	ret
 4000c08:	800b883a 	mov	r5,r16
 4000c0c:	a809883a 	mov	r4,r21
 4000c10:	40025800 	call	4002580 <__swsetup_r>
 4000c14:	1000ee1e 	bne	r2,zero,4000fd0 <__sfvwrite_r+0x4b0>
 4000c18:	80c0030b 	ldhu	r3,12(r16)
 4000c1c:	a4400017 	ldw	r17,0(r20)
 4000c20:	1880008c 	andi	r2,r3,2
 4000c24:	103fd61e 	bne	r2,zero,4000b80 <__alt_data_end+0xfff00b80>
 4000c28:	1880004c 	andi	r2,r3,1
 4000c2c:	1000421e 	bne	r2,zero,4000d38 <__sfvwrite_r+0x218>
 4000c30:	0039883a 	mov	fp,zero
 4000c34:	0025883a 	mov	r18,zero
 4000c38:	90001a26 	beq	r18,zero,4000ca4 <__sfvwrite_r+0x184>
 4000c3c:	1880800c 	andi	r2,r3,512
 4000c40:	84c00217 	ldw	r19,8(r16)
 4000c44:	10002126 	beq	r2,zero,4000ccc <__sfvwrite_r+0x1ac>
 4000c48:	982f883a 	mov	r23,r19
 4000c4c:	94c09636 	bltu	r18,r19,4000ea8 <__sfvwrite_r+0x388>
 4000c50:	1881200c 	andi	r2,r3,1152
 4000c54:	1000a11e 	bne	r2,zero,4000edc <__sfvwrite_r+0x3bc>
 4000c58:	81000017 	ldw	r4,0(r16)
 4000c5c:	b80d883a 	mov	r6,r23
 4000c60:	e00b883a 	mov	r5,fp
 4000c64:	4001ba80 	call	4001ba8 <memmove>
 4000c68:	80c00217 	ldw	r3,8(r16)
 4000c6c:	81000017 	ldw	r4,0(r16)
 4000c70:	9005883a 	mov	r2,r18
 4000c74:	1ce7c83a 	sub	r19,r3,r19
 4000c78:	25cf883a 	add	r7,r4,r23
 4000c7c:	84c00215 	stw	r19,8(r16)
 4000c80:	81c00015 	stw	r7,0(r16)
 4000c84:	a0c00217 	ldw	r3,8(r20)
 4000c88:	e0b9883a 	add	fp,fp,r2
 4000c8c:	90a5c83a 	sub	r18,r18,r2
 4000c90:	18a7c83a 	sub	r19,r3,r2
 4000c94:	a4c00215 	stw	r19,8(r20)
 4000c98:	983fce26 	beq	r19,zero,4000bd4 <__alt_data_end+0xfff00bd4>
 4000c9c:	80c0030b 	ldhu	r3,12(r16)
 4000ca0:	903fe61e 	bne	r18,zero,4000c3c <__alt_data_end+0xfff00c3c>
 4000ca4:	8f000017 	ldw	fp,0(r17)
 4000ca8:	8c800117 	ldw	r18,4(r17)
 4000cac:	8c400204 	addi	r17,r17,8
 4000cb0:	003fe106 	br	4000c38 <__alt_data_end+0xfff00c38>
 4000cb4:	8cc00017 	ldw	r19,0(r17)
 4000cb8:	8c800117 	ldw	r18,4(r17)
 4000cbc:	8c400204 	addi	r17,r17,8
 4000cc0:	003fb306 	br	4000b90 <__alt_data_end+0xfff00b90>
 4000cc4:	0005883a 	mov	r2,zero
 4000cc8:	f800283a 	ret
 4000ccc:	81000017 	ldw	r4,0(r16)
 4000cd0:	80800417 	ldw	r2,16(r16)
 4000cd4:	11005a36 	bltu	r2,r4,4000e40 <__sfvwrite_r+0x320>
 4000cd8:	85c00517 	ldw	r23,20(r16)
 4000cdc:	95c05836 	bltu	r18,r23,4000e40 <__sfvwrite_r+0x320>
 4000ce0:	00a00034 	movhi	r2,32768
 4000ce4:	10bfffc4 	addi	r2,r2,-1
 4000ce8:	9009883a 	mov	r4,r18
 4000cec:	1480012e 	bgeu	r2,r18,4000cf4 <__sfvwrite_r+0x1d4>
 4000cf0:	1009883a 	mov	r4,r2
 4000cf4:	b80b883a 	mov	r5,r23
 4000cf8:	40003ac0 	call	40003ac <__divsi3>
 4000cfc:	b80b883a 	mov	r5,r23
 4000d00:	1009883a 	mov	r4,r2
 4000d04:	40005600 	call	4000560 <__mulsi3>
 4000d08:	81400717 	ldw	r5,28(r16)
 4000d0c:	80c00917 	ldw	r3,36(r16)
 4000d10:	100f883a 	mov	r7,r2
 4000d14:	e00d883a 	mov	r6,fp
 4000d18:	a809883a 	mov	r4,r21
 4000d1c:	183ee83a 	callr	r3
 4000d20:	00bfd816 	blt	zero,r2,4000c84 <__alt_data_end+0xfff00c84>
 4000d24:	8080030b 	ldhu	r2,12(r16)
 4000d28:	10801014 	ori	r2,r2,64
 4000d2c:	8080030d 	sth	r2,12(r16)
 4000d30:	00bfffc4 	movi	r2,-1
 4000d34:	003fa806 	br	4000bd8 <__alt_data_end+0xfff00bd8>
 4000d38:	0027883a 	mov	r19,zero
 4000d3c:	0011883a 	mov	r8,zero
 4000d40:	0039883a 	mov	fp,zero
 4000d44:	0025883a 	mov	r18,zero
 4000d48:	90001f26 	beq	r18,zero,4000dc8 <__sfvwrite_r+0x2a8>
 4000d4c:	40005a26 	beq	r8,zero,4000eb8 <__sfvwrite_r+0x398>
 4000d50:	982d883a 	mov	r22,r19
 4000d54:	94c0012e 	bgeu	r18,r19,4000d5c <__sfvwrite_r+0x23c>
 4000d58:	902d883a 	mov	r22,r18
 4000d5c:	81000017 	ldw	r4,0(r16)
 4000d60:	80800417 	ldw	r2,16(r16)
 4000d64:	b02f883a 	mov	r23,r22
 4000d68:	81c00517 	ldw	r7,20(r16)
 4000d6c:	1100032e 	bgeu	r2,r4,4000d7c <__sfvwrite_r+0x25c>
 4000d70:	80c00217 	ldw	r3,8(r16)
 4000d74:	38c7883a 	add	r3,r7,r3
 4000d78:	1d801816 	blt	r3,r22,4000ddc <__sfvwrite_r+0x2bc>
 4000d7c:	b1c03e16 	blt	r22,r7,4000e78 <__sfvwrite_r+0x358>
 4000d80:	80800917 	ldw	r2,36(r16)
 4000d84:	81400717 	ldw	r5,28(r16)
 4000d88:	e00d883a 	mov	r6,fp
 4000d8c:	da000115 	stw	r8,4(sp)
 4000d90:	a809883a 	mov	r4,r21
 4000d94:	103ee83a 	callr	r2
 4000d98:	102f883a 	mov	r23,r2
 4000d9c:	da000117 	ldw	r8,4(sp)
 4000da0:	00bfe00e 	bge	zero,r2,4000d24 <__alt_data_end+0xfff00d24>
 4000da4:	9de7c83a 	sub	r19,r19,r23
 4000da8:	98001f26 	beq	r19,zero,4000e28 <__sfvwrite_r+0x308>
 4000dac:	a0800217 	ldw	r2,8(r20)
 4000db0:	e5f9883a 	add	fp,fp,r23
 4000db4:	95e5c83a 	sub	r18,r18,r23
 4000db8:	15efc83a 	sub	r23,r2,r23
 4000dbc:	a5c00215 	stw	r23,8(r20)
 4000dc0:	b83f8426 	beq	r23,zero,4000bd4 <__alt_data_end+0xfff00bd4>
 4000dc4:	903fe11e 	bne	r18,zero,4000d4c <__alt_data_end+0xfff00d4c>
 4000dc8:	8f000017 	ldw	fp,0(r17)
 4000dcc:	8c800117 	ldw	r18,4(r17)
 4000dd0:	0011883a 	mov	r8,zero
 4000dd4:	8c400204 	addi	r17,r17,8
 4000dd8:	003fdb06 	br	4000d48 <__alt_data_end+0xfff00d48>
 4000ddc:	180d883a 	mov	r6,r3
 4000de0:	e00b883a 	mov	r5,fp
 4000de4:	da000115 	stw	r8,4(sp)
 4000de8:	d8c00015 	stw	r3,0(sp)
 4000dec:	4001ba80 	call	4001ba8 <memmove>
 4000df0:	d8c00017 	ldw	r3,0(sp)
 4000df4:	80800017 	ldw	r2,0(r16)
 4000df8:	800b883a 	mov	r5,r16
 4000dfc:	a809883a 	mov	r4,r21
 4000e00:	10c5883a 	add	r2,r2,r3
 4000e04:	80800015 	stw	r2,0(r16)
 4000e08:	d8c00015 	stw	r3,0(sp)
 4000e0c:	4002a480 	call	4002a48 <_fflush_r>
 4000e10:	d8c00017 	ldw	r3,0(sp)
 4000e14:	da000117 	ldw	r8,4(sp)
 4000e18:	103fc21e 	bne	r2,zero,4000d24 <__alt_data_end+0xfff00d24>
 4000e1c:	182f883a 	mov	r23,r3
 4000e20:	9de7c83a 	sub	r19,r19,r23
 4000e24:	983fe11e 	bne	r19,zero,4000dac <__alt_data_end+0xfff00dac>
 4000e28:	800b883a 	mov	r5,r16
 4000e2c:	a809883a 	mov	r4,r21
 4000e30:	4002a480 	call	4002a48 <_fflush_r>
 4000e34:	103fbb1e 	bne	r2,zero,4000d24 <__alt_data_end+0xfff00d24>
 4000e38:	0011883a 	mov	r8,zero
 4000e3c:	003fdb06 	br	4000dac <__alt_data_end+0xfff00dac>
 4000e40:	94c0012e 	bgeu	r18,r19,4000e48 <__sfvwrite_r+0x328>
 4000e44:	9027883a 	mov	r19,r18
 4000e48:	980d883a 	mov	r6,r19
 4000e4c:	e00b883a 	mov	r5,fp
 4000e50:	4001ba80 	call	4001ba8 <memmove>
 4000e54:	80800217 	ldw	r2,8(r16)
 4000e58:	80c00017 	ldw	r3,0(r16)
 4000e5c:	14c5c83a 	sub	r2,r2,r19
 4000e60:	1cc7883a 	add	r3,r3,r19
 4000e64:	80800215 	stw	r2,8(r16)
 4000e68:	80c00015 	stw	r3,0(r16)
 4000e6c:	10004326 	beq	r2,zero,4000f7c <__sfvwrite_r+0x45c>
 4000e70:	9805883a 	mov	r2,r19
 4000e74:	003f8306 	br	4000c84 <__alt_data_end+0xfff00c84>
 4000e78:	b00d883a 	mov	r6,r22
 4000e7c:	e00b883a 	mov	r5,fp
 4000e80:	da000115 	stw	r8,4(sp)
 4000e84:	4001ba80 	call	4001ba8 <memmove>
 4000e88:	80800217 	ldw	r2,8(r16)
 4000e8c:	80c00017 	ldw	r3,0(r16)
 4000e90:	da000117 	ldw	r8,4(sp)
 4000e94:	1585c83a 	sub	r2,r2,r22
 4000e98:	1dad883a 	add	r22,r3,r22
 4000e9c:	80800215 	stw	r2,8(r16)
 4000ea0:	85800015 	stw	r22,0(r16)
 4000ea4:	003fbf06 	br	4000da4 <__alt_data_end+0xfff00da4>
 4000ea8:	81000017 	ldw	r4,0(r16)
 4000eac:	9027883a 	mov	r19,r18
 4000eb0:	902f883a 	mov	r23,r18
 4000eb4:	003f6906 	br	4000c5c <__alt_data_end+0xfff00c5c>
 4000eb8:	900d883a 	mov	r6,r18
 4000ebc:	01400284 	movi	r5,10
 4000ec0:	e009883a 	mov	r4,fp
 4000ec4:	400197c0 	call	400197c <memchr>
 4000ec8:	10003e26 	beq	r2,zero,4000fc4 <__sfvwrite_r+0x4a4>
 4000ecc:	10800044 	addi	r2,r2,1
 4000ed0:	1727c83a 	sub	r19,r2,fp
 4000ed4:	02000044 	movi	r8,1
 4000ed8:	003f9d06 	br	4000d50 <__alt_data_end+0xfff00d50>
 4000edc:	80800517 	ldw	r2,20(r16)
 4000ee0:	81400417 	ldw	r5,16(r16)
 4000ee4:	81c00017 	ldw	r7,0(r16)
 4000ee8:	10a7883a 	add	r19,r2,r2
 4000eec:	9885883a 	add	r2,r19,r2
 4000ef0:	1026d7fa 	srli	r19,r2,31
 4000ef4:	396dc83a 	sub	r22,r7,r5
 4000ef8:	b1000044 	addi	r4,r22,1
 4000efc:	9885883a 	add	r2,r19,r2
 4000f00:	1027d07a 	srai	r19,r2,1
 4000f04:	2485883a 	add	r2,r4,r18
 4000f08:	980d883a 	mov	r6,r19
 4000f0c:	9880022e 	bgeu	r19,r2,4000f18 <__sfvwrite_r+0x3f8>
 4000f10:	1027883a 	mov	r19,r2
 4000f14:	100d883a 	mov	r6,r2
 4000f18:	18c1000c 	andi	r3,r3,1024
 4000f1c:	18001c26 	beq	r3,zero,4000f90 <__sfvwrite_r+0x470>
 4000f20:	300b883a 	mov	r5,r6
 4000f24:	a809883a 	mov	r4,r21
 4000f28:	40011700 	call	4001170 <_malloc_r>
 4000f2c:	102f883a 	mov	r23,r2
 4000f30:	10002926 	beq	r2,zero,4000fd8 <__sfvwrite_r+0x4b8>
 4000f34:	81400417 	ldw	r5,16(r16)
 4000f38:	b00d883a 	mov	r6,r22
 4000f3c:	1009883a 	mov	r4,r2
 4000f40:	4001a600 	call	4001a60 <memcpy>
 4000f44:	8080030b 	ldhu	r2,12(r16)
 4000f48:	00fedfc4 	movi	r3,-1153
 4000f4c:	10c4703a 	and	r2,r2,r3
 4000f50:	10802014 	ori	r2,r2,128
 4000f54:	8080030d 	sth	r2,12(r16)
 4000f58:	bd89883a 	add	r4,r23,r22
 4000f5c:	9d8fc83a 	sub	r7,r19,r22
 4000f60:	85c00415 	stw	r23,16(r16)
 4000f64:	84c00515 	stw	r19,20(r16)
 4000f68:	81000015 	stw	r4,0(r16)
 4000f6c:	9027883a 	mov	r19,r18
 4000f70:	81c00215 	stw	r7,8(r16)
 4000f74:	902f883a 	mov	r23,r18
 4000f78:	003f3806 	br	4000c5c <__alt_data_end+0xfff00c5c>
 4000f7c:	800b883a 	mov	r5,r16
 4000f80:	a809883a 	mov	r4,r21
 4000f84:	4002a480 	call	4002a48 <_fflush_r>
 4000f88:	103fb926 	beq	r2,zero,4000e70 <__alt_data_end+0xfff00e70>
 4000f8c:	003f6506 	br	4000d24 <__alt_data_end+0xfff00d24>
 4000f90:	a809883a 	mov	r4,r21
 4000f94:	4001e2c0 	call	4001e2c <_realloc_r>
 4000f98:	102f883a 	mov	r23,r2
 4000f9c:	103fee1e 	bne	r2,zero,4000f58 <__alt_data_end+0xfff00f58>
 4000fa0:	81400417 	ldw	r5,16(r16)
 4000fa4:	a809883a 	mov	r4,r21
 4000fa8:	4002bf80 	call	4002bf8 <_free_r>
 4000fac:	8080030b 	ldhu	r2,12(r16)
 4000fb0:	00ffdfc4 	movi	r3,-129
 4000fb4:	1884703a 	and	r2,r3,r2
 4000fb8:	00c00304 	movi	r3,12
 4000fbc:	a8c00015 	stw	r3,0(r21)
 4000fc0:	003f5906 	br	4000d28 <__alt_data_end+0xfff00d28>
 4000fc4:	94c00044 	addi	r19,r18,1
 4000fc8:	02000044 	movi	r8,1
 4000fcc:	003f6006 	br	4000d50 <__alt_data_end+0xfff00d50>
 4000fd0:	00bfffc4 	movi	r2,-1
 4000fd4:	003f0006 	br	4000bd8 <__alt_data_end+0xfff00bd8>
 4000fd8:	00800304 	movi	r2,12
 4000fdc:	a8800015 	stw	r2,0(r21)
 4000fe0:	8080030b 	ldhu	r2,12(r16)
 4000fe4:	003f5006 	br	4000d28 <__alt_data_end+0xfff00d28>

04000fe8 <_fwalk>:
 4000fe8:	defff704 	addi	sp,sp,-36
 4000fec:	dd000415 	stw	r20,16(sp)
 4000ff0:	dfc00815 	stw	ra,32(sp)
 4000ff4:	ddc00715 	stw	r23,28(sp)
 4000ff8:	dd800615 	stw	r22,24(sp)
 4000ffc:	dd400515 	stw	r21,20(sp)
 4001000:	dcc00315 	stw	r19,12(sp)
 4001004:	dc800215 	stw	r18,8(sp)
 4001008:	dc400115 	stw	r17,4(sp)
 400100c:	dc000015 	stw	r16,0(sp)
 4001010:	2500b804 	addi	r20,r4,736
 4001014:	a0002326 	beq	r20,zero,40010a4 <_fwalk+0xbc>
 4001018:	282b883a 	mov	r21,r5
 400101c:	002f883a 	mov	r23,zero
 4001020:	05800044 	movi	r22,1
 4001024:	04ffffc4 	movi	r19,-1
 4001028:	a4400117 	ldw	r17,4(r20)
 400102c:	a4800217 	ldw	r18,8(r20)
 4001030:	8c7fffc4 	addi	r17,r17,-1
 4001034:	88000d16 	blt	r17,zero,400106c <_fwalk+0x84>
 4001038:	94000304 	addi	r16,r18,12
 400103c:	94800384 	addi	r18,r18,14
 4001040:	8080000b 	ldhu	r2,0(r16)
 4001044:	8c7fffc4 	addi	r17,r17,-1
 4001048:	813ffd04 	addi	r4,r16,-12
 400104c:	b080042e 	bgeu	r22,r2,4001060 <_fwalk+0x78>
 4001050:	9080000f 	ldh	r2,0(r18)
 4001054:	14c00226 	beq	r2,r19,4001060 <_fwalk+0x78>
 4001058:	a83ee83a 	callr	r21
 400105c:	b8aeb03a 	or	r23,r23,r2
 4001060:	84001a04 	addi	r16,r16,104
 4001064:	94801a04 	addi	r18,r18,104
 4001068:	8cfff51e 	bne	r17,r19,4001040 <__alt_data_end+0xfff01040>
 400106c:	a5000017 	ldw	r20,0(r20)
 4001070:	a03fed1e 	bne	r20,zero,4001028 <__alt_data_end+0xfff01028>
 4001074:	b805883a 	mov	r2,r23
 4001078:	dfc00817 	ldw	ra,32(sp)
 400107c:	ddc00717 	ldw	r23,28(sp)
 4001080:	dd800617 	ldw	r22,24(sp)
 4001084:	dd400517 	ldw	r21,20(sp)
 4001088:	dd000417 	ldw	r20,16(sp)
 400108c:	dcc00317 	ldw	r19,12(sp)
 4001090:	dc800217 	ldw	r18,8(sp)
 4001094:	dc400117 	ldw	r17,4(sp)
 4001098:	dc000017 	ldw	r16,0(sp)
 400109c:	dec00904 	addi	sp,sp,36
 40010a0:	f800283a 	ret
 40010a4:	002f883a 	mov	r23,zero
 40010a8:	003ff206 	br	4001074 <__alt_data_end+0xfff01074>

040010ac <_fwalk_reent>:
 40010ac:	defff704 	addi	sp,sp,-36
 40010b0:	dd000415 	stw	r20,16(sp)
 40010b4:	dfc00815 	stw	ra,32(sp)
 40010b8:	ddc00715 	stw	r23,28(sp)
 40010bc:	dd800615 	stw	r22,24(sp)
 40010c0:	dd400515 	stw	r21,20(sp)
 40010c4:	dcc00315 	stw	r19,12(sp)
 40010c8:	dc800215 	stw	r18,8(sp)
 40010cc:	dc400115 	stw	r17,4(sp)
 40010d0:	dc000015 	stw	r16,0(sp)
 40010d4:	2500b804 	addi	r20,r4,736
 40010d8:	a0002326 	beq	r20,zero,4001168 <_fwalk_reent+0xbc>
 40010dc:	282b883a 	mov	r21,r5
 40010e0:	2027883a 	mov	r19,r4
 40010e4:	002f883a 	mov	r23,zero
 40010e8:	05800044 	movi	r22,1
 40010ec:	04bfffc4 	movi	r18,-1
 40010f0:	a4400117 	ldw	r17,4(r20)
 40010f4:	a4000217 	ldw	r16,8(r20)
 40010f8:	8c7fffc4 	addi	r17,r17,-1
 40010fc:	88000c16 	blt	r17,zero,4001130 <_fwalk_reent+0x84>
 4001100:	84000304 	addi	r16,r16,12
 4001104:	8080000b 	ldhu	r2,0(r16)
 4001108:	8c7fffc4 	addi	r17,r17,-1
 400110c:	817ffd04 	addi	r5,r16,-12
 4001110:	b080052e 	bgeu	r22,r2,4001128 <_fwalk_reent+0x7c>
 4001114:	8080008f 	ldh	r2,2(r16)
 4001118:	9809883a 	mov	r4,r19
 400111c:	14800226 	beq	r2,r18,4001128 <_fwalk_reent+0x7c>
 4001120:	a83ee83a 	callr	r21
 4001124:	b8aeb03a 	or	r23,r23,r2
 4001128:	84001a04 	addi	r16,r16,104
 400112c:	8cbff51e 	bne	r17,r18,4001104 <__alt_data_end+0xfff01104>
 4001130:	a5000017 	ldw	r20,0(r20)
 4001134:	a03fee1e 	bne	r20,zero,40010f0 <__alt_data_end+0xfff010f0>
 4001138:	b805883a 	mov	r2,r23
 400113c:	dfc00817 	ldw	ra,32(sp)
 4001140:	ddc00717 	ldw	r23,28(sp)
 4001144:	dd800617 	ldw	r22,24(sp)
 4001148:	dd400517 	ldw	r21,20(sp)
 400114c:	dd000417 	ldw	r20,16(sp)
 4001150:	dcc00317 	ldw	r19,12(sp)
 4001154:	dc800217 	ldw	r18,8(sp)
 4001158:	dc400117 	ldw	r17,4(sp)
 400115c:	dc000017 	ldw	r16,0(sp)
 4001160:	dec00904 	addi	sp,sp,36
 4001164:	f800283a 	ret
 4001168:	002f883a 	mov	r23,zero
 400116c:	003ff206 	br	4001138 <__alt_data_end+0xfff01138>

04001170 <_malloc_r>:
 4001170:	defff504 	addi	sp,sp,-44
 4001174:	dc800315 	stw	r18,12(sp)
 4001178:	dfc00a15 	stw	ra,40(sp)
 400117c:	df000915 	stw	fp,36(sp)
 4001180:	ddc00815 	stw	r23,32(sp)
 4001184:	dd800715 	stw	r22,28(sp)
 4001188:	dd400615 	stw	r21,24(sp)
 400118c:	dd000515 	stw	r20,20(sp)
 4001190:	dcc00415 	stw	r19,16(sp)
 4001194:	dc400215 	stw	r17,8(sp)
 4001198:	dc000115 	stw	r16,4(sp)
 400119c:	288002c4 	addi	r2,r5,11
 40011a0:	00c00584 	movi	r3,22
 40011a4:	2025883a 	mov	r18,r4
 40011a8:	18807f2e 	bgeu	r3,r2,40013a8 <_malloc_r+0x238>
 40011ac:	047ffe04 	movi	r17,-8
 40011b0:	1462703a 	and	r17,r2,r17
 40011b4:	8800a316 	blt	r17,zero,4001444 <_malloc_r+0x2d4>
 40011b8:	8940a236 	bltu	r17,r5,4001444 <_malloc_r+0x2d4>
 40011bc:	40038dc0 	call	40038dc <__malloc_lock>
 40011c0:	00807dc4 	movi	r2,503
 40011c4:	1441e92e 	bgeu	r2,r17,400196c <_malloc_r+0x7fc>
 40011c8:	8804d27a 	srli	r2,r17,9
 40011cc:	1000a126 	beq	r2,zero,4001454 <_malloc_r+0x2e4>
 40011d0:	00c00104 	movi	r3,4
 40011d4:	18811e36 	bltu	r3,r2,4001650 <_malloc_r+0x4e0>
 40011d8:	8804d1ba 	srli	r2,r17,6
 40011dc:	12000e44 	addi	r8,r2,57
 40011e0:	11c00e04 	addi	r7,r2,56
 40011e4:	4209883a 	add	r4,r8,r8
 40011e8:	04c10034 	movhi	r19,1024
 40011ec:	2109883a 	add	r4,r4,r4
 40011f0:	9cdb6d04 	addi	r19,r19,28084
 40011f4:	2109883a 	add	r4,r4,r4
 40011f8:	9909883a 	add	r4,r19,r4
 40011fc:	24000117 	ldw	r16,4(r4)
 4001200:	213ffe04 	addi	r4,r4,-8
 4001204:	24009726 	beq	r4,r16,4001464 <_malloc_r+0x2f4>
 4001208:	80800117 	ldw	r2,4(r16)
 400120c:	01bfff04 	movi	r6,-4
 4001210:	014003c4 	movi	r5,15
 4001214:	1184703a 	and	r2,r2,r6
 4001218:	1447c83a 	sub	r3,r2,r17
 400121c:	28c00716 	blt	r5,r3,400123c <_malloc_r+0xcc>
 4001220:	1800920e 	bge	r3,zero,400146c <_malloc_r+0x2fc>
 4001224:	84000317 	ldw	r16,12(r16)
 4001228:	24008e26 	beq	r4,r16,4001464 <_malloc_r+0x2f4>
 400122c:	80800117 	ldw	r2,4(r16)
 4001230:	1184703a 	and	r2,r2,r6
 4001234:	1447c83a 	sub	r3,r2,r17
 4001238:	28fff90e 	bge	r5,r3,4001220 <__alt_data_end+0xfff01220>
 400123c:	3809883a 	mov	r4,r7
 4001240:	01810034 	movhi	r6,1024
 4001244:	9c000417 	ldw	r16,16(r19)
 4001248:	319b6d04 	addi	r6,r6,28084
 400124c:	32000204 	addi	r8,r6,8
 4001250:	82013426 	beq	r16,r8,4001724 <_malloc_r+0x5b4>
 4001254:	80c00117 	ldw	r3,4(r16)
 4001258:	00bfff04 	movi	r2,-4
 400125c:	188e703a 	and	r7,r3,r2
 4001260:	3c45c83a 	sub	r2,r7,r17
 4001264:	00c003c4 	movi	r3,15
 4001268:	18811f16 	blt	r3,r2,40016e8 <_malloc_r+0x578>
 400126c:	32000515 	stw	r8,20(r6)
 4001270:	32000415 	stw	r8,16(r6)
 4001274:	10007f0e 	bge	r2,zero,4001474 <_malloc_r+0x304>
 4001278:	00807fc4 	movi	r2,511
 400127c:	11c0fd36 	bltu	r2,r7,4001674 <_malloc_r+0x504>
 4001280:	3806d0fa 	srli	r3,r7,3
 4001284:	01c00044 	movi	r7,1
 4001288:	30800117 	ldw	r2,4(r6)
 400128c:	19400044 	addi	r5,r3,1
 4001290:	294b883a 	add	r5,r5,r5
 4001294:	1807d0ba 	srai	r3,r3,2
 4001298:	294b883a 	add	r5,r5,r5
 400129c:	294b883a 	add	r5,r5,r5
 40012a0:	298b883a 	add	r5,r5,r6
 40012a4:	38c6983a 	sll	r3,r7,r3
 40012a8:	29c00017 	ldw	r7,0(r5)
 40012ac:	2a7ffe04 	addi	r9,r5,-8
 40012b0:	1886b03a 	or	r3,r3,r2
 40012b4:	82400315 	stw	r9,12(r16)
 40012b8:	81c00215 	stw	r7,8(r16)
 40012bc:	30c00115 	stw	r3,4(r6)
 40012c0:	2c000015 	stw	r16,0(r5)
 40012c4:	3c000315 	stw	r16,12(r7)
 40012c8:	2005d0ba 	srai	r2,r4,2
 40012cc:	01400044 	movi	r5,1
 40012d0:	288a983a 	sll	r5,r5,r2
 40012d4:	19406f36 	bltu	r3,r5,4001494 <_malloc_r+0x324>
 40012d8:	28c4703a 	and	r2,r5,r3
 40012dc:	10000a1e 	bne	r2,zero,4001308 <_malloc_r+0x198>
 40012e0:	00bfff04 	movi	r2,-4
 40012e4:	294b883a 	add	r5,r5,r5
 40012e8:	2088703a 	and	r4,r4,r2
 40012ec:	28c4703a 	and	r2,r5,r3
 40012f0:	21000104 	addi	r4,r4,4
 40012f4:	1000041e 	bne	r2,zero,4001308 <_malloc_r+0x198>
 40012f8:	294b883a 	add	r5,r5,r5
 40012fc:	28c4703a 	and	r2,r5,r3
 4001300:	21000104 	addi	r4,r4,4
 4001304:	103ffc26 	beq	r2,zero,40012f8 <__alt_data_end+0xfff012f8>
 4001308:	02bfff04 	movi	r10,-4
 400130c:	024003c4 	movi	r9,15
 4001310:	21800044 	addi	r6,r4,1
 4001314:	318d883a 	add	r6,r6,r6
 4001318:	318d883a 	add	r6,r6,r6
 400131c:	318d883a 	add	r6,r6,r6
 4001320:	998d883a 	add	r6,r19,r6
 4001324:	333ffe04 	addi	r12,r6,-8
 4001328:	2017883a 	mov	r11,r4
 400132c:	31800104 	addi	r6,r6,4
 4001330:	34000017 	ldw	r16,0(r6)
 4001334:	31fffd04 	addi	r7,r6,-12
 4001338:	81c0041e 	bne	r16,r7,400134c <_malloc_r+0x1dc>
 400133c:	0000fb06 	br	400172c <_malloc_r+0x5bc>
 4001340:	1801030e 	bge	r3,zero,4001750 <_malloc_r+0x5e0>
 4001344:	84000317 	ldw	r16,12(r16)
 4001348:	81c0f826 	beq	r16,r7,400172c <_malloc_r+0x5bc>
 400134c:	80800117 	ldw	r2,4(r16)
 4001350:	1284703a 	and	r2,r2,r10
 4001354:	1447c83a 	sub	r3,r2,r17
 4001358:	48fff90e 	bge	r9,r3,4001340 <__alt_data_end+0xfff01340>
 400135c:	80800317 	ldw	r2,12(r16)
 4001360:	81000217 	ldw	r4,8(r16)
 4001364:	89400054 	ori	r5,r17,1
 4001368:	81400115 	stw	r5,4(r16)
 400136c:	20800315 	stw	r2,12(r4)
 4001370:	11000215 	stw	r4,8(r2)
 4001374:	8463883a 	add	r17,r16,r17
 4001378:	9c400515 	stw	r17,20(r19)
 400137c:	9c400415 	stw	r17,16(r19)
 4001380:	18800054 	ori	r2,r3,1
 4001384:	88800115 	stw	r2,4(r17)
 4001388:	8a000315 	stw	r8,12(r17)
 400138c:	8a000215 	stw	r8,8(r17)
 4001390:	88e3883a 	add	r17,r17,r3
 4001394:	88c00015 	stw	r3,0(r17)
 4001398:	9009883a 	mov	r4,r18
 400139c:	40039000 	call	4003900 <__malloc_unlock>
 40013a0:	80800204 	addi	r2,r16,8
 40013a4:	00001b06 	br	4001414 <_malloc_r+0x2a4>
 40013a8:	04400404 	movi	r17,16
 40013ac:	89402536 	bltu	r17,r5,4001444 <_malloc_r+0x2d4>
 40013b0:	40038dc0 	call	40038dc <__malloc_lock>
 40013b4:	00800184 	movi	r2,6
 40013b8:	01000084 	movi	r4,2
 40013bc:	04c10034 	movhi	r19,1024
 40013c0:	1085883a 	add	r2,r2,r2
 40013c4:	9cdb6d04 	addi	r19,r19,28084
 40013c8:	1085883a 	add	r2,r2,r2
 40013cc:	9885883a 	add	r2,r19,r2
 40013d0:	14000117 	ldw	r16,4(r2)
 40013d4:	10fffe04 	addi	r3,r2,-8
 40013d8:	80c0d926 	beq	r16,r3,4001740 <_malloc_r+0x5d0>
 40013dc:	80c00117 	ldw	r3,4(r16)
 40013e0:	81000317 	ldw	r4,12(r16)
 40013e4:	00bfff04 	movi	r2,-4
 40013e8:	1884703a 	and	r2,r3,r2
 40013ec:	81400217 	ldw	r5,8(r16)
 40013f0:	8085883a 	add	r2,r16,r2
 40013f4:	10c00117 	ldw	r3,4(r2)
 40013f8:	29000315 	stw	r4,12(r5)
 40013fc:	21400215 	stw	r5,8(r4)
 4001400:	18c00054 	ori	r3,r3,1
 4001404:	10c00115 	stw	r3,4(r2)
 4001408:	9009883a 	mov	r4,r18
 400140c:	40039000 	call	4003900 <__malloc_unlock>
 4001410:	80800204 	addi	r2,r16,8
 4001414:	dfc00a17 	ldw	ra,40(sp)
 4001418:	df000917 	ldw	fp,36(sp)
 400141c:	ddc00817 	ldw	r23,32(sp)
 4001420:	dd800717 	ldw	r22,28(sp)
 4001424:	dd400617 	ldw	r21,24(sp)
 4001428:	dd000517 	ldw	r20,20(sp)
 400142c:	dcc00417 	ldw	r19,16(sp)
 4001430:	dc800317 	ldw	r18,12(sp)
 4001434:	dc400217 	ldw	r17,8(sp)
 4001438:	dc000117 	ldw	r16,4(sp)
 400143c:	dec00b04 	addi	sp,sp,44
 4001440:	f800283a 	ret
 4001444:	00800304 	movi	r2,12
 4001448:	90800015 	stw	r2,0(r18)
 400144c:	0005883a 	mov	r2,zero
 4001450:	003ff006 	br	4001414 <__alt_data_end+0xfff01414>
 4001454:	01002004 	movi	r4,128
 4001458:	02001004 	movi	r8,64
 400145c:	01c00fc4 	movi	r7,63
 4001460:	003f6106 	br	40011e8 <__alt_data_end+0xfff011e8>
 4001464:	4009883a 	mov	r4,r8
 4001468:	003f7506 	br	4001240 <__alt_data_end+0xfff01240>
 400146c:	81000317 	ldw	r4,12(r16)
 4001470:	003fde06 	br	40013ec <__alt_data_end+0xfff013ec>
 4001474:	81c5883a 	add	r2,r16,r7
 4001478:	11400117 	ldw	r5,4(r2)
 400147c:	9009883a 	mov	r4,r18
 4001480:	29400054 	ori	r5,r5,1
 4001484:	11400115 	stw	r5,4(r2)
 4001488:	40039000 	call	4003900 <__malloc_unlock>
 400148c:	80800204 	addi	r2,r16,8
 4001490:	003fe006 	br	4001414 <__alt_data_end+0xfff01414>
 4001494:	9c000217 	ldw	r16,8(r19)
 4001498:	00bfff04 	movi	r2,-4
 400149c:	85800117 	ldw	r22,4(r16)
 40014a0:	b0ac703a 	and	r22,r22,r2
 40014a4:	b4400336 	bltu	r22,r17,40014b4 <_malloc_r+0x344>
 40014a8:	b445c83a 	sub	r2,r22,r17
 40014ac:	00c003c4 	movi	r3,15
 40014b0:	18805d16 	blt	r3,r2,4001628 <_malloc_r+0x4b8>
 40014b4:	05c10074 	movhi	r23,1025
 40014b8:	00810074 	movhi	r2,1025
 40014bc:	10a80904 	addi	r2,r2,-24540
 40014c0:	bde12304 	addi	r23,r23,-31604
 40014c4:	15400017 	ldw	r21,0(r2)
 40014c8:	b8c00017 	ldw	r3,0(r23)
 40014cc:	00bfffc4 	movi	r2,-1
 40014d0:	858d883a 	add	r6,r16,r22
 40014d4:	8d6b883a 	add	r21,r17,r21
 40014d8:	1880ea26 	beq	r3,r2,4001884 <_malloc_r+0x714>
 40014dc:	ad4403c4 	addi	r21,r21,4111
 40014e0:	00bc0004 	movi	r2,-4096
 40014e4:	a8aa703a 	and	r21,r21,r2
 40014e8:	a80b883a 	mov	r5,r21
 40014ec:	9009883a 	mov	r4,r18
 40014f0:	d9800015 	stw	r6,0(sp)
 40014f4:	40023900 	call	4002390 <_sbrk_r>
 40014f8:	1029883a 	mov	r20,r2
 40014fc:	00bfffc4 	movi	r2,-1
 4001500:	d9800017 	ldw	r6,0(sp)
 4001504:	a080e826 	beq	r20,r2,40018a8 <_malloc_r+0x738>
 4001508:	a180a636 	bltu	r20,r6,40017a4 <_malloc_r+0x634>
 400150c:	07010074 	movhi	fp,1025
 4001510:	e7281204 	addi	fp,fp,-24504
 4001514:	e0800017 	ldw	r2,0(fp)
 4001518:	a887883a 	add	r3,r21,r2
 400151c:	e0c00015 	stw	r3,0(fp)
 4001520:	3500e626 	beq	r6,r20,40018bc <_malloc_r+0x74c>
 4001524:	b9000017 	ldw	r4,0(r23)
 4001528:	00bfffc4 	movi	r2,-1
 400152c:	2080ee26 	beq	r4,r2,40018e8 <_malloc_r+0x778>
 4001530:	a185c83a 	sub	r2,r20,r6
 4001534:	10c5883a 	add	r2,r2,r3
 4001538:	e0800015 	stw	r2,0(fp)
 400153c:	a0c001cc 	andi	r3,r20,7
 4001540:	1800bc26 	beq	r3,zero,4001834 <_malloc_r+0x6c4>
 4001544:	a0e9c83a 	sub	r20,r20,r3
 4001548:	00840204 	movi	r2,4104
 400154c:	a5000204 	addi	r20,r20,8
 4001550:	10c7c83a 	sub	r3,r2,r3
 4001554:	a545883a 	add	r2,r20,r21
 4001558:	1083ffcc 	andi	r2,r2,4095
 400155c:	18abc83a 	sub	r21,r3,r2
 4001560:	a80b883a 	mov	r5,r21
 4001564:	9009883a 	mov	r4,r18
 4001568:	40023900 	call	4002390 <_sbrk_r>
 400156c:	00ffffc4 	movi	r3,-1
 4001570:	10c0e126 	beq	r2,r3,40018f8 <_malloc_r+0x788>
 4001574:	1505c83a 	sub	r2,r2,r20
 4001578:	1545883a 	add	r2,r2,r21
 400157c:	10800054 	ori	r2,r2,1
 4001580:	e0c00017 	ldw	r3,0(fp)
 4001584:	9d000215 	stw	r20,8(r19)
 4001588:	a0800115 	stw	r2,4(r20)
 400158c:	a8c7883a 	add	r3,r21,r3
 4001590:	e0c00015 	stw	r3,0(fp)
 4001594:	84c00e26 	beq	r16,r19,40015d0 <_malloc_r+0x460>
 4001598:	018003c4 	movi	r6,15
 400159c:	3580a72e 	bgeu	r6,r22,400183c <_malloc_r+0x6cc>
 40015a0:	81400117 	ldw	r5,4(r16)
 40015a4:	013ffe04 	movi	r4,-8
 40015a8:	b0bffd04 	addi	r2,r22,-12
 40015ac:	1104703a 	and	r2,r2,r4
 40015b0:	2900004c 	andi	r4,r5,1
 40015b4:	2088b03a 	or	r4,r4,r2
 40015b8:	81000115 	stw	r4,4(r16)
 40015bc:	01400144 	movi	r5,5
 40015c0:	8089883a 	add	r4,r16,r2
 40015c4:	21400115 	stw	r5,4(r4)
 40015c8:	21400215 	stw	r5,8(r4)
 40015cc:	3080cd36 	bltu	r6,r2,4001904 <_malloc_r+0x794>
 40015d0:	00810074 	movhi	r2,1025
 40015d4:	10a80804 	addi	r2,r2,-24544
 40015d8:	11000017 	ldw	r4,0(r2)
 40015dc:	20c0012e 	bgeu	r4,r3,40015e4 <_malloc_r+0x474>
 40015e0:	10c00015 	stw	r3,0(r2)
 40015e4:	00810074 	movhi	r2,1025
 40015e8:	10a80704 	addi	r2,r2,-24548
 40015ec:	11000017 	ldw	r4,0(r2)
 40015f0:	9c000217 	ldw	r16,8(r19)
 40015f4:	20c0012e 	bgeu	r4,r3,40015fc <_malloc_r+0x48c>
 40015f8:	10c00015 	stw	r3,0(r2)
 40015fc:	80c00117 	ldw	r3,4(r16)
 4001600:	00bfff04 	movi	r2,-4
 4001604:	1886703a 	and	r3,r3,r2
 4001608:	1c45c83a 	sub	r2,r3,r17
 400160c:	1c400236 	bltu	r3,r17,4001618 <_malloc_r+0x4a8>
 4001610:	00c003c4 	movi	r3,15
 4001614:	18800416 	blt	r3,r2,4001628 <_malloc_r+0x4b8>
 4001618:	9009883a 	mov	r4,r18
 400161c:	40039000 	call	4003900 <__malloc_unlock>
 4001620:	0005883a 	mov	r2,zero
 4001624:	003f7b06 	br	4001414 <__alt_data_end+0xfff01414>
 4001628:	88c00054 	ori	r3,r17,1
 400162c:	80c00115 	stw	r3,4(r16)
 4001630:	8463883a 	add	r17,r16,r17
 4001634:	10800054 	ori	r2,r2,1
 4001638:	9c400215 	stw	r17,8(r19)
 400163c:	88800115 	stw	r2,4(r17)
 4001640:	9009883a 	mov	r4,r18
 4001644:	40039000 	call	4003900 <__malloc_unlock>
 4001648:	80800204 	addi	r2,r16,8
 400164c:	003f7106 	br	4001414 <__alt_data_end+0xfff01414>
 4001650:	00c00504 	movi	r3,20
 4001654:	18804a2e 	bgeu	r3,r2,4001780 <_malloc_r+0x610>
 4001658:	00c01504 	movi	r3,84
 400165c:	18806e36 	bltu	r3,r2,4001818 <_malloc_r+0x6a8>
 4001660:	8804d33a 	srli	r2,r17,12
 4001664:	12001bc4 	addi	r8,r2,111
 4001668:	11c01b84 	addi	r7,r2,110
 400166c:	4209883a 	add	r4,r8,r8
 4001670:	003edd06 	br	40011e8 <__alt_data_end+0xfff011e8>
 4001674:	3804d27a 	srli	r2,r7,9
 4001678:	00c00104 	movi	r3,4
 400167c:	1880442e 	bgeu	r3,r2,4001790 <_malloc_r+0x620>
 4001680:	00c00504 	movi	r3,20
 4001684:	18808136 	bltu	r3,r2,400188c <_malloc_r+0x71c>
 4001688:	11401704 	addi	r5,r2,92
 400168c:	10c016c4 	addi	r3,r2,91
 4001690:	294b883a 	add	r5,r5,r5
 4001694:	294b883a 	add	r5,r5,r5
 4001698:	294b883a 	add	r5,r5,r5
 400169c:	994b883a 	add	r5,r19,r5
 40016a0:	28800017 	ldw	r2,0(r5)
 40016a4:	01810034 	movhi	r6,1024
 40016a8:	297ffe04 	addi	r5,r5,-8
 40016ac:	319b6d04 	addi	r6,r6,28084
 40016b0:	28806526 	beq	r5,r2,4001848 <_malloc_r+0x6d8>
 40016b4:	01bfff04 	movi	r6,-4
 40016b8:	10c00117 	ldw	r3,4(r2)
 40016bc:	1986703a 	and	r3,r3,r6
 40016c0:	38c0022e 	bgeu	r7,r3,40016cc <_malloc_r+0x55c>
 40016c4:	10800217 	ldw	r2,8(r2)
 40016c8:	28bffb1e 	bne	r5,r2,40016b8 <__alt_data_end+0xfff016b8>
 40016cc:	11400317 	ldw	r5,12(r2)
 40016d0:	98c00117 	ldw	r3,4(r19)
 40016d4:	81400315 	stw	r5,12(r16)
 40016d8:	80800215 	stw	r2,8(r16)
 40016dc:	2c000215 	stw	r16,8(r5)
 40016e0:	14000315 	stw	r16,12(r2)
 40016e4:	003ef806 	br	40012c8 <__alt_data_end+0xfff012c8>
 40016e8:	88c00054 	ori	r3,r17,1
 40016ec:	80c00115 	stw	r3,4(r16)
 40016f0:	8463883a 	add	r17,r16,r17
 40016f4:	34400515 	stw	r17,20(r6)
 40016f8:	34400415 	stw	r17,16(r6)
 40016fc:	10c00054 	ori	r3,r2,1
 4001700:	8a000315 	stw	r8,12(r17)
 4001704:	8a000215 	stw	r8,8(r17)
 4001708:	88c00115 	stw	r3,4(r17)
 400170c:	88a3883a 	add	r17,r17,r2
 4001710:	88800015 	stw	r2,0(r17)
 4001714:	9009883a 	mov	r4,r18
 4001718:	40039000 	call	4003900 <__malloc_unlock>
 400171c:	80800204 	addi	r2,r16,8
 4001720:	003f3c06 	br	4001414 <__alt_data_end+0xfff01414>
 4001724:	30c00117 	ldw	r3,4(r6)
 4001728:	003ee706 	br	40012c8 <__alt_data_end+0xfff012c8>
 400172c:	5ac00044 	addi	r11,r11,1
 4001730:	588000cc 	andi	r2,r11,3
 4001734:	31800204 	addi	r6,r6,8
 4001738:	103efd1e 	bne	r2,zero,4001330 <__alt_data_end+0xfff01330>
 400173c:	00002406 	br	40017d0 <_malloc_r+0x660>
 4001740:	14000317 	ldw	r16,12(r2)
 4001744:	143f251e 	bne	r2,r16,40013dc <__alt_data_end+0xfff013dc>
 4001748:	21000084 	addi	r4,r4,2
 400174c:	003ebc06 	br	4001240 <__alt_data_end+0xfff01240>
 4001750:	8085883a 	add	r2,r16,r2
 4001754:	10c00117 	ldw	r3,4(r2)
 4001758:	81000317 	ldw	r4,12(r16)
 400175c:	81400217 	ldw	r5,8(r16)
 4001760:	18c00054 	ori	r3,r3,1
 4001764:	10c00115 	stw	r3,4(r2)
 4001768:	29000315 	stw	r4,12(r5)
 400176c:	21400215 	stw	r5,8(r4)
 4001770:	9009883a 	mov	r4,r18
 4001774:	40039000 	call	4003900 <__malloc_unlock>
 4001778:	80800204 	addi	r2,r16,8
 400177c:	003f2506 	br	4001414 <__alt_data_end+0xfff01414>
 4001780:	12001704 	addi	r8,r2,92
 4001784:	11c016c4 	addi	r7,r2,91
 4001788:	4209883a 	add	r4,r8,r8
 400178c:	003e9606 	br	40011e8 <__alt_data_end+0xfff011e8>
 4001790:	3804d1ba 	srli	r2,r7,6
 4001794:	11400e44 	addi	r5,r2,57
 4001798:	10c00e04 	addi	r3,r2,56
 400179c:	294b883a 	add	r5,r5,r5
 40017a0:	003fbc06 	br	4001694 <__alt_data_end+0xfff01694>
 40017a4:	84ff5926 	beq	r16,r19,400150c <__alt_data_end+0xfff0150c>
 40017a8:	00810034 	movhi	r2,1024
 40017ac:	109b6d04 	addi	r2,r2,28084
 40017b0:	14000217 	ldw	r16,8(r2)
 40017b4:	00bfff04 	movi	r2,-4
 40017b8:	80c00117 	ldw	r3,4(r16)
 40017bc:	1886703a 	and	r3,r3,r2
 40017c0:	003f9106 	br	4001608 <__alt_data_end+0xfff01608>
 40017c4:	60800217 	ldw	r2,8(r12)
 40017c8:	213fffc4 	addi	r4,r4,-1
 40017cc:	1300651e 	bne	r2,r12,4001964 <_malloc_r+0x7f4>
 40017d0:	208000cc 	andi	r2,r4,3
 40017d4:	633ffe04 	addi	r12,r12,-8
 40017d8:	103ffa1e 	bne	r2,zero,40017c4 <__alt_data_end+0xfff017c4>
 40017dc:	98800117 	ldw	r2,4(r19)
 40017e0:	0146303a 	nor	r3,zero,r5
 40017e4:	1884703a 	and	r2,r3,r2
 40017e8:	98800115 	stw	r2,4(r19)
 40017ec:	294b883a 	add	r5,r5,r5
 40017f0:	117f2836 	bltu	r2,r5,4001494 <__alt_data_end+0xfff01494>
 40017f4:	283f2726 	beq	r5,zero,4001494 <__alt_data_end+0xfff01494>
 40017f8:	2886703a 	and	r3,r5,r2
 40017fc:	5809883a 	mov	r4,r11
 4001800:	183ec31e 	bne	r3,zero,4001310 <__alt_data_end+0xfff01310>
 4001804:	294b883a 	add	r5,r5,r5
 4001808:	2886703a 	and	r3,r5,r2
 400180c:	21000104 	addi	r4,r4,4
 4001810:	183ffc26 	beq	r3,zero,4001804 <__alt_data_end+0xfff01804>
 4001814:	003ebe06 	br	4001310 <__alt_data_end+0xfff01310>
 4001818:	00c05504 	movi	r3,340
 400181c:	18801236 	bltu	r3,r2,4001868 <_malloc_r+0x6f8>
 4001820:	8804d3fa 	srli	r2,r17,15
 4001824:	12001e04 	addi	r8,r2,120
 4001828:	11c01dc4 	addi	r7,r2,119
 400182c:	4209883a 	add	r4,r8,r8
 4001830:	003e6d06 	br	40011e8 <__alt_data_end+0xfff011e8>
 4001834:	00c40004 	movi	r3,4096
 4001838:	003f4606 	br	4001554 <__alt_data_end+0xfff01554>
 400183c:	00800044 	movi	r2,1
 4001840:	a0800115 	stw	r2,4(r20)
 4001844:	003f7406 	br	4001618 <__alt_data_end+0xfff01618>
 4001848:	1805d0ba 	srai	r2,r3,2
 400184c:	01c00044 	movi	r7,1
 4001850:	30c00117 	ldw	r3,4(r6)
 4001854:	388e983a 	sll	r7,r7,r2
 4001858:	2805883a 	mov	r2,r5
 400185c:	38c6b03a 	or	r3,r7,r3
 4001860:	30c00115 	stw	r3,4(r6)
 4001864:	003f9b06 	br	40016d4 <__alt_data_end+0xfff016d4>
 4001868:	00c15504 	movi	r3,1364
 400186c:	18801a36 	bltu	r3,r2,40018d8 <_malloc_r+0x768>
 4001870:	8804d4ba 	srli	r2,r17,18
 4001874:	12001f44 	addi	r8,r2,125
 4001878:	11c01f04 	addi	r7,r2,124
 400187c:	4209883a 	add	r4,r8,r8
 4001880:	003e5906 	br	40011e8 <__alt_data_end+0xfff011e8>
 4001884:	ad400404 	addi	r21,r21,16
 4001888:	003f1706 	br	40014e8 <__alt_data_end+0xfff014e8>
 400188c:	00c01504 	movi	r3,84
 4001890:	18802336 	bltu	r3,r2,4001920 <_malloc_r+0x7b0>
 4001894:	3804d33a 	srli	r2,r7,12
 4001898:	11401bc4 	addi	r5,r2,111
 400189c:	10c01b84 	addi	r3,r2,110
 40018a0:	294b883a 	add	r5,r5,r5
 40018a4:	003f7b06 	br	4001694 <__alt_data_end+0xfff01694>
 40018a8:	9c000217 	ldw	r16,8(r19)
 40018ac:	00bfff04 	movi	r2,-4
 40018b0:	80c00117 	ldw	r3,4(r16)
 40018b4:	1886703a 	and	r3,r3,r2
 40018b8:	003f5306 	br	4001608 <__alt_data_end+0xfff01608>
 40018bc:	3083ffcc 	andi	r2,r6,4095
 40018c0:	103f181e 	bne	r2,zero,4001524 <__alt_data_end+0xfff01524>
 40018c4:	99000217 	ldw	r4,8(r19)
 40018c8:	b545883a 	add	r2,r22,r21
 40018cc:	10800054 	ori	r2,r2,1
 40018d0:	20800115 	stw	r2,4(r4)
 40018d4:	003f3e06 	br	40015d0 <__alt_data_end+0xfff015d0>
 40018d8:	01003f84 	movi	r4,254
 40018dc:	02001fc4 	movi	r8,127
 40018e0:	01c01f84 	movi	r7,126
 40018e4:	003e4006 	br	40011e8 <__alt_data_end+0xfff011e8>
 40018e8:	00810074 	movhi	r2,1025
 40018ec:	10a12304 	addi	r2,r2,-31604
 40018f0:	15000015 	stw	r20,0(r2)
 40018f4:	003f1106 	br	400153c <__alt_data_end+0xfff0153c>
 40018f8:	00800044 	movi	r2,1
 40018fc:	002b883a 	mov	r21,zero
 4001900:	003f1f06 	br	4001580 <__alt_data_end+0xfff01580>
 4001904:	81400204 	addi	r5,r16,8
 4001908:	9009883a 	mov	r4,r18
 400190c:	4002bf80 	call	4002bf8 <_free_r>
 4001910:	00810074 	movhi	r2,1025
 4001914:	10a81204 	addi	r2,r2,-24504
 4001918:	10c00017 	ldw	r3,0(r2)
 400191c:	003f2c06 	br	40015d0 <__alt_data_end+0xfff015d0>
 4001920:	00c05504 	movi	r3,340
 4001924:	18800536 	bltu	r3,r2,400193c <_malloc_r+0x7cc>
 4001928:	3804d3fa 	srli	r2,r7,15
 400192c:	11401e04 	addi	r5,r2,120
 4001930:	10c01dc4 	addi	r3,r2,119
 4001934:	294b883a 	add	r5,r5,r5
 4001938:	003f5606 	br	4001694 <__alt_data_end+0xfff01694>
 400193c:	00c15504 	movi	r3,1364
 4001940:	18800536 	bltu	r3,r2,4001958 <_malloc_r+0x7e8>
 4001944:	3804d4ba 	srli	r2,r7,18
 4001948:	11401f44 	addi	r5,r2,125
 400194c:	10c01f04 	addi	r3,r2,124
 4001950:	294b883a 	add	r5,r5,r5
 4001954:	003f4f06 	br	4001694 <__alt_data_end+0xfff01694>
 4001958:	01403f84 	movi	r5,254
 400195c:	00c01f84 	movi	r3,126
 4001960:	003f4c06 	br	4001694 <__alt_data_end+0xfff01694>
 4001964:	98800117 	ldw	r2,4(r19)
 4001968:	003fa006 	br	40017ec <__alt_data_end+0xfff017ec>
 400196c:	8808d0fa 	srli	r4,r17,3
 4001970:	20800044 	addi	r2,r4,1
 4001974:	1085883a 	add	r2,r2,r2
 4001978:	003e9006 	br	40013bc <__alt_data_end+0xfff013bc>

0400197c <memchr>:
 400197c:	208000cc 	andi	r2,r4,3
 4001980:	280f883a 	mov	r7,r5
 4001984:	10003426 	beq	r2,zero,4001a58 <memchr+0xdc>
 4001988:	30bfffc4 	addi	r2,r6,-1
 400198c:	30001a26 	beq	r6,zero,40019f8 <memchr+0x7c>
 4001990:	20c00003 	ldbu	r3,0(r4)
 4001994:	29803fcc 	andi	r6,r5,255
 4001998:	30c0051e 	bne	r6,r3,40019b0 <memchr+0x34>
 400199c:	00001806 	br	4001a00 <memchr+0x84>
 40019a0:	10001526 	beq	r2,zero,40019f8 <memchr+0x7c>
 40019a4:	20c00003 	ldbu	r3,0(r4)
 40019a8:	10bfffc4 	addi	r2,r2,-1
 40019ac:	30c01426 	beq	r6,r3,4001a00 <memchr+0x84>
 40019b0:	21000044 	addi	r4,r4,1
 40019b4:	20c000cc 	andi	r3,r4,3
 40019b8:	183ff91e 	bne	r3,zero,40019a0 <__alt_data_end+0xfff019a0>
 40019bc:	020000c4 	movi	r8,3
 40019c0:	40801136 	bltu	r8,r2,4001a08 <memchr+0x8c>
 40019c4:	10000c26 	beq	r2,zero,40019f8 <memchr+0x7c>
 40019c8:	20c00003 	ldbu	r3,0(r4)
 40019cc:	29403fcc 	andi	r5,r5,255
 40019d0:	28c00b26 	beq	r5,r3,4001a00 <memchr+0x84>
 40019d4:	20c00044 	addi	r3,r4,1
 40019d8:	39803fcc 	andi	r6,r7,255
 40019dc:	2089883a 	add	r4,r4,r2
 40019e0:	00000306 	br	40019f0 <memchr+0x74>
 40019e4:	18c00044 	addi	r3,r3,1
 40019e8:	197fffc3 	ldbu	r5,-1(r3)
 40019ec:	31400526 	beq	r6,r5,4001a04 <memchr+0x88>
 40019f0:	1805883a 	mov	r2,r3
 40019f4:	20fffb1e 	bne	r4,r3,40019e4 <__alt_data_end+0xfff019e4>
 40019f8:	0005883a 	mov	r2,zero
 40019fc:	f800283a 	ret
 4001a00:	2005883a 	mov	r2,r4
 4001a04:	f800283a 	ret
 4001a08:	28c03fcc 	andi	r3,r5,255
 4001a0c:	1812923a 	slli	r9,r3,8
 4001a10:	02ffbff4 	movhi	r11,65279
 4001a14:	02a02074 	movhi	r10,32897
 4001a18:	48d2b03a 	or	r9,r9,r3
 4001a1c:	4806943a 	slli	r3,r9,16
 4001a20:	5affbfc4 	addi	r11,r11,-257
 4001a24:	52a02004 	addi	r10,r10,-32640
 4001a28:	48d2b03a 	or	r9,r9,r3
 4001a2c:	20c00017 	ldw	r3,0(r4)
 4001a30:	48c6f03a 	xor	r3,r9,r3
 4001a34:	1acd883a 	add	r6,r3,r11
 4001a38:	00c6303a 	nor	r3,zero,r3
 4001a3c:	30c6703a 	and	r3,r6,r3
 4001a40:	1a86703a 	and	r3,r3,r10
 4001a44:	183fe01e 	bne	r3,zero,40019c8 <__alt_data_end+0xfff019c8>
 4001a48:	10bfff04 	addi	r2,r2,-4
 4001a4c:	21000104 	addi	r4,r4,4
 4001a50:	40bff636 	bltu	r8,r2,4001a2c <__alt_data_end+0xfff01a2c>
 4001a54:	003fdb06 	br	40019c4 <__alt_data_end+0xfff019c4>
 4001a58:	3005883a 	mov	r2,r6
 4001a5c:	003fd706 	br	40019bc <__alt_data_end+0xfff019bc>

04001a60 <memcpy>:
 4001a60:	defffd04 	addi	sp,sp,-12
 4001a64:	dfc00215 	stw	ra,8(sp)
 4001a68:	dc400115 	stw	r17,4(sp)
 4001a6c:	dc000015 	stw	r16,0(sp)
 4001a70:	00c003c4 	movi	r3,15
 4001a74:	2005883a 	mov	r2,r4
 4001a78:	1980452e 	bgeu	r3,r6,4001b90 <memcpy+0x130>
 4001a7c:	2906b03a 	or	r3,r5,r4
 4001a80:	18c000cc 	andi	r3,r3,3
 4001a84:	1800441e 	bne	r3,zero,4001b98 <memcpy+0x138>
 4001a88:	347ffc04 	addi	r17,r6,-16
 4001a8c:	8822d13a 	srli	r17,r17,4
 4001a90:	28c00104 	addi	r3,r5,4
 4001a94:	23400104 	addi	r13,r4,4
 4001a98:	8820913a 	slli	r16,r17,4
 4001a9c:	2b000204 	addi	r12,r5,8
 4001aa0:	22c00204 	addi	r11,r4,8
 4001aa4:	84000504 	addi	r16,r16,20
 4001aa8:	2a800304 	addi	r10,r5,12
 4001aac:	22400304 	addi	r9,r4,12
 4001ab0:	2c21883a 	add	r16,r5,r16
 4001ab4:	2811883a 	mov	r8,r5
 4001ab8:	200f883a 	mov	r7,r4
 4001abc:	41000017 	ldw	r4,0(r8)
 4001ac0:	1fc00017 	ldw	ra,0(r3)
 4001ac4:	63c00017 	ldw	r15,0(r12)
 4001ac8:	39000015 	stw	r4,0(r7)
 4001acc:	53800017 	ldw	r14,0(r10)
 4001ad0:	6fc00015 	stw	ra,0(r13)
 4001ad4:	5bc00015 	stw	r15,0(r11)
 4001ad8:	4b800015 	stw	r14,0(r9)
 4001adc:	18c00404 	addi	r3,r3,16
 4001ae0:	39c00404 	addi	r7,r7,16
 4001ae4:	42000404 	addi	r8,r8,16
 4001ae8:	6b400404 	addi	r13,r13,16
 4001aec:	63000404 	addi	r12,r12,16
 4001af0:	5ac00404 	addi	r11,r11,16
 4001af4:	52800404 	addi	r10,r10,16
 4001af8:	4a400404 	addi	r9,r9,16
 4001afc:	1c3fef1e 	bne	r3,r16,4001abc <__alt_data_end+0xfff01abc>
 4001b00:	89c00044 	addi	r7,r17,1
 4001b04:	380e913a 	slli	r7,r7,4
 4001b08:	310003cc 	andi	r4,r6,15
 4001b0c:	02c000c4 	movi	r11,3
 4001b10:	11c7883a 	add	r3,r2,r7
 4001b14:	29cb883a 	add	r5,r5,r7
 4001b18:	5900212e 	bgeu	r11,r4,4001ba0 <memcpy+0x140>
 4001b1c:	1813883a 	mov	r9,r3
 4001b20:	2811883a 	mov	r8,r5
 4001b24:	200f883a 	mov	r7,r4
 4001b28:	42800017 	ldw	r10,0(r8)
 4001b2c:	4a400104 	addi	r9,r9,4
 4001b30:	39ffff04 	addi	r7,r7,-4
 4001b34:	4abfff15 	stw	r10,-4(r9)
 4001b38:	42000104 	addi	r8,r8,4
 4001b3c:	59fffa36 	bltu	r11,r7,4001b28 <__alt_data_end+0xfff01b28>
 4001b40:	213fff04 	addi	r4,r4,-4
 4001b44:	2008d0ba 	srli	r4,r4,2
 4001b48:	318000cc 	andi	r6,r6,3
 4001b4c:	21000044 	addi	r4,r4,1
 4001b50:	2109883a 	add	r4,r4,r4
 4001b54:	2109883a 	add	r4,r4,r4
 4001b58:	1907883a 	add	r3,r3,r4
 4001b5c:	290b883a 	add	r5,r5,r4
 4001b60:	30000626 	beq	r6,zero,4001b7c <memcpy+0x11c>
 4001b64:	198d883a 	add	r6,r3,r6
 4001b68:	29c00003 	ldbu	r7,0(r5)
 4001b6c:	18c00044 	addi	r3,r3,1
 4001b70:	29400044 	addi	r5,r5,1
 4001b74:	19ffffc5 	stb	r7,-1(r3)
 4001b78:	19bffb1e 	bne	r3,r6,4001b68 <__alt_data_end+0xfff01b68>
 4001b7c:	dfc00217 	ldw	ra,8(sp)
 4001b80:	dc400117 	ldw	r17,4(sp)
 4001b84:	dc000017 	ldw	r16,0(sp)
 4001b88:	dec00304 	addi	sp,sp,12
 4001b8c:	f800283a 	ret
 4001b90:	2007883a 	mov	r3,r4
 4001b94:	003ff206 	br	4001b60 <__alt_data_end+0xfff01b60>
 4001b98:	2007883a 	mov	r3,r4
 4001b9c:	003ff106 	br	4001b64 <__alt_data_end+0xfff01b64>
 4001ba0:	200d883a 	mov	r6,r4
 4001ba4:	003fee06 	br	4001b60 <__alt_data_end+0xfff01b60>

04001ba8 <memmove>:
 4001ba8:	2005883a 	mov	r2,r4
 4001bac:	29000b2e 	bgeu	r5,r4,4001bdc <memmove+0x34>
 4001bb0:	298f883a 	add	r7,r5,r6
 4001bb4:	21c0092e 	bgeu	r4,r7,4001bdc <memmove+0x34>
 4001bb8:	2187883a 	add	r3,r4,r6
 4001bbc:	198bc83a 	sub	r5,r3,r6
 4001bc0:	30004826 	beq	r6,zero,4001ce4 <memmove+0x13c>
 4001bc4:	39ffffc4 	addi	r7,r7,-1
 4001bc8:	39000003 	ldbu	r4,0(r7)
 4001bcc:	18ffffc4 	addi	r3,r3,-1
 4001bd0:	19000005 	stb	r4,0(r3)
 4001bd4:	28fffb1e 	bne	r5,r3,4001bc4 <__alt_data_end+0xfff01bc4>
 4001bd8:	f800283a 	ret
 4001bdc:	00c003c4 	movi	r3,15
 4001be0:	1980412e 	bgeu	r3,r6,4001ce8 <memmove+0x140>
 4001be4:	2886b03a 	or	r3,r5,r2
 4001be8:	18c000cc 	andi	r3,r3,3
 4001bec:	1800401e 	bne	r3,zero,4001cf0 <memmove+0x148>
 4001bf0:	33fffc04 	addi	r15,r6,-16
 4001bf4:	781ed13a 	srli	r15,r15,4
 4001bf8:	28c00104 	addi	r3,r5,4
 4001bfc:	13400104 	addi	r13,r2,4
 4001c00:	781c913a 	slli	r14,r15,4
 4001c04:	2b000204 	addi	r12,r5,8
 4001c08:	12c00204 	addi	r11,r2,8
 4001c0c:	73800504 	addi	r14,r14,20
 4001c10:	2a800304 	addi	r10,r5,12
 4001c14:	12400304 	addi	r9,r2,12
 4001c18:	2b9d883a 	add	r14,r5,r14
 4001c1c:	2811883a 	mov	r8,r5
 4001c20:	100f883a 	mov	r7,r2
 4001c24:	41000017 	ldw	r4,0(r8)
 4001c28:	39c00404 	addi	r7,r7,16
 4001c2c:	18c00404 	addi	r3,r3,16
 4001c30:	393ffc15 	stw	r4,-16(r7)
 4001c34:	193ffc17 	ldw	r4,-16(r3)
 4001c38:	6b400404 	addi	r13,r13,16
 4001c3c:	5ac00404 	addi	r11,r11,16
 4001c40:	693ffc15 	stw	r4,-16(r13)
 4001c44:	61000017 	ldw	r4,0(r12)
 4001c48:	4a400404 	addi	r9,r9,16
 4001c4c:	42000404 	addi	r8,r8,16
 4001c50:	593ffc15 	stw	r4,-16(r11)
 4001c54:	51000017 	ldw	r4,0(r10)
 4001c58:	63000404 	addi	r12,r12,16
 4001c5c:	52800404 	addi	r10,r10,16
 4001c60:	493ffc15 	stw	r4,-16(r9)
 4001c64:	1bbfef1e 	bne	r3,r14,4001c24 <__alt_data_end+0xfff01c24>
 4001c68:	79000044 	addi	r4,r15,1
 4001c6c:	2008913a 	slli	r4,r4,4
 4001c70:	328003cc 	andi	r10,r6,15
 4001c74:	02c000c4 	movi	r11,3
 4001c78:	1107883a 	add	r3,r2,r4
 4001c7c:	290b883a 	add	r5,r5,r4
 4001c80:	5a801e2e 	bgeu	r11,r10,4001cfc <memmove+0x154>
 4001c84:	1813883a 	mov	r9,r3
 4001c88:	2811883a 	mov	r8,r5
 4001c8c:	500f883a 	mov	r7,r10
 4001c90:	41000017 	ldw	r4,0(r8)
 4001c94:	4a400104 	addi	r9,r9,4
 4001c98:	39ffff04 	addi	r7,r7,-4
 4001c9c:	493fff15 	stw	r4,-4(r9)
 4001ca0:	42000104 	addi	r8,r8,4
 4001ca4:	59fffa36 	bltu	r11,r7,4001c90 <__alt_data_end+0xfff01c90>
 4001ca8:	513fff04 	addi	r4,r10,-4
 4001cac:	2008d0ba 	srli	r4,r4,2
 4001cb0:	318000cc 	andi	r6,r6,3
 4001cb4:	21000044 	addi	r4,r4,1
 4001cb8:	2109883a 	add	r4,r4,r4
 4001cbc:	2109883a 	add	r4,r4,r4
 4001cc0:	1907883a 	add	r3,r3,r4
 4001cc4:	290b883a 	add	r5,r5,r4
 4001cc8:	30000b26 	beq	r6,zero,4001cf8 <memmove+0x150>
 4001ccc:	198d883a 	add	r6,r3,r6
 4001cd0:	29c00003 	ldbu	r7,0(r5)
 4001cd4:	18c00044 	addi	r3,r3,1
 4001cd8:	29400044 	addi	r5,r5,1
 4001cdc:	19ffffc5 	stb	r7,-1(r3)
 4001ce0:	19bffb1e 	bne	r3,r6,4001cd0 <__alt_data_end+0xfff01cd0>
 4001ce4:	f800283a 	ret
 4001ce8:	1007883a 	mov	r3,r2
 4001cec:	003ff606 	br	4001cc8 <__alt_data_end+0xfff01cc8>
 4001cf0:	1007883a 	mov	r3,r2
 4001cf4:	003ff506 	br	4001ccc <__alt_data_end+0xfff01ccc>
 4001cf8:	f800283a 	ret
 4001cfc:	500d883a 	mov	r6,r10
 4001d00:	003ff106 	br	4001cc8 <__alt_data_end+0xfff01cc8>

04001d04 <memset>:
 4001d04:	20c000cc 	andi	r3,r4,3
 4001d08:	2005883a 	mov	r2,r4
 4001d0c:	18004426 	beq	r3,zero,4001e20 <memset+0x11c>
 4001d10:	31ffffc4 	addi	r7,r6,-1
 4001d14:	30004026 	beq	r6,zero,4001e18 <memset+0x114>
 4001d18:	2813883a 	mov	r9,r5
 4001d1c:	200d883a 	mov	r6,r4
 4001d20:	2007883a 	mov	r3,r4
 4001d24:	00000406 	br	4001d38 <memset+0x34>
 4001d28:	3a3fffc4 	addi	r8,r7,-1
 4001d2c:	31800044 	addi	r6,r6,1
 4001d30:	38003926 	beq	r7,zero,4001e18 <memset+0x114>
 4001d34:	400f883a 	mov	r7,r8
 4001d38:	18c00044 	addi	r3,r3,1
 4001d3c:	32400005 	stb	r9,0(r6)
 4001d40:	1a0000cc 	andi	r8,r3,3
 4001d44:	403ff81e 	bne	r8,zero,4001d28 <__alt_data_end+0xfff01d28>
 4001d48:	010000c4 	movi	r4,3
 4001d4c:	21c02d2e 	bgeu	r4,r7,4001e04 <memset+0x100>
 4001d50:	29003fcc 	andi	r4,r5,255
 4001d54:	200c923a 	slli	r6,r4,8
 4001d58:	3108b03a 	or	r4,r6,r4
 4001d5c:	200c943a 	slli	r6,r4,16
 4001d60:	218cb03a 	or	r6,r4,r6
 4001d64:	010003c4 	movi	r4,15
 4001d68:	21c0182e 	bgeu	r4,r7,4001dcc <memset+0xc8>
 4001d6c:	3b3ffc04 	addi	r12,r7,-16
 4001d70:	6018d13a 	srli	r12,r12,4
 4001d74:	1a000104 	addi	r8,r3,4
 4001d78:	1ac00204 	addi	r11,r3,8
 4001d7c:	6008913a 	slli	r4,r12,4
 4001d80:	1a800304 	addi	r10,r3,12
 4001d84:	1813883a 	mov	r9,r3
 4001d88:	21000504 	addi	r4,r4,20
 4001d8c:	1909883a 	add	r4,r3,r4
 4001d90:	49800015 	stw	r6,0(r9)
 4001d94:	41800015 	stw	r6,0(r8)
 4001d98:	59800015 	stw	r6,0(r11)
 4001d9c:	51800015 	stw	r6,0(r10)
 4001da0:	42000404 	addi	r8,r8,16
 4001da4:	4a400404 	addi	r9,r9,16
 4001da8:	5ac00404 	addi	r11,r11,16
 4001dac:	52800404 	addi	r10,r10,16
 4001db0:	413ff71e 	bne	r8,r4,4001d90 <__alt_data_end+0xfff01d90>
 4001db4:	63000044 	addi	r12,r12,1
 4001db8:	6018913a 	slli	r12,r12,4
 4001dbc:	39c003cc 	andi	r7,r7,15
 4001dc0:	010000c4 	movi	r4,3
 4001dc4:	1b07883a 	add	r3,r3,r12
 4001dc8:	21c00e2e 	bgeu	r4,r7,4001e04 <memset+0x100>
 4001dcc:	1813883a 	mov	r9,r3
 4001dd0:	3811883a 	mov	r8,r7
 4001dd4:	010000c4 	movi	r4,3
 4001dd8:	49800015 	stw	r6,0(r9)
 4001ddc:	423fff04 	addi	r8,r8,-4
 4001de0:	4a400104 	addi	r9,r9,4
 4001de4:	223ffc36 	bltu	r4,r8,4001dd8 <__alt_data_end+0xfff01dd8>
 4001de8:	393fff04 	addi	r4,r7,-4
 4001dec:	2008d0ba 	srli	r4,r4,2
 4001df0:	39c000cc 	andi	r7,r7,3
 4001df4:	21000044 	addi	r4,r4,1
 4001df8:	2109883a 	add	r4,r4,r4
 4001dfc:	2109883a 	add	r4,r4,r4
 4001e00:	1907883a 	add	r3,r3,r4
 4001e04:	38000526 	beq	r7,zero,4001e1c <memset+0x118>
 4001e08:	19cf883a 	add	r7,r3,r7
 4001e0c:	19400005 	stb	r5,0(r3)
 4001e10:	18c00044 	addi	r3,r3,1
 4001e14:	38fffd1e 	bne	r7,r3,4001e0c <__alt_data_end+0xfff01e0c>
 4001e18:	f800283a 	ret
 4001e1c:	f800283a 	ret
 4001e20:	2007883a 	mov	r3,r4
 4001e24:	300f883a 	mov	r7,r6
 4001e28:	003fc706 	br	4001d48 <__alt_data_end+0xfff01d48>

04001e2c <_realloc_r>:
 4001e2c:	defff604 	addi	sp,sp,-40
 4001e30:	dc800215 	stw	r18,8(sp)
 4001e34:	dfc00915 	stw	ra,36(sp)
 4001e38:	df000815 	stw	fp,32(sp)
 4001e3c:	ddc00715 	stw	r23,28(sp)
 4001e40:	dd800615 	stw	r22,24(sp)
 4001e44:	dd400515 	stw	r21,20(sp)
 4001e48:	dd000415 	stw	r20,16(sp)
 4001e4c:	dcc00315 	stw	r19,12(sp)
 4001e50:	dc400115 	stw	r17,4(sp)
 4001e54:	dc000015 	stw	r16,0(sp)
 4001e58:	3025883a 	mov	r18,r6
 4001e5c:	2800b726 	beq	r5,zero,400213c <_realloc_r+0x310>
 4001e60:	282b883a 	mov	r21,r5
 4001e64:	2029883a 	mov	r20,r4
 4001e68:	40038dc0 	call	40038dc <__malloc_lock>
 4001e6c:	a8bfff17 	ldw	r2,-4(r21)
 4001e70:	043fff04 	movi	r16,-4
 4001e74:	90c002c4 	addi	r3,r18,11
 4001e78:	01000584 	movi	r4,22
 4001e7c:	acfffe04 	addi	r19,r21,-8
 4001e80:	1420703a 	and	r16,r2,r16
 4001e84:	20c0332e 	bgeu	r4,r3,4001f54 <_realloc_r+0x128>
 4001e88:	047ffe04 	movi	r17,-8
 4001e8c:	1c62703a 	and	r17,r3,r17
 4001e90:	8807883a 	mov	r3,r17
 4001e94:	88005816 	blt	r17,zero,4001ff8 <_realloc_r+0x1cc>
 4001e98:	8c805736 	bltu	r17,r18,4001ff8 <_realloc_r+0x1cc>
 4001e9c:	80c0300e 	bge	r16,r3,4001f60 <_realloc_r+0x134>
 4001ea0:	07010034 	movhi	fp,1024
 4001ea4:	e71b6d04 	addi	fp,fp,28084
 4001ea8:	e1c00217 	ldw	r7,8(fp)
 4001eac:	9c09883a 	add	r4,r19,r16
 4001eb0:	22000117 	ldw	r8,4(r4)
 4001eb4:	21c06326 	beq	r4,r7,4002044 <_realloc_r+0x218>
 4001eb8:	017fff84 	movi	r5,-2
 4001ebc:	414a703a 	and	r5,r8,r5
 4001ec0:	214b883a 	add	r5,r4,r5
 4001ec4:	29800117 	ldw	r6,4(r5)
 4001ec8:	3180004c 	andi	r6,r6,1
 4001ecc:	30003f26 	beq	r6,zero,4001fcc <_realloc_r+0x1a0>
 4001ed0:	1080004c 	andi	r2,r2,1
 4001ed4:	10008326 	beq	r2,zero,40020e4 <_realloc_r+0x2b8>
 4001ed8:	900b883a 	mov	r5,r18
 4001edc:	a009883a 	mov	r4,r20
 4001ee0:	40011700 	call	4001170 <_malloc_r>
 4001ee4:	1025883a 	mov	r18,r2
 4001ee8:	10011e26 	beq	r2,zero,4002364 <_realloc_r+0x538>
 4001eec:	a93fff17 	ldw	r4,-4(r21)
 4001ef0:	10fffe04 	addi	r3,r2,-8
 4001ef4:	00bfff84 	movi	r2,-2
 4001ef8:	2084703a 	and	r2,r4,r2
 4001efc:	9885883a 	add	r2,r19,r2
 4001f00:	1880ee26 	beq	r3,r2,40022bc <_realloc_r+0x490>
 4001f04:	81bfff04 	addi	r6,r16,-4
 4001f08:	00800904 	movi	r2,36
 4001f0c:	1180b836 	bltu	r2,r6,40021f0 <_realloc_r+0x3c4>
 4001f10:	00c004c4 	movi	r3,19
 4001f14:	19809636 	bltu	r3,r6,4002170 <_realloc_r+0x344>
 4001f18:	9005883a 	mov	r2,r18
 4001f1c:	a807883a 	mov	r3,r21
 4001f20:	19000017 	ldw	r4,0(r3)
 4001f24:	11000015 	stw	r4,0(r2)
 4001f28:	19000117 	ldw	r4,4(r3)
 4001f2c:	11000115 	stw	r4,4(r2)
 4001f30:	18c00217 	ldw	r3,8(r3)
 4001f34:	10c00215 	stw	r3,8(r2)
 4001f38:	a80b883a 	mov	r5,r21
 4001f3c:	a009883a 	mov	r4,r20
 4001f40:	4002bf80 	call	4002bf8 <_free_r>
 4001f44:	a009883a 	mov	r4,r20
 4001f48:	40039000 	call	4003900 <__malloc_unlock>
 4001f4c:	9005883a 	mov	r2,r18
 4001f50:	00001206 	br	4001f9c <_realloc_r+0x170>
 4001f54:	00c00404 	movi	r3,16
 4001f58:	1823883a 	mov	r17,r3
 4001f5c:	003fce06 	br	4001e98 <__alt_data_end+0xfff01e98>
 4001f60:	a825883a 	mov	r18,r21
 4001f64:	8445c83a 	sub	r2,r16,r17
 4001f68:	00c003c4 	movi	r3,15
 4001f6c:	18802636 	bltu	r3,r2,4002008 <_realloc_r+0x1dc>
 4001f70:	99800117 	ldw	r6,4(r19)
 4001f74:	9c07883a 	add	r3,r19,r16
 4001f78:	3180004c 	andi	r6,r6,1
 4001f7c:	3420b03a 	or	r16,r6,r16
 4001f80:	9c000115 	stw	r16,4(r19)
 4001f84:	18800117 	ldw	r2,4(r3)
 4001f88:	10800054 	ori	r2,r2,1
 4001f8c:	18800115 	stw	r2,4(r3)
 4001f90:	a009883a 	mov	r4,r20
 4001f94:	40039000 	call	4003900 <__malloc_unlock>
 4001f98:	9005883a 	mov	r2,r18
 4001f9c:	dfc00917 	ldw	ra,36(sp)
 4001fa0:	df000817 	ldw	fp,32(sp)
 4001fa4:	ddc00717 	ldw	r23,28(sp)
 4001fa8:	dd800617 	ldw	r22,24(sp)
 4001fac:	dd400517 	ldw	r21,20(sp)
 4001fb0:	dd000417 	ldw	r20,16(sp)
 4001fb4:	dcc00317 	ldw	r19,12(sp)
 4001fb8:	dc800217 	ldw	r18,8(sp)
 4001fbc:	dc400117 	ldw	r17,4(sp)
 4001fc0:	dc000017 	ldw	r16,0(sp)
 4001fc4:	dec00a04 	addi	sp,sp,40
 4001fc8:	f800283a 	ret
 4001fcc:	017fff04 	movi	r5,-4
 4001fd0:	414a703a 	and	r5,r8,r5
 4001fd4:	814d883a 	add	r6,r16,r5
 4001fd8:	30c01f16 	blt	r6,r3,4002058 <_realloc_r+0x22c>
 4001fdc:	20800317 	ldw	r2,12(r4)
 4001fe0:	20c00217 	ldw	r3,8(r4)
 4001fe4:	a825883a 	mov	r18,r21
 4001fe8:	3021883a 	mov	r16,r6
 4001fec:	18800315 	stw	r2,12(r3)
 4001ff0:	10c00215 	stw	r3,8(r2)
 4001ff4:	003fdb06 	br	4001f64 <__alt_data_end+0xfff01f64>
 4001ff8:	00800304 	movi	r2,12
 4001ffc:	a0800015 	stw	r2,0(r20)
 4002000:	0005883a 	mov	r2,zero
 4002004:	003fe506 	br	4001f9c <__alt_data_end+0xfff01f9c>
 4002008:	98c00117 	ldw	r3,4(r19)
 400200c:	9c4b883a 	add	r5,r19,r17
 4002010:	11000054 	ori	r4,r2,1
 4002014:	18c0004c 	andi	r3,r3,1
 4002018:	1c62b03a 	or	r17,r3,r17
 400201c:	9c400115 	stw	r17,4(r19)
 4002020:	29000115 	stw	r4,4(r5)
 4002024:	2885883a 	add	r2,r5,r2
 4002028:	10c00117 	ldw	r3,4(r2)
 400202c:	29400204 	addi	r5,r5,8
 4002030:	a009883a 	mov	r4,r20
 4002034:	18c00054 	ori	r3,r3,1
 4002038:	10c00115 	stw	r3,4(r2)
 400203c:	4002bf80 	call	4002bf8 <_free_r>
 4002040:	003fd306 	br	4001f90 <__alt_data_end+0xfff01f90>
 4002044:	017fff04 	movi	r5,-4
 4002048:	414a703a 	and	r5,r8,r5
 400204c:	89800404 	addi	r6,r17,16
 4002050:	8151883a 	add	r8,r16,r5
 4002054:	4180590e 	bge	r8,r6,40021bc <_realloc_r+0x390>
 4002058:	1080004c 	andi	r2,r2,1
 400205c:	103f9e1e 	bne	r2,zero,4001ed8 <__alt_data_end+0xfff01ed8>
 4002060:	adbffe17 	ldw	r22,-8(r21)
 4002064:	00bfff04 	movi	r2,-4
 4002068:	9dadc83a 	sub	r22,r19,r22
 400206c:	b1800117 	ldw	r6,4(r22)
 4002070:	3084703a 	and	r2,r6,r2
 4002074:	20002026 	beq	r4,zero,40020f8 <_realloc_r+0x2cc>
 4002078:	80af883a 	add	r23,r16,r2
 400207c:	b96f883a 	add	r23,r23,r5
 4002080:	21c05f26 	beq	r4,r7,4002200 <_realloc_r+0x3d4>
 4002084:	b8c01c16 	blt	r23,r3,40020f8 <_realloc_r+0x2cc>
 4002088:	20800317 	ldw	r2,12(r4)
 400208c:	20c00217 	ldw	r3,8(r4)
 4002090:	81bfff04 	addi	r6,r16,-4
 4002094:	01000904 	movi	r4,36
 4002098:	18800315 	stw	r2,12(r3)
 400209c:	10c00215 	stw	r3,8(r2)
 40020a0:	b0c00217 	ldw	r3,8(r22)
 40020a4:	b0800317 	ldw	r2,12(r22)
 40020a8:	b4800204 	addi	r18,r22,8
 40020ac:	18800315 	stw	r2,12(r3)
 40020b0:	10c00215 	stw	r3,8(r2)
 40020b4:	21801b36 	bltu	r4,r6,4002124 <_realloc_r+0x2f8>
 40020b8:	008004c4 	movi	r2,19
 40020bc:	1180352e 	bgeu	r2,r6,4002194 <_realloc_r+0x368>
 40020c0:	a8800017 	ldw	r2,0(r21)
 40020c4:	b0800215 	stw	r2,8(r22)
 40020c8:	a8800117 	ldw	r2,4(r21)
 40020cc:	b0800315 	stw	r2,12(r22)
 40020d0:	008006c4 	movi	r2,27
 40020d4:	11807f36 	bltu	r2,r6,40022d4 <_realloc_r+0x4a8>
 40020d8:	b0800404 	addi	r2,r22,16
 40020dc:	ad400204 	addi	r21,r21,8
 40020e0:	00002d06 	br	4002198 <_realloc_r+0x36c>
 40020e4:	adbffe17 	ldw	r22,-8(r21)
 40020e8:	00bfff04 	movi	r2,-4
 40020ec:	9dadc83a 	sub	r22,r19,r22
 40020f0:	b1000117 	ldw	r4,4(r22)
 40020f4:	2084703a 	and	r2,r4,r2
 40020f8:	b03f7726 	beq	r22,zero,4001ed8 <__alt_data_end+0xfff01ed8>
 40020fc:	80af883a 	add	r23,r16,r2
 4002100:	b8ff7516 	blt	r23,r3,4001ed8 <__alt_data_end+0xfff01ed8>
 4002104:	b0800317 	ldw	r2,12(r22)
 4002108:	b0c00217 	ldw	r3,8(r22)
 400210c:	81bfff04 	addi	r6,r16,-4
 4002110:	01000904 	movi	r4,36
 4002114:	18800315 	stw	r2,12(r3)
 4002118:	10c00215 	stw	r3,8(r2)
 400211c:	b4800204 	addi	r18,r22,8
 4002120:	21bfe52e 	bgeu	r4,r6,40020b8 <__alt_data_end+0xfff020b8>
 4002124:	a80b883a 	mov	r5,r21
 4002128:	9009883a 	mov	r4,r18
 400212c:	4001ba80 	call	4001ba8 <memmove>
 4002130:	b821883a 	mov	r16,r23
 4002134:	b027883a 	mov	r19,r22
 4002138:	003f8a06 	br	4001f64 <__alt_data_end+0xfff01f64>
 400213c:	300b883a 	mov	r5,r6
 4002140:	dfc00917 	ldw	ra,36(sp)
 4002144:	df000817 	ldw	fp,32(sp)
 4002148:	ddc00717 	ldw	r23,28(sp)
 400214c:	dd800617 	ldw	r22,24(sp)
 4002150:	dd400517 	ldw	r21,20(sp)
 4002154:	dd000417 	ldw	r20,16(sp)
 4002158:	dcc00317 	ldw	r19,12(sp)
 400215c:	dc800217 	ldw	r18,8(sp)
 4002160:	dc400117 	ldw	r17,4(sp)
 4002164:	dc000017 	ldw	r16,0(sp)
 4002168:	dec00a04 	addi	sp,sp,40
 400216c:	40011701 	jmpi	4001170 <_malloc_r>
 4002170:	a8c00017 	ldw	r3,0(r21)
 4002174:	90c00015 	stw	r3,0(r18)
 4002178:	a8c00117 	ldw	r3,4(r21)
 400217c:	90c00115 	stw	r3,4(r18)
 4002180:	00c006c4 	movi	r3,27
 4002184:	19804536 	bltu	r3,r6,400229c <_realloc_r+0x470>
 4002188:	90800204 	addi	r2,r18,8
 400218c:	a8c00204 	addi	r3,r21,8
 4002190:	003f6306 	br	4001f20 <__alt_data_end+0xfff01f20>
 4002194:	9005883a 	mov	r2,r18
 4002198:	a8c00017 	ldw	r3,0(r21)
 400219c:	b821883a 	mov	r16,r23
 40021a0:	b027883a 	mov	r19,r22
 40021a4:	10c00015 	stw	r3,0(r2)
 40021a8:	a8c00117 	ldw	r3,4(r21)
 40021ac:	10c00115 	stw	r3,4(r2)
 40021b0:	a8c00217 	ldw	r3,8(r21)
 40021b4:	10c00215 	stw	r3,8(r2)
 40021b8:	003f6a06 	br	4001f64 <__alt_data_end+0xfff01f64>
 40021bc:	9c67883a 	add	r19,r19,r17
 40021c0:	4445c83a 	sub	r2,r8,r17
 40021c4:	e4c00215 	stw	r19,8(fp)
 40021c8:	10800054 	ori	r2,r2,1
 40021cc:	98800115 	stw	r2,4(r19)
 40021d0:	a8bfff17 	ldw	r2,-4(r21)
 40021d4:	a009883a 	mov	r4,r20
 40021d8:	1080004c 	andi	r2,r2,1
 40021dc:	1462b03a 	or	r17,r2,r17
 40021e0:	ac7fff15 	stw	r17,-4(r21)
 40021e4:	40039000 	call	4003900 <__malloc_unlock>
 40021e8:	a805883a 	mov	r2,r21
 40021ec:	003f6b06 	br	4001f9c <__alt_data_end+0xfff01f9c>
 40021f0:	a80b883a 	mov	r5,r21
 40021f4:	9009883a 	mov	r4,r18
 40021f8:	4001ba80 	call	4001ba8 <memmove>
 40021fc:	003f4e06 	br	4001f38 <__alt_data_end+0xfff01f38>
 4002200:	89000404 	addi	r4,r17,16
 4002204:	b93fbc16 	blt	r23,r4,40020f8 <__alt_data_end+0xfff020f8>
 4002208:	b0800317 	ldw	r2,12(r22)
 400220c:	b0c00217 	ldw	r3,8(r22)
 4002210:	81bfff04 	addi	r6,r16,-4
 4002214:	01000904 	movi	r4,36
 4002218:	18800315 	stw	r2,12(r3)
 400221c:	10c00215 	stw	r3,8(r2)
 4002220:	b4800204 	addi	r18,r22,8
 4002224:	21804336 	bltu	r4,r6,4002334 <_realloc_r+0x508>
 4002228:	008004c4 	movi	r2,19
 400222c:	11803f2e 	bgeu	r2,r6,400232c <_realloc_r+0x500>
 4002230:	a8800017 	ldw	r2,0(r21)
 4002234:	b0800215 	stw	r2,8(r22)
 4002238:	a8800117 	ldw	r2,4(r21)
 400223c:	b0800315 	stw	r2,12(r22)
 4002240:	008006c4 	movi	r2,27
 4002244:	11803f36 	bltu	r2,r6,4002344 <_realloc_r+0x518>
 4002248:	b0800404 	addi	r2,r22,16
 400224c:	ad400204 	addi	r21,r21,8
 4002250:	a8c00017 	ldw	r3,0(r21)
 4002254:	10c00015 	stw	r3,0(r2)
 4002258:	a8c00117 	ldw	r3,4(r21)
 400225c:	10c00115 	stw	r3,4(r2)
 4002260:	a8c00217 	ldw	r3,8(r21)
 4002264:	10c00215 	stw	r3,8(r2)
 4002268:	b447883a 	add	r3,r22,r17
 400226c:	bc45c83a 	sub	r2,r23,r17
 4002270:	e0c00215 	stw	r3,8(fp)
 4002274:	10800054 	ori	r2,r2,1
 4002278:	18800115 	stw	r2,4(r3)
 400227c:	b0800117 	ldw	r2,4(r22)
 4002280:	a009883a 	mov	r4,r20
 4002284:	1080004c 	andi	r2,r2,1
 4002288:	1462b03a 	or	r17,r2,r17
 400228c:	b4400115 	stw	r17,4(r22)
 4002290:	40039000 	call	4003900 <__malloc_unlock>
 4002294:	9005883a 	mov	r2,r18
 4002298:	003f4006 	br	4001f9c <__alt_data_end+0xfff01f9c>
 400229c:	a8c00217 	ldw	r3,8(r21)
 40022a0:	90c00215 	stw	r3,8(r18)
 40022a4:	a8c00317 	ldw	r3,12(r21)
 40022a8:	90c00315 	stw	r3,12(r18)
 40022ac:	30801126 	beq	r6,r2,40022f4 <_realloc_r+0x4c8>
 40022b0:	90800404 	addi	r2,r18,16
 40022b4:	a8c00404 	addi	r3,r21,16
 40022b8:	003f1906 	br	4001f20 <__alt_data_end+0xfff01f20>
 40022bc:	90ffff17 	ldw	r3,-4(r18)
 40022c0:	00bfff04 	movi	r2,-4
 40022c4:	a825883a 	mov	r18,r21
 40022c8:	1884703a 	and	r2,r3,r2
 40022cc:	80a1883a 	add	r16,r16,r2
 40022d0:	003f2406 	br	4001f64 <__alt_data_end+0xfff01f64>
 40022d4:	a8800217 	ldw	r2,8(r21)
 40022d8:	b0800415 	stw	r2,16(r22)
 40022dc:	a8800317 	ldw	r2,12(r21)
 40022e0:	b0800515 	stw	r2,20(r22)
 40022e4:	31000a26 	beq	r6,r4,4002310 <_realloc_r+0x4e4>
 40022e8:	b0800604 	addi	r2,r22,24
 40022ec:	ad400404 	addi	r21,r21,16
 40022f0:	003fa906 	br	4002198 <__alt_data_end+0xfff02198>
 40022f4:	a9000417 	ldw	r4,16(r21)
 40022f8:	90800604 	addi	r2,r18,24
 40022fc:	a8c00604 	addi	r3,r21,24
 4002300:	91000415 	stw	r4,16(r18)
 4002304:	a9000517 	ldw	r4,20(r21)
 4002308:	91000515 	stw	r4,20(r18)
 400230c:	003f0406 	br	4001f20 <__alt_data_end+0xfff01f20>
 4002310:	a8c00417 	ldw	r3,16(r21)
 4002314:	ad400604 	addi	r21,r21,24
 4002318:	b0800804 	addi	r2,r22,32
 400231c:	b0c00615 	stw	r3,24(r22)
 4002320:	a8ffff17 	ldw	r3,-4(r21)
 4002324:	b0c00715 	stw	r3,28(r22)
 4002328:	003f9b06 	br	4002198 <__alt_data_end+0xfff02198>
 400232c:	9005883a 	mov	r2,r18
 4002330:	003fc706 	br	4002250 <__alt_data_end+0xfff02250>
 4002334:	a80b883a 	mov	r5,r21
 4002338:	9009883a 	mov	r4,r18
 400233c:	4001ba80 	call	4001ba8 <memmove>
 4002340:	003fc906 	br	4002268 <__alt_data_end+0xfff02268>
 4002344:	a8800217 	ldw	r2,8(r21)
 4002348:	b0800415 	stw	r2,16(r22)
 400234c:	a8800317 	ldw	r2,12(r21)
 4002350:	b0800515 	stw	r2,20(r22)
 4002354:	31000726 	beq	r6,r4,4002374 <_realloc_r+0x548>
 4002358:	b0800604 	addi	r2,r22,24
 400235c:	ad400404 	addi	r21,r21,16
 4002360:	003fbb06 	br	4002250 <__alt_data_end+0xfff02250>
 4002364:	a009883a 	mov	r4,r20
 4002368:	40039000 	call	4003900 <__malloc_unlock>
 400236c:	0005883a 	mov	r2,zero
 4002370:	003f0a06 	br	4001f9c <__alt_data_end+0xfff01f9c>
 4002374:	a8c00417 	ldw	r3,16(r21)
 4002378:	ad400604 	addi	r21,r21,24
 400237c:	b0800804 	addi	r2,r22,32
 4002380:	b0c00615 	stw	r3,24(r22)
 4002384:	a8ffff17 	ldw	r3,-4(r21)
 4002388:	b0c00715 	stw	r3,28(r22)
 400238c:	003fb006 	br	4002250 <__alt_data_end+0xfff02250>

04002390 <_sbrk_r>:
 4002390:	defffd04 	addi	sp,sp,-12
 4002394:	dc000015 	stw	r16,0(sp)
 4002398:	04010074 	movhi	r16,1025
 400239c:	dc400115 	stw	r17,4(sp)
 40023a0:	84280a04 	addi	r16,r16,-24536
 40023a4:	2023883a 	mov	r17,r4
 40023a8:	2809883a 	mov	r4,r5
 40023ac:	dfc00215 	stw	ra,8(sp)
 40023b0:	80000015 	stw	zero,0(r16)
 40023b4:	4003ae80 	call	4003ae8 <sbrk>
 40023b8:	00ffffc4 	movi	r3,-1
 40023bc:	10c00526 	beq	r2,r3,40023d4 <_sbrk_r+0x44>
 40023c0:	dfc00217 	ldw	ra,8(sp)
 40023c4:	dc400117 	ldw	r17,4(sp)
 40023c8:	dc000017 	ldw	r16,0(sp)
 40023cc:	dec00304 	addi	sp,sp,12
 40023d0:	f800283a 	ret
 40023d4:	80c00017 	ldw	r3,0(r16)
 40023d8:	183ff926 	beq	r3,zero,40023c0 <__alt_data_end+0xfff023c0>
 40023dc:	88c00015 	stw	r3,0(r17)
 40023e0:	003ff706 	br	40023c0 <__alt_data_end+0xfff023c0>

040023e4 <__sread>:
 40023e4:	defffe04 	addi	sp,sp,-8
 40023e8:	dc000015 	stw	r16,0(sp)
 40023ec:	2821883a 	mov	r16,r5
 40023f0:	2940038f 	ldh	r5,14(r5)
 40023f4:	dfc00115 	stw	ra,4(sp)
 40023f8:	40031240 	call	4003124 <_read_r>
 40023fc:	10000716 	blt	r2,zero,400241c <__sread+0x38>
 4002400:	80c01417 	ldw	r3,80(r16)
 4002404:	1887883a 	add	r3,r3,r2
 4002408:	80c01415 	stw	r3,80(r16)
 400240c:	dfc00117 	ldw	ra,4(sp)
 4002410:	dc000017 	ldw	r16,0(sp)
 4002414:	dec00204 	addi	sp,sp,8
 4002418:	f800283a 	ret
 400241c:	80c0030b 	ldhu	r3,12(r16)
 4002420:	18fbffcc 	andi	r3,r3,61439
 4002424:	80c0030d 	sth	r3,12(r16)
 4002428:	dfc00117 	ldw	ra,4(sp)
 400242c:	dc000017 	ldw	r16,0(sp)
 4002430:	dec00204 	addi	sp,sp,8
 4002434:	f800283a 	ret

04002438 <__seofread>:
 4002438:	0005883a 	mov	r2,zero
 400243c:	f800283a 	ret

04002440 <__swrite>:
 4002440:	2880030b 	ldhu	r2,12(r5)
 4002444:	defffb04 	addi	sp,sp,-20
 4002448:	dcc00315 	stw	r19,12(sp)
 400244c:	dc800215 	stw	r18,8(sp)
 4002450:	dc400115 	stw	r17,4(sp)
 4002454:	dc000015 	stw	r16,0(sp)
 4002458:	dfc00415 	stw	ra,16(sp)
 400245c:	10c0400c 	andi	r3,r2,256
 4002460:	2821883a 	mov	r16,r5
 4002464:	2023883a 	mov	r17,r4
 4002468:	3025883a 	mov	r18,r6
 400246c:	3827883a 	mov	r19,r7
 4002470:	18000526 	beq	r3,zero,4002488 <__swrite+0x48>
 4002474:	2940038f 	ldh	r5,14(r5)
 4002478:	01c00084 	movi	r7,2
 400247c:	000d883a 	mov	r6,zero
 4002480:	4002f080 	call	4002f08 <_lseek_r>
 4002484:	8080030b 	ldhu	r2,12(r16)
 4002488:	8140038f 	ldh	r5,14(r16)
 400248c:	10bbffcc 	andi	r2,r2,61439
 4002490:	980f883a 	mov	r7,r19
 4002494:	900d883a 	mov	r6,r18
 4002498:	8809883a 	mov	r4,r17
 400249c:	8080030d 	sth	r2,12(r16)
 40024a0:	dfc00417 	ldw	ra,16(sp)
 40024a4:	dcc00317 	ldw	r19,12(sp)
 40024a8:	dc800217 	ldw	r18,8(sp)
 40024ac:	dc400117 	ldw	r17,4(sp)
 40024b0:	dc000017 	ldw	r16,0(sp)
 40024b4:	dec00504 	addi	sp,sp,20
 40024b8:	40025201 	jmpi	4002520 <_write_r>

040024bc <__sseek>:
 40024bc:	defffe04 	addi	sp,sp,-8
 40024c0:	dc000015 	stw	r16,0(sp)
 40024c4:	2821883a 	mov	r16,r5
 40024c8:	2940038f 	ldh	r5,14(r5)
 40024cc:	dfc00115 	stw	ra,4(sp)
 40024d0:	4002f080 	call	4002f08 <_lseek_r>
 40024d4:	00ffffc4 	movi	r3,-1
 40024d8:	10c00826 	beq	r2,r3,40024fc <__sseek+0x40>
 40024dc:	80c0030b 	ldhu	r3,12(r16)
 40024e0:	80801415 	stw	r2,80(r16)
 40024e4:	18c40014 	ori	r3,r3,4096
 40024e8:	80c0030d 	sth	r3,12(r16)
 40024ec:	dfc00117 	ldw	ra,4(sp)
 40024f0:	dc000017 	ldw	r16,0(sp)
 40024f4:	dec00204 	addi	sp,sp,8
 40024f8:	f800283a 	ret
 40024fc:	80c0030b 	ldhu	r3,12(r16)
 4002500:	18fbffcc 	andi	r3,r3,61439
 4002504:	80c0030d 	sth	r3,12(r16)
 4002508:	dfc00117 	ldw	ra,4(sp)
 400250c:	dc000017 	ldw	r16,0(sp)
 4002510:	dec00204 	addi	sp,sp,8
 4002514:	f800283a 	ret

04002518 <__sclose>:
 4002518:	2940038f 	ldh	r5,14(r5)
 400251c:	40026d41 	jmpi	40026d4 <_close_r>

04002520 <_write_r>:
 4002520:	defffd04 	addi	sp,sp,-12
 4002524:	2805883a 	mov	r2,r5
 4002528:	dc000015 	stw	r16,0(sp)
 400252c:	04010074 	movhi	r16,1025
 4002530:	dc400115 	stw	r17,4(sp)
 4002534:	300b883a 	mov	r5,r6
 4002538:	84280a04 	addi	r16,r16,-24536
 400253c:	2023883a 	mov	r17,r4
 4002540:	380d883a 	mov	r6,r7
 4002544:	1009883a 	mov	r4,r2
 4002548:	dfc00215 	stw	ra,8(sp)
 400254c:	80000015 	stw	zero,0(r16)
 4002550:	4003c040 	call	4003c04 <write>
 4002554:	00ffffc4 	movi	r3,-1
 4002558:	10c00526 	beq	r2,r3,4002570 <_write_r+0x50>
 400255c:	dfc00217 	ldw	ra,8(sp)
 4002560:	dc400117 	ldw	r17,4(sp)
 4002564:	dc000017 	ldw	r16,0(sp)
 4002568:	dec00304 	addi	sp,sp,12
 400256c:	f800283a 	ret
 4002570:	80c00017 	ldw	r3,0(r16)
 4002574:	183ff926 	beq	r3,zero,400255c <__alt_data_end+0xfff0255c>
 4002578:	88c00015 	stw	r3,0(r17)
 400257c:	003ff706 	br	400255c <__alt_data_end+0xfff0255c>

04002580 <__swsetup_r>:
 4002580:	00810074 	movhi	r2,1025
 4002584:	defffd04 	addi	sp,sp,-12
 4002588:	10a12204 	addi	r2,r2,-31608
 400258c:	dc400115 	stw	r17,4(sp)
 4002590:	2023883a 	mov	r17,r4
 4002594:	11000017 	ldw	r4,0(r2)
 4002598:	dc000015 	stw	r16,0(sp)
 400259c:	dfc00215 	stw	ra,8(sp)
 40025a0:	2821883a 	mov	r16,r5
 40025a4:	20000226 	beq	r4,zero,40025b0 <__swsetup_r+0x30>
 40025a8:	20800e17 	ldw	r2,56(r4)
 40025ac:	10003126 	beq	r2,zero,4002674 <__swsetup_r+0xf4>
 40025b0:	8080030b 	ldhu	r2,12(r16)
 40025b4:	10c0020c 	andi	r3,r2,8
 40025b8:	1009883a 	mov	r4,r2
 40025bc:	18000f26 	beq	r3,zero,40025fc <__swsetup_r+0x7c>
 40025c0:	80c00417 	ldw	r3,16(r16)
 40025c4:	18001526 	beq	r3,zero,400261c <__swsetup_r+0x9c>
 40025c8:	1100004c 	andi	r4,r2,1
 40025cc:	20001c1e 	bne	r4,zero,4002640 <__swsetup_r+0xc0>
 40025d0:	1080008c 	andi	r2,r2,2
 40025d4:	1000291e 	bne	r2,zero,400267c <__swsetup_r+0xfc>
 40025d8:	80800517 	ldw	r2,20(r16)
 40025dc:	80800215 	stw	r2,8(r16)
 40025e0:	18001c26 	beq	r3,zero,4002654 <__swsetup_r+0xd4>
 40025e4:	0005883a 	mov	r2,zero
 40025e8:	dfc00217 	ldw	ra,8(sp)
 40025ec:	dc400117 	ldw	r17,4(sp)
 40025f0:	dc000017 	ldw	r16,0(sp)
 40025f4:	dec00304 	addi	sp,sp,12
 40025f8:	f800283a 	ret
 40025fc:	2080040c 	andi	r2,r4,16
 4002600:	10002e26 	beq	r2,zero,40026bc <__swsetup_r+0x13c>
 4002604:	2080010c 	andi	r2,r4,4
 4002608:	10001e1e 	bne	r2,zero,4002684 <__swsetup_r+0x104>
 400260c:	80c00417 	ldw	r3,16(r16)
 4002610:	20800214 	ori	r2,r4,8
 4002614:	8080030d 	sth	r2,12(r16)
 4002618:	183feb1e 	bne	r3,zero,40025c8 <__alt_data_end+0xfff025c8>
 400261c:	1100a00c 	andi	r4,r2,640
 4002620:	01408004 	movi	r5,512
 4002624:	217fe826 	beq	r4,r5,40025c8 <__alt_data_end+0xfff025c8>
 4002628:	800b883a 	mov	r5,r16
 400262c:	8809883a 	mov	r4,r17
 4002630:	4002f680 	call	4002f68 <__smakebuf_r>
 4002634:	8080030b 	ldhu	r2,12(r16)
 4002638:	80c00417 	ldw	r3,16(r16)
 400263c:	003fe206 	br	40025c8 <__alt_data_end+0xfff025c8>
 4002640:	80800517 	ldw	r2,20(r16)
 4002644:	80000215 	stw	zero,8(r16)
 4002648:	0085c83a 	sub	r2,zero,r2
 400264c:	80800615 	stw	r2,24(r16)
 4002650:	183fe41e 	bne	r3,zero,40025e4 <__alt_data_end+0xfff025e4>
 4002654:	80c0030b 	ldhu	r3,12(r16)
 4002658:	0005883a 	mov	r2,zero
 400265c:	1900200c 	andi	r4,r3,128
 4002660:	203fe126 	beq	r4,zero,40025e8 <__alt_data_end+0xfff025e8>
 4002664:	18c01014 	ori	r3,r3,64
 4002668:	80c0030d 	sth	r3,12(r16)
 400266c:	00bfffc4 	movi	r2,-1
 4002670:	003fdd06 	br	40025e8 <__alt_data_end+0xfff025e8>
 4002674:	4000ad00 	call	4000ad0 <__sinit>
 4002678:	003fcd06 	br	40025b0 <__alt_data_end+0xfff025b0>
 400267c:	0005883a 	mov	r2,zero
 4002680:	003fd606 	br	40025dc <__alt_data_end+0xfff025dc>
 4002684:	81400c17 	ldw	r5,48(r16)
 4002688:	28000626 	beq	r5,zero,40026a4 <__swsetup_r+0x124>
 400268c:	80801004 	addi	r2,r16,64
 4002690:	28800326 	beq	r5,r2,40026a0 <__swsetup_r+0x120>
 4002694:	8809883a 	mov	r4,r17
 4002698:	4002bf80 	call	4002bf8 <_free_r>
 400269c:	8100030b 	ldhu	r4,12(r16)
 40026a0:	80000c15 	stw	zero,48(r16)
 40026a4:	80c00417 	ldw	r3,16(r16)
 40026a8:	00bff6c4 	movi	r2,-37
 40026ac:	1108703a 	and	r4,r2,r4
 40026b0:	80000115 	stw	zero,4(r16)
 40026b4:	80c00015 	stw	r3,0(r16)
 40026b8:	003fd506 	br	4002610 <__alt_data_end+0xfff02610>
 40026bc:	00800244 	movi	r2,9
 40026c0:	88800015 	stw	r2,0(r17)
 40026c4:	20801014 	ori	r2,r4,64
 40026c8:	8080030d 	sth	r2,12(r16)
 40026cc:	00bfffc4 	movi	r2,-1
 40026d0:	003fc506 	br	40025e8 <__alt_data_end+0xfff025e8>

040026d4 <_close_r>:
 40026d4:	defffd04 	addi	sp,sp,-12
 40026d8:	dc000015 	stw	r16,0(sp)
 40026dc:	04010074 	movhi	r16,1025
 40026e0:	dc400115 	stw	r17,4(sp)
 40026e4:	84280a04 	addi	r16,r16,-24536
 40026e8:	2023883a 	mov	r17,r4
 40026ec:	2809883a 	mov	r4,r5
 40026f0:	dfc00215 	stw	ra,8(sp)
 40026f4:	80000015 	stw	zero,0(r16)
 40026f8:	400337c0 	call	400337c <close>
 40026fc:	00ffffc4 	movi	r3,-1
 4002700:	10c00526 	beq	r2,r3,4002718 <_close_r+0x44>
 4002704:	dfc00217 	ldw	ra,8(sp)
 4002708:	dc400117 	ldw	r17,4(sp)
 400270c:	dc000017 	ldw	r16,0(sp)
 4002710:	dec00304 	addi	sp,sp,12
 4002714:	f800283a 	ret
 4002718:	80c00017 	ldw	r3,0(r16)
 400271c:	183ff926 	beq	r3,zero,4002704 <__alt_data_end+0xfff02704>
 4002720:	88c00015 	stw	r3,0(r17)
 4002724:	003ff706 	br	4002704 <__alt_data_end+0xfff02704>

04002728 <_fclose_r>:
 4002728:	28003926 	beq	r5,zero,4002810 <_fclose_r+0xe8>
 400272c:	defffc04 	addi	sp,sp,-16
 4002730:	dc400115 	stw	r17,4(sp)
 4002734:	dc000015 	stw	r16,0(sp)
 4002738:	dfc00315 	stw	ra,12(sp)
 400273c:	dc800215 	stw	r18,8(sp)
 4002740:	2023883a 	mov	r17,r4
 4002744:	2821883a 	mov	r16,r5
 4002748:	20000226 	beq	r4,zero,4002754 <_fclose_r+0x2c>
 400274c:	20800e17 	ldw	r2,56(r4)
 4002750:	10002726 	beq	r2,zero,40027f0 <_fclose_r+0xc8>
 4002754:	8080030f 	ldh	r2,12(r16)
 4002758:	1000071e 	bne	r2,zero,4002778 <_fclose_r+0x50>
 400275c:	0005883a 	mov	r2,zero
 4002760:	dfc00317 	ldw	ra,12(sp)
 4002764:	dc800217 	ldw	r18,8(sp)
 4002768:	dc400117 	ldw	r17,4(sp)
 400276c:	dc000017 	ldw	r16,0(sp)
 4002770:	dec00404 	addi	sp,sp,16
 4002774:	f800283a 	ret
 4002778:	800b883a 	mov	r5,r16
 400277c:	8809883a 	mov	r4,r17
 4002780:	400282c0 	call	400282c <__sflush_r>
 4002784:	1025883a 	mov	r18,r2
 4002788:	80800b17 	ldw	r2,44(r16)
 400278c:	10000426 	beq	r2,zero,40027a0 <_fclose_r+0x78>
 4002790:	81400717 	ldw	r5,28(r16)
 4002794:	8809883a 	mov	r4,r17
 4002798:	103ee83a 	callr	r2
 400279c:	10001616 	blt	r2,zero,40027f8 <_fclose_r+0xd0>
 40027a0:	8080030b 	ldhu	r2,12(r16)
 40027a4:	1080200c 	andi	r2,r2,128
 40027a8:	1000151e 	bne	r2,zero,4002800 <_fclose_r+0xd8>
 40027ac:	81400c17 	ldw	r5,48(r16)
 40027b0:	28000526 	beq	r5,zero,40027c8 <_fclose_r+0xa0>
 40027b4:	80801004 	addi	r2,r16,64
 40027b8:	28800226 	beq	r5,r2,40027c4 <_fclose_r+0x9c>
 40027bc:	8809883a 	mov	r4,r17
 40027c0:	4002bf80 	call	4002bf8 <_free_r>
 40027c4:	80000c15 	stw	zero,48(r16)
 40027c8:	81401117 	ldw	r5,68(r16)
 40027cc:	28000326 	beq	r5,zero,40027dc <_fclose_r+0xb4>
 40027d0:	8809883a 	mov	r4,r17
 40027d4:	4002bf80 	call	4002bf8 <_free_r>
 40027d8:	80001115 	stw	zero,68(r16)
 40027dc:	4000ae00 	call	4000ae0 <__sfp_lock_acquire>
 40027e0:	8000030d 	sth	zero,12(r16)
 40027e4:	4000ae40 	call	4000ae4 <__sfp_lock_release>
 40027e8:	9005883a 	mov	r2,r18
 40027ec:	003fdc06 	br	4002760 <__alt_data_end+0xfff02760>
 40027f0:	4000ad00 	call	4000ad0 <__sinit>
 40027f4:	003fd706 	br	4002754 <__alt_data_end+0xfff02754>
 40027f8:	04bfffc4 	movi	r18,-1
 40027fc:	003fe806 	br	40027a0 <__alt_data_end+0xfff027a0>
 4002800:	81400417 	ldw	r5,16(r16)
 4002804:	8809883a 	mov	r4,r17
 4002808:	4002bf80 	call	4002bf8 <_free_r>
 400280c:	003fe706 	br	40027ac <__alt_data_end+0xfff027ac>
 4002810:	0005883a 	mov	r2,zero
 4002814:	f800283a 	ret

04002818 <fclose>:
 4002818:	00810074 	movhi	r2,1025
 400281c:	10a12204 	addi	r2,r2,-31608
 4002820:	200b883a 	mov	r5,r4
 4002824:	11000017 	ldw	r4,0(r2)
 4002828:	40027281 	jmpi	4002728 <_fclose_r>

0400282c <__sflush_r>:
 400282c:	2880030b 	ldhu	r2,12(r5)
 4002830:	defffb04 	addi	sp,sp,-20
 4002834:	dcc00315 	stw	r19,12(sp)
 4002838:	dc400115 	stw	r17,4(sp)
 400283c:	dfc00415 	stw	ra,16(sp)
 4002840:	dc800215 	stw	r18,8(sp)
 4002844:	dc000015 	stw	r16,0(sp)
 4002848:	10c0020c 	andi	r3,r2,8
 400284c:	2823883a 	mov	r17,r5
 4002850:	2027883a 	mov	r19,r4
 4002854:	1800311e 	bne	r3,zero,400291c <__sflush_r+0xf0>
 4002858:	28c00117 	ldw	r3,4(r5)
 400285c:	10820014 	ori	r2,r2,2048
 4002860:	2880030d 	sth	r2,12(r5)
 4002864:	00c04b0e 	bge	zero,r3,4002994 <__sflush_r+0x168>
 4002868:	8a000a17 	ldw	r8,40(r17)
 400286c:	40002326 	beq	r8,zero,40028fc <__sflush_r+0xd0>
 4002870:	9c000017 	ldw	r16,0(r19)
 4002874:	10c4000c 	andi	r3,r2,4096
 4002878:	98000015 	stw	zero,0(r19)
 400287c:	18004826 	beq	r3,zero,40029a0 <__sflush_r+0x174>
 4002880:	89801417 	ldw	r6,80(r17)
 4002884:	10c0010c 	andi	r3,r2,4
 4002888:	18000626 	beq	r3,zero,40028a4 <__sflush_r+0x78>
 400288c:	88c00117 	ldw	r3,4(r17)
 4002890:	88800c17 	ldw	r2,48(r17)
 4002894:	30cdc83a 	sub	r6,r6,r3
 4002898:	10000226 	beq	r2,zero,40028a4 <__sflush_r+0x78>
 400289c:	88800f17 	ldw	r2,60(r17)
 40028a0:	308dc83a 	sub	r6,r6,r2
 40028a4:	89400717 	ldw	r5,28(r17)
 40028a8:	000f883a 	mov	r7,zero
 40028ac:	9809883a 	mov	r4,r19
 40028b0:	403ee83a 	callr	r8
 40028b4:	00ffffc4 	movi	r3,-1
 40028b8:	10c04426 	beq	r2,r3,40029cc <__sflush_r+0x1a0>
 40028bc:	88c0030b 	ldhu	r3,12(r17)
 40028c0:	89000417 	ldw	r4,16(r17)
 40028c4:	88000115 	stw	zero,4(r17)
 40028c8:	197dffcc 	andi	r5,r3,63487
 40028cc:	8940030d 	sth	r5,12(r17)
 40028d0:	89000015 	stw	r4,0(r17)
 40028d4:	18c4000c 	andi	r3,r3,4096
 40028d8:	18002c1e 	bne	r3,zero,400298c <__sflush_r+0x160>
 40028dc:	89400c17 	ldw	r5,48(r17)
 40028e0:	9c000015 	stw	r16,0(r19)
 40028e4:	28000526 	beq	r5,zero,40028fc <__sflush_r+0xd0>
 40028e8:	88801004 	addi	r2,r17,64
 40028ec:	28800226 	beq	r5,r2,40028f8 <__sflush_r+0xcc>
 40028f0:	9809883a 	mov	r4,r19
 40028f4:	4002bf80 	call	4002bf8 <_free_r>
 40028f8:	88000c15 	stw	zero,48(r17)
 40028fc:	0005883a 	mov	r2,zero
 4002900:	dfc00417 	ldw	ra,16(sp)
 4002904:	dcc00317 	ldw	r19,12(sp)
 4002908:	dc800217 	ldw	r18,8(sp)
 400290c:	dc400117 	ldw	r17,4(sp)
 4002910:	dc000017 	ldw	r16,0(sp)
 4002914:	dec00504 	addi	sp,sp,20
 4002918:	f800283a 	ret
 400291c:	2c800417 	ldw	r18,16(r5)
 4002920:	903ff626 	beq	r18,zero,40028fc <__alt_data_end+0xfff028fc>
 4002924:	2c000017 	ldw	r16,0(r5)
 4002928:	108000cc 	andi	r2,r2,3
 400292c:	2c800015 	stw	r18,0(r5)
 4002930:	84a1c83a 	sub	r16,r16,r18
 4002934:	1000131e 	bne	r2,zero,4002984 <__sflush_r+0x158>
 4002938:	28800517 	ldw	r2,20(r5)
 400293c:	88800215 	stw	r2,8(r17)
 4002940:	04000316 	blt	zero,r16,4002950 <__sflush_r+0x124>
 4002944:	003fed06 	br	40028fc <__alt_data_end+0xfff028fc>
 4002948:	90a5883a 	add	r18,r18,r2
 400294c:	043feb0e 	bge	zero,r16,40028fc <__alt_data_end+0xfff028fc>
 4002950:	88800917 	ldw	r2,36(r17)
 4002954:	89400717 	ldw	r5,28(r17)
 4002958:	800f883a 	mov	r7,r16
 400295c:	900d883a 	mov	r6,r18
 4002960:	9809883a 	mov	r4,r19
 4002964:	103ee83a 	callr	r2
 4002968:	80a1c83a 	sub	r16,r16,r2
 400296c:	00bff616 	blt	zero,r2,4002948 <__alt_data_end+0xfff02948>
 4002970:	88c0030b 	ldhu	r3,12(r17)
 4002974:	00bfffc4 	movi	r2,-1
 4002978:	18c01014 	ori	r3,r3,64
 400297c:	88c0030d 	sth	r3,12(r17)
 4002980:	003fdf06 	br	4002900 <__alt_data_end+0xfff02900>
 4002984:	0005883a 	mov	r2,zero
 4002988:	003fec06 	br	400293c <__alt_data_end+0xfff0293c>
 400298c:	88801415 	stw	r2,80(r17)
 4002990:	003fd206 	br	40028dc <__alt_data_end+0xfff028dc>
 4002994:	28c00f17 	ldw	r3,60(r5)
 4002998:	00ffb316 	blt	zero,r3,4002868 <__alt_data_end+0xfff02868>
 400299c:	003fd706 	br	40028fc <__alt_data_end+0xfff028fc>
 40029a0:	89400717 	ldw	r5,28(r17)
 40029a4:	000d883a 	mov	r6,zero
 40029a8:	01c00044 	movi	r7,1
 40029ac:	9809883a 	mov	r4,r19
 40029b0:	403ee83a 	callr	r8
 40029b4:	100d883a 	mov	r6,r2
 40029b8:	00bfffc4 	movi	r2,-1
 40029bc:	30801426 	beq	r6,r2,4002a10 <__sflush_r+0x1e4>
 40029c0:	8880030b 	ldhu	r2,12(r17)
 40029c4:	8a000a17 	ldw	r8,40(r17)
 40029c8:	003fae06 	br	4002884 <__alt_data_end+0xfff02884>
 40029cc:	98c00017 	ldw	r3,0(r19)
 40029d0:	183fba26 	beq	r3,zero,40028bc <__alt_data_end+0xfff028bc>
 40029d4:	01000744 	movi	r4,29
 40029d8:	19000626 	beq	r3,r4,40029f4 <__sflush_r+0x1c8>
 40029dc:	01000584 	movi	r4,22
 40029e0:	19000426 	beq	r3,r4,40029f4 <__sflush_r+0x1c8>
 40029e4:	88c0030b 	ldhu	r3,12(r17)
 40029e8:	18c01014 	ori	r3,r3,64
 40029ec:	88c0030d 	sth	r3,12(r17)
 40029f0:	003fc306 	br	4002900 <__alt_data_end+0xfff02900>
 40029f4:	8880030b 	ldhu	r2,12(r17)
 40029f8:	88c00417 	ldw	r3,16(r17)
 40029fc:	88000115 	stw	zero,4(r17)
 4002a00:	10bdffcc 	andi	r2,r2,63487
 4002a04:	8880030d 	sth	r2,12(r17)
 4002a08:	88c00015 	stw	r3,0(r17)
 4002a0c:	003fb306 	br	40028dc <__alt_data_end+0xfff028dc>
 4002a10:	98800017 	ldw	r2,0(r19)
 4002a14:	103fea26 	beq	r2,zero,40029c0 <__alt_data_end+0xfff029c0>
 4002a18:	00c00744 	movi	r3,29
 4002a1c:	10c00226 	beq	r2,r3,4002a28 <__sflush_r+0x1fc>
 4002a20:	00c00584 	movi	r3,22
 4002a24:	10c0031e 	bne	r2,r3,4002a34 <__sflush_r+0x208>
 4002a28:	9c000015 	stw	r16,0(r19)
 4002a2c:	0005883a 	mov	r2,zero
 4002a30:	003fb306 	br	4002900 <__alt_data_end+0xfff02900>
 4002a34:	88c0030b 	ldhu	r3,12(r17)
 4002a38:	3005883a 	mov	r2,r6
 4002a3c:	18c01014 	ori	r3,r3,64
 4002a40:	88c0030d 	sth	r3,12(r17)
 4002a44:	003fae06 	br	4002900 <__alt_data_end+0xfff02900>

04002a48 <_fflush_r>:
 4002a48:	defffd04 	addi	sp,sp,-12
 4002a4c:	dc000115 	stw	r16,4(sp)
 4002a50:	dfc00215 	stw	ra,8(sp)
 4002a54:	2021883a 	mov	r16,r4
 4002a58:	20000226 	beq	r4,zero,4002a64 <_fflush_r+0x1c>
 4002a5c:	20800e17 	ldw	r2,56(r4)
 4002a60:	10000c26 	beq	r2,zero,4002a94 <_fflush_r+0x4c>
 4002a64:	2880030f 	ldh	r2,12(r5)
 4002a68:	1000051e 	bne	r2,zero,4002a80 <_fflush_r+0x38>
 4002a6c:	0005883a 	mov	r2,zero
 4002a70:	dfc00217 	ldw	ra,8(sp)
 4002a74:	dc000117 	ldw	r16,4(sp)
 4002a78:	dec00304 	addi	sp,sp,12
 4002a7c:	f800283a 	ret
 4002a80:	8009883a 	mov	r4,r16
 4002a84:	dfc00217 	ldw	ra,8(sp)
 4002a88:	dc000117 	ldw	r16,4(sp)
 4002a8c:	dec00304 	addi	sp,sp,12
 4002a90:	400282c1 	jmpi	400282c <__sflush_r>
 4002a94:	d9400015 	stw	r5,0(sp)
 4002a98:	4000ad00 	call	4000ad0 <__sinit>
 4002a9c:	d9400017 	ldw	r5,0(sp)
 4002aa0:	003ff006 	br	4002a64 <__alt_data_end+0xfff02a64>

04002aa4 <fflush>:
 4002aa4:	20000526 	beq	r4,zero,4002abc <fflush+0x18>
 4002aa8:	00810074 	movhi	r2,1025
 4002aac:	10a12204 	addi	r2,r2,-31608
 4002ab0:	200b883a 	mov	r5,r4
 4002ab4:	11000017 	ldw	r4,0(r2)
 4002ab8:	4002a481 	jmpi	4002a48 <_fflush_r>
 4002abc:	00810074 	movhi	r2,1025
 4002ac0:	10a12104 	addi	r2,r2,-31612
 4002ac4:	11000017 	ldw	r4,0(r2)
 4002ac8:	01410034 	movhi	r5,1024
 4002acc:	294a9204 	addi	r5,r5,10824
 4002ad0:	40010ac1 	jmpi	40010ac <_fwalk_reent>

04002ad4 <_malloc_trim_r>:
 4002ad4:	defffb04 	addi	sp,sp,-20
 4002ad8:	dcc00315 	stw	r19,12(sp)
 4002adc:	04c10034 	movhi	r19,1024
 4002ae0:	dc800215 	stw	r18,8(sp)
 4002ae4:	dc400115 	stw	r17,4(sp)
 4002ae8:	dc000015 	stw	r16,0(sp)
 4002aec:	dfc00415 	stw	ra,16(sp)
 4002af0:	2821883a 	mov	r16,r5
 4002af4:	9cdb6d04 	addi	r19,r19,28084
 4002af8:	2025883a 	mov	r18,r4
 4002afc:	40038dc0 	call	40038dc <__malloc_lock>
 4002b00:	98800217 	ldw	r2,8(r19)
 4002b04:	14400117 	ldw	r17,4(r2)
 4002b08:	00bfff04 	movi	r2,-4
 4002b0c:	88a2703a 	and	r17,r17,r2
 4002b10:	8c21c83a 	sub	r16,r17,r16
 4002b14:	8403fbc4 	addi	r16,r16,4079
 4002b18:	8020d33a 	srli	r16,r16,12
 4002b1c:	0083ffc4 	movi	r2,4095
 4002b20:	843fffc4 	addi	r16,r16,-1
 4002b24:	8020933a 	slli	r16,r16,12
 4002b28:	1400060e 	bge	r2,r16,4002b44 <_malloc_trim_r+0x70>
 4002b2c:	000b883a 	mov	r5,zero
 4002b30:	9009883a 	mov	r4,r18
 4002b34:	40023900 	call	4002390 <_sbrk_r>
 4002b38:	98c00217 	ldw	r3,8(r19)
 4002b3c:	1c47883a 	add	r3,r3,r17
 4002b40:	10c00a26 	beq	r2,r3,4002b6c <_malloc_trim_r+0x98>
 4002b44:	9009883a 	mov	r4,r18
 4002b48:	40039000 	call	4003900 <__malloc_unlock>
 4002b4c:	0005883a 	mov	r2,zero
 4002b50:	dfc00417 	ldw	ra,16(sp)
 4002b54:	dcc00317 	ldw	r19,12(sp)
 4002b58:	dc800217 	ldw	r18,8(sp)
 4002b5c:	dc400117 	ldw	r17,4(sp)
 4002b60:	dc000017 	ldw	r16,0(sp)
 4002b64:	dec00504 	addi	sp,sp,20
 4002b68:	f800283a 	ret
 4002b6c:	040bc83a 	sub	r5,zero,r16
 4002b70:	9009883a 	mov	r4,r18
 4002b74:	40023900 	call	4002390 <_sbrk_r>
 4002b78:	00ffffc4 	movi	r3,-1
 4002b7c:	10c00d26 	beq	r2,r3,4002bb4 <_malloc_trim_r+0xe0>
 4002b80:	00c10074 	movhi	r3,1025
 4002b84:	18e81204 	addi	r3,r3,-24504
 4002b88:	18800017 	ldw	r2,0(r3)
 4002b8c:	99000217 	ldw	r4,8(r19)
 4002b90:	8c23c83a 	sub	r17,r17,r16
 4002b94:	8c400054 	ori	r17,r17,1
 4002b98:	1421c83a 	sub	r16,r2,r16
 4002b9c:	24400115 	stw	r17,4(r4)
 4002ba0:	9009883a 	mov	r4,r18
 4002ba4:	1c000015 	stw	r16,0(r3)
 4002ba8:	40039000 	call	4003900 <__malloc_unlock>
 4002bac:	00800044 	movi	r2,1
 4002bb0:	003fe706 	br	4002b50 <__alt_data_end+0xfff02b50>
 4002bb4:	000b883a 	mov	r5,zero
 4002bb8:	9009883a 	mov	r4,r18
 4002bbc:	40023900 	call	4002390 <_sbrk_r>
 4002bc0:	99000217 	ldw	r4,8(r19)
 4002bc4:	014003c4 	movi	r5,15
 4002bc8:	1107c83a 	sub	r3,r2,r4
 4002bcc:	28ffdd0e 	bge	r5,r3,4002b44 <__alt_data_end+0xfff02b44>
 4002bd0:	01410074 	movhi	r5,1025
 4002bd4:	29612304 	addi	r5,r5,-31604
 4002bd8:	29400017 	ldw	r5,0(r5)
 4002bdc:	18c00054 	ori	r3,r3,1
 4002be0:	20c00115 	stw	r3,4(r4)
 4002be4:	00c10074 	movhi	r3,1025
 4002be8:	1145c83a 	sub	r2,r2,r5
 4002bec:	18e81204 	addi	r3,r3,-24504
 4002bf0:	18800015 	stw	r2,0(r3)
 4002bf4:	003fd306 	br	4002b44 <__alt_data_end+0xfff02b44>

04002bf8 <_free_r>:
 4002bf8:	28004126 	beq	r5,zero,4002d00 <_free_r+0x108>
 4002bfc:	defffd04 	addi	sp,sp,-12
 4002c00:	dc400115 	stw	r17,4(sp)
 4002c04:	dc000015 	stw	r16,0(sp)
 4002c08:	2023883a 	mov	r17,r4
 4002c0c:	2821883a 	mov	r16,r5
 4002c10:	dfc00215 	stw	ra,8(sp)
 4002c14:	40038dc0 	call	40038dc <__malloc_lock>
 4002c18:	81ffff17 	ldw	r7,-4(r16)
 4002c1c:	00bfff84 	movi	r2,-2
 4002c20:	01010034 	movhi	r4,1024
 4002c24:	81bffe04 	addi	r6,r16,-8
 4002c28:	3884703a 	and	r2,r7,r2
 4002c2c:	211b6d04 	addi	r4,r4,28084
 4002c30:	308b883a 	add	r5,r6,r2
 4002c34:	2a400117 	ldw	r9,4(r5)
 4002c38:	22000217 	ldw	r8,8(r4)
 4002c3c:	00ffff04 	movi	r3,-4
 4002c40:	48c6703a 	and	r3,r9,r3
 4002c44:	2a005726 	beq	r5,r8,4002da4 <_free_r+0x1ac>
 4002c48:	28c00115 	stw	r3,4(r5)
 4002c4c:	39c0004c 	andi	r7,r7,1
 4002c50:	3800091e 	bne	r7,zero,4002c78 <_free_r+0x80>
 4002c54:	823ffe17 	ldw	r8,-8(r16)
 4002c58:	22400204 	addi	r9,r4,8
 4002c5c:	320dc83a 	sub	r6,r6,r8
 4002c60:	31c00217 	ldw	r7,8(r6)
 4002c64:	1205883a 	add	r2,r2,r8
 4002c68:	3a406526 	beq	r7,r9,4002e00 <_free_r+0x208>
 4002c6c:	32000317 	ldw	r8,12(r6)
 4002c70:	3a000315 	stw	r8,12(r7)
 4002c74:	41c00215 	stw	r7,8(r8)
 4002c78:	28cf883a 	add	r7,r5,r3
 4002c7c:	39c00117 	ldw	r7,4(r7)
 4002c80:	39c0004c 	andi	r7,r7,1
 4002c84:	38003a26 	beq	r7,zero,4002d70 <_free_r+0x178>
 4002c88:	10c00054 	ori	r3,r2,1
 4002c8c:	30c00115 	stw	r3,4(r6)
 4002c90:	3087883a 	add	r3,r6,r2
 4002c94:	18800015 	stw	r2,0(r3)
 4002c98:	00c07fc4 	movi	r3,511
 4002c9c:	18801936 	bltu	r3,r2,4002d04 <_free_r+0x10c>
 4002ca0:	1004d0fa 	srli	r2,r2,3
 4002ca4:	01c00044 	movi	r7,1
 4002ca8:	21400117 	ldw	r5,4(r4)
 4002cac:	10c00044 	addi	r3,r2,1
 4002cb0:	18c7883a 	add	r3,r3,r3
 4002cb4:	1005d0ba 	srai	r2,r2,2
 4002cb8:	18c7883a 	add	r3,r3,r3
 4002cbc:	18c7883a 	add	r3,r3,r3
 4002cc0:	1907883a 	add	r3,r3,r4
 4002cc4:	3884983a 	sll	r2,r7,r2
 4002cc8:	19c00017 	ldw	r7,0(r3)
 4002ccc:	1a3ffe04 	addi	r8,r3,-8
 4002cd0:	1144b03a 	or	r2,r2,r5
 4002cd4:	32000315 	stw	r8,12(r6)
 4002cd8:	31c00215 	stw	r7,8(r6)
 4002cdc:	20800115 	stw	r2,4(r4)
 4002ce0:	19800015 	stw	r6,0(r3)
 4002ce4:	39800315 	stw	r6,12(r7)
 4002ce8:	8809883a 	mov	r4,r17
 4002cec:	dfc00217 	ldw	ra,8(sp)
 4002cf0:	dc400117 	ldw	r17,4(sp)
 4002cf4:	dc000017 	ldw	r16,0(sp)
 4002cf8:	dec00304 	addi	sp,sp,12
 4002cfc:	40039001 	jmpi	4003900 <__malloc_unlock>
 4002d00:	f800283a 	ret
 4002d04:	100ad27a 	srli	r5,r2,9
 4002d08:	00c00104 	movi	r3,4
 4002d0c:	19404a36 	bltu	r3,r5,4002e38 <_free_r+0x240>
 4002d10:	100ad1ba 	srli	r5,r2,6
 4002d14:	28c00e44 	addi	r3,r5,57
 4002d18:	18c7883a 	add	r3,r3,r3
 4002d1c:	29400e04 	addi	r5,r5,56
 4002d20:	18c7883a 	add	r3,r3,r3
 4002d24:	18c7883a 	add	r3,r3,r3
 4002d28:	1909883a 	add	r4,r3,r4
 4002d2c:	20c00017 	ldw	r3,0(r4)
 4002d30:	01c10034 	movhi	r7,1024
 4002d34:	213ffe04 	addi	r4,r4,-8
 4002d38:	39db6d04 	addi	r7,r7,28084
 4002d3c:	20c04426 	beq	r4,r3,4002e50 <_free_r+0x258>
 4002d40:	01ffff04 	movi	r7,-4
 4002d44:	19400117 	ldw	r5,4(r3)
 4002d48:	29ca703a 	and	r5,r5,r7
 4002d4c:	1140022e 	bgeu	r2,r5,4002d58 <_free_r+0x160>
 4002d50:	18c00217 	ldw	r3,8(r3)
 4002d54:	20fffb1e 	bne	r4,r3,4002d44 <__alt_data_end+0xfff02d44>
 4002d58:	19000317 	ldw	r4,12(r3)
 4002d5c:	31000315 	stw	r4,12(r6)
 4002d60:	30c00215 	stw	r3,8(r6)
 4002d64:	21800215 	stw	r6,8(r4)
 4002d68:	19800315 	stw	r6,12(r3)
 4002d6c:	003fde06 	br	4002ce8 <__alt_data_end+0xfff02ce8>
 4002d70:	29c00217 	ldw	r7,8(r5)
 4002d74:	10c5883a 	add	r2,r2,r3
 4002d78:	00c10034 	movhi	r3,1024
 4002d7c:	18db6f04 	addi	r3,r3,28092
 4002d80:	38c03b26 	beq	r7,r3,4002e70 <_free_r+0x278>
 4002d84:	2a000317 	ldw	r8,12(r5)
 4002d88:	11400054 	ori	r5,r2,1
 4002d8c:	3087883a 	add	r3,r6,r2
 4002d90:	3a000315 	stw	r8,12(r7)
 4002d94:	41c00215 	stw	r7,8(r8)
 4002d98:	31400115 	stw	r5,4(r6)
 4002d9c:	18800015 	stw	r2,0(r3)
 4002da0:	003fbd06 	br	4002c98 <__alt_data_end+0xfff02c98>
 4002da4:	39c0004c 	andi	r7,r7,1
 4002da8:	10c5883a 	add	r2,r2,r3
 4002dac:	3800071e 	bne	r7,zero,4002dcc <_free_r+0x1d4>
 4002db0:	81fffe17 	ldw	r7,-8(r16)
 4002db4:	31cdc83a 	sub	r6,r6,r7
 4002db8:	30c00317 	ldw	r3,12(r6)
 4002dbc:	31400217 	ldw	r5,8(r6)
 4002dc0:	11c5883a 	add	r2,r2,r7
 4002dc4:	28c00315 	stw	r3,12(r5)
 4002dc8:	19400215 	stw	r5,8(r3)
 4002dcc:	10c00054 	ori	r3,r2,1
 4002dd0:	30c00115 	stw	r3,4(r6)
 4002dd4:	00c10074 	movhi	r3,1025
 4002dd8:	18e12404 	addi	r3,r3,-31600
 4002ddc:	18c00017 	ldw	r3,0(r3)
 4002de0:	21800215 	stw	r6,8(r4)
 4002de4:	10ffc036 	bltu	r2,r3,4002ce8 <__alt_data_end+0xfff02ce8>
 4002de8:	00810074 	movhi	r2,1025
 4002dec:	10a80904 	addi	r2,r2,-24540
 4002df0:	11400017 	ldw	r5,0(r2)
 4002df4:	8809883a 	mov	r4,r17
 4002df8:	4002ad40 	call	4002ad4 <_malloc_trim_r>
 4002dfc:	003fba06 	br	4002ce8 <__alt_data_end+0xfff02ce8>
 4002e00:	28c9883a 	add	r4,r5,r3
 4002e04:	21000117 	ldw	r4,4(r4)
 4002e08:	2100004c 	andi	r4,r4,1
 4002e0c:	2000391e 	bne	r4,zero,4002ef4 <_free_r+0x2fc>
 4002e10:	29c00217 	ldw	r7,8(r5)
 4002e14:	29000317 	ldw	r4,12(r5)
 4002e18:	1885883a 	add	r2,r3,r2
 4002e1c:	10c00054 	ori	r3,r2,1
 4002e20:	39000315 	stw	r4,12(r7)
 4002e24:	21c00215 	stw	r7,8(r4)
 4002e28:	30c00115 	stw	r3,4(r6)
 4002e2c:	308d883a 	add	r6,r6,r2
 4002e30:	30800015 	stw	r2,0(r6)
 4002e34:	003fac06 	br	4002ce8 <__alt_data_end+0xfff02ce8>
 4002e38:	00c00504 	movi	r3,20
 4002e3c:	19401536 	bltu	r3,r5,4002e94 <_free_r+0x29c>
 4002e40:	28c01704 	addi	r3,r5,92
 4002e44:	18c7883a 	add	r3,r3,r3
 4002e48:	294016c4 	addi	r5,r5,91
 4002e4c:	003fb406 	br	4002d20 <__alt_data_end+0xfff02d20>
 4002e50:	280bd0ba 	srai	r5,r5,2
 4002e54:	00c00044 	movi	r3,1
 4002e58:	38800117 	ldw	r2,4(r7)
 4002e5c:	194a983a 	sll	r5,r3,r5
 4002e60:	2007883a 	mov	r3,r4
 4002e64:	2884b03a 	or	r2,r5,r2
 4002e68:	38800115 	stw	r2,4(r7)
 4002e6c:	003fbb06 	br	4002d5c <__alt_data_end+0xfff02d5c>
 4002e70:	21800515 	stw	r6,20(r4)
 4002e74:	21800415 	stw	r6,16(r4)
 4002e78:	10c00054 	ori	r3,r2,1
 4002e7c:	31c00315 	stw	r7,12(r6)
 4002e80:	31c00215 	stw	r7,8(r6)
 4002e84:	30c00115 	stw	r3,4(r6)
 4002e88:	308d883a 	add	r6,r6,r2
 4002e8c:	30800015 	stw	r2,0(r6)
 4002e90:	003f9506 	br	4002ce8 <__alt_data_end+0xfff02ce8>
 4002e94:	00c01504 	movi	r3,84
 4002e98:	19400536 	bltu	r3,r5,4002eb0 <_free_r+0x2b8>
 4002e9c:	100ad33a 	srli	r5,r2,12
 4002ea0:	28c01bc4 	addi	r3,r5,111
 4002ea4:	18c7883a 	add	r3,r3,r3
 4002ea8:	29401b84 	addi	r5,r5,110
 4002eac:	003f9c06 	br	4002d20 <__alt_data_end+0xfff02d20>
 4002eb0:	00c05504 	movi	r3,340
 4002eb4:	19400536 	bltu	r3,r5,4002ecc <_free_r+0x2d4>
 4002eb8:	100ad3fa 	srli	r5,r2,15
 4002ebc:	28c01e04 	addi	r3,r5,120
 4002ec0:	18c7883a 	add	r3,r3,r3
 4002ec4:	29401dc4 	addi	r5,r5,119
 4002ec8:	003f9506 	br	4002d20 <__alt_data_end+0xfff02d20>
 4002ecc:	00c15504 	movi	r3,1364
 4002ed0:	19400536 	bltu	r3,r5,4002ee8 <_free_r+0x2f0>
 4002ed4:	100ad4ba 	srli	r5,r2,18
 4002ed8:	28c01f44 	addi	r3,r5,125
 4002edc:	18c7883a 	add	r3,r3,r3
 4002ee0:	29401f04 	addi	r5,r5,124
 4002ee4:	003f8e06 	br	4002d20 <__alt_data_end+0xfff02d20>
 4002ee8:	00c03f84 	movi	r3,254
 4002eec:	01401f84 	movi	r5,126
 4002ef0:	003f8b06 	br	4002d20 <__alt_data_end+0xfff02d20>
 4002ef4:	10c00054 	ori	r3,r2,1
 4002ef8:	30c00115 	stw	r3,4(r6)
 4002efc:	308d883a 	add	r6,r6,r2
 4002f00:	30800015 	stw	r2,0(r6)
 4002f04:	003f7806 	br	4002ce8 <__alt_data_end+0xfff02ce8>

04002f08 <_lseek_r>:
 4002f08:	defffd04 	addi	sp,sp,-12
 4002f0c:	2805883a 	mov	r2,r5
 4002f10:	dc000015 	stw	r16,0(sp)
 4002f14:	04010074 	movhi	r16,1025
 4002f18:	dc400115 	stw	r17,4(sp)
 4002f1c:	300b883a 	mov	r5,r6
 4002f20:	84280a04 	addi	r16,r16,-24536
 4002f24:	2023883a 	mov	r17,r4
 4002f28:	380d883a 	mov	r6,r7
 4002f2c:	1009883a 	mov	r4,r2
 4002f30:	dfc00215 	stw	ra,8(sp)
 4002f34:	80000015 	stw	zero,0(r16)
 4002f38:	40037840 	call	4003784 <lseek>
 4002f3c:	00ffffc4 	movi	r3,-1
 4002f40:	10c00526 	beq	r2,r3,4002f58 <_lseek_r+0x50>
 4002f44:	dfc00217 	ldw	ra,8(sp)
 4002f48:	dc400117 	ldw	r17,4(sp)
 4002f4c:	dc000017 	ldw	r16,0(sp)
 4002f50:	dec00304 	addi	sp,sp,12
 4002f54:	f800283a 	ret
 4002f58:	80c00017 	ldw	r3,0(r16)
 4002f5c:	183ff926 	beq	r3,zero,4002f44 <__alt_data_end+0xfff02f44>
 4002f60:	88c00015 	stw	r3,0(r17)
 4002f64:	003ff706 	br	4002f44 <__alt_data_end+0xfff02f44>

04002f68 <__smakebuf_r>:
 4002f68:	2880030b 	ldhu	r2,12(r5)
 4002f6c:	10c0008c 	andi	r3,r2,2
 4002f70:	1800411e 	bne	r3,zero,4003078 <__smakebuf_r+0x110>
 4002f74:	deffec04 	addi	sp,sp,-80
 4002f78:	dc000f15 	stw	r16,60(sp)
 4002f7c:	2821883a 	mov	r16,r5
 4002f80:	2940038f 	ldh	r5,14(r5)
 4002f84:	dc401015 	stw	r17,64(sp)
 4002f88:	dfc01315 	stw	ra,76(sp)
 4002f8c:	dcc01215 	stw	r19,72(sp)
 4002f90:	dc801115 	stw	r18,68(sp)
 4002f94:	2023883a 	mov	r17,r4
 4002f98:	28001c16 	blt	r5,zero,400300c <__smakebuf_r+0xa4>
 4002f9c:	d80d883a 	mov	r6,sp
 4002fa0:	40031840 	call	4003184 <_fstat_r>
 4002fa4:	10001816 	blt	r2,zero,4003008 <__smakebuf_r+0xa0>
 4002fa8:	d8800117 	ldw	r2,4(sp)
 4002fac:	00e00014 	movui	r3,32768
 4002fb0:	10bc000c 	andi	r2,r2,61440
 4002fb4:	14c80020 	cmpeqi	r19,r2,8192
 4002fb8:	10c03726 	beq	r2,r3,4003098 <__smakebuf_r+0x130>
 4002fbc:	80c0030b 	ldhu	r3,12(r16)
 4002fc0:	18c20014 	ori	r3,r3,2048
 4002fc4:	80c0030d 	sth	r3,12(r16)
 4002fc8:	00c80004 	movi	r3,8192
 4002fcc:	10c0521e 	bne	r2,r3,4003118 <__smakebuf_r+0x1b0>
 4002fd0:	8140038f 	ldh	r5,14(r16)
 4002fd4:	8809883a 	mov	r4,r17
 4002fd8:	40031e00 	call	40031e0 <_isatty_r>
 4002fdc:	10004c26 	beq	r2,zero,4003110 <__smakebuf_r+0x1a8>
 4002fe0:	8080030b 	ldhu	r2,12(r16)
 4002fe4:	80c010c4 	addi	r3,r16,67
 4002fe8:	80c00015 	stw	r3,0(r16)
 4002fec:	10800054 	ori	r2,r2,1
 4002ff0:	8080030d 	sth	r2,12(r16)
 4002ff4:	00800044 	movi	r2,1
 4002ff8:	80c00415 	stw	r3,16(r16)
 4002ffc:	80800515 	stw	r2,20(r16)
 4003000:	04810004 	movi	r18,1024
 4003004:	00000706 	br	4003024 <__smakebuf_r+0xbc>
 4003008:	8080030b 	ldhu	r2,12(r16)
 400300c:	10c0200c 	andi	r3,r2,128
 4003010:	18001f1e 	bne	r3,zero,4003090 <__smakebuf_r+0x128>
 4003014:	04810004 	movi	r18,1024
 4003018:	10820014 	ori	r2,r2,2048
 400301c:	8080030d 	sth	r2,12(r16)
 4003020:	0027883a 	mov	r19,zero
 4003024:	900b883a 	mov	r5,r18
 4003028:	8809883a 	mov	r4,r17
 400302c:	40011700 	call	4001170 <_malloc_r>
 4003030:	10002c26 	beq	r2,zero,40030e4 <__smakebuf_r+0x17c>
 4003034:	80c0030b 	ldhu	r3,12(r16)
 4003038:	01010034 	movhi	r4,1024
 400303c:	2101de04 	addi	r4,r4,1912
 4003040:	89000f15 	stw	r4,60(r17)
 4003044:	18c02014 	ori	r3,r3,128
 4003048:	80c0030d 	sth	r3,12(r16)
 400304c:	80800015 	stw	r2,0(r16)
 4003050:	80800415 	stw	r2,16(r16)
 4003054:	84800515 	stw	r18,20(r16)
 4003058:	98001a1e 	bne	r19,zero,40030c4 <__smakebuf_r+0x15c>
 400305c:	dfc01317 	ldw	ra,76(sp)
 4003060:	dcc01217 	ldw	r19,72(sp)
 4003064:	dc801117 	ldw	r18,68(sp)
 4003068:	dc401017 	ldw	r17,64(sp)
 400306c:	dc000f17 	ldw	r16,60(sp)
 4003070:	dec01404 	addi	sp,sp,80
 4003074:	f800283a 	ret
 4003078:	288010c4 	addi	r2,r5,67
 400307c:	28800015 	stw	r2,0(r5)
 4003080:	28800415 	stw	r2,16(r5)
 4003084:	00800044 	movi	r2,1
 4003088:	28800515 	stw	r2,20(r5)
 400308c:	f800283a 	ret
 4003090:	04801004 	movi	r18,64
 4003094:	003fe006 	br	4003018 <__alt_data_end+0xfff03018>
 4003098:	81000a17 	ldw	r4,40(r16)
 400309c:	00c10034 	movhi	r3,1024
 40030a0:	18c92f04 	addi	r3,r3,9404
 40030a4:	20ffc51e 	bne	r4,r3,4002fbc <__alt_data_end+0xfff02fbc>
 40030a8:	8080030b 	ldhu	r2,12(r16)
 40030ac:	04810004 	movi	r18,1024
 40030b0:	84801315 	stw	r18,76(r16)
 40030b4:	1484b03a 	or	r2,r2,r18
 40030b8:	8080030d 	sth	r2,12(r16)
 40030bc:	0027883a 	mov	r19,zero
 40030c0:	003fd806 	br	4003024 <__alt_data_end+0xfff03024>
 40030c4:	8140038f 	ldh	r5,14(r16)
 40030c8:	8809883a 	mov	r4,r17
 40030cc:	40031e00 	call	40031e0 <_isatty_r>
 40030d0:	103fe226 	beq	r2,zero,400305c <__alt_data_end+0xfff0305c>
 40030d4:	8080030b 	ldhu	r2,12(r16)
 40030d8:	10800054 	ori	r2,r2,1
 40030dc:	8080030d 	sth	r2,12(r16)
 40030e0:	003fde06 	br	400305c <__alt_data_end+0xfff0305c>
 40030e4:	8080030b 	ldhu	r2,12(r16)
 40030e8:	10c0800c 	andi	r3,r2,512
 40030ec:	183fdb1e 	bne	r3,zero,400305c <__alt_data_end+0xfff0305c>
 40030f0:	10800094 	ori	r2,r2,2
 40030f4:	80c010c4 	addi	r3,r16,67
 40030f8:	8080030d 	sth	r2,12(r16)
 40030fc:	00800044 	movi	r2,1
 4003100:	80c00015 	stw	r3,0(r16)
 4003104:	80c00415 	stw	r3,16(r16)
 4003108:	80800515 	stw	r2,20(r16)
 400310c:	003fd306 	br	400305c <__alt_data_end+0xfff0305c>
 4003110:	04810004 	movi	r18,1024
 4003114:	003fc306 	br	4003024 <__alt_data_end+0xfff03024>
 4003118:	0027883a 	mov	r19,zero
 400311c:	04810004 	movi	r18,1024
 4003120:	003fc006 	br	4003024 <__alt_data_end+0xfff03024>

04003124 <_read_r>:
 4003124:	defffd04 	addi	sp,sp,-12
 4003128:	2805883a 	mov	r2,r5
 400312c:	dc000015 	stw	r16,0(sp)
 4003130:	04010074 	movhi	r16,1025
 4003134:	dc400115 	stw	r17,4(sp)
 4003138:	300b883a 	mov	r5,r6
 400313c:	84280a04 	addi	r16,r16,-24536
 4003140:	2023883a 	mov	r17,r4
 4003144:	380d883a 	mov	r6,r7
 4003148:	1009883a 	mov	r4,r2
 400314c:	dfc00215 	stw	ra,8(sp)
 4003150:	80000015 	stw	zero,0(r16)
 4003154:	40039600 	call	4003960 <read>
 4003158:	00ffffc4 	movi	r3,-1
 400315c:	10c00526 	beq	r2,r3,4003174 <_read_r+0x50>
 4003160:	dfc00217 	ldw	ra,8(sp)
 4003164:	dc400117 	ldw	r17,4(sp)
 4003168:	dc000017 	ldw	r16,0(sp)
 400316c:	dec00304 	addi	sp,sp,12
 4003170:	f800283a 	ret
 4003174:	80c00017 	ldw	r3,0(r16)
 4003178:	183ff926 	beq	r3,zero,4003160 <__alt_data_end+0xfff03160>
 400317c:	88c00015 	stw	r3,0(r17)
 4003180:	003ff706 	br	4003160 <__alt_data_end+0xfff03160>

04003184 <_fstat_r>:
 4003184:	defffd04 	addi	sp,sp,-12
 4003188:	2805883a 	mov	r2,r5
 400318c:	dc000015 	stw	r16,0(sp)
 4003190:	04010074 	movhi	r16,1025
 4003194:	dc400115 	stw	r17,4(sp)
 4003198:	84280a04 	addi	r16,r16,-24536
 400319c:	2023883a 	mov	r17,r4
 40031a0:	300b883a 	mov	r5,r6
 40031a4:	1009883a 	mov	r4,r2
 40031a8:	dfc00215 	stw	ra,8(sp)
 40031ac:	80000015 	stw	zero,0(r16)
 40031b0:	40034bc0 	call	40034bc <fstat>
 40031b4:	00ffffc4 	movi	r3,-1
 40031b8:	10c00526 	beq	r2,r3,40031d0 <_fstat_r+0x4c>
 40031bc:	dfc00217 	ldw	ra,8(sp)
 40031c0:	dc400117 	ldw	r17,4(sp)
 40031c4:	dc000017 	ldw	r16,0(sp)
 40031c8:	dec00304 	addi	sp,sp,12
 40031cc:	f800283a 	ret
 40031d0:	80c00017 	ldw	r3,0(r16)
 40031d4:	183ff926 	beq	r3,zero,40031bc <__alt_data_end+0xfff031bc>
 40031d8:	88c00015 	stw	r3,0(r17)
 40031dc:	003ff706 	br	40031bc <__alt_data_end+0xfff031bc>

040031e0 <_isatty_r>:
 40031e0:	defffd04 	addi	sp,sp,-12
 40031e4:	dc000015 	stw	r16,0(sp)
 40031e8:	04010074 	movhi	r16,1025
 40031ec:	dc400115 	stw	r17,4(sp)
 40031f0:	84280a04 	addi	r16,r16,-24536
 40031f4:	2023883a 	mov	r17,r4
 40031f8:	2809883a 	mov	r4,r5
 40031fc:	dfc00215 	stw	ra,8(sp)
 4003200:	80000015 	stw	zero,0(r16)
 4003204:	40035b00 	call	40035b0 <isatty>
 4003208:	00ffffc4 	movi	r3,-1
 400320c:	10c00526 	beq	r2,r3,4003224 <_isatty_r+0x44>
 4003210:	dfc00217 	ldw	ra,8(sp)
 4003214:	dc400117 	ldw	r17,4(sp)
 4003218:	dc000017 	ldw	r16,0(sp)
 400321c:	dec00304 	addi	sp,sp,12
 4003220:	f800283a 	ret
 4003224:	80c00017 	ldw	r3,0(r16)
 4003228:	183ff926 	beq	r3,zero,4003210 <__alt_data_end+0xfff03210>
 400322c:	88c00015 	stw	r3,0(r17)
 4003230:	003ff706 	br	4003210 <__alt_data_end+0xfff03210>

04003234 <__muldi3>:
 4003234:	defff604 	addi	sp,sp,-40
 4003238:	dd800615 	stw	r22,24(sp)
 400323c:	dd400515 	stw	r21,20(sp)
 4003240:	dc400115 	stw	r17,4(sp)
 4003244:	357fffcc 	andi	r21,r6,65535
 4003248:	2022d43a 	srli	r17,r4,16
 400324c:	25bfffcc 	andi	r22,r4,65535
 4003250:	dcc00315 	stw	r19,12(sp)
 4003254:	dc800215 	stw	r18,8(sp)
 4003258:	2027883a 	mov	r19,r4
 400325c:	2825883a 	mov	r18,r5
 4003260:	b009883a 	mov	r4,r22
 4003264:	a80b883a 	mov	r5,r21
 4003268:	dfc00915 	stw	ra,36(sp)
 400326c:	df000815 	stw	fp,32(sp)
 4003270:	ddc00715 	stw	r23,28(sp)
 4003274:	3839883a 	mov	fp,r7
 4003278:	302ed43a 	srli	r23,r6,16
 400327c:	dd000415 	stw	r20,16(sp)
 4003280:	dc000015 	stw	r16,0(sp)
 4003284:	3029883a 	mov	r20,r6
 4003288:	40005600 	call	4000560 <__mulsi3>
 400328c:	a80b883a 	mov	r5,r21
 4003290:	8809883a 	mov	r4,r17
 4003294:	1021883a 	mov	r16,r2
 4003298:	40005600 	call	4000560 <__mulsi3>
 400329c:	8809883a 	mov	r4,r17
 40032a0:	b80b883a 	mov	r5,r23
 40032a4:	102b883a 	mov	r21,r2
 40032a8:	40005600 	call	4000560 <__mulsi3>
 40032ac:	b80b883a 	mov	r5,r23
 40032b0:	b009883a 	mov	r4,r22
 40032b4:	1023883a 	mov	r17,r2
 40032b8:	40005600 	call	4000560 <__mulsi3>
 40032bc:	8006d43a 	srli	r3,r16,16
 40032c0:	1545883a 	add	r2,r2,r21
 40032c4:	1885883a 	add	r2,r3,r2
 40032c8:	1540022e 	bgeu	r2,r21,40032d4 <__muldi3+0xa0>
 40032cc:	00c00074 	movhi	r3,1
 40032d0:	88e3883a 	add	r17,r17,r3
 40032d4:	1006d43a 	srli	r3,r2,16
 40032d8:	1004943a 	slli	r2,r2,16
 40032dc:	e00b883a 	mov	r5,fp
 40032e0:	9809883a 	mov	r4,r19
 40032e4:	843fffcc 	andi	r16,r16,65535
 40032e8:	1c63883a 	add	r17,r3,r17
 40032ec:	1421883a 	add	r16,r2,r16
 40032f0:	40005600 	call	4000560 <__mulsi3>
 40032f4:	900b883a 	mov	r5,r18
 40032f8:	a009883a 	mov	r4,r20
 40032fc:	1027883a 	mov	r19,r2
 4003300:	40005600 	call	4000560 <__mulsi3>
 4003304:	9885883a 	add	r2,r19,r2
 4003308:	1447883a 	add	r3,r2,r17
 400330c:	8005883a 	mov	r2,r16
 4003310:	dfc00917 	ldw	ra,36(sp)
 4003314:	df000817 	ldw	fp,32(sp)
 4003318:	ddc00717 	ldw	r23,28(sp)
 400331c:	dd800617 	ldw	r22,24(sp)
 4003320:	dd400517 	ldw	r21,20(sp)
 4003324:	dd000417 	ldw	r20,16(sp)
 4003328:	dcc00317 	ldw	r19,12(sp)
 400332c:	dc800217 	ldw	r18,8(sp)
 4003330:	dc400117 	ldw	r17,4(sp)
 4003334:	dc000017 	ldw	r16,0(sp)
 4003338:	dec00a04 	addi	sp,sp,40
 400333c:	f800283a 	ret

04003340 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4003340:	defffe04 	addi	sp,sp,-8
 4003344:	dfc00115 	stw	ra,4(sp)
 4003348:	df000015 	stw	fp,0(sp)
 400334c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4003350:	d0a00917 	ldw	r2,-32732(gp)
 4003354:	10000326 	beq	r2,zero,4003364 <alt_get_errno+0x24>
 4003358:	d0a00917 	ldw	r2,-32732(gp)
 400335c:	103ee83a 	callr	r2
 4003360:	00000106 	br	4003368 <alt_get_errno+0x28>
 4003364:	d0a6e904 	addi	r2,gp,-25692
}
 4003368:	e037883a 	mov	sp,fp
 400336c:	dfc00117 	ldw	ra,4(sp)
 4003370:	df000017 	ldw	fp,0(sp)
 4003374:	dec00204 	addi	sp,sp,8
 4003378:	f800283a 	ret

0400337c <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 400337c:	defffb04 	addi	sp,sp,-20
 4003380:	dfc00415 	stw	ra,16(sp)
 4003384:	df000315 	stw	fp,12(sp)
 4003388:	df000304 	addi	fp,sp,12
 400338c:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 4003390:	e0bfff17 	ldw	r2,-4(fp)
 4003394:	10000816 	blt	r2,zero,40033b8 <close+0x3c>
 4003398:	01400304 	movi	r5,12
 400339c:	e13fff17 	ldw	r4,-4(fp)
 40033a0:	40005600 	call	4000560 <__mulsi3>
 40033a4:	1007883a 	mov	r3,r2
 40033a8:	00810034 	movhi	r2,1024
 40033ac:	109c7904 	addi	r2,r2,29156
 40033b0:	1885883a 	add	r2,r3,r2
 40033b4:	00000106 	br	40033bc <close+0x40>
 40033b8:	0005883a 	mov	r2,zero
 40033bc:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
 40033c0:	e0bffd17 	ldw	r2,-12(fp)
 40033c4:	10001926 	beq	r2,zero,400342c <close+0xb0>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 40033c8:	e0bffd17 	ldw	r2,-12(fp)
 40033cc:	10800017 	ldw	r2,0(r2)
 40033d0:	10800417 	ldw	r2,16(r2)
 40033d4:	10000626 	beq	r2,zero,40033f0 <close+0x74>
 40033d8:	e0bffd17 	ldw	r2,-12(fp)
 40033dc:	10800017 	ldw	r2,0(r2)
 40033e0:	10800417 	ldw	r2,16(r2)
 40033e4:	e13ffd17 	ldw	r4,-12(fp)
 40033e8:	103ee83a 	callr	r2
 40033ec:	00000106 	br	40033f4 <close+0x78>
 40033f0:	0005883a 	mov	r2,zero
 40033f4:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 40033f8:	e13fff17 	ldw	r4,-4(fp)
 40033fc:	4003a640 	call	4003a64 <alt_release_fd>
    if (rval < 0)
 4003400:	e0bffe17 	ldw	r2,-8(fp)
 4003404:	1000070e 	bge	r2,zero,4003424 <close+0xa8>
    {
      ALT_ERRNO = -rval;
 4003408:	40033400 	call	4003340 <alt_get_errno>
 400340c:	1007883a 	mov	r3,r2
 4003410:	e0bffe17 	ldw	r2,-8(fp)
 4003414:	0085c83a 	sub	r2,zero,r2
 4003418:	18800015 	stw	r2,0(r3)
      return -1;
 400341c:	00bfffc4 	movi	r2,-1
 4003420:	00000706 	br	4003440 <close+0xc4>
    }
    return 0;
 4003424:	0005883a 	mov	r2,zero
 4003428:	00000506 	br	4003440 <close+0xc4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
 400342c:	40033400 	call	4003340 <alt_get_errno>
 4003430:	1007883a 	mov	r3,r2
 4003434:	00801444 	movi	r2,81
 4003438:	18800015 	stw	r2,0(r3)
    return -1;
 400343c:	00bfffc4 	movi	r2,-1
  }
}
 4003440:	e037883a 	mov	sp,fp
 4003444:	dfc00117 	ldw	ra,4(sp)
 4003448:	df000017 	ldw	fp,0(sp)
 400344c:	dec00204 	addi	sp,sp,8
 4003450:	f800283a 	ret

04003454 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
 4003454:	defffc04 	addi	sp,sp,-16
 4003458:	df000315 	stw	fp,12(sp)
 400345c:	df000304 	addi	fp,sp,12
 4003460:	e13ffd15 	stw	r4,-12(fp)
 4003464:	e17ffe15 	stw	r5,-8(fp)
 4003468:	e1bfff15 	stw	r6,-4(fp)
  return len;
 400346c:	e0bfff17 	ldw	r2,-4(fp)
}
 4003470:	e037883a 	mov	sp,fp
 4003474:	df000017 	ldw	fp,0(sp)
 4003478:	dec00104 	addi	sp,sp,4
 400347c:	f800283a 	ret

04003480 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4003480:	defffe04 	addi	sp,sp,-8
 4003484:	dfc00115 	stw	ra,4(sp)
 4003488:	df000015 	stw	fp,0(sp)
 400348c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4003490:	d0a00917 	ldw	r2,-32732(gp)
 4003494:	10000326 	beq	r2,zero,40034a4 <alt_get_errno+0x24>
 4003498:	d0a00917 	ldw	r2,-32732(gp)
 400349c:	103ee83a 	callr	r2
 40034a0:	00000106 	br	40034a8 <alt_get_errno+0x28>
 40034a4:	d0a6e904 	addi	r2,gp,-25692
}
 40034a8:	e037883a 	mov	sp,fp
 40034ac:	dfc00117 	ldw	ra,4(sp)
 40034b0:	df000017 	ldw	fp,0(sp)
 40034b4:	dec00204 	addi	sp,sp,8
 40034b8:	f800283a 	ret

040034bc <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
 40034bc:	defffb04 	addi	sp,sp,-20
 40034c0:	dfc00415 	stw	ra,16(sp)
 40034c4:	df000315 	stw	fp,12(sp)
 40034c8:	df000304 	addi	fp,sp,12
 40034cc:	e13ffe15 	stw	r4,-8(fp)
 40034d0:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 40034d4:	e0bffe17 	ldw	r2,-8(fp)
 40034d8:	10000816 	blt	r2,zero,40034fc <fstat+0x40>
 40034dc:	01400304 	movi	r5,12
 40034e0:	e13ffe17 	ldw	r4,-8(fp)
 40034e4:	40005600 	call	4000560 <__mulsi3>
 40034e8:	1007883a 	mov	r3,r2
 40034ec:	00810034 	movhi	r2,1024
 40034f0:	109c7904 	addi	r2,r2,29156
 40034f4:	1885883a 	add	r2,r3,r2
 40034f8:	00000106 	br	4003500 <fstat+0x44>
 40034fc:	0005883a 	mov	r2,zero
 4003500:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
 4003504:	e0bffd17 	ldw	r2,-12(fp)
 4003508:	10001026 	beq	r2,zero,400354c <fstat+0x90>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
 400350c:	e0bffd17 	ldw	r2,-12(fp)
 4003510:	10800017 	ldw	r2,0(r2)
 4003514:	10800817 	ldw	r2,32(r2)
 4003518:	10000726 	beq	r2,zero,4003538 <fstat+0x7c>
    {
      return fd->dev->fstat(fd, st);
 400351c:	e0bffd17 	ldw	r2,-12(fp)
 4003520:	10800017 	ldw	r2,0(r2)
 4003524:	10800817 	ldw	r2,32(r2)
 4003528:	e17fff17 	ldw	r5,-4(fp)
 400352c:	e13ffd17 	ldw	r4,-12(fp)
 4003530:	103ee83a 	callr	r2
 4003534:	00000a06 	br	4003560 <fstat+0xa4>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
 4003538:	e0bfff17 	ldw	r2,-4(fp)
 400353c:	00c80004 	movi	r3,8192
 4003540:	10c00115 	stw	r3,4(r2)
      return 0;
 4003544:	0005883a 	mov	r2,zero
 4003548:	00000506 	br	4003560 <fstat+0xa4>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 400354c:	40034800 	call	4003480 <alt_get_errno>
 4003550:	1007883a 	mov	r3,r2
 4003554:	00801444 	movi	r2,81
 4003558:	18800015 	stw	r2,0(r3)
    return -1;
 400355c:	00bfffc4 	movi	r2,-1
  }
}
 4003560:	e037883a 	mov	sp,fp
 4003564:	dfc00117 	ldw	ra,4(sp)
 4003568:	df000017 	ldw	fp,0(sp)
 400356c:	dec00204 	addi	sp,sp,8
 4003570:	f800283a 	ret

04003574 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4003574:	defffe04 	addi	sp,sp,-8
 4003578:	dfc00115 	stw	ra,4(sp)
 400357c:	df000015 	stw	fp,0(sp)
 4003580:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4003584:	d0a00917 	ldw	r2,-32732(gp)
 4003588:	10000326 	beq	r2,zero,4003598 <alt_get_errno+0x24>
 400358c:	d0a00917 	ldw	r2,-32732(gp)
 4003590:	103ee83a 	callr	r2
 4003594:	00000106 	br	400359c <alt_get_errno+0x28>
 4003598:	d0a6e904 	addi	r2,gp,-25692
}
 400359c:	e037883a 	mov	sp,fp
 40035a0:	dfc00117 	ldw	ra,4(sp)
 40035a4:	df000017 	ldw	fp,0(sp)
 40035a8:	dec00204 	addi	sp,sp,8
 40035ac:	f800283a 	ret

040035b0 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
 40035b0:	deffed04 	addi	sp,sp,-76
 40035b4:	dfc01215 	stw	ra,72(sp)
 40035b8:	df001115 	stw	fp,68(sp)
 40035bc:	df001104 	addi	fp,sp,68
 40035c0:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 40035c4:	e0bfff17 	ldw	r2,-4(fp)
 40035c8:	10000816 	blt	r2,zero,40035ec <isatty+0x3c>
 40035cc:	01400304 	movi	r5,12
 40035d0:	e13fff17 	ldw	r4,-4(fp)
 40035d4:	40005600 	call	4000560 <__mulsi3>
 40035d8:	1007883a 	mov	r3,r2
 40035dc:	00810034 	movhi	r2,1024
 40035e0:	109c7904 	addi	r2,r2,29156
 40035e4:	1885883a 	add	r2,r3,r2
 40035e8:	00000106 	br	40035f0 <isatty+0x40>
 40035ec:	0005883a 	mov	r2,zero
 40035f0:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
 40035f4:	e0bfef17 	ldw	r2,-68(fp)
 40035f8:	10000e26 	beq	r2,zero,4003634 <isatty+0x84>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
 40035fc:	e0bfef17 	ldw	r2,-68(fp)
 4003600:	10800017 	ldw	r2,0(r2)
 4003604:	10800817 	ldw	r2,32(r2)
 4003608:	1000021e 	bne	r2,zero,4003614 <isatty+0x64>
    {
      return 1;
 400360c:	00800044 	movi	r2,1
 4003610:	00000d06 	br	4003648 <isatty+0x98>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
 4003614:	e0bff004 	addi	r2,fp,-64
 4003618:	100b883a 	mov	r5,r2
 400361c:	e13fff17 	ldw	r4,-4(fp)
 4003620:	40034bc0 	call	40034bc <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
 4003624:	e0bff117 	ldw	r2,-60(fp)
 4003628:	10880020 	cmpeqi	r2,r2,8192
 400362c:	10803fcc 	andi	r2,r2,255
 4003630:	00000506 	br	4003648 <isatty+0x98>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 4003634:	40035740 	call	4003574 <alt_get_errno>
 4003638:	1007883a 	mov	r3,r2
 400363c:	00801444 	movi	r2,81
 4003640:	18800015 	stw	r2,0(r3)
    return 0;
 4003644:	0005883a 	mov	r2,zero
  }
}
 4003648:	e037883a 	mov	sp,fp
 400364c:	dfc00117 	ldw	ra,4(sp)
 4003650:	df000017 	ldw	fp,0(sp)
 4003654:	dec00204 	addi	sp,sp,8
 4003658:	f800283a 	ret

0400365c <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
 400365c:	defffc04 	addi	sp,sp,-16
 4003660:	df000315 	stw	fp,12(sp)
 4003664:	df000304 	addi	fp,sp,12
 4003668:	e13ffd15 	stw	r4,-12(fp)
 400366c:	e17ffe15 	stw	r5,-8(fp)
 4003670:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
 4003674:	e0fffe17 	ldw	r3,-8(fp)
 4003678:	e0bffd17 	ldw	r2,-12(fp)
 400367c:	18800c26 	beq	r3,r2,40036b0 <alt_load_section+0x54>
  {
    while( to != end )
 4003680:	00000806 	br	40036a4 <alt_load_section+0x48>
    {
      *to++ = *from++;
 4003684:	e0bffe17 	ldw	r2,-8(fp)
 4003688:	10c00104 	addi	r3,r2,4
 400368c:	e0fffe15 	stw	r3,-8(fp)
 4003690:	e0fffd17 	ldw	r3,-12(fp)
 4003694:	19000104 	addi	r4,r3,4
 4003698:	e13ffd15 	stw	r4,-12(fp)
 400369c:	18c00017 	ldw	r3,0(r3)
 40036a0:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
 40036a4:	e0fffe17 	ldw	r3,-8(fp)
 40036a8:	e0bfff17 	ldw	r2,-4(fp)
 40036ac:	18bff51e 	bne	r3,r2,4003684 <__alt_data_end+0xfff03684>
    {
      *to++ = *from++;
    }
  }
}
 40036b0:	0001883a 	nop
 40036b4:	e037883a 	mov	sp,fp
 40036b8:	df000017 	ldw	fp,0(sp)
 40036bc:	dec00104 	addi	sp,sp,4
 40036c0:	f800283a 	ret

040036c4 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
 40036c4:	defffe04 	addi	sp,sp,-8
 40036c8:	dfc00115 	stw	ra,4(sp)
 40036cc:	df000015 	stw	fp,0(sp)
 40036d0:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
 40036d4:	01810074 	movhi	r6,1025
 40036d8:	31a13304 	addi	r6,r6,-31540
 40036dc:	01410034 	movhi	r5,1024
 40036e0:	295a6404 	addi	r5,r5,27024
 40036e4:	01010074 	movhi	r4,1025
 40036e8:	21213304 	addi	r4,r4,-31540
 40036ec:	400365c0 	call	400365c <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
 40036f0:	01810034 	movhi	r6,1024
 40036f4:	31808c04 	addi	r6,r6,560
 40036f8:	01410034 	movhi	r5,1024
 40036fc:	29400804 	addi	r5,r5,32
 4003700:	01010034 	movhi	r4,1024
 4003704:	21000804 	addi	r4,r4,32
 4003708:	400365c0 	call	400365c <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
 400370c:	01810034 	movhi	r6,1024
 4003710:	319a6404 	addi	r6,r6,27024
 4003714:	01410034 	movhi	r5,1024
 4003718:	295a1f04 	addi	r5,r5,26748
 400371c:	01010034 	movhi	r4,1024
 4003720:	211a1f04 	addi	r4,r4,26748
 4003724:	400365c0 	call	400365c <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
 4003728:	40057c40 	call	40057c4 <alt_dcache_flush_all>
  alt_icache_flush_all();
 400372c:	4005a140 	call	4005a14 <alt_icache_flush_all>
}
 4003730:	0001883a 	nop
 4003734:	e037883a 	mov	sp,fp
 4003738:	dfc00117 	ldw	ra,4(sp)
 400373c:	df000017 	ldw	fp,0(sp)
 4003740:	dec00204 	addi	sp,sp,8
 4003744:	f800283a 	ret

04003748 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4003748:	defffe04 	addi	sp,sp,-8
 400374c:	dfc00115 	stw	ra,4(sp)
 4003750:	df000015 	stw	fp,0(sp)
 4003754:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4003758:	d0a00917 	ldw	r2,-32732(gp)
 400375c:	10000326 	beq	r2,zero,400376c <alt_get_errno+0x24>
 4003760:	d0a00917 	ldw	r2,-32732(gp)
 4003764:	103ee83a 	callr	r2
 4003768:	00000106 	br	4003770 <alt_get_errno+0x28>
 400376c:	d0a6e904 	addi	r2,gp,-25692
}
 4003770:	e037883a 	mov	sp,fp
 4003774:	dfc00117 	ldw	ra,4(sp)
 4003778:	df000017 	ldw	fp,0(sp)
 400377c:	dec00204 	addi	sp,sp,8
 4003780:	f800283a 	ret

04003784 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
 4003784:	defff904 	addi	sp,sp,-28
 4003788:	dfc00615 	stw	ra,24(sp)
 400378c:	df000515 	stw	fp,20(sp)
 4003790:	df000504 	addi	fp,sp,20
 4003794:	e13ffd15 	stw	r4,-12(fp)
 4003798:	e17ffe15 	stw	r5,-8(fp)
 400379c:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
 40037a0:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 40037a4:	e0bffd17 	ldw	r2,-12(fp)
 40037a8:	10000816 	blt	r2,zero,40037cc <lseek+0x48>
 40037ac:	01400304 	movi	r5,12
 40037b0:	e13ffd17 	ldw	r4,-12(fp)
 40037b4:	40005600 	call	4000560 <__mulsi3>
 40037b8:	1007883a 	mov	r3,r2
 40037bc:	00810034 	movhi	r2,1024
 40037c0:	109c7904 	addi	r2,r2,29156
 40037c4:	1885883a 	add	r2,r3,r2
 40037c8:	00000106 	br	40037d0 <lseek+0x4c>
 40037cc:	0005883a 	mov	r2,zero
 40037d0:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
 40037d4:	e0bffc17 	ldw	r2,-16(fp)
 40037d8:	10001026 	beq	r2,zero,400381c <lseek+0x98>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
 40037dc:	e0bffc17 	ldw	r2,-16(fp)
 40037e0:	10800017 	ldw	r2,0(r2)
 40037e4:	10800717 	ldw	r2,28(r2)
 40037e8:	10000926 	beq	r2,zero,4003810 <lseek+0x8c>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
 40037ec:	e0bffc17 	ldw	r2,-16(fp)
 40037f0:	10800017 	ldw	r2,0(r2)
 40037f4:	10800717 	ldw	r2,28(r2)
 40037f8:	e1bfff17 	ldw	r6,-4(fp)
 40037fc:	e17ffe17 	ldw	r5,-8(fp)
 4003800:	e13ffc17 	ldw	r4,-16(fp)
 4003804:	103ee83a 	callr	r2
 4003808:	e0bffb15 	stw	r2,-20(fp)
 400380c:	00000506 	br	4003824 <lseek+0xa0>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
 4003810:	00bfde84 	movi	r2,-134
 4003814:	e0bffb15 	stw	r2,-20(fp)
 4003818:	00000206 	br	4003824 <lseek+0xa0>
    }
  }
  else  
  {
    rc = -EBADFD;
 400381c:	00bfebc4 	movi	r2,-81
 4003820:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
 4003824:	e0bffb17 	ldw	r2,-20(fp)
 4003828:	1000070e 	bge	r2,zero,4003848 <lseek+0xc4>
  {
    ALT_ERRNO = -rc;
 400382c:	40037480 	call	4003748 <alt_get_errno>
 4003830:	1007883a 	mov	r3,r2
 4003834:	e0bffb17 	ldw	r2,-20(fp)
 4003838:	0085c83a 	sub	r2,zero,r2
 400383c:	18800015 	stw	r2,0(r3)
    rc = -1;
 4003840:	00bfffc4 	movi	r2,-1
 4003844:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
 4003848:	e0bffb17 	ldw	r2,-20(fp)
}
 400384c:	e037883a 	mov	sp,fp
 4003850:	dfc00117 	ldw	ra,4(sp)
 4003854:	df000017 	ldw	fp,0(sp)
 4003858:	dec00204 	addi	sp,sp,8
 400385c:	f800283a 	ret

04003860 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 4003860:	defffd04 	addi	sp,sp,-12
 4003864:	dfc00215 	stw	ra,8(sp)
 4003868:	df000115 	stw	fp,4(sp)
 400386c:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 4003870:	0009883a 	mov	r4,zero
 4003874:	4003ddc0 	call	4003ddc <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
 4003878:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 400387c:	4003e140 	call	4003e14 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
 4003880:	01810034 	movhi	r6,1024
 4003884:	319a4604 	addi	r6,r6,26904
 4003888:	01410034 	movhi	r5,1024
 400388c:	295a4604 	addi	r5,r5,26904
 4003890:	01010034 	movhi	r4,1024
 4003894:	211a4604 	addi	r4,r4,26904
 4003898:	4005db80 	call	4005db8 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
 400389c:	40058c40 	call	40058c4 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
 40038a0:	01010034 	movhi	r4,1024
 40038a4:	21164904 	addi	r4,r4,22820
 40038a8:	40064e80 	call	40064e8 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 40038ac:	d0a6ea17 	ldw	r2,-25688(gp)
 40038b0:	d0e6eb17 	ldw	r3,-25684(gp)
 40038b4:	d126ec17 	ldw	r4,-25680(gp)
 40038b8:	200d883a 	mov	r6,r4
 40038bc:	180b883a 	mov	r5,r3
 40038c0:	1009883a 	mov	r4,r2
 40038c4:	400026c0 	call	400026c <main>
 40038c8:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
 40038cc:	01000044 	movi	r4,1
 40038d0:	400337c0 	call	400337c <close>
  exit (result);
 40038d4:	e13fff17 	ldw	r4,-4(fp)
 40038d8:	40064fc0 	call	40064fc <exit>

040038dc <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
 40038dc:	defffe04 	addi	sp,sp,-8
 40038e0:	df000115 	stw	fp,4(sp)
 40038e4:	df000104 	addi	fp,sp,4
 40038e8:	e13fff15 	stw	r4,-4(fp)
}
 40038ec:	0001883a 	nop
 40038f0:	e037883a 	mov	sp,fp
 40038f4:	df000017 	ldw	fp,0(sp)
 40038f8:	dec00104 	addi	sp,sp,4
 40038fc:	f800283a 	ret

04003900 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
 4003900:	defffe04 	addi	sp,sp,-8
 4003904:	df000115 	stw	fp,4(sp)
 4003908:	df000104 	addi	fp,sp,4
 400390c:	e13fff15 	stw	r4,-4(fp)
}
 4003910:	0001883a 	nop
 4003914:	e037883a 	mov	sp,fp
 4003918:	df000017 	ldw	fp,0(sp)
 400391c:	dec00104 	addi	sp,sp,4
 4003920:	f800283a 	ret

04003924 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4003924:	defffe04 	addi	sp,sp,-8
 4003928:	dfc00115 	stw	ra,4(sp)
 400392c:	df000015 	stw	fp,0(sp)
 4003930:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4003934:	d0a00917 	ldw	r2,-32732(gp)
 4003938:	10000326 	beq	r2,zero,4003948 <alt_get_errno+0x24>
 400393c:	d0a00917 	ldw	r2,-32732(gp)
 4003940:	103ee83a 	callr	r2
 4003944:	00000106 	br	400394c <alt_get_errno+0x28>
 4003948:	d0a6e904 	addi	r2,gp,-25692
}
 400394c:	e037883a 	mov	sp,fp
 4003950:	dfc00117 	ldw	ra,4(sp)
 4003954:	df000017 	ldw	fp,0(sp)
 4003958:	dec00204 	addi	sp,sp,8
 400395c:	f800283a 	ret

04003960 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
 4003960:	defff904 	addi	sp,sp,-28
 4003964:	dfc00615 	stw	ra,24(sp)
 4003968:	df000515 	stw	fp,20(sp)
 400396c:	df000504 	addi	fp,sp,20
 4003970:	e13ffd15 	stw	r4,-12(fp)
 4003974:	e17ffe15 	stw	r5,-8(fp)
 4003978:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400397c:	e0bffd17 	ldw	r2,-12(fp)
 4003980:	10000816 	blt	r2,zero,40039a4 <read+0x44>
 4003984:	01400304 	movi	r5,12
 4003988:	e13ffd17 	ldw	r4,-12(fp)
 400398c:	40005600 	call	4000560 <__mulsi3>
 4003990:	1007883a 	mov	r3,r2
 4003994:	00810034 	movhi	r2,1024
 4003998:	109c7904 	addi	r2,r2,29156
 400399c:	1885883a 	add	r2,r3,r2
 40039a0:	00000106 	br	40039a8 <read+0x48>
 40039a4:	0005883a 	mov	r2,zero
 40039a8:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
 40039ac:	e0bffb17 	ldw	r2,-20(fp)
 40039b0:	10002226 	beq	r2,zero,4003a3c <read+0xdc>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 40039b4:	e0bffb17 	ldw	r2,-20(fp)
 40039b8:	10800217 	ldw	r2,8(r2)
 40039bc:	108000cc 	andi	r2,r2,3
 40039c0:	10800060 	cmpeqi	r2,r2,1
 40039c4:	1000181e 	bne	r2,zero,4003a28 <read+0xc8>
        (fd->dev->read))
 40039c8:	e0bffb17 	ldw	r2,-20(fp)
 40039cc:	10800017 	ldw	r2,0(r2)
 40039d0:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 40039d4:	10001426 	beq	r2,zero,4003a28 <read+0xc8>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
 40039d8:	e0bffb17 	ldw	r2,-20(fp)
 40039dc:	10800017 	ldw	r2,0(r2)
 40039e0:	10800517 	ldw	r2,20(r2)
 40039e4:	e0ffff17 	ldw	r3,-4(fp)
 40039e8:	180d883a 	mov	r6,r3
 40039ec:	e17ffe17 	ldw	r5,-8(fp)
 40039f0:	e13ffb17 	ldw	r4,-20(fp)
 40039f4:	103ee83a 	callr	r2
 40039f8:	e0bffc15 	stw	r2,-16(fp)
 40039fc:	e0bffc17 	ldw	r2,-16(fp)
 4003a00:	1000070e 	bge	r2,zero,4003a20 <read+0xc0>
        {
          ALT_ERRNO = -rval;
 4003a04:	40039240 	call	4003924 <alt_get_errno>
 4003a08:	1007883a 	mov	r3,r2
 4003a0c:	e0bffc17 	ldw	r2,-16(fp)
 4003a10:	0085c83a 	sub	r2,zero,r2
 4003a14:	18800015 	stw	r2,0(r3)
          return -1;
 4003a18:	00bfffc4 	movi	r2,-1
 4003a1c:	00000c06 	br	4003a50 <read+0xf0>
        }
        return rval;
 4003a20:	e0bffc17 	ldw	r2,-16(fp)
 4003a24:	00000a06 	br	4003a50 <read+0xf0>
      }
      else
      {
        ALT_ERRNO = EACCES;
 4003a28:	40039240 	call	4003924 <alt_get_errno>
 4003a2c:	1007883a 	mov	r3,r2
 4003a30:	00800344 	movi	r2,13
 4003a34:	18800015 	stw	r2,0(r3)
 4003a38:	00000406 	br	4003a4c <read+0xec>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
 4003a3c:	40039240 	call	4003924 <alt_get_errno>
 4003a40:	1007883a 	mov	r3,r2
 4003a44:	00801444 	movi	r2,81
 4003a48:	18800015 	stw	r2,0(r3)
  }
  return -1;
 4003a4c:	00bfffc4 	movi	r2,-1
}
 4003a50:	e037883a 	mov	sp,fp
 4003a54:	dfc00117 	ldw	ra,4(sp)
 4003a58:	df000017 	ldw	fp,0(sp)
 4003a5c:	dec00204 	addi	sp,sp,8
 4003a60:	f800283a 	ret

04003a64 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 4003a64:	defffc04 	addi	sp,sp,-16
 4003a68:	dfc00315 	stw	ra,12(sp)
 4003a6c:	df000215 	stw	fp,8(sp)
 4003a70:	dc000115 	stw	r16,4(sp)
 4003a74:	df000204 	addi	fp,sp,8
 4003a78:	e13ffe15 	stw	r4,-8(fp)
  if (fd > 2)
 4003a7c:	e0bffe17 	ldw	r2,-8(fp)
 4003a80:	108000d0 	cmplti	r2,r2,3
 4003a84:	1000111e 	bne	r2,zero,4003acc <alt_release_fd+0x68>
  {
    alt_fd_list[fd].fd_flags = 0;
 4003a88:	04010034 	movhi	r16,1024
 4003a8c:	841c7904 	addi	r16,r16,29156
 4003a90:	e0bffe17 	ldw	r2,-8(fp)
 4003a94:	01400304 	movi	r5,12
 4003a98:	1009883a 	mov	r4,r2
 4003a9c:	40005600 	call	4000560 <__mulsi3>
 4003aa0:	8085883a 	add	r2,r16,r2
 4003aa4:	10800204 	addi	r2,r2,8
 4003aa8:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
 4003aac:	04010034 	movhi	r16,1024
 4003ab0:	841c7904 	addi	r16,r16,29156
 4003ab4:	e0bffe17 	ldw	r2,-8(fp)
 4003ab8:	01400304 	movi	r5,12
 4003abc:	1009883a 	mov	r4,r2
 4003ac0:	40005600 	call	4000560 <__mulsi3>
 4003ac4:	8085883a 	add	r2,r16,r2
 4003ac8:	10000015 	stw	zero,0(r2)
  }
}
 4003acc:	0001883a 	nop
 4003ad0:	e6ffff04 	addi	sp,fp,-4
 4003ad4:	dfc00217 	ldw	ra,8(sp)
 4003ad8:	df000117 	ldw	fp,4(sp)
 4003adc:	dc000017 	ldw	r16,0(sp)
 4003ae0:	dec00304 	addi	sp,sp,12
 4003ae4:	f800283a 	ret

04003ae8 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
 4003ae8:	defff904 	addi	sp,sp,-28
 4003aec:	df000615 	stw	fp,24(sp)
 4003af0:	df000604 	addi	fp,sp,24
 4003af4:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4003af8:	0005303a 	rdctl	r2,status
 4003afc:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4003b00:	e0fffe17 	ldw	r3,-8(fp)
 4003b04:	00bfff84 	movi	r2,-2
 4003b08:	1884703a 	and	r2,r3,r2
 4003b0c:	1001703a 	wrctl	status,r2
  
  return context;
 4003b10:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
 4003b14:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
 4003b18:	d0a00a17 	ldw	r2,-32728(gp)
 4003b1c:	10c000c4 	addi	r3,r2,3
 4003b20:	00bfff04 	movi	r2,-4
 4003b24:	1884703a 	and	r2,r3,r2
 4003b28:	d0a00a15 	stw	r2,-32728(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
 4003b2c:	d0e00a17 	ldw	r3,-32728(gp)
 4003b30:	e0bfff17 	ldw	r2,-4(fp)
 4003b34:	1887883a 	add	r3,r3,r2
 4003b38:	00810434 	movhi	r2,1040
 4003b3c:	10800004 	addi	r2,r2,0
 4003b40:	10c0062e 	bgeu	r2,r3,4003b5c <sbrk+0x74>
 4003b44:	e0bffb17 	ldw	r2,-20(fp)
 4003b48:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4003b4c:	e0bffa17 	ldw	r2,-24(fp)
 4003b50:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
 4003b54:	00bfffc4 	movi	r2,-1
 4003b58:	00000b06 	br	4003b88 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
 4003b5c:	d0a00a17 	ldw	r2,-32728(gp)
 4003b60:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
 4003b64:	d0e00a17 	ldw	r3,-32728(gp)
 4003b68:	e0bfff17 	ldw	r2,-4(fp)
 4003b6c:	1885883a 	add	r2,r3,r2
 4003b70:	d0a00a15 	stw	r2,-32728(gp)
 4003b74:	e0bffb17 	ldw	r2,-20(fp)
 4003b78:	e0bffc15 	stw	r2,-16(fp)
 4003b7c:	e0bffc17 	ldw	r2,-16(fp)
 4003b80:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
 4003b84:	e0bffd17 	ldw	r2,-12(fp)
} 
 4003b88:	e037883a 	mov	sp,fp
 4003b8c:	df000017 	ldw	fp,0(sp)
 4003b90:	dec00104 	addi	sp,sp,4
 4003b94:	f800283a 	ret

04003b98 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
 4003b98:	defffd04 	addi	sp,sp,-12
 4003b9c:	dfc00215 	stw	ra,8(sp)
 4003ba0:	df000115 	stw	fp,4(sp)
 4003ba4:	df000104 	addi	fp,sp,4
 4003ba8:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
 4003bac:	e13fff17 	ldw	r4,-4(fp)
 4003bb0:	400566c0 	call	400566c <alt_busy_sleep>
}
 4003bb4:	e037883a 	mov	sp,fp
 4003bb8:	dfc00117 	ldw	ra,4(sp)
 4003bbc:	df000017 	ldw	fp,0(sp)
 4003bc0:	dec00204 	addi	sp,sp,8
 4003bc4:	f800283a 	ret

04003bc8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4003bc8:	defffe04 	addi	sp,sp,-8
 4003bcc:	dfc00115 	stw	ra,4(sp)
 4003bd0:	df000015 	stw	fp,0(sp)
 4003bd4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4003bd8:	d0a00917 	ldw	r2,-32732(gp)
 4003bdc:	10000326 	beq	r2,zero,4003bec <alt_get_errno+0x24>
 4003be0:	d0a00917 	ldw	r2,-32732(gp)
 4003be4:	103ee83a 	callr	r2
 4003be8:	00000106 	br	4003bf0 <alt_get_errno+0x28>
 4003bec:	d0a6e904 	addi	r2,gp,-25692
}
 4003bf0:	e037883a 	mov	sp,fp
 4003bf4:	dfc00117 	ldw	ra,4(sp)
 4003bf8:	df000017 	ldw	fp,0(sp)
 4003bfc:	dec00204 	addi	sp,sp,8
 4003c00:	f800283a 	ret

04003c04 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
 4003c04:	defff904 	addi	sp,sp,-28
 4003c08:	dfc00615 	stw	ra,24(sp)
 4003c0c:	df000515 	stw	fp,20(sp)
 4003c10:	df000504 	addi	fp,sp,20
 4003c14:	e13ffd15 	stw	r4,-12(fp)
 4003c18:	e17ffe15 	stw	r5,-8(fp)
 4003c1c:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 4003c20:	e0bffd17 	ldw	r2,-12(fp)
 4003c24:	10000816 	blt	r2,zero,4003c48 <write+0x44>
 4003c28:	01400304 	movi	r5,12
 4003c2c:	e13ffd17 	ldw	r4,-12(fp)
 4003c30:	40005600 	call	4000560 <__mulsi3>
 4003c34:	1007883a 	mov	r3,r2
 4003c38:	00810034 	movhi	r2,1024
 4003c3c:	109c7904 	addi	r2,r2,29156
 4003c40:	1885883a 	add	r2,r3,r2
 4003c44:	00000106 	br	4003c4c <write+0x48>
 4003c48:	0005883a 	mov	r2,zero
 4003c4c:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
 4003c50:	e0bffb17 	ldw	r2,-20(fp)
 4003c54:	10002126 	beq	r2,zero,4003cdc <write+0xd8>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
 4003c58:	e0bffb17 	ldw	r2,-20(fp)
 4003c5c:	10800217 	ldw	r2,8(r2)
 4003c60:	108000cc 	andi	r2,r2,3
 4003c64:	10001826 	beq	r2,zero,4003cc8 <write+0xc4>
 4003c68:	e0bffb17 	ldw	r2,-20(fp)
 4003c6c:	10800017 	ldw	r2,0(r2)
 4003c70:	10800617 	ldw	r2,24(r2)
 4003c74:	10001426 	beq	r2,zero,4003cc8 <write+0xc4>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
 4003c78:	e0bffb17 	ldw	r2,-20(fp)
 4003c7c:	10800017 	ldw	r2,0(r2)
 4003c80:	10800617 	ldw	r2,24(r2)
 4003c84:	e0ffff17 	ldw	r3,-4(fp)
 4003c88:	180d883a 	mov	r6,r3
 4003c8c:	e17ffe17 	ldw	r5,-8(fp)
 4003c90:	e13ffb17 	ldw	r4,-20(fp)
 4003c94:	103ee83a 	callr	r2
 4003c98:	e0bffc15 	stw	r2,-16(fp)
 4003c9c:	e0bffc17 	ldw	r2,-16(fp)
 4003ca0:	1000070e 	bge	r2,zero,4003cc0 <write+0xbc>
      {
        ALT_ERRNO = -rval;
 4003ca4:	4003bc80 	call	4003bc8 <alt_get_errno>
 4003ca8:	1007883a 	mov	r3,r2
 4003cac:	e0bffc17 	ldw	r2,-16(fp)
 4003cb0:	0085c83a 	sub	r2,zero,r2
 4003cb4:	18800015 	stw	r2,0(r3)
        return -1;
 4003cb8:	00bfffc4 	movi	r2,-1
 4003cbc:	00000c06 	br	4003cf0 <write+0xec>
      }
      return rval;
 4003cc0:	e0bffc17 	ldw	r2,-16(fp)
 4003cc4:	00000a06 	br	4003cf0 <write+0xec>
    }
    else
    {
      ALT_ERRNO = EACCES;
 4003cc8:	4003bc80 	call	4003bc8 <alt_get_errno>
 4003ccc:	1007883a 	mov	r3,r2
 4003cd0:	00800344 	movi	r2,13
 4003cd4:	18800015 	stw	r2,0(r3)
 4003cd8:	00000406 	br	4003cec <write+0xe8>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
 4003cdc:	4003bc80 	call	4003bc8 <alt_get_errno>
 4003ce0:	1007883a 	mov	r3,r2
 4003ce4:	00801444 	movi	r2,81
 4003ce8:	18800015 	stw	r2,0(r3)
  }
  return -1;
 4003cec:	00bfffc4 	movi	r2,-1
}
 4003cf0:	e037883a 	mov	sp,fp
 4003cf4:	dfc00117 	ldw	ra,4(sp)
 4003cf8:	df000017 	ldw	fp,0(sp)
 4003cfc:	dec00204 	addi	sp,sp,8
 4003d00:	f800283a 	ret

04003d04 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
 4003d04:	defffd04 	addi	sp,sp,-12
 4003d08:	dfc00215 	stw	ra,8(sp)
 4003d0c:	df000115 	stw	fp,4(sp)
 4003d10:	df000104 	addi	fp,sp,4
 4003d14:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
 4003d18:	d1600604 	addi	r5,gp,-32744
 4003d1c:	e13fff17 	ldw	r4,-4(fp)
 4003d20:	40058200 	call	4005820 <alt_dev_llist_insert>
}
 4003d24:	e037883a 	mov	sp,fp
 4003d28:	dfc00117 	ldw	ra,4(sp)
 4003d2c:	df000017 	ldw	fp,0(sp)
 4003d30:	dec00204 	addi	sp,sp,8
 4003d34:	f800283a 	ret

04003d38 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4003d38:	defffe04 	addi	sp,sp,-8
 4003d3c:	dfc00115 	stw	ra,4(sp)
 4003d40:	df000015 	stw	fp,0(sp)
 4003d44:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4003d48:	d0a00917 	ldw	r2,-32732(gp)
 4003d4c:	10000326 	beq	r2,zero,4003d5c <alt_get_errno+0x24>
 4003d50:	d0a00917 	ldw	r2,-32732(gp)
 4003d54:	103ee83a 	callr	r2
 4003d58:	00000106 	br	4003d60 <alt_get_errno+0x28>
 4003d5c:	d0a6e904 	addi	r2,gp,-25692
}
 4003d60:	e037883a 	mov	sp,fp
 4003d64:	dfc00117 	ldw	ra,4(sp)
 4003d68:	df000017 	ldw	fp,0(sp)
 4003d6c:	dec00204 	addi	sp,sp,8
 4003d70:	f800283a 	ret

04003d74 <alt_avalon_mutex_reg>:
/*
 * Register a Mutex device
 */

static ALT_INLINE int alt_avalon_mutex_reg (alt_mutex_dev* dev)
{
 4003d74:	defffc04 	addi	sp,sp,-16
 4003d78:	dfc00315 	stw	ra,12(sp)
 4003d7c:	df000215 	stw	fp,8(sp)
 4003d80:	df000204 	addi	fp,sp,8
 4003d84:	e13fff15 	stw	r4,-4(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
 4003d88:	0005883a 	mov	r2,zero
  int ret_code;
  extern alt_llist alt_mutex_list;
  ret_code = ALT_SEM_CREATE (&dev->lock, 1);
 4003d8c:	e0bffe15 	stw	r2,-8(fp)
  if (!ret_code)
 4003d90:	e0bffe17 	ldw	r2,-8(fp)
 4003d94:	1000051e 	bne	r2,zero,4003dac <alt_avalon_mutex_reg+0x38>
  {
    ret_code = alt_dev_llist_insert((alt_dev_llist*) dev, &alt_mutex_list);
 4003d98:	d1600d04 	addi	r5,gp,-32716
 4003d9c:	e13fff17 	ldw	r4,-4(fp)
 4003da0:	40058200 	call	4005820 <alt_dev_llist_insert>
 4003da4:	e0bffe15 	stw	r2,-8(fp)
 4003da8:	00000606 	br	4003dc4 <alt_avalon_mutex_reg+0x50>
  }
  else
  {
    ALT_ERRNO = ENOMEM;
 4003dac:	4003d380 	call	4003d38 <alt_get_errno>
 4003db0:	1007883a 	mov	r3,r2
 4003db4:	00800304 	movi	r2,12
 4003db8:	18800015 	stw	r2,0(r3)
    ret_code = -ENOMEM;
 4003dbc:	00bffd04 	movi	r2,-12
 4003dc0:	e0bffe15 	stw	r2,-8(fp)
  }

  return ret_code;
 4003dc4:	e0bffe17 	ldw	r2,-8(fp)
}
 4003dc8:	e037883a 	mov	sp,fp
 4003dcc:	dfc00117 	ldw	ra,4(sp)
 4003dd0:	df000017 	ldw	fp,0(sp)
 4003dd4:	dec00204 	addi	sp,sp,8
 4003dd8:	f800283a 	ret

04003ddc <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 4003ddc:	defffd04 	addi	sp,sp,-12
 4003de0:	dfc00215 	stw	ra,8(sp)
 4003de4:	df000115 	stw	fp,4(sp)
 4003de8:	df000104 	addi	fp,sp,4
 4003dec:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
 4003df0:	400625c0 	call	400625c <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 4003df4:	00800044 	movi	r2,1
 4003df8:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 4003dfc:	0001883a 	nop
 4003e00:	e037883a 	mov	sp,fp
 4003e04:	dfc00117 	ldw	ra,4(sp)
 4003e08:	df000017 	ldw	fp,0(sp)
 4003e0c:	dec00204 	addi	sp,sp,8
 4003e10:	f800283a 	ret

04003e14 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 4003e14:	defffe04 	addi	sp,sp,-8
 4003e18:	dfc00115 	stw	ra,4(sp)
 4003e1c:	df000015 	stw	fp,0(sp)
 4003e20:	d839883a 	mov	fp,sp
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
 4003e24:	000d883a 	mov	r6,zero
 4003e28:	000b883a 	mov	r5,zero
 4003e2c:	01010034 	movhi	r4,1024
 4003e30:	211ce304 	addi	r4,r4,29580
 4003e34:	40040100 	call	4004010 <altera_avalon_jtag_uart_init>
 4003e38:	01010034 	movhi	r4,1024
 4003e3c:	211cd904 	addi	r4,r4,29540
 4003e40:	4003d040 	call	4003d04 <alt_dev_reg>
    ALTERA_AVALON_MAILBOX_SIMPLE_INIT ( MAILBOX_0, mailbox_0);
 4003e44:	01bfffc4 	movi	r6,-1
 4003e48:	000b883a 	mov	r5,zero
 4003e4c:	01010074 	movhi	r4,1025
 4003e50:	2120f104 	addi	r4,r4,-31804
 4003e54:	4004bfc0 	call	4004bfc <altera_avalon_mailbox_simple_init>
    ALTERA_AVALON_MAILBOX_SIMPLE_INIT ( MAILBOX_3, mailbox_3);
 4003e58:	01bfffc4 	movi	r6,-1
 4003e5c:	000b883a 	mov	r5,zero
 4003e60:	01010074 	movhi	r4,1025
 4003e64:	21210304 	addi	r4,r4,-31732
 4003e68:	4004bfc0 	call	4004bfc <altera_avalon_mailbox_simple_init>
    ALTERA_AVALON_MUTEX_INIT ( MUTEX_0, mutex_0);
 4003e6c:	01010074 	movhi	r4,1025
 4003e70:	21211504 	addi	r4,r4,-31660
 4003e74:	4003d740 	call	4003d74 <alt_avalon_mutex_reg>
    ALTERA_AVALON_MUTEX_INIT ( MUTEX_1, mutex_1);
 4003e78:	01010074 	movhi	r4,1025
 4003e7c:	21211904 	addi	r4,r4,-31644
 4003e80:	4003d740 	call	4003d74 <alt_avalon_mutex_reg>
    ALTERA_AVALON_MUTEX_INIT ( MUTEX_2, mutex_2);
 4003e84:	01010074 	movhi	r4,1025
 4003e88:	21211d04 	addi	r4,r4,-31628
 4003e8c:	4003d740 	call	4003d74 <alt_avalon_mutex_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID, sysid);
 4003e90:	0001883a 	nop
}
 4003e94:	0001883a 	nop
 4003e98:	e037883a 	mov	sp,fp
 4003e9c:	dfc00117 	ldw	ra,4(sp)
 4003ea0:	df000017 	ldw	fp,0(sp)
 4003ea4:	dec00204 	addi	sp,sp,8
 4003ea8:	f800283a 	ret

04003eac <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 4003eac:	defffa04 	addi	sp,sp,-24
 4003eb0:	dfc00515 	stw	ra,20(sp)
 4003eb4:	df000415 	stw	fp,16(sp)
 4003eb8:	df000404 	addi	fp,sp,16
 4003ebc:	e13ffd15 	stw	r4,-12(fp)
 4003ec0:	e17ffe15 	stw	r5,-8(fp)
 4003ec4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 4003ec8:	e0bffd17 	ldw	r2,-12(fp)
 4003ecc:	10800017 	ldw	r2,0(r2)
 4003ed0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
 4003ed4:	e0bffc17 	ldw	r2,-16(fp)
 4003ed8:	10c00a04 	addi	r3,r2,40
 4003edc:	e0bffd17 	ldw	r2,-12(fp)
 4003ee0:	10800217 	ldw	r2,8(r2)
 4003ee4:	100f883a 	mov	r7,r2
 4003ee8:	e1bfff17 	ldw	r6,-4(fp)
 4003eec:	e17ffe17 	ldw	r5,-8(fp)
 4003ef0:	1809883a 	mov	r4,r3
 4003ef4:	40044d40 	call	40044d4 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
 4003ef8:	e037883a 	mov	sp,fp
 4003efc:	dfc00117 	ldw	ra,4(sp)
 4003f00:	df000017 	ldw	fp,0(sp)
 4003f04:	dec00204 	addi	sp,sp,8
 4003f08:	f800283a 	ret

04003f0c <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 4003f0c:	defffa04 	addi	sp,sp,-24
 4003f10:	dfc00515 	stw	ra,20(sp)
 4003f14:	df000415 	stw	fp,16(sp)
 4003f18:	df000404 	addi	fp,sp,16
 4003f1c:	e13ffd15 	stw	r4,-12(fp)
 4003f20:	e17ffe15 	stw	r5,-8(fp)
 4003f24:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 4003f28:	e0bffd17 	ldw	r2,-12(fp)
 4003f2c:	10800017 	ldw	r2,0(r2)
 4003f30:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
 4003f34:	e0bffc17 	ldw	r2,-16(fp)
 4003f38:	10c00a04 	addi	r3,r2,40
 4003f3c:	e0bffd17 	ldw	r2,-12(fp)
 4003f40:	10800217 	ldw	r2,8(r2)
 4003f44:	100f883a 	mov	r7,r2
 4003f48:	e1bfff17 	ldw	r6,-4(fp)
 4003f4c:	e17ffe17 	ldw	r5,-8(fp)
 4003f50:	1809883a 	mov	r4,r3
 4003f54:	40046f00 	call	40046f0 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
 4003f58:	e037883a 	mov	sp,fp
 4003f5c:	dfc00117 	ldw	ra,4(sp)
 4003f60:	df000017 	ldw	fp,0(sp)
 4003f64:	dec00204 	addi	sp,sp,8
 4003f68:	f800283a 	ret

04003f6c <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
 4003f6c:	defffc04 	addi	sp,sp,-16
 4003f70:	dfc00315 	stw	ra,12(sp)
 4003f74:	df000215 	stw	fp,8(sp)
 4003f78:	df000204 	addi	fp,sp,8
 4003f7c:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 4003f80:	e0bfff17 	ldw	r2,-4(fp)
 4003f84:	10800017 	ldw	r2,0(r2)
 4003f88:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
 4003f8c:	e0bffe17 	ldw	r2,-8(fp)
 4003f90:	10c00a04 	addi	r3,r2,40
 4003f94:	e0bfff17 	ldw	r2,-4(fp)
 4003f98:	10800217 	ldw	r2,8(r2)
 4003f9c:	100b883a 	mov	r5,r2
 4003fa0:	1809883a 	mov	r4,r3
 4003fa4:	400437c0 	call	400437c <altera_avalon_jtag_uart_close>
}
 4003fa8:	e037883a 	mov	sp,fp
 4003fac:	dfc00117 	ldw	ra,4(sp)
 4003fb0:	df000017 	ldw	fp,0(sp)
 4003fb4:	dec00204 	addi	sp,sp,8
 4003fb8:	f800283a 	ret

04003fbc <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
 4003fbc:	defffa04 	addi	sp,sp,-24
 4003fc0:	dfc00515 	stw	ra,20(sp)
 4003fc4:	df000415 	stw	fp,16(sp)
 4003fc8:	df000404 	addi	fp,sp,16
 4003fcc:	e13ffd15 	stw	r4,-12(fp)
 4003fd0:	e17ffe15 	stw	r5,-8(fp)
 4003fd4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
 4003fd8:	e0bffd17 	ldw	r2,-12(fp)
 4003fdc:	10800017 	ldw	r2,0(r2)
 4003fe0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
 4003fe4:	e0bffc17 	ldw	r2,-16(fp)
 4003fe8:	10800a04 	addi	r2,r2,40
 4003fec:	e1bfff17 	ldw	r6,-4(fp)
 4003ff0:	e17ffe17 	ldw	r5,-8(fp)
 4003ff4:	1009883a 	mov	r4,r2
 4003ff8:	40043e40 	call	40043e4 <altera_avalon_jtag_uart_ioctl>
}
 4003ffc:	e037883a 	mov	sp,fp
 4004000:	dfc00117 	ldw	ra,4(sp)
 4004004:	df000017 	ldw	fp,0(sp)
 4004008:	dec00204 	addi	sp,sp,8
 400400c:	f800283a 	ret

04004010 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
 4004010:	defffa04 	addi	sp,sp,-24
 4004014:	dfc00515 	stw	ra,20(sp)
 4004018:	df000415 	stw	fp,16(sp)
 400401c:	df000404 	addi	fp,sp,16
 4004020:	e13ffd15 	stw	r4,-12(fp)
 4004024:	e17ffe15 	stw	r5,-8(fp)
 4004028:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 400402c:	e0bffd17 	ldw	r2,-12(fp)
 4004030:	00c00044 	movi	r3,1
 4004034:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
 4004038:	e0bffd17 	ldw	r2,-12(fp)
 400403c:	10800017 	ldw	r2,0(r2)
 4004040:	10800104 	addi	r2,r2,4
 4004044:	1007883a 	mov	r3,r2
 4004048:	e0bffd17 	ldw	r2,-12(fp)
 400404c:	10800817 	ldw	r2,32(r2)
 4004050:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
 4004054:	e0bffe17 	ldw	r2,-8(fp)
 4004058:	e0ffff17 	ldw	r3,-4(fp)
 400405c:	d8000015 	stw	zero,0(sp)
 4004060:	e1fffd17 	ldw	r7,-12(fp)
 4004064:	01810034 	movhi	r6,1024
 4004068:	31903404 	addi	r6,r6,16592
 400406c:	180b883a 	mov	r5,r3
 4004070:	1009883a 	mov	r4,r2
 4004074:	4005a340 	call	4005a34 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
 4004078:	e0bffd17 	ldw	r2,-12(fp)
 400407c:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
 4004080:	e0bffd17 	ldw	r2,-12(fp)
 4004084:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 4004088:	d0e6ee17 	ldw	r3,-25672(gp)
 400408c:	e1fffd17 	ldw	r7,-12(fp)
 4004090:	01810034 	movhi	r6,1024
 4004094:	3190b704 	addi	r6,r6,17116
 4004098:	180b883a 	mov	r5,r3
 400409c:	1009883a 	mov	r4,r2
 40040a0:	40055400 	call	4005540 <alt_alarm_start>
 40040a4:	1000040e 	bge	r2,zero,40040b8 <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
 40040a8:	e0fffd17 	ldw	r3,-12(fp)
 40040ac:	00a00034 	movhi	r2,32768
 40040b0:	10bfffc4 	addi	r2,r2,-1
 40040b4:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
 40040b8:	0001883a 	nop
 40040bc:	e037883a 	mov	sp,fp
 40040c0:	dfc00117 	ldw	ra,4(sp)
 40040c4:	df000017 	ldw	fp,0(sp)
 40040c8:	dec00204 	addi	sp,sp,8
 40040cc:	f800283a 	ret

040040d0 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
 40040d0:	defff804 	addi	sp,sp,-32
 40040d4:	df000715 	stw	fp,28(sp)
 40040d8:	df000704 	addi	fp,sp,28
 40040dc:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
 40040e0:	e0bfff17 	ldw	r2,-4(fp)
 40040e4:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
 40040e8:	e0bffb17 	ldw	r2,-20(fp)
 40040ec:	10800017 	ldw	r2,0(r2)
 40040f0:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 40040f4:	e0bffc17 	ldw	r2,-16(fp)
 40040f8:	10800104 	addi	r2,r2,4
 40040fc:	10800037 	ldwio	r2,0(r2)
 4004100:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
 4004104:	e0bffd17 	ldw	r2,-12(fp)
 4004108:	1080c00c 	andi	r2,r2,768
 400410c:	10006d26 	beq	r2,zero,40042c4 <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
 4004110:	e0bffd17 	ldw	r2,-12(fp)
 4004114:	1080400c 	andi	r2,r2,256
 4004118:	10003526 	beq	r2,zero,40041f0 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
 400411c:	00800074 	movhi	r2,1
 4004120:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4004124:	e0bffb17 	ldw	r2,-20(fp)
 4004128:	10800a17 	ldw	r2,40(r2)
 400412c:	10800044 	addi	r2,r2,1
 4004130:	1081ffcc 	andi	r2,r2,2047
 4004134:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
 4004138:	e0bffb17 	ldw	r2,-20(fp)
 400413c:	10c00b17 	ldw	r3,44(r2)
 4004140:	e0bffe17 	ldw	r2,-8(fp)
 4004144:	18801526 	beq	r3,r2,400419c <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
 4004148:	e0bffc17 	ldw	r2,-16(fp)
 400414c:	10800037 	ldwio	r2,0(r2)
 4004150:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
 4004154:	e0bff917 	ldw	r2,-28(fp)
 4004158:	10a0000c 	andi	r2,r2,32768
 400415c:	10001126 	beq	r2,zero,40041a4 <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 4004160:	e0bffb17 	ldw	r2,-20(fp)
 4004164:	10800a17 	ldw	r2,40(r2)
 4004168:	e0fff917 	ldw	r3,-28(fp)
 400416c:	1809883a 	mov	r4,r3
 4004170:	e0fffb17 	ldw	r3,-20(fp)
 4004174:	1885883a 	add	r2,r3,r2
 4004178:	10800e04 	addi	r2,r2,56
 400417c:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4004180:	e0bffb17 	ldw	r2,-20(fp)
 4004184:	10800a17 	ldw	r2,40(r2)
 4004188:	10800044 	addi	r2,r2,1
 400418c:	10c1ffcc 	andi	r3,r2,2047
 4004190:	e0bffb17 	ldw	r2,-20(fp)
 4004194:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
 4004198:	003fe206 	br	4004124 <__alt_data_end+0xfff04124>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
 400419c:	0001883a 	nop
 40041a0:	00000106 	br	40041a8 <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
 40041a4:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
 40041a8:	e0bff917 	ldw	r2,-28(fp)
 40041ac:	10bfffec 	andhi	r2,r2,65535
 40041b0:	10000f26 	beq	r2,zero,40041f0 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 40041b4:	e0bffb17 	ldw	r2,-20(fp)
 40041b8:	10c00817 	ldw	r3,32(r2)
 40041bc:	00bfff84 	movi	r2,-2
 40041c0:	1886703a 	and	r3,r3,r2
 40041c4:	e0bffb17 	ldw	r2,-20(fp)
 40041c8:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
 40041cc:	e0bffc17 	ldw	r2,-16(fp)
 40041d0:	10800104 	addi	r2,r2,4
 40041d4:	1007883a 	mov	r3,r2
 40041d8:	e0bffb17 	ldw	r2,-20(fp)
 40041dc:	10800817 	ldw	r2,32(r2)
 40041e0:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 40041e4:	e0bffc17 	ldw	r2,-16(fp)
 40041e8:	10800104 	addi	r2,r2,4
 40041ec:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
 40041f0:	e0bffd17 	ldw	r2,-12(fp)
 40041f4:	1080800c 	andi	r2,r2,512
 40041f8:	103fbe26 	beq	r2,zero,40040f4 <__alt_data_end+0xfff040f4>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
 40041fc:	e0bffd17 	ldw	r2,-12(fp)
 4004200:	1004d43a 	srli	r2,r2,16
 4004204:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
 4004208:	00001406 	br	400425c <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
 400420c:	e0bffc17 	ldw	r2,-16(fp)
 4004210:	e0fffb17 	ldw	r3,-20(fp)
 4004214:	18c00d17 	ldw	r3,52(r3)
 4004218:	e13ffb17 	ldw	r4,-20(fp)
 400421c:	20c7883a 	add	r3,r4,r3
 4004220:	18c20e04 	addi	r3,r3,2104
 4004224:	18c00003 	ldbu	r3,0(r3)
 4004228:	18c03fcc 	andi	r3,r3,255
 400422c:	18c0201c 	xori	r3,r3,128
 4004230:	18ffe004 	addi	r3,r3,-128
 4004234:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4004238:	e0bffb17 	ldw	r2,-20(fp)
 400423c:	10800d17 	ldw	r2,52(r2)
 4004240:	10800044 	addi	r2,r2,1
 4004244:	10c1ffcc 	andi	r3,r2,2047
 4004248:	e0bffb17 	ldw	r2,-20(fp)
 400424c:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
 4004250:	e0bffa17 	ldw	r2,-24(fp)
 4004254:	10bfffc4 	addi	r2,r2,-1
 4004258:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
 400425c:	e0bffa17 	ldw	r2,-24(fp)
 4004260:	10000526 	beq	r2,zero,4004278 <altera_avalon_jtag_uart_irq+0x1a8>
 4004264:	e0bffb17 	ldw	r2,-20(fp)
 4004268:	10c00d17 	ldw	r3,52(r2)
 400426c:	e0bffb17 	ldw	r2,-20(fp)
 4004270:	10800c17 	ldw	r2,48(r2)
 4004274:	18bfe51e 	bne	r3,r2,400420c <__alt_data_end+0xfff0420c>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
 4004278:	e0bffa17 	ldw	r2,-24(fp)
 400427c:	103f9d26 	beq	r2,zero,40040f4 <__alt_data_end+0xfff040f4>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 4004280:	e0bffb17 	ldw	r2,-20(fp)
 4004284:	10c00817 	ldw	r3,32(r2)
 4004288:	00bfff44 	movi	r2,-3
 400428c:	1886703a 	and	r3,r3,r2
 4004290:	e0bffb17 	ldw	r2,-20(fp)
 4004294:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 4004298:	e0bffb17 	ldw	r2,-20(fp)
 400429c:	10800017 	ldw	r2,0(r2)
 40042a0:	10800104 	addi	r2,r2,4
 40042a4:	1007883a 	mov	r3,r2
 40042a8:	e0bffb17 	ldw	r2,-20(fp)
 40042ac:	10800817 	ldw	r2,32(r2)
 40042b0:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 40042b4:	e0bffc17 	ldw	r2,-16(fp)
 40042b8:	10800104 	addi	r2,r2,4
 40042bc:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
 40042c0:	003f8c06 	br	40040f4 <__alt_data_end+0xfff040f4>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
 40042c4:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
 40042c8:	0001883a 	nop
 40042cc:	e037883a 	mov	sp,fp
 40042d0:	df000017 	ldw	fp,0(sp)
 40042d4:	dec00104 	addi	sp,sp,4
 40042d8:	f800283a 	ret

040042dc <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
 40042dc:	defff804 	addi	sp,sp,-32
 40042e0:	df000715 	stw	fp,28(sp)
 40042e4:	df000704 	addi	fp,sp,28
 40042e8:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
 40042ec:	e0bffb17 	ldw	r2,-20(fp)
 40042f0:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
 40042f4:	e0bff917 	ldw	r2,-28(fp)
 40042f8:	10800017 	ldw	r2,0(r2)
 40042fc:	10800104 	addi	r2,r2,4
 4004300:	10800037 	ldwio	r2,0(r2)
 4004304:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
 4004308:	e0bffa17 	ldw	r2,-24(fp)
 400430c:	1081000c 	andi	r2,r2,1024
 4004310:	10000b26 	beq	r2,zero,4004340 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
 4004314:	e0bff917 	ldw	r2,-28(fp)
 4004318:	10800017 	ldw	r2,0(r2)
 400431c:	10800104 	addi	r2,r2,4
 4004320:	1007883a 	mov	r3,r2
 4004324:	e0bff917 	ldw	r2,-28(fp)
 4004328:	10800817 	ldw	r2,32(r2)
 400432c:	10810014 	ori	r2,r2,1024
 4004330:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
 4004334:	e0bff917 	ldw	r2,-28(fp)
 4004338:	10000915 	stw	zero,36(r2)
 400433c:	00000a06 	br	4004368 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
 4004340:	e0bff917 	ldw	r2,-28(fp)
 4004344:	10c00917 	ldw	r3,36(r2)
 4004348:	00a00034 	movhi	r2,32768
 400434c:	10bfff04 	addi	r2,r2,-4
 4004350:	10c00536 	bltu	r2,r3,4004368 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
 4004354:	e0bff917 	ldw	r2,-28(fp)
 4004358:	10800917 	ldw	r2,36(r2)
 400435c:	10c00044 	addi	r3,r2,1
 4004360:	e0bff917 	ldw	r2,-28(fp)
 4004364:	10c00915 	stw	r3,36(r2)
 4004368:	d0a6ee17 	ldw	r2,-25672(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
 400436c:	e037883a 	mov	sp,fp
 4004370:	df000017 	ldw	fp,0(sp)
 4004374:	dec00104 	addi	sp,sp,4
 4004378:	f800283a 	ret

0400437c <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
 400437c:	defffd04 	addi	sp,sp,-12
 4004380:	df000215 	stw	fp,8(sp)
 4004384:	df000204 	addi	fp,sp,8
 4004388:	e13ffe15 	stw	r4,-8(fp)
 400438c:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 4004390:	00000506 	br	40043a8 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
 4004394:	e0bfff17 	ldw	r2,-4(fp)
 4004398:	1090000c 	andi	r2,r2,16384
 400439c:	10000226 	beq	r2,zero,40043a8 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
 40043a0:	00bffd44 	movi	r2,-11
 40043a4:	00000b06 	br	40043d4 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 40043a8:	e0bffe17 	ldw	r2,-8(fp)
 40043ac:	10c00d17 	ldw	r3,52(r2)
 40043b0:	e0bffe17 	ldw	r2,-8(fp)
 40043b4:	10800c17 	ldw	r2,48(r2)
 40043b8:	18800526 	beq	r3,r2,40043d0 <altera_avalon_jtag_uart_close+0x54>
 40043bc:	e0bffe17 	ldw	r2,-8(fp)
 40043c0:	10c00917 	ldw	r3,36(r2)
 40043c4:	e0bffe17 	ldw	r2,-8(fp)
 40043c8:	10800117 	ldw	r2,4(r2)
 40043cc:	18bff136 	bltu	r3,r2,4004394 <__alt_data_end+0xfff04394>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 40043d0:	0005883a 	mov	r2,zero
}
 40043d4:	e037883a 	mov	sp,fp
 40043d8:	df000017 	ldw	fp,0(sp)
 40043dc:	dec00104 	addi	sp,sp,4
 40043e0:	f800283a 	ret

040043e4 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
 40043e4:	defffa04 	addi	sp,sp,-24
 40043e8:	df000515 	stw	fp,20(sp)
 40043ec:	df000504 	addi	fp,sp,20
 40043f0:	e13ffd15 	stw	r4,-12(fp)
 40043f4:	e17ffe15 	stw	r5,-8(fp)
 40043f8:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
 40043fc:	00bff9c4 	movi	r2,-25
 4004400:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
 4004404:	e0bffe17 	ldw	r2,-8(fp)
 4004408:	10da8060 	cmpeqi	r3,r2,27137
 400440c:	1800031e 	bne	r3,zero,400441c <altera_avalon_jtag_uart_ioctl+0x38>
 4004410:	109a80a0 	cmpeqi	r2,r2,27138
 4004414:	1000181e 	bne	r2,zero,4004478 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
 4004418:	00002906 	br	40044c0 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
 400441c:	e0bffd17 	ldw	r2,-12(fp)
 4004420:	10c00117 	ldw	r3,4(r2)
 4004424:	00a00034 	movhi	r2,32768
 4004428:	10bfffc4 	addi	r2,r2,-1
 400442c:	18802126 	beq	r3,r2,40044b4 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
 4004430:	e0bfff17 	ldw	r2,-4(fp)
 4004434:	10800017 	ldw	r2,0(r2)
 4004438:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
 400443c:	e0bffc17 	ldw	r2,-16(fp)
 4004440:	10800090 	cmplti	r2,r2,2
 4004444:	1000061e 	bne	r2,zero,4004460 <altera_avalon_jtag_uart_ioctl+0x7c>
 4004448:	e0fffc17 	ldw	r3,-16(fp)
 400444c:	00a00034 	movhi	r2,32768
 4004450:	10bfffc4 	addi	r2,r2,-1
 4004454:	18800226 	beq	r3,r2,4004460 <altera_avalon_jtag_uart_ioctl+0x7c>
 4004458:	e0bffc17 	ldw	r2,-16(fp)
 400445c:	00000206 	br	4004468 <altera_avalon_jtag_uart_ioctl+0x84>
 4004460:	00a00034 	movhi	r2,32768
 4004464:	10bfff84 	addi	r2,r2,-2
 4004468:	e0fffd17 	ldw	r3,-12(fp)
 400446c:	18800115 	stw	r2,4(r3)
      rc = 0;
 4004470:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
 4004474:	00000f06 	br	40044b4 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
 4004478:	e0bffd17 	ldw	r2,-12(fp)
 400447c:	10c00117 	ldw	r3,4(r2)
 4004480:	00a00034 	movhi	r2,32768
 4004484:	10bfffc4 	addi	r2,r2,-1
 4004488:	18800c26 	beq	r3,r2,40044bc <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
 400448c:	e0bffd17 	ldw	r2,-12(fp)
 4004490:	10c00917 	ldw	r3,36(r2)
 4004494:	e0bffd17 	ldw	r2,-12(fp)
 4004498:	10800117 	ldw	r2,4(r2)
 400449c:	1885803a 	cmpltu	r2,r3,r2
 40044a0:	10c03fcc 	andi	r3,r2,255
 40044a4:	e0bfff17 	ldw	r2,-4(fp)
 40044a8:	10c00015 	stw	r3,0(r2)
      rc = 0;
 40044ac:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
 40044b0:	00000206 	br	40044bc <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
 40044b4:	0001883a 	nop
 40044b8:	00000106 	br	40044c0 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
 40044bc:	0001883a 	nop

  default:
    break;
  }

  return rc;
 40044c0:	e0bffb17 	ldw	r2,-20(fp)
}
 40044c4:	e037883a 	mov	sp,fp
 40044c8:	df000017 	ldw	fp,0(sp)
 40044cc:	dec00104 	addi	sp,sp,4
 40044d0:	f800283a 	ret

040044d4 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
 40044d4:	defff304 	addi	sp,sp,-52
 40044d8:	dfc00c15 	stw	ra,48(sp)
 40044dc:	df000b15 	stw	fp,44(sp)
 40044e0:	df000b04 	addi	fp,sp,44
 40044e4:	e13ffc15 	stw	r4,-16(fp)
 40044e8:	e17ffd15 	stw	r5,-12(fp)
 40044ec:	e1bffe15 	stw	r6,-8(fp)
 40044f0:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
 40044f4:	e0bffd17 	ldw	r2,-12(fp)
 40044f8:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 40044fc:	00004706 	br	400461c <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
 4004500:	e0bffc17 	ldw	r2,-16(fp)
 4004504:	10800a17 	ldw	r2,40(r2)
 4004508:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
 400450c:	e0bffc17 	ldw	r2,-16(fp)
 4004510:	10800b17 	ldw	r2,44(r2)
 4004514:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
 4004518:	e0fff717 	ldw	r3,-36(fp)
 400451c:	e0bff817 	ldw	r2,-32(fp)
 4004520:	18800536 	bltu	r3,r2,4004538 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
 4004524:	e0fff717 	ldw	r3,-36(fp)
 4004528:	e0bff817 	ldw	r2,-32(fp)
 400452c:	1885c83a 	sub	r2,r3,r2
 4004530:	e0bff615 	stw	r2,-40(fp)
 4004534:	00000406 	br	4004548 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
 4004538:	00c20004 	movi	r3,2048
 400453c:	e0bff817 	ldw	r2,-32(fp)
 4004540:	1885c83a 	sub	r2,r3,r2
 4004544:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
 4004548:	e0bff617 	ldw	r2,-40(fp)
 400454c:	10001e26 	beq	r2,zero,40045c8 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
 4004550:	e0fffe17 	ldw	r3,-8(fp)
 4004554:	e0bff617 	ldw	r2,-40(fp)
 4004558:	1880022e 	bgeu	r3,r2,4004564 <altera_avalon_jtag_uart_read+0x90>
        n = space;
 400455c:	e0bffe17 	ldw	r2,-8(fp)
 4004560:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
 4004564:	e0bffc17 	ldw	r2,-16(fp)
 4004568:	10c00e04 	addi	r3,r2,56
 400456c:	e0bff817 	ldw	r2,-32(fp)
 4004570:	1885883a 	add	r2,r3,r2
 4004574:	e1bff617 	ldw	r6,-40(fp)
 4004578:	100b883a 	mov	r5,r2
 400457c:	e13ff517 	ldw	r4,-44(fp)
 4004580:	4001a600 	call	4001a60 <memcpy>
      ptr   += n;
 4004584:	e0fff517 	ldw	r3,-44(fp)
 4004588:	e0bff617 	ldw	r2,-40(fp)
 400458c:	1885883a 	add	r2,r3,r2
 4004590:	e0bff515 	stw	r2,-44(fp)
      space -= n;
 4004594:	e0fffe17 	ldw	r3,-8(fp)
 4004598:	e0bff617 	ldw	r2,-40(fp)
 400459c:	1885c83a 	sub	r2,r3,r2
 40045a0:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 40045a4:	e0fff817 	ldw	r3,-32(fp)
 40045a8:	e0bff617 	ldw	r2,-40(fp)
 40045ac:	1885883a 	add	r2,r3,r2
 40045b0:	10c1ffcc 	andi	r3,r2,2047
 40045b4:	e0bffc17 	ldw	r2,-16(fp)
 40045b8:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
 40045bc:	e0bffe17 	ldw	r2,-8(fp)
 40045c0:	00bfcf16 	blt	zero,r2,4004500 <__alt_data_end+0xfff04500>
 40045c4:	00000106 	br	40045cc <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
 40045c8:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
 40045cc:	e0fff517 	ldw	r3,-44(fp)
 40045d0:	e0bffd17 	ldw	r2,-12(fp)
 40045d4:	1880141e 	bne	r3,r2,4004628 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
 40045d8:	e0bfff17 	ldw	r2,-4(fp)
 40045dc:	1090000c 	andi	r2,r2,16384
 40045e0:	1000131e 	bne	r2,zero,4004630 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
 40045e4:	0001883a 	nop
 40045e8:	e0bffc17 	ldw	r2,-16(fp)
 40045ec:	10c00a17 	ldw	r3,40(r2)
 40045f0:	e0bff717 	ldw	r2,-36(fp)
 40045f4:	1880051e 	bne	r3,r2,400460c <altera_avalon_jtag_uart_read+0x138>
 40045f8:	e0bffc17 	ldw	r2,-16(fp)
 40045fc:	10c00917 	ldw	r3,36(r2)
 4004600:	e0bffc17 	ldw	r2,-16(fp)
 4004604:	10800117 	ldw	r2,4(r2)
 4004608:	18bff736 	bltu	r3,r2,40045e8 <__alt_data_end+0xfff045e8>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
 400460c:	e0bffc17 	ldw	r2,-16(fp)
 4004610:	10c00a17 	ldw	r3,40(r2)
 4004614:	e0bff717 	ldw	r2,-36(fp)
 4004618:	18800726 	beq	r3,r2,4004638 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 400461c:	e0bffe17 	ldw	r2,-8(fp)
 4004620:	00bfb716 	blt	zero,r2,4004500 <__alt_data_end+0xfff04500>
 4004624:	00000506 	br	400463c <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
 4004628:	0001883a 	nop
 400462c:	00000306 	br	400463c <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
 4004630:	0001883a 	nop
 4004634:	00000106 	br	400463c <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
 4004638:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
 400463c:	e0fff517 	ldw	r3,-44(fp)
 4004640:	e0bffd17 	ldw	r2,-12(fp)
 4004644:	18801826 	beq	r3,r2,40046a8 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4004648:	0005303a 	rdctl	r2,status
 400464c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4004650:	e0fffb17 	ldw	r3,-20(fp)
 4004654:	00bfff84 	movi	r2,-2
 4004658:	1884703a 	and	r2,r3,r2
 400465c:	1001703a 	wrctl	status,r2
  
  return context;
 4004660:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
 4004664:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 4004668:	e0bffc17 	ldw	r2,-16(fp)
 400466c:	10800817 	ldw	r2,32(r2)
 4004670:	10c00054 	ori	r3,r2,1
 4004674:	e0bffc17 	ldw	r2,-16(fp)
 4004678:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 400467c:	e0bffc17 	ldw	r2,-16(fp)
 4004680:	10800017 	ldw	r2,0(r2)
 4004684:	10800104 	addi	r2,r2,4
 4004688:	1007883a 	mov	r3,r2
 400468c:	e0bffc17 	ldw	r2,-16(fp)
 4004690:	10800817 	ldw	r2,32(r2)
 4004694:	18800035 	stwio	r2,0(r3)
 4004698:	e0bffa17 	ldw	r2,-24(fp)
 400469c:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40046a0:	e0bff917 	ldw	r2,-28(fp)
 40046a4:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
 40046a8:	e0fff517 	ldw	r3,-44(fp)
 40046ac:	e0bffd17 	ldw	r2,-12(fp)
 40046b0:	18800426 	beq	r3,r2,40046c4 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
 40046b4:	e0fff517 	ldw	r3,-44(fp)
 40046b8:	e0bffd17 	ldw	r2,-12(fp)
 40046bc:	1885c83a 	sub	r2,r3,r2
 40046c0:	00000606 	br	40046dc <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
 40046c4:	e0bfff17 	ldw	r2,-4(fp)
 40046c8:	1090000c 	andi	r2,r2,16384
 40046cc:	10000226 	beq	r2,zero,40046d8 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
 40046d0:	00bffd44 	movi	r2,-11
 40046d4:	00000106 	br	40046dc <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
 40046d8:	00bffec4 	movi	r2,-5
}
 40046dc:	e037883a 	mov	sp,fp
 40046e0:	dfc00117 	ldw	ra,4(sp)
 40046e4:	df000017 	ldw	fp,0(sp)
 40046e8:	dec00204 	addi	sp,sp,8
 40046ec:	f800283a 	ret

040046f0 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 40046f0:	defff304 	addi	sp,sp,-52
 40046f4:	dfc00c15 	stw	ra,48(sp)
 40046f8:	df000b15 	stw	fp,44(sp)
 40046fc:	df000b04 	addi	fp,sp,44
 4004700:	e13ffc15 	stw	r4,-16(fp)
 4004704:	e17ffd15 	stw	r5,-12(fp)
 4004708:	e1bffe15 	stw	r6,-8(fp)
 400470c:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
 4004710:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
 4004714:	e0bffd17 	ldw	r2,-12(fp)
 4004718:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 400471c:	00003706 	br	40047fc <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
 4004720:	e0bffc17 	ldw	r2,-16(fp)
 4004724:	10800c17 	ldw	r2,48(r2)
 4004728:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
 400472c:	e0bffc17 	ldw	r2,-16(fp)
 4004730:	10800d17 	ldw	r2,52(r2)
 4004734:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
 4004738:	e0fff917 	ldw	r3,-28(fp)
 400473c:	e0bff517 	ldw	r2,-44(fp)
 4004740:	1880062e 	bgeu	r3,r2,400475c <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
 4004744:	e0fff517 	ldw	r3,-44(fp)
 4004748:	e0bff917 	ldw	r2,-28(fp)
 400474c:	1885c83a 	sub	r2,r3,r2
 4004750:	10bfffc4 	addi	r2,r2,-1
 4004754:	e0bff615 	stw	r2,-40(fp)
 4004758:	00000b06 	br	4004788 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
 400475c:	e0bff517 	ldw	r2,-44(fp)
 4004760:	10000526 	beq	r2,zero,4004778 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
 4004764:	00c20004 	movi	r3,2048
 4004768:	e0bff917 	ldw	r2,-28(fp)
 400476c:	1885c83a 	sub	r2,r3,r2
 4004770:	e0bff615 	stw	r2,-40(fp)
 4004774:	00000406 	br	4004788 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
 4004778:	00c1ffc4 	movi	r3,2047
 400477c:	e0bff917 	ldw	r2,-28(fp)
 4004780:	1885c83a 	sub	r2,r3,r2
 4004784:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
 4004788:	e0bff617 	ldw	r2,-40(fp)
 400478c:	10001e26 	beq	r2,zero,4004808 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
 4004790:	e0fffe17 	ldw	r3,-8(fp)
 4004794:	e0bff617 	ldw	r2,-40(fp)
 4004798:	1880022e 	bgeu	r3,r2,40047a4 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
 400479c:	e0bffe17 	ldw	r2,-8(fp)
 40047a0:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
 40047a4:	e0bffc17 	ldw	r2,-16(fp)
 40047a8:	10c20e04 	addi	r3,r2,2104
 40047ac:	e0bff917 	ldw	r2,-28(fp)
 40047b0:	1885883a 	add	r2,r3,r2
 40047b4:	e1bff617 	ldw	r6,-40(fp)
 40047b8:	e17ffd17 	ldw	r5,-12(fp)
 40047bc:	1009883a 	mov	r4,r2
 40047c0:	4001a600 	call	4001a60 <memcpy>
      ptr   += n;
 40047c4:	e0fffd17 	ldw	r3,-12(fp)
 40047c8:	e0bff617 	ldw	r2,-40(fp)
 40047cc:	1885883a 	add	r2,r3,r2
 40047d0:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
 40047d4:	e0fffe17 	ldw	r3,-8(fp)
 40047d8:	e0bff617 	ldw	r2,-40(fp)
 40047dc:	1885c83a 	sub	r2,r3,r2
 40047e0:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 40047e4:	e0fff917 	ldw	r3,-28(fp)
 40047e8:	e0bff617 	ldw	r2,-40(fp)
 40047ec:	1885883a 	add	r2,r3,r2
 40047f0:	10c1ffcc 	andi	r3,r2,2047
 40047f4:	e0bffc17 	ldw	r2,-16(fp)
 40047f8:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 40047fc:	e0bffe17 	ldw	r2,-8(fp)
 4004800:	00bfc716 	blt	zero,r2,4004720 <__alt_data_end+0xfff04720>
 4004804:	00000106 	br	400480c <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
 4004808:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400480c:	0005303a 	rdctl	r2,status
 4004810:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4004814:	e0fffb17 	ldw	r3,-20(fp)
 4004818:	00bfff84 	movi	r2,-2
 400481c:	1884703a 	and	r2,r3,r2
 4004820:	1001703a 	wrctl	status,r2
  
  return context;
 4004824:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
 4004828:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 400482c:	e0bffc17 	ldw	r2,-16(fp)
 4004830:	10800817 	ldw	r2,32(r2)
 4004834:	10c00094 	ori	r3,r2,2
 4004838:	e0bffc17 	ldw	r2,-16(fp)
 400483c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 4004840:	e0bffc17 	ldw	r2,-16(fp)
 4004844:	10800017 	ldw	r2,0(r2)
 4004848:	10800104 	addi	r2,r2,4
 400484c:	1007883a 	mov	r3,r2
 4004850:	e0bffc17 	ldw	r2,-16(fp)
 4004854:	10800817 	ldw	r2,32(r2)
 4004858:	18800035 	stwio	r2,0(r3)
 400485c:	e0bffa17 	ldw	r2,-24(fp)
 4004860:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4004864:	e0bff817 	ldw	r2,-32(fp)
 4004868:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
 400486c:	e0bffe17 	ldw	r2,-8(fp)
 4004870:	0080100e 	bge	zero,r2,40048b4 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
 4004874:	e0bfff17 	ldw	r2,-4(fp)
 4004878:	1090000c 	andi	r2,r2,16384
 400487c:	1000101e 	bne	r2,zero,40048c0 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
 4004880:	0001883a 	nop
 4004884:	e0bffc17 	ldw	r2,-16(fp)
 4004888:	10c00d17 	ldw	r3,52(r2)
 400488c:	e0bff517 	ldw	r2,-44(fp)
 4004890:	1880051e 	bne	r3,r2,40048a8 <altera_avalon_jtag_uart_write+0x1b8>
 4004894:	e0bffc17 	ldw	r2,-16(fp)
 4004898:	10c00917 	ldw	r3,36(r2)
 400489c:	e0bffc17 	ldw	r2,-16(fp)
 40048a0:	10800117 	ldw	r2,4(r2)
 40048a4:	18bff736 	bltu	r3,r2,4004884 <__alt_data_end+0xfff04884>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
 40048a8:	e0bffc17 	ldw	r2,-16(fp)
 40048ac:	10800917 	ldw	r2,36(r2)
 40048b0:	1000051e 	bne	r2,zero,40048c8 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
 40048b4:	e0bffe17 	ldw	r2,-8(fp)
 40048b8:	00bfd016 	blt	zero,r2,40047fc <__alt_data_end+0xfff047fc>
 40048bc:	00000306 	br	40048cc <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
 40048c0:	0001883a 	nop
 40048c4:	00000106 	br	40048cc <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
 40048c8:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
 40048cc:	e0fffd17 	ldw	r3,-12(fp)
 40048d0:	e0bff717 	ldw	r2,-36(fp)
 40048d4:	18800426 	beq	r3,r2,40048e8 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
 40048d8:	e0fffd17 	ldw	r3,-12(fp)
 40048dc:	e0bff717 	ldw	r2,-36(fp)
 40048e0:	1885c83a 	sub	r2,r3,r2
 40048e4:	00000606 	br	4004900 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
 40048e8:	e0bfff17 	ldw	r2,-4(fp)
 40048ec:	1090000c 	andi	r2,r2,16384
 40048f0:	10000226 	beq	r2,zero,40048fc <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
 40048f4:	00bffd44 	movi	r2,-11
 40048f8:	00000106 	br	4004900 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
 40048fc:	00bffec4 	movi	r2,-5
}
 4004900:	e037883a 	mov	sp,fp
 4004904:	dfc00117 	ldw	ra,4(sp)
 4004908:	df000017 	ldw	fp,0(sp)
 400490c:	dec00204 	addi	sp,sp,8
 4004910:	f800283a 	ret

04004914 <altera_avalon_mailbox_identify>:
 * Check an instance open match
 * with the callback register
 */

static void altera_avalon_mailbox_identify (altera_avalon_mailbox_dev *dev)
{
 4004914:	defffd04 	addi	sp,sp,-12
 4004918:	df000215 	stw	fp,8(sp)
 400491c:	df000204 	addi	fp,sp,8
 4004920:	e13fff15 	stw	r4,-4(fp)
    /* Random signature to test mailbox ownership */
    alt_u32 magic_num = 0x3A11B045;
 4004924:	008e84b4 	movhi	r2,14866
 4004928:	10ac1144 	addi	r2,r2,-20411
 400492c:	e0bffe15 	stw	r2,-8(fp)

    IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST, magic_num);
 4004930:	e0bfff17 	ldw	r2,-4(fp)
 4004934:	10800a17 	ldw	r2,40(r2)
 4004938:	10800104 	addi	r2,r2,4
 400493c:	1007883a 	mov	r3,r2
 4004940:	e0bffe17 	ldw	r2,-8(fp)
 4004944:	18800035 	stwio	r2,0(r3)
    if((IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST)) == magic_num)
 4004948:	e0bfff17 	ldw	r2,-4(fp)
 400494c:	10800a17 	ldw	r2,40(r2)
 4004950:	10800104 	addi	r2,r2,4
 4004954:	10800037 	ldwio	r2,0(r2)
 4004958:	1007883a 	mov	r3,r2
 400495c:	e0bffe17 	ldw	r2,-8(fp)
 4004960:	1880081e 	bne	r3,r2,4004984 <altera_avalon_mailbox_identify+0x70>
    {
        dev-> mbox_type = MBOX_TX;
 4004964:	e0bfff17 	ldw	r2,-4(fp)
 4004968:	10000f15 	stw	zero,60(r2)
        /* Clear message_ptr to default */
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST, 0x0);
 400496c:	e0bfff17 	ldw	r2,-4(fp)
 4004970:	10800a17 	ldw	r2,40(r2)
 4004974:	10800104 	addi	r2,r2,4
 4004978:	0007883a 	mov	r3,zero
 400497c:	10c00035 	stwio	r3,0(r2)
    } else
    {
	    dev->mbox_type = MBOX_RX;
    }
}
 4004980:	00000306 	br	4004990 <altera_avalon_mailbox_identify+0x7c>
        dev-> mbox_type = MBOX_TX;
        /* Clear message_ptr to default */
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST, 0x0);
    } else
    {
	    dev->mbox_type = MBOX_RX;
 4004984:	e0bfff17 	ldw	r2,-4(fp)
 4004988:	00c00044 	movi	r3,1
 400498c:	10c00f15 	stw	r3,60(r2)
    }
}
 4004990:	0001883a 	nop
 4004994:	e037883a 	mov	sp,fp
 4004998:	df000017 	ldw	fp,0(sp)
 400499c:	dec00104 	addi	sp,sp,4
 40049a0:	f800283a 	ret

040049a4 <altera_avalon_mailbox_post>:
/*
 *   altera_avalon_mailbox_post
 *   This function post message out through sender mailbox
 */
static alt_32 altera_avalon_mailbox_post (altera_avalon_mailbox_dev *dev,  void *message)
{
 40049a4:	defffc04 	addi	sp,sp,-16
 40049a8:	df000315 	stw	fp,12(sp)
 40049ac:	df000304 	addi	fp,sp,12
 40049b0:	e13ffe15 	stw	r4,-8(fp)
 40049b4:	e17fff15 	stw	r5,-4(fp)
    alt_u32 *mbox_msg = (alt_u32*) message ;
 40049b8:	e0bfff17 	ldw	r2,-4(fp)
 40049bc:	e0bffd15 	stw	r2,-12(fp)

    if (mbox_msg != NULL) {
 40049c0:	e0bffd17 	ldw	r2,-12(fp)
 40049c4:	10001026 	beq	r2,zero,4004a08 <altera_avalon_mailbox_post+0x64>
        /* When message space available, post the message out */
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST, mbox_msg[1]);
 40049c8:	e0bffe17 	ldw	r2,-8(fp)
 40049cc:	10800a17 	ldw	r2,40(r2)
 40049d0:	10800104 	addi	r2,r2,4
 40049d4:	1007883a 	mov	r3,r2
 40049d8:	e0bffd17 	ldw	r2,-12(fp)
 40049dc:	10800104 	addi	r2,r2,4
 40049e0:	10800017 	ldw	r2,0(r2)
 40049e4:	18800035 	stwio	r2,0(r3)
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_CMD_OFST, mbox_msg[0]);
 40049e8:	e0bffe17 	ldw	r2,-8(fp)
 40049ec:	10800a17 	ldw	r2,40(r2)
 40049f0:	1007883a 	mov	r3,r2
 40049f4:	e0bffd17 	ldw	r2,-12(fp)
 40049f8:	10800017 	ldw	r2,0(r2)
 40049fc:	18800035 	stwio	r2,0(r3)
        return 0;
 4004a00:	0005883a 	mov	r2,zero
 4004a04:	00000106 	br	4004a0c <altera_avalon_mailbox_post+0x68>
    }
    /* Invalid NULL message received */
    return -EINVAL;
 4004a08:	00bffa84 	movi	r2,-22
}
 4004a0c:	e037883a 	mov	sp,fp
 4004a10:	df000017 	ldw	fp,0(sp)
 4004a14:	dec00104 	addi	sp,sp,4
 4004a18:	f800283a 	ret

04004a1c <altera_avalon_mailbox_simple_tx_isr>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_mailbox_simple_tx_isr(void *context)
#else
static void altera_avalon_mailbox_simple_tx_isr(void *context, alt_u32 id)
#endif
{
 4004a1c:	defff604 	addi	sp,sp,-40
 4004a20:	dfc00915 	stw	ra,36(sp)
 4004a24:	df000815 	stw	fp,32(sp)
 4004a28:	df000804 	addi	fp,sp,32
 4004a2c:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_mailbox_dev *dev = (altera_avalon_mailbox_dev*) context;
 4004a30:	e0bfff17 	ldw	r2,-4(fp)
 4004a34:	e0bff815 	stw	r2,-32(fp)
    int status = 0;
 4004a38:	e03ff915 	stw	zero,-28(fp)
    alt_u32 data;
    alt_irq_context cpu_sr;
    alt_u32 *message = dev->mbox_msg;
 4004a3c:	e0bff817 	ldw	r2,-32(fp)
 4004a40:	10801017 	ldw	r2,64(r2)
 4004a44:	e0bffa15 	stw	r2,-24(fp)

    /* Mask mailbox interrupt */
    data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST) &
 4004a48:	e0bff817 	ldw	r2,-32(fp)
 4004a4c:	10800a17 	ldw	r2,40(r2)
 4004a50:	10800304 	addi	r2,r2,12
 4004a54:	10800037 	ldwio	r2,0(r2)
 4004a58:	1007883a 	mov	r3,r2
 4004a5c:	00bfff44 	movi	r2,-3
 4004a60:	1884703a 	and	r2,r3,r2
 4004a64:	e0bffb15 	stw	r2,-20(fp)
               (~ALTERA_AVALON_MAILBOX_SIMPLE_INTR_SPACE_MSK);
    IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
 4004a68:	e0bff817 	ldw	r2,-32(fp)
 4004a6c:	10800a17 	ldw	r2,40(r2)
 4004a70:	10800304 	addi	r2,r2,12
 4004a74:	1007883a 	mov	r3,r2
 4004a78:	e0bffb17 	ldw	r2,-20(fp)
 4004a7c:	18800035 	stwio	r2,0(r3)

    if (message != NULL)
 4004a80:	e0bffa17 	ldw	r2,-24(fp)
 4004a84:	10002d26 	beq	r2,zero,4004b3c <altera_avalon_mailbox_simple_tx_isr+0x120>
    {
        /* Post out message requested */
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST, message[1]);
 4004a88:	e0bff817 	ldw	r2,-32(fp)
 4004a8c:	10800a17 	ldw	r2,40(r2)
 4004a90:	10800104 	addi	r2,r2,4
 4004a94:	1007883a 	mov	r3,r2
 4004a98:	e0bffa17 	ldw	r2,-24(fp)
 4004a9c:	10800104 	addi	r2,r2,4
 4004aa0:	10800017 	ldw	r2,0(r2)
 4004aa4:	18800035 	stwio	r2,0(r3)
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_CMD_OFST, message[0]);
 4004aa8:	e0bff817 	ldw	r2,-32(fp)
 4004aac:	10800a17 	ldw	r2,40(r2)
 4004ab0:	1007883a 	mov	r3,r2
 4004ab4:	e0bffa17 	ldw	r2,-24(fp)
 4004ab8:	10800017 	ldw	r2,0(r2)
 4004abc:	18800035 	stwio	r2,0(r3)
    /*
     * Other interrupts are explicitly disabled if callbacks are registered
     * because there is no guarantee that they are preemption-safe.
     */
        status = (IORD_ALTERA_AVALON_MAILBOX_STS(dev->base)
 4004ac0:	e0bff817 	ldw	r2,-32(fp)
 4004ac4:	10800a17 	ldw	r2,40(r2)
 4004ac8:	10800204 	addi	r2,r2,8
 4004acc:	10800037 	ldwio	r2,0(r2)
        		  & ALTERA_AVALON_MAILBOX_SIMPLE_STS_FULL_MSK) >> 1;
 4004ad0:	1080008c 	andi	r2,r2,2
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_CMD_OFST, message[0]);
    /*
     * Other interrupts are explicitly disabled if callbacks are registered
     * because there is no guarantee that they are preemption-safe.
     */
        status = (IORD_ALTERA_AVALON_MAILBOX_STS(dev->base)
 4004ad4:	1005d07a 	srai	r2,r2,1
 4004ad8:	e0bff915 	stw	r2,-28(fp)
        		  & ALTERA_AVALON_MAILBOX_SIMPLE_STS_FULL_MSK) >> 1;
        if (dev->tx_cb)
 4004adc:	e0bff817 	ldw	r2,-32(fp)
 4004ae0:	10800d17 	ldw	r2,52(r2)
 4004ae4:	10001126 	beq	r2,zero,4004b2c <altera_avalon_mailbox_simple_tx_isr+0x110>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4004ae8:	0005303a 	rdctl	r2,status
 4004aec:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4004af0:	e0fffd17 	ldw	r3,-12(fp)
 4004af4:	00bfff84 	movi	r2,-2
 4004af8:	1884703a 	and	r2,r3,r2
 4004afc:	1001703a 	wrctl	status,r2
  
  return context;
 4004b00:	e0bffd17 	ldw	r2,-12(fp)
        {
            cpu_sr = alt_irq_disable_all();
 4004b04:	e0bffc15 	stw	r2,-16(fp)
  	        (dev->tx_cb)(message, status);
 4004b08:	e0bff817 	ldw	r2,-32(fp)
 4004b0c:	10800d17 	ldw	r2,52(r2)
 4004b10:	e17ff917 	ldw	r5,-28(fp)
 4004b14:	e13ffa17 	ldw	r4,-24(fp)
 4004b18:	103ee83a 	callr	r2
 4004b1c:	e0bffc17 	ldw	r2,-16(fp)
 4004b20:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4004b24:	e0bffe17 	ldw	r2,-8(fp)
 4004b28:	1001703a 	wrctl	status,r2
            alt_irq_enable_all(cpu_sr);
        }
        /* Clear mailbox message to NULL after message being posted */
        dev->mbox_msg = NULL;
 4004b2c:	e0bff817 	ldw	r2,-32(fp)
 4004b30:	10001015 	stw	zero,64(r2)
        dev->lock = 0;
 4004b34:	e0bff817 	ldw	r2,-32(fp)
 4004b38:	10001105 	stb	zero,68(r2)
    }
}
 4004b3c:	0001883a 	nop
 4004b40:	e037883a 	mov	sp,fp
 4004b44:	dfc00117 	ldw	ra,4(sp)
 4004b48:	df000017 	ldw	fp,0(sp)
 4004b4c:	dec00204 	addi	sp,sp,8
 4004b50:	f800283a 	ret

04004b54 <altera_avalon_mailbox_simple_rx_isr>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_mailbox_simple_rx_isr(void *context)
#else
static void altera_avalon_mailbox_simple_rx_isr(void *context, alt_u32 id)
#endif
{
 4004b54:	defff704 	addi	sp,sp,-36
 4004b58:	dfc00815 	stw	ra,32(sp)
 4004b5c:	df000715 	stw	fp,28(sp)
 4004b60:	df000704 	addi	fp,sp,28
 4004b64:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_mailbox_dev *dev = (altera_avalon_mailbox_dev*) context;
 4004b68:	e0bfff17 	ldw	r2,-4(fp)
 4004b6c:	e0bff915 	stw	r2,-28(fp)
    alt_irq_context cpu_sr;
    alt_u32 inbox[2];

    inbox[1] = (IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST));
 4004b70:	e0bff917 	ldw	r2,-28(fp)
 4004b74:	10800a17 	ldw	r2,40(r2)
 4004b78:	10800104 	addi	r2,r2,4
 4004b7c:	10800037 	ldwio	r2,0(r2)
 4004b80:	e0bffe15 	stw	r2,-8(fp)
    inbox[0] = (IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_CMD_OFST));
 4004b84:	e0bff917 	ldw	r2,-28(fp)
 4004b88:	10800a17 	ldw	r2,40(r2)
 4004b8c:	10800037 	ldwio	r2,0(r2)
 4004b90:	e0bffd15 	stw	r2,-12(fp)

    /*
     * Other interrupts are explicitly disabled if callbacks are registered
     * because there is no guarantee that they are preemption-safe.
     */
    if (dev->rx_cb)
 4004b94:	e0bff917 	ldw	r2,-28(fp)
 4004b98:	10800e17 	ldw	r2,56(r2)
 4004b9c:	10001126 	beq	r2,zero,4004be4 <altera_avalon_mailbox_simple_rx_isr+0x90>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4004ba0:	0005303a 	rdctl	r2,status
 4004ba4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4004ba8:	e0fffb17 	ldw	r3,-20(fp)
 4004bac:	00bfff84 	movi	r2,-2
 4004bb0:	1884703a 	and	r2,r3,r2
 4004bb4:	1001703a 	wrctl	status,r2
  
  return context;
 4004bb8:	e0bffb17 	ldw	r2,-20(fp)
    {
        cpu_sr = alt_irq_disable_all();
 4004bbc:	e0bffa15 	stw	r2,-24(fp)
        (dev->rx_cb)(inbox);
 4004bc0:	e0bff917 	ldw	r2,-28(fp)
 4004bc4:	10800e17 	ldw	r2,56(r2)
 4004bc8:	e0fffd04 	addi	r3,fp,-12
 4004bcc:	1809883a 	mov	r4,r3
 4004bd0:	103ee83a 	callr	r2
 4004bd4:	e0bffa17 	ldw	r2,-24(fp)
 4004bd8:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4004bdc:	e0bffc17 	ldw	r2,-16(fp)
 4004be0:	1001703a 	wrctl	status,r2
        alt_irq_enable_all(cpu_sr);
    }
}
 4004be4:	0001883a 	nop
 4004be8:	e037883a 	mov	sp,fp
 4004bec:	dfc00117 	ldw	ra,4(sp)
 4004bf0:	df000017 	ldw	fp,0(sp)
 4004bf4:	dec00204 	addi	sp,sp,8
 4004bf8:	f800283a 	ret

04004bfc <altera_avalon_mailbox_simple_init>:
 * Altera avalon mailbox init
 * Initialize mailbox device and identify sender/receiver mailbox
 */
void altera_avalon_mailbox_simple_init (altera_avalon_mailbox_dev *dev,
		                               int intr_id, int irq)
{
 4004bfc:	defffb04 	addi	sp,sp,-20
 4004c00:	dfc00415 	stw	ra,16(sp)
 4004c04:	df000315 	stw	fp,12(sp)
 4004c08:	df000304 	addi	fp,sp,12
 4004c0c:	e13ffd15 	stw	r4,-12(fp)
 4004c10:	e17ffe15 	stw	r5,-8(fp)
 4004c14:	e1bfff15 	stw	r6,-4(fp)
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_mailbox_simple_list);
 4004c18:	d1600b04 	addi	r5,gp,-32724
 4004c1c:	e13ffd17 	ldw	r4,-12(fp)
 4004c20:	40058200 	call	4005820 <alt_dev_llist_insert>
    
    dev->mailbox_irq    = irq;
 4004c24:	e0ffff17 	ldw	r3,-4(fp)
 4004c28:	e0bffd17 	ldw	r2,-12(fp)
 4004c2c:	10c00b15 	stw	r3,44(r2)
    dev->mailbox_intr_ctrl_id = intr_id;
 4004c30:	e0fffe17 	ldw	r3,-8(fp)
 4004c34:	e0bffd17 	ldw	r2,-12(fp)
 4004c38:	10c00c15 	stw	r3,48(r2)
    dev->rx_cb = NULL;
 4004c3c:	e0bffd17 	ldw	r2,-12(fp)
 4004c40:	10000e15 	stw	zero,56(r2)
    dev->tx_cb = NULL;
 4004c44:	e0bffd17 	ldw	r2,-12(fp)
 4004c48:	10000d15 	stw	zero,52(r2)
    dev->mbox_msg = NULL;
 4004c4c:	e0bffd17 	ldw	r2,-12(fp)
 4004c50:	10001015 	stw	zero,64(r2)
    
    ALT_SEM_CREATE (&dev->write_lock, 1);

    altera_avalon_mailbox_identify(dev);
 4004c54:	e13ffd17 	ldw	r4,-12(fp)
 4004c58:	40049140 	call	4004914 <altera_avalon_mailbox_identify>
}
 4004c5c:	0001883a 	nop
 4004c60:	e037883a 	mov	sp,fp
 4004c64:	dfc00117 	ldw	ra,4(sp)
 4004c68:	df000017 	ldw	fp,0(sp)
 4004c6c:	dec00204 	addi	sp,sp,8
 4004c70:	f800283a 	ret

04004c74 <altera_avalon_mailbox_open>:
 * Search the list of registered mailboxes for one with the supplied name.
 * The return value will be NULL on failure, and non-NULL otherwise.
 */
altera_avalon_mailbox_dev* altera_avalon_mailbox_open (const char *name,
		altera_mailbox_tx_cb tx_callback, altera_mailbox_rx_cb rx_callback)
{
 4004c74:	defff804 	addi	sp,sp,-32
 4004c78:	dfc00715 	stw	ra,28(sp)
 4004c7c:	df000615 	stw	fp,24(sp)
 4004c80:	df000604 	addi	fp,sp,24
 4004c84:	e13ffd15 	stw	r4,-12(fp)
 4004c88:	e17ffe15 	stw	r5,-8(fp)
 4004c8c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_mailbox_dev *dev;
    alt_u32 data;

    /* Find requested device */
    dev = (altera_avalon_mailbox_dev*) alt_find_dev (name, &alt_mailbox_simple_list);
 4004c90:	d1600b04 	addi	r5,gp,-32724
 4004c94:	e13ffd17 	ldw	r4,-12(fp)
 4004c98:	40059840 	call	4005984 <alt_find_dev>
 4004c9c:	e0bffb15 	stw	r2,-20(fp)
    if (dev == NULL)
 4004ca0:	e0bffb17 	ldw	r2,-20(fp)
 4004ca4:	1000021e 	bne	r2,zero,4004cb0 <altera_avalon_mailbox_open+0x3c>
    {
        return NULL;
 4004ca8:	0005883a 	mov	r2,zero
 4004cac:	00006506 	br	4004e44 <altera_avalon_mailbox_open+0x1d0>
    }

    /* Mask mailbox interrupt before ISR is being registered. */
    data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST);
 4004cb0:	e0bffb17 	ldw	r2,-20(fp)
 4004cb4:	10800a17 	ldw	r2,40(r2)
 4004cb8:	10800304 	addi	r2,r2,12
 4004cbc:	10800037 	ldwio	r2,0(r2)
 4004cc0:	e0bffc15 	stw	r2,-16(fp)
    if (dev->mbox_type == MBOX_TX) {
 4004cc4:	e0bffb17 	ldw	r2,-20(fp)
 4004cc8:	10800f17 	ldw	r2,60(r2)
 4004ccc:	1000081e 	bne	r2,zero,4004cf0 <altera_avalon_mailbox_open+0x7c>
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, \
 4004cd0:	e0bffb17 	ldw	r2,-20(fp)
 4004cd4:	10800a17 	ldw	r2,40(r2)
 4004cd8:	10800304 	addi	r2,r2,12
 4004cdc:	1009883a 	mov	r4,r2
 4004ce0:	e0fffc17 	ldw	r3,-16(fp)
 4004ce4:	00bfff44 	movi	r2,-3
 4004ce8:	1884703a 	and	r2,r3,r2
 4004cec:	20800035 	stwio	r2,0(r4)
            (data & ~(ALTERA_AVALON_MAILBOX_SIMPLE_INTR_SPACE_MSK)));
    }
    if (dev->mbox_type == MBOX_RX) {
 4004cf0:	e0bffb17 	ldw	r2,-20(fp)
 4004cf4:	10800f17 	ldw	r2,60(r2)
 4004cf8:	10800058 	cmpnei	r2,r2,1
 4004cfc:	1000081e 	bne	r2,zero,4004d20 <altera_avalon_mailbox_open+0xac>
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, \
 4004d00:	e0bffb17 	ldw	r2,-20(fp)
 4004d04:	10800a17 	ldw	r2,40(r2)
 4004d08:	10800304 	addi	r2,r2,12
 4004d0c:	1009883a 	mov	r4,r2
 4004d10:	e0fffc17 	ldw	r3,-16(fp)
 4004d14:	00bfff84 	movi	r2,-2
 4004d18:	1884703a 	and	r2,r3,r2
 4004d1c:	20800035 	stwio	r2,0(r4)
    }

    /* If IRQ not connected, return device pointer without ISR register,
     * in polling mode.
     */
    if (dev->mailbox_irq == ALT_IRQ_NOT_CONNECTED)
 4004d20:	e0bffb17 	ldw	r2,-20(fp)
 4004d24:	10800b17 	ldw	r2,44(r2)
 4004d28:	10bfffd8 	cmpnei	r2,r2,-1
 4004d2c:	1000021e 	bne	r2,zero,4004d38 <altera_avalon_mailbox_open+0xc4>
        return dev;
 4004d30:	e0bffb17 	ldw	r2,-20(fp)
 4004d34:	00004306 	br	4004e44 <altera_avalon_mailbox_open+0x1d0>

    /* For IRQ connected case */

    if ((tx_callback == NULL) && (rx_callback == NULL))
 4004d38:	e0bffe17 	ldw	r2,-8(fp)
 4004d3c:	1000041e 	bne	r2,zero,4004d50 <altera_avalon_mailbox_open+0xdc>
 4004d40:	e0bfff17 	ldw	r2,-4(fp)
 4004d44:	1000021e 	bne	r2,zero,4004d50 <altera_avalon_mailbox_open+0xdc>
    {
    /* No callback, polling mode */
        return dev;
 4004d48:	e0bffb17 	ldw	r2,-20(fp)
 4004d4c:	00003d06 	br	4004e44 <altera_avalon_mailbox_open+0x1d0>
    }

    /* Ensure user correctly use the mailbox
     * Return - Null if wrong direction set
     */
    if (((dev->mbox_type == MBOX_TX) && (rx_callback != NULL)) ||
 4004d50:	e0bffb17 	ldw	r2,-20(fp)
 4004d54:	10800f17 	ldw	r2,60(r2)
 4004d58:	1000021e 	bne	r2,zero,4004d64 <altera_avalon_mailbox_open+0xf0>
 4004d5c:	e0bfff17 	ldw	r2,-4(fp)
 4004d60:	1000061e 	bne	r2,zero,4004d7c <altera_avalon_mailbox_open+0x108>
	    ((dev->mbox_type == MBOX_RX) && (tx_callback != NULL)))
 4004d64:	e0bffb17 	ldw	r2,-20(fp)
 4004d68:	10800f17 	ldw	r2,60(r2)
    }

    /* Ensure user correctly use the mailbox
     * Return - Null if wrong direction set
     */
    if (((dev->mbox_type == MBOX_TX) && (rx_callback != NULL)) ||
 4004d6c:	10800058 	cmpnei	r2,r2,1
 4004d70:	1000041e 	bne	r2,zero,4004d84 <altera_avalon_mailbox_open+0x110>
	    ((dev->mbox_type == MBOX_RX) && (tx_callback != NULL)))
 4004d74:	e0bffe17 	ldw	r2,-8(fp)
 4004d78:	10000226 	beq	r2,zero,4004d84 <altera_avalon_mailbox_open+0x110>
  	  /* Invalid callback  */
        return NULL;
 4004d7c:	0005883a 	mov	r2,zero
 4004d80:	00003006 	br	4004e44 <altera_avalon_mailbox_open+0x1d0>

    /* IRQ is valid register callback
     * to current mailbox device
     */
    dev->tx_cb  = tx_callback;
 4004d84:	e0bffb17 	ldw	r2,-20(fp)
 4004d88:	e0fffe17 	ldw	r3,-8(fp)
 4004d8c:	10c00d15 	stw	r3,52(r2)
    dev->rx_cb  = rx_callback;
 4004d90:	e0bffb17 	ldw	r2,-20(fp)
 4004d94:	e0ffff17 	ldw	r3,-4(fp)
 4004d98:	10c00e15 	stw	r3,56(r2)

    /* Register Mailbox's ISR */
    if (dev->mbox_type == MBOX_TX)
 4004d9c:	e0bffb17 	ldw	r2,-20(fp)
 4004da0:	10800f17 	ldw	r2,60(r2)
 4004da4:	10000b1e 	bne	r2,zero,4004dd4 <altera_avalon_mailbox_open+0x160>
    {
    #ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_ic_isr_register(dev->mailbox_intr_ctrl_id, dev->mailbox_irq, altera_avalon_mailbox_simple_tx_isr,
 4004da8:	e0bffb17 	ldw	r2,-20(fp)
 4004dac:	10c00c17 	ldw	r3,48(r2)
 4004db0:	e0bffb17 	ldw	r2,-20(fp)
 4004db4:	10800b17 	ldw	r2,44(r2)
 4004db8:	d8000015 	stw	zero,0(sp)
 4004dbc:	e1fffb17 	ldw	r7,-20(fp)
 4004dc0:	01810034 	movhi	r6,1024
 4004dc4:	31928704 	addi	r6,r6,18972
 4004dc8:	100b883a 	mov	r5,r2
 4004dcc:	1809883a 	mov	r4,r3
 4004dd0:	4005a340 	call	4005a34 <alt_ic_isr_register>
    #else
        alt_irq_register(dev->mailbox_irq, dev, altera_avalon_mailbox_simple_tx_isr);
    #endif
    }
  
    if (dev->mbox_type == MBOX_RX)
 4004dd4:	e0bffb17 	ldw	r2,-20(fp)
 4004dd8:	10800f17 	ldw	r2,60(r2)
 4004ddc:	10800058 	cmpnei	r2,r2,1
 4004de0:	1000171e 	bne	r2,zero,4004e40 <altera_avalon_mailbox_open+0x1cc>
    {
    #ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_ic_isr_register(dev->mailbox_intr_ctrl_id, dev->mailbox_irq, altera_avalon_mailbox_simple_rx_isr,
 4004de4:	e0bffb17 	ldw	r2,-20(fp)
 4004de8:	10c00c17 	ldw	r3,48(r2)
 4004dec:	e0bffb17 	ldw	r2,-20(fp)
 4004df0:	10800b17 	ldw	r2,44(r2)
 4004df4:	d8000015 	stw	zero,0(sp)
 4004df8:	e1fffb17 	ldw	r7,-20(fp)
 4004dfc:	01810034 	movhi	r6,1024
 4004e00:	3192d504 	addi	r6,r6,19284
 4004e04:	100b883a 	mov	r5,r2
 4004e08:	1809883a 	mov	r4,r3
 4004e0c:	4005a340 	call	4005a34 <alt_ic_isr_register>
                            dev, NULL);
    #else
        alt_irq_register(dev->mailbox_irq, dev, altera_avalon_mailbox_simple_rx_isr);
    #endif
        /* Enable Receiver interrupt to listen mode */
        data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST) |
 4004e10:	e0bffb17 	ldw	r2,-20(fp)
 4004e14:	10800a17 	ldw	r2,40(r2)
 4004e18:	10800304 	addi	r2,r2,12
 4004e1c:	10800037 	ldwio	r2,0(r2)
 4004e20:	10800054 	ori	r2,r2,1
 4004e24:	e0bffc15 	stw	r2,-16(fp)
  	             (ALTERA_AVALON_MAILBOX_SIMPLE_INTR_PEN_MSK);
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
 4004e28:	e0bffb17 	ldw	r2,-20(fp)
 4004e2c:	10800a17 	ldw	r2,40(r2)
 4004e30:	10800304 	addi	r2,r2,12
 4004e34:	1007883a 	mov	r3,r2
 4004e38:	e0bffc17 	ldw	r2,-16(fp)
 4004e3c:	18800035 	stwio	r2,0(r3)
    }
    return dev;
 4004e40:	e0bffb17 	ldw	r2,-20(fp)
}
 4004e44:	e037883a 	mov	sp,fp
 4004e48:	dfc00117 	ldw	ra,4(sp)
 4004e4c:	df000017 	ldw	fp,0(sp)
 4004e50:	dec00204 	addi	sp,sp,8
 4004e54:	f800283a 	ret

04004e58 <altera_avalon_mailbox_close>:
/*
 * altera_avalon_mailbox_close
 * Disable mailbox interrupt and irq
 */
void altera_avalon_mailbox_close (altera_avalon_mailbox_dev *dev)
{
 4004e58:	defffb04 	addi	sp,sp,-20
 4004e5c:	dfc00415 	stw	ra,16(sp)
 4004e60:	df000315 	stw	fp,12(sp)
 4004e64:	df000304 	addi	fp,sp,12
 4004e68:	e13fff15 	stw	r4,-4(fp)
    alt_u32 data;
    if ((dev != NULL) && (dev->mailbox_irq != ALT_IRQ_NOT_CONNECTED))
 4004e6c:	e0bfff17 	ldw	r2,-4(fp)
 4004e70:	10003926 	beq	r2,zero,4004f58 <altera_avalon_mailbox_close+0x100>
 4004e74:	e0bfff17 	ldw	r2,-4(fp)
 4004e78:	10800b17 	ldw	r2,44(r2)
 4004e7c:	10bfffe0 	cmpeqi	r2,r2,-1
 4004e80:	1000351e 	bne	r2,zero,4004f58 <altera_avalon_mailbox_close+0x100>
    {
        /* Mask interrupt */
        if (dev->mbox_type == MBOX_TX)
 4004e84:	e0bfff17 	ldw	r2,-4(fp)
 4004e88:	10800f17 	ldw	r2,60(r2)
 4004e8c:	10000e1e 	bne	r2,zero,4004ec8 <altera_avalon_mailbox_close+0x70>
        {
            data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST) &
 4004e90:	e0bfff17 	ldw	r2,-4(fp)
 4004e94:	10800a17 	ldw	r2,40(r2)
 4004e98:	10800304 	addi	r2,r2,12
 4004e9c:	10800037 	ldwio	r2,0(r2)
 4004ea0:	1007883a 	mov	r3,r2
 4004ea4:	00bfff44 	movi	r2,-3
 4004ea8:	1884703a 	and	r2,r3,r2
 4004eac:	e0bffe15 	stw	r2,-8(fp)
                       (~ALTERA_AVALON_MAILBOX_SIMPLE_INTR_SPACE_MSK);
            IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
 4004eb0:	e0bfff17 	ldw	r2,-4(fp)
 4004eb4:	10800a17 	ldw	r2,40(r2)
 4004eb8:	10800304 	addi	r2,r2,12
 4004ebc:	1007883a 	mov	r3,r2
 4004ec0:	e0bffe17 	ldw	r2,-8(fp)
 4004ec4:	18800035 	stwio	r2,0(r3)
        }
        if (dev->mbox_type == MBOX_RX)
 4004ec8:	e0bfff17 	ldw	r2,-4(fp)
 4004ecc:	10800f17 	ldw	r2,60(r2)
 4004ed0:	10800058 	cmpnei	r2,r2,1
 4004ed4:	10000e1e 	bne	r2,zero,4004f10 <altera_avalon_mailbox_close+0xb8>
        {
            data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST) &
 4004ed8:	e0bfff17 	ldw	r2,-4(fp)
 4004edc:	10800a17 	ldw	r2,40(r2)
 4004ee0:	10800304 	addi	r2,r2,12
 4004ee4:	10800037 	ldwio	r2,0(r2)
 4004ee8:	1007883a 	mov	r3,r2
 4004eec:	00bfff84 	movi	r2,-2
 4004ef0:	1884703a 	and	r2,r3,r2
 4004ef4:	e0bffe15 	stw	r2,-8(fp)
                       (~ALTERA_AVALON_MAILBOX_SIMPLE_INTR_PEN_MSK);
            IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
 4004ef8:	e0bfff17 	ldw	r2,-4(fp)
 4004efc:	10800a17 	ldw	r2,40(r2)
 4004f00:	10800304 	addi	r2,r2,12
 4004f04:	1007883a 	mov	r3,r2
 4004f08:	e0bffe17 	ldw	r2,-8(fp)
 4004f0c:	18800035 	stwio	r2,0(r3)
        }
  
        /* De-register mailbox irq) */
        if (dev->mailbox_irq != ALT_IRQ_NOT_CONNECTED)
 4004f10:	e0bfff17 	ldw	r2,-4(fp)
 4004f14:	10800b17 	ldw	r2,44(r2)
 4004f18:	10bfffe0 	cmpeqi	r2,r2,-1
 4004f1c:	10000a1e 	bne	r2,zero,4004f48 <altera_avalon_mailbox_close+0xf0>
        {
        #ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
            alt_ic_isr_register(dev->mailbox_intr_ctrl_id, dev->mailbox_irq, NULL,
 4004f20:	e0bfff17 	ldw	r2,-4(fp)
 4004f24:	10c00c17 	ldw	r3,48(r2)
 4004f28:	e0bfff17 	ldw	r2,-4(fp)
 4004f2c:	10800b17 	ldw	r2,44(r2)
 4004f30:	d8000015 	stw	zero,0(sp)
 4004f34:	e1ffff17 	ldw	r7,-4(fp)
 4004f38:	000d883a 	mov	r6,zero
 4004f3c:	100b883a 	mov	r5,r2
 4004f40:	1809883a 	mov	r4,r3
 4004f44:	4005a340 	call	4005a34 <alt_ic_isr_register>
        #else
            alt_irq_register(dev->mailbox_irq, dev, NULL);
        #endif
        }
        /* De-registering callback to mailbox */
        dev->tx_cb  = NULL;
 4004f48:	e0bfff17 	ldw	r2,-4(fp)
 4004f4c:	10000d15 	stw	zero,52(r2)
        dev->rx_cb  = NULL;
 4004f50:	e0bfff17 	ldw	r2,-4(fp)
 4004f54:	10000e15 	stw	zero,56(r2)
    }
}
 4004f58:	0001883a 	nop
 4004f5c:	e037883a 	mov	sp,fp
 4004f60:	dfc00117 	ldw	ra,4(sp)
 4004f64:	df000017 	ldw	fp,0(sp)
 4004f68:	dec00204 	addi	sp,sp,8
 4004f6c:	f800283a 	ret

04004f70 <altera_avalon_mailbox_status>:
 *   Return 0 when mailbox is empty or no pending message
 *   Return 1 when mailbox space is full or there is a message pending
 */

alt_u32 altera_avalon_mailbox_status (altera_avalon_mailbox_dev *dev)
{
 4004f70:	defffd04 	addi	sp,sp,-12
 4004f74:	df000215 	stw	fp,8(sp)
 4004f78:	df000204 	addi	fp,sp,8
 4004f7c:	e13fff15 	stw	r4,-4(fp)
    alt_u32 mailbox_sts = 0;
 4004f80:	e03ffe15 	stw	zero,-8(fp)

    mailbox_sts = (IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_STS_OFST) & ALTERA_AVALON_MAILBOX_SIMPLE_STS_MSK);
 4004f84:	e0bfff17 	ldw	r2,-4(fp)
 4004f88:	10800a17 	ldw	r2,40(r2)
 4004f8c:	10800204 	addi	r2,r2,8
 4004f90:	10800037 	ldwio	r2,0(r2)
 4004f94:	108000cc 	andi	r2,r2,3
 4004f98:	e0bffe15 	stw	r2,-8(fp)

    if (dev->mbox_type == MBOX_TX)
 4004f9c:	e0bfff17 	ldw	r2,-4(fp)
 4004fa0:	10800f17 	ldw	r2,60(r2)
 4004fa4:	1000041e 	bne	r2,zero,4004fb8 <altera_avalon_mailbox_status+0x48>
        mailbox_sts = (mailbox_sts & ALTERA_AVALON_MAILBOX_SIMPLE_STS_FULL_MSK) >> 1;
 4004fa8:	e0bffe17 	ldw	r2,-8(fp)
 4004fac:	1080008c 	andi	r2,r2,2
 4004fb0:	1004d07a 	srli	r2,r2,1
 4004fb4:	e0bffe15 	stw	r2,-8(fp)

    if (dev->mbox_type == MBOX_RX)
 4004fb8:	e0bfff17 	ldw	r2,-4(fp)
 4004fbc:	10800f17 	ldw	r2,60(r2)
 4004fc0:	10800058 	cmpnei	r2,r2,1
 4004fc4:	1000031e 	bne	r2,zero,4004fd4 <altera_avalon_mailbox_status+0x64>
        mailbox_sts = mailbox_sts & ALTERA_AVALON_MAILBOX_SIMPLE_STS_PENDING_MSK;
 4004fc8:	e0bffe17 	ldw	r2,-8(fp)
 4004fcc:	1080004c 	andi	r2,r2,1
 4004fd0:	e0bffe15 	stw	r2,-8(fp)

    return mailbox_sts;
 4004fd4:	e0bffe17 	ldw	r2,-8(fp)
}
 4004fd8:	e037883a 	mov	sp,fp
 4004fdc:	df000017 	ldw	fp,0(sp)
 4004fe0:	dec00104 	addi	sp,sp,4
 4004fe4:	f800283a 	ret

04004fe8 <altera_avalon_mailbox_send>:
 * For polling mode, '0' timeout value for infinite polling
 * otherwise timeout when expired
 */
int altera_avalon_mailbox_send
(altera_avalon_mailbox_dev *dev, void *message, int timeout, EventType event)
{
 4004fe8:	defff704 	addi	sp,sp,-36
 4004fec:	dfc00815 	stw	ra,32(sp)
 4004ff0:	df000715 	stw	fp,28(sp)
 4004ff4:	df000704 	addi	fp,sp,28
 4004ff8:	e13ffc15 	stw	r4,-16(fp)
 4004ffc:	e17ffd15 	stw	r5,-12(fp)
 4005000:	e1bffe15 	stw	r6,-8(fp)
 4005004:	e1ffff15 	stw	r7,-4(fp)
    int status = 0;
 4005008:	e03ff915 	stw	zero,-28(fp)
     * Obtain the "write_lock"semaphore to ensures 
     * that writing to the device is thread-safe in multi-thread enviroment
     */
    ALT_SEM_PEND (dev->write_lock, 0);

    if (dev->lock || (IORD_ALTERA_AVALON_MAILBOX_STS(dev->base)
 400500c:	e0bffc17 	ldw	r2,-16(fp)
 4005010:	10801103 	ldbu	r2,68(r2)
 4005014:	10803fcc 	andi	r2,r2,255
 4005018:	1000061e 	bne	r2,zero,4005034 <altera_avalon_mailbox_send+0x4c>
 400501c:	e0bffc17 	ldw	r2,-16(fp)
 4005020:	10800a17 	ldw	r2,40(r2)
 4005024:	10800204 	addi	r2,r2,8
 4005028:	10800037 	ldwio	r2,0(r2)
    		          & ALTERA_AVALON_MAILBOX_SIMPLE_STS_FULL_MSK))
 400502c:	1080008c 	andi	r2,r2,2
     * Obtain the "write_lock"semaphore to ensures 
     * that writing to the device is thread-safe in multi-thread enviroment
     */
    ALT_SEM_PEND (dev->write_lock, 0);

    if (dev->lock || (IORD_ALTERA_AVALON_MAILBOX_STS(dev->base)
 4005030:	10000226 	beq	r2,zero,400503c <altera_avalon_mailbox_send+0x54>
    		          & ALTERA_AVALON_MAILBOX_SIMPLE_STS_FULL_MSK))
    {
    	/* dev is lock or no free space to send */
    	return -1;
 4005034:	00bfffc4 	movi	r2,-1
 4005038:	00003a06 	br	4005124 <altera_avalon_mailbox_send+0x13c>
    }
    else
    {
        dev->mbox_msg = message;
 400503c:	e0bffc17 	ldw	r2,-16(fp)
 4005040:	e0fffd17 	ldw	r3,-12(fp)
 4005044:	10c01015 	stw	r3,64(r2)
        dev->lock = 1;
 4005048:	e0bffc17 	ldw	r2,-16(fp)
 400504c:	00c00044 	movi	r3,1
 4005050:	10c01105 	stb	r3,68(r2)
     */
    ALT_SEM_POST (dev->write_lock);



    if ((dev->mailbox_irq == ALT_IRQ_NOT_CONNECTED) || (event==POLL))
 4005054:	e0bffc17 	ldw	r2,-16(fp)
 4005058:	10800b17 	ldw	r2,44(r2)
 400505c:	10bfffe0 	cmpeqi	r2,r2,-1
 4005060:	1000031e 	bne	r2,zero,4005070 <altera_avalon_mailbox_send+0x88>
 4005064:	e0bfff17 	ldw	r2,-4(fp)
 4005068:	10800058 	cmpnei	r2,r2,1
 400506c:	1000201e 	bne	r2,zero,40050f0 <altera_avalon_mailbox_send+0x108>
    {
        /* Polling mode */
        if (timeout ==0)
 4005070:	e0bffe17 	ldw	r2,-8(fp)
 4005074:	1000061e 	bne	r2,zero,4005090 <altera_avalon_mailbox_send+0xa8>
        {
            do
            {
                mbox_status = altera_avalon_mailbox_status(dev);
 4005078:	e13ffc17 	ldw	r4,-16(fp)
 400507c:	4004f700 	call	4004f70 <altera_avalon_mailbox_status>
 4005080:	e0bffb15 	stw	r2,-20(fp)
            } while (mbox_status);
 4005084:	e0bffb17 	ldw	r2,-20(fp)
 4005088:	103ffb1e 	bne	r2,zero,4005078 <__alt_data_end+0xfff05078>
 400508c:	00000e06 	br	40050c8 <altera_avalon_mailbox_send+0xe0>
        } else
        {
            do
            {
                mbox_status = altera_avalon_mailbox_status(dev);
 4005090:	e13ffc17 	ldw	r4,-16(fp)
 4005094:	4004f700 	call	4004f70 <altera_avalon_mailbox_status>
 4005098:	e0bffb15 	stw	r2,-20(fp)
                timeout--;
 400509c:	e0bffe17 	ldw	r2,-8(fp)
 40050a0:	10bfffc4 	addi	r2,r2,-1
 40050a4:	e0bffe15 	stw	r2,-8(fp)
            } while (mbox_status && (timeout != 0));
 40050a8:	e0bffb17 	ldw	r2,-20(fp)
 40050ac:	10000226 	beq	r2,zero,40050b8 <altera_avalon_mailbox_send+0xd0>
 40050b0:	e0bffe17 	ldw	r2,-8(fp)
 40050b4:	103ff61e 	bne	r2,zero,4005090 <__alt_data_end+0xfff05090>
            if (timeout == 0)
 40050b8:	e0bffe17 	ldw	r2,-8(fp)
 40050bc:	1000021e 	bne	r2,zero,40050c8 <altera_avalon_mailbox_send+0xe0>
            {    /* Timeout occur or fail sending */
                return -ETIME;
 40050c0:	00bff084 	movi	r2,-62
 40050c4:	00001706 	br	4005124 <altera_avalon_mailbox_send+0x13c>
            }
        }
        status = altera_avalon_mailbox_post (dev, message);
 40050c8:	e17ffd17 	ldw	r5,-12(fp)
 40050cc:	e13ffc17 	ldw	r4,-16(fp)
 40050d0:	40049a40 	call	40049a4 <altera_avalon_mailbox_post>
 40050d4:	e0bff915 	stw	r2,-28(fp)
        /* Clear mailbox message to NULL after message being posted */
        dev->mbox_msg = NULL;
 40050d8:	e0bffc17 	ldw	r2,-16(fp)
 40050dc:	10001015 	stw	zero,64(r2)
        /* Release lock when message posted */
        dev->lock =0;
 40050e0:	e0bffc17 	ldw	r2,-16(fp)
 40050e4:	10001105 	stb	zero,68(r2)
        return status;
 40050e8:	e0bff917 	ldw	r2,-28(fp)
 40050ec:	00000d06 	br	4005124 <altera_avalon_mailbox_send+0x13c>
    } else
    {
        /* Enable Sender interrupt */
        data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST) |
 40050f0:	e0bffc17 	ldw	r2,-16(fp)
 40050f4:	10800a17 	ldw	r2,40(r2)
 40050f8:	10800304 	addi	r2,r2,12
 40050fc:	10800037 	ldwio	r2,0(r2)
 4005100:	10800094 	ori	r2,r2,2
 4005104:	e0bffa15 	stw	r2,-24(fp)
                   (ALTERA_AVALON_MAILBOX_SIMPLE_INTR_SPACE_MSK);
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
 4005108:	e0bffc17 	ldw	r2,-16(fp)
 400510c:	10800a17 	ldw	r2,40(r2)
 4005110:	10800304 	addi	r2,r2,12
 4005114:	1007883a 	mov	r3,r2
 4005118:	e0bffa17 	ldw	r2,-24(fp)
 400511c:	18800035 	stwio	r2,0(r3)
    }
  return 0;
 4005120:	0005883a 	mov	r2,zero
}
 4005124:	e037883a 	mov	sp,fp
 4005128:	dfc00117 	ldw	ra,4(sp)
 400512c:	df000017 	ldw	fp,0(sp)
 4005130:	dec00204 	addi	sp,sp,8
 4005134:	f800283a 	ret

04005138 <altera_avalon_mailbox_retrieve_poll>:
 * If a message is available in the mailbox return it otherwise return NULL
 * This function is blocking
 *
 */
int altera_avalon_mailbox_retrieve_poll (altera_avalon_mailbox_dev *dev, alt_u32 *message, alt_u32 timeout)
{
 4005138:	defff904 	addi	sp,sp,-28
 400513c:	dfc00615 	stw	ra,24(sp)
 4005140:	df000515 	stw	fp,20(sp)
 4005144:	df000504 	addi	fp,sp,20
 4005148:	e13ffd15 	stw	r4,-12(fp)
 400514c:	e17ffe15 	stw	r5,-8(fp)
 4005150:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 status = 0;
 4005154:	e03ffb15 	stw	zero,-20(fp)
    alt_u32 data;

    if (dev != NULL && message != NULL)
 4005158:	e0bffd17 	ldw	r2,-12(fp)
 400515c:	10003a26 	beq	r2,zero,4005248 <altera_avalon_mailbox_retrieve_poll+0x110>
 4005160:	e0bffe17 	ldw	r2,-8(fp)
 4005164:	10003826 	beq	r2,zero,4005248 <altera_avalon_mailbox_retrieve_poll+0x110>
    {
        /* Mask receiver mailbox interrupt when in polling mode */
        data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST);
 4005168:	e0bffd17 	ldw	r2,-12(fp)
 400516c:	10800a17 	ldw	r2,40(r2)
 4005170:	10800304 	addi	r2,r2,12
 4005174:	10800037 	ldwio	r2,0(r2)
 4005178:	e0bffc15 	stw	r2,-16(fp)
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST,
 400517c:	e0bffd17 	ldw	r2,-12(fp)
 4005180:	10800a17 	ldw	r2,40(r2)
 4005184:	10800304 	addi	r2,r2,12
 4005188:	1009883a 	mov	r4,r2
 400518c:	e0fffc17 	ldw	r3,-16(fp)
 4005190:	00bfff84 	movi	r2,-2
 4005194:	1884703a 	and	r2,r3,r2
 4005198:	20800035 	stwio	r2,0(r4)
            (data & (~ALTERA_AVALON_MAILBOX_SIMPLE_INTR_PEN_MSK)));


        /* If timeout is '0', poll till message availabe in mailbox */
        if (timeout == 0)
 400519c:	e0bfff17 	ldw	r2,-4(fp)
 40051a0:	1000061e 	bne	r2,zero,40051bc <altera_avalon_mailbox_retrieve_poll+0x84>
        {
            do
            {
                status = altera_avalon_mailbox_status (dev);
 40051a4:	e13ffd17 	ldw	r4,-12(fp)
 40051a8:	4004f700 	call	4004f70 <altera_avalon_mailbox_status>
 40051ac:	e0bffb15 	stw	r2,-20(fp)
            } while (status == 0);
 40051b0:	e0bffb17 	ldw	r2,-20(fp)
 40051b4:	103ffb26 	beq	r2,zero,40051a4 <__alt_data_end+0xfff051a4>
 40051b8:	00000a06 	br	40051e4 <altera_avalon_mailbox_retrieve_poll+0xac>
        } else
        {
            do
            {
                 status = altera_avalon_mailbox_status (dev);
 40051bc:	e13ffd17 	ldw	r4,-12(fp)
 40051c0:	4004f700 	call	4004f70 <altera_avalon_mailbox_status>
 40051c4:	e0bffb15 	stw	r2,-20(fp)
                 timeout-- ;
 40051c8:	e0bfff17 	ldw	r2,-4(fp)
 40051cc:	10bfffc4 	addi	r2,r2,-1
 40051d0:	e0bfff15 	stw	r2,-4(fp)
            } while ((status == 0) && timeout);
 40051d4:	e0bffb17 	ldw	r2,-20(fp)
 40051d8:	1000021e 	bne	r2,zero,40051e4 <altera_avalon_mailbox_retrieve_poll+0xac>
 40051dc:	e0bfff17 	ldw	r2,-4(fp)
 40051e0:	103ff61e 	bne	r2,zero,40051bc <__alt_data_end+0xfff051bc>
        }

        /* if timeout, status remain 0 */
        if (status)
 40051e4:	e0bffb17 	ldw	r2,-20(fp)
 40051e8:	10000d26 	beq	r2,zero,4005220 <altera_avalon_mailbox_retrieve_poll+0xe8>
        {
            message[1] = (IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST));
 40051ec:	e0bffe17 	ldw	r2,-8(fp)
 40051f0:	10800104 	addi	r2,r2,4
 40051f4:	e0fffd17 	ldw	r3,-12(fp)
 40051f8:	18c00a17 	ldw	r3,40(r3)
 40051fc:	18c00104 	addi	r3,r3,4
 4005200:	18c00037 	ldwio	r3,0(r3)
 4005204:	10c00015 	stw	r3,0(r2)
            message[0] = (IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_CMD_OFST));
 4005208:	e0bffd17 	ldw	r2,-12(fp)
 400520c:	10800a17 	ldw	r2,40(r2)
 4005210:	10800037 	ldwio	r2,0(r2)
 4005214:	1007883a 	mov	r3,r2
 4005218:	e0bffe17 	ldw	r2,-8(fp)
 400521c:	10c00015 	stw	r3,0(r2)
        }
        /* Restore original state of interrupt mask */
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
 4005220:	e0bffd17 	ldw	r2,-12(fp)
 4005224:	10800a17 	ldw	r2,40(r2)
 4005228:	10800304 	addi	r2,r2,12
 400522c:	1007883a 	mov	r3,r2
 4005230:	e0bffc17 	ldw	r2,-16(fp)
 4005234:	18800035 	stwio	r2,0(r3)

        /* Return success on complete retrieve message
         * otherwise timeout and exit with error
         */
        if (status)
 4005238:	e0bffb17 	ldw	r2,-20(fp)
 400523c:	10000226 	beq	r2,zero,4005248 <altera_avalon_mailbox_retrieve_poll+0x110>
          return 0;
 4005240:	0005883a 	mov	r2,zero
 4005244:	00000606 	br	4005260 <altera_avalon_mailbox_retrieve_poll+0x128>
      }
      /* Invalid Null dev and message */
      message[1] = 0;
 4005248:	e0bffe17 	ldw	r2,-8(fp)
 400524c:	10800104 	addi	r2,r2,4
 4005250:	10000015 	stw	zero,0(r2)
      message[0] = 0;
 4005254:	e0bffe17 	ldw	r2,-8(fp)
 4005258:	10000015 	stw	zero,0(r2)
      return -EINVAL;
 400525c:	00bffa84 	movi	r2,-22
}
 4005260:	e037883a 	mov	sp,fp
 4005264:	dfc00117 	ldw	ra,4(sp)
 4005268:	df000017 	ldw	fp,0(sp)
 400526c:	dec00204 	addi	sp,sp,8
 4005270:	f800283a 	ret

04005274 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4005274:	defffe04 	addi	sp,sp,-8
 4005278:	dfc00115 	stw	ra,4(sp)
 400527c:	df000015 	stw	fp,0(sp)
 4005280:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4005284:	d0a00917 	ldw	r2,-32732(gp)
 4005288:	10000326 	beq	r2,zero,4005298 <alt_get_errno+0x24>
 400528c:	d0a00917 	ldw	r2,-32732(gp)
 4005290:	103ee83a 	callr	r2
 4005294:	00000106 	br	400529c <alt_get_errno+0x28>
 4005298:	d0a6e904 	addi	r2,gp,-25692
}
 400529c:	e037883a 	mov	sp,fp
 40052a0:	dfc00117 	ldw	ra,4(sp)
 40052a4:	df000017 	ldw	fp,0(sp)
 40052a8:	dec00204 	addi	sp,sp,8
 40052ac:	f800283a 	ret

040052b0 <alt_mutex_trylock>:
 *
 * returns 0 on success -1 otherwise
 *
 */
static int alt_mutex_trylock( alt_mutex_dev* dev, alt_u32 value )
{
 40052b0:	defff904 	addi	sp,sp,-28
 40052b4:	df000615 	stw	fp,24(sp)
 40052b8:	df000604 	addi	fp,sp,24
 40052bc:	e13ffe15 	stw	r4,-8(fp)
 40052c0:	e17fff15 	stw	r5,-4(fp)
  alt_u32 id, data, check;
  int ret_code = -1;
 40052c4:	00bfffc4 	movi	r2,-1
 40052c8:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_READ_CPUID(id);
 40052cc:	0005317a 	rdctl	r2,cpuid
 40052d0:	e0bffb15 	stw	r2,-20(fp)

  /* the data we want the mutex to hold */
  data = (id << ALTERA_AVALON_MUTEX_MUTEX_OWNER_OFST) | value;
 40052d4:	e0bffb17 	ldw	r2,-20(fp)
 40052d8:	1006943a 	slli	r3,r2,16
 40052dc:	e0bfff17 	ldw	r2,-4(fp)
 40052e0:	1884b03a 	or	r2,r3,r2
 40052e4:	e0bffc15 	stw	r2,-16(fp)

  /* attempt to write to the mutex */
  IOWR_ALTERA_AVALON_MUTEX_MUTEX(dev->mutex_base, data);
 40052e8:	e0bffe17 	ldw	r2,-8(fp)
 40052ec:	10800317 	ldw	r2,12(r2)
 40052f0:	e0fffc17 	ldw	r3,-16(fp)
 40052f4:	10c00035 	stwio	r3,0(r2)
  
  check = IORD_ALTERA_AVALON_MUTEX_MUTEX(dev->mutex_base);
 40052f8:	e0bffe17 	ldw	r2,-8(fp)
 40052fc:	10800317 	ldw	r2,12(r2)
 4005300:	10800037 	ldwio	r2,0(r2)
 4005304:	e0bffd15 	stw	r2,-12(fp)

  if ( check == data)
 4005308:	e0fffd17 	ldw	r3,-12(fp)
 400530c:	e0bffc17 	ldw	r2,-16(fp)
 4005310:	1880011e 	bne	r3,r2,4005318 <alt_mutex_trylock+0x68>
  {
    ret_code = 0;
 4005314:	e03ffa15 	stw	zero,-24(fp)
  }

  return ret_code;
 4005318:	e0bffa17 	ldw	r2,-24(fp)
}
 400531c:	e037883a 	mov	sp,fp
 4005320:	df000017 	ldw	fp,0(sp)
 4005324:	dec00104 	addi	sp,sp,4
 4005328:	f800283a 	ret

0400532c <altera_avalon_mutex_open>:
 * Search the list of registered mutexes for one with the supplied name.
 *
 * The return value will be NULL on failure, and non-NULL otherwise.
 */
alt_mutex_dev* altera_avalon_mutex_open (const char* name)
{
 400532c:	defffc04 	addi	sp,sp,-16
 4005330:	dfc00315 	stw	ra,12(sp)
 4005334:	df000215 	stw	fp,8(sp)
 4005338:	df000204 	addi	fp,sp,8
 400533c:	e13fff15 	stw	r4,-4(fp)
  alt_mutex_dev* dev;

  dev = (alt_mutex_dev*) alt_find_dev (name, &alt_mutex_list);
 4005340:	d1600d04 	addi	r5,gp,-32716
 4005344:	e13fff17 	ldw	r4,-4(fp)
 4005348:	40059840 	call	4005984 <alt_find_dev>
 400534c:	e0bffe15 	stw	r2,-8(fp)

  if (NULL == dev)
 4005350:	e0bffe17 	ldw	r2,-8(fp)
 4005354:	1000041e 	bne	r2,zero,4005368 <altera_avalon_mutex_open+0x3c>
  {
    ALT_ERRNO = ENODEV;
 4005358:	40052740 	call	4005274 <alt_get_errno>
 400535c:	1007883a 	mov	r3,r2
 4005360:	008004c4 	movi	r2,19
 4005364:	18800015 	stw	r2,0(r3)
  }

  return dev;
 4005368:	e0bffe17 	ldw	r2,-8(fp)
}
 400536c:	e037883a 	mov	sp,fp
 4005370:	dfc00117 	ldw	ra,4(sp)
 4005374:	df000017 	ldw	fp,0(sp)
 4005378:	dec00204 	addi	sp,sp,8
 400537c:	f800283a 	ret

04005380 <altera_avalon_mutex_close>:
 * altera_avalon_mutex_close - Does nothing at the moment, but included for 
 * completeness
 *
 */
void altera_avalon_mutex_close (alt_mutex_dev* dev)
{
 4005380:	defffe04 	addi	sp,sp,-8
 4005384:	df000115 	stw	fp,4(sp)
 4005388:	df000104 	addi	fp,sp,4
 400538c:	e13fff15 	stw	r4,-4(fp)
  return;
 4005390:	0001883a 	nop
}
 4005394:	e037883a 	mov	sp,fp
 4005398:	df000017 	ldw	fp,0(sp)
 400539c:	dec00104 	addi	sp,sp,4
 40053a0:	f800283a 	ret

040053a4 <altera_avalon_mutex_lock>:
/*
 * altera_avalon_mutex_lock - Lock the hardware mutex
 *
 */
void altera_avalon_mutex_lock( alt_mutex_dev* dev, alt_u32 value )
{
 40053a4:	defffc04 	addi	sp,sp,-16
 40053a8:	dfc00315 	stw	ra,12(sp)
 40053ac:	df000215 	stw	fp,8(sp)
 40053b0:	df000204 	addi	fp,sp,8
 40053b4:	e13ffe15 	stw	r4,-8(fp)
 40053b8:	e17fff15 	stw	r5,-4(fp)
   * semaphore. This ensures that reading from the device is thread-safe.
   */

  ALT_SEM_PEND (dev->lock, 0);

  while ( alt_mutex_trylock( dev, value ) != 0);
 40053bc:	0001883a 	nop
 40053c0:	e17fff17 	ldw	r5,-4(fp)
 40053c4:	e13ffe17 	ldw	r4,-8(fp)
 40053c8:	40052b00 	call	40052b0 <alt_mutex_trylock>
 40053cc:	103ffc1e 	bne	r2,zero,40053c0 <__alt_data_end+0xfff053c0>
}
 40053d0:	0001883a 	nop
 40053d4:	e037883a 	mov	sp,fp
 40053d8:	dfc00117 	ldw	ra,4(sp)
 40053dc:	df000017 	ldw	fp,0(sp)
 40053e0:	dec00204 	addi	sp,sp,8
 40053e4:	f800283a 	ret

040053e8 <altera_avalon_mutex_trylock>:
 *
 * returns 0 on success -1 otherwise
 *
 */
int altera_avalon_mutex_trylock( alt_mutex_dev* dev, alt_u32 value )
{
 40053e8:	defffa04 	addi	sp,sp,-24
 40053ec:	dfc00515 	stw	ra,20(sp)
 40053f0:	df000415 	stw	fp,16(sp)
 40053f4:	df000404 	addi	fp,sp,16
 40053f8:	e13ffd15 	stw	r4,-12(fp)
 40053fc:	e17ffe15 	stw	r5,-8(fp)
  int ret_code;

  ALT_SEM_PEND (dev->lock, 0);

  ret_code = alt_mutex_trylock( dev, value);
 4005400:	e17ffe17 	ldw	r5,-8(fp)
 4005404:	e13ffd17 	ldw	r4,-12(fp)
 4005408:	40052b00 	call	40052b0 <alt_mutex_trylock>
 400540c:	e0bffc15 	stw	r2,-16(fp)
  if (ret_code)
  {
    ALT_SEM_POST (dev->lock);
  }

  return ret_code;
 4005410:	e0bffc17 	ldw	r2,-16(fp)
}
 4005414:	e037883a 	mov	sp,fp
 4005418:	dfc00117 	ldw	ra,4(sp)
 400541c:	df000017 	ldw	fp,0(sp)
 4005420:	dec00204 	addi	sp,sp,8
 4005424:	f800283a 	ret

04005428 <altera_avalon_mutex_unlock>:
 * This function does not check that you own the Mutex if you try to release
 * a Mutex you do not own the behaviour is undefined
 *
 */
void altera_avalon_mutex_unlock( alt_mutex_dev* dev )
{
 4005428:	defffd04 	addi	sp,sp,-12
 400542c:	df000215 	stw	fp,8(sp)
 4005430:	df000204 	addi	fp,sp,8
 4005434:	e13fff15 	stw	r4,-4(fp)
  alt_u32 id;
  NIOS2_READ_CPUID(id);
 4005438:	0005317a 	rdctl	r2,cpuid
 400543c:	e0bffe15 	stw	r2,-8(fp)

  /*
  * This Mutex has been claimed and released since Reset so clear the Reset bit
  * This MUST happen before we release the MUTEX
  */
  IOWR_ALTERA_AVALON_MUTEX_RESET(dev->mutex_base, 
 4005440:	e0bfff17 	ldw	r2,-4(fp)
 4005444:	10800317 	ldw	r2,12(r2)
 4005448:	10800104 	addi	r2,r2,4
 400544c:	00c00044 	movi	r3,1
 4005450:	10c00035 	stwio	r3,0(r2)
                                  ALTERA_AVALON_MUTEX_RESET_RESET_MSK);
  IOWR_ALTERA_AVALON_MUTEX_MUTEX(dev->mutex_base, 
 4005454:	e0bfff17 	ldw	r2,-4(fp)
 4005458:	10800317 	ldw	r2,12(r2)
 400545c:	e0fffe17 	ldw	r3,-8(fp)
 4005460:	1806943a 	slli	r3,r3,16
 4005464:	10c00035 	stwio	r3,0(r2)

  /*
  * Now that access to the hardware Mutex is complete, release the thread lock
  */
  ALT_SEM_POST (dev->lock);
}
 4005468:	0001883a 	nop
 400546c:	e037883a 	mov	sp,fp
 4005470:	df000017 	ldw	fp,0(sp)
 4005474:	dec00104 	addi	sp,sp,4
 4005478:	f800283a 	ret

0400547c <altera_avalon_mutex_is_mine>:
 * altera_avalon_mutex_is_mine - Do I own the Mutex?
 *
 *  returns non zero if the mutex is owned by this CPU
 */
int altera_avalon_mutex_is_mine( alt_mutex_dev* dev )
{
 400547c:	defff904 	addi	sp,sp,-28
 4005480:	df000615 	stw	fp,24(sp)
 4005484:	df000604 	addi	fp,sp,24
 4005488:	e13fff15 	stw	r4,-4(fp)
  alt_u32 id, data, owner, value;
  int ret_code = 0;
 400548c:	e03ffa15 	stw	zero,-24(fp)

  NIOS2_READ_CPUID(id);
 4005490:	0005317a 	rdctl	r2,cpuid
 4005494:	e0bffb15 	stw	r2,-20(fp)

  /* retrieve the contents of the mutex */
  data = IORD_ALTERA_AVALON_MUTEX_MUTEX(dev->mutex_base);
 4005498:	e0bfff17 	ldw	r2,-4(fp)
 400549c:	10800317 	ldw	r2,12(r2)
 40054a0:	10800037 	ldwio	r2,0(r2)
 40054a4:	e0bffc15 	stw	r2,-16(fp)
  owner = (data & ALTERA_AVALON_MUTEX_MUTEX_OWNER_MSK) >> 
 40054a8:	e0bffc17 	ldw	r2,-16(fp)
 40054ac:	1004d43a 	srli	r2,r2,16
 40054b0:	e0bffd15 	stw	r2,-12(fp)
              ALTERA_AVALON_MUTEX_MUTEX_OWNER_OFST;

  if (owner == id) 
 40054b4:	e0fffd17 	ldw	r3,-12(fp)
 40054b8:	e0bffb17 	ldw	r2,-20(fp)
 40054bc:	1880071e 	bne	r3,r2,40054dc <altera_avalon_mutex_is_mine+0x60>
  {
    value = (data & ALTERA_AVALON_MUTEX_MUTEX_VALUE_MSK) >> 
 40054c0:	e0bffc17 	ldw	r2,-16(fp)
 40054c4:	10bfffcc 	andi	r2,r2,65535
 40054c8:	e0bffe15 	stw	r2,-8(fp)
                  ALTERA_AVALON_MUTEX_MUTEX_VALUE_OFST;
    if (value != 0)
 40054cc:	e0bffe17 	ldw	r2,-8(fp)
 40054d0:	10000226 	beq	r2,zero,40054dc <altera_avalon_mutex_is_mine+0x60>
    {
      ret_code = 1;
 40054d4:	00800044 	movi	r2,1
 40054d8:	e0bffa15 	stw	r2,-24(fp)
    }
  }

  return ret_code;
 40054dc:	e0bffa17 	ldw	r2,-24(fp)
}
 40054e0:	e037883a 	mov	sp,fp
 40054e4:	df000017 	ldw	fp,0(sp)
 40054e8:	dec00104 	addi	sp,sp,4
 40054ec:	f800283a 	ret

040054f0 <altera_avalon_mutex_first_lock>:
 *
 * Has this Mutex been released since reset if not return 1
 * otherwise return 0
 */
int altera_avalon_mutex_first_lock( alt_mutex_dev* dev )
{
 40054f0:	defffc04 	addi	sp,sp,-16
 40054f4:	df000315 	stw	fp,12(sp)
 40054f8:	df000304 	addi	fp,sp,12
 40054fc:	e13fff15 	stw	r4,-4(fp)
  alt_u32 data;
  int ret_code = 0;
 4005500:	e03ffd15 	stw	zero,-12(fp)

  data = IORD_ALTERA_AVALON_MUTEX_RESET(dev->mutex_base);
 4005504:	e0bfff17 	ldw	r2,-4(fp)
 4005508:	10800317 	ldw	r2,12(r2)
 400550c:	10800104 	addi	r2,r2,4
 4005510:	10800037 	ldwio	r2,0(r2)
 4005514:	e0bffe15 	stw	r2,-8(fp)

  if (data & ALTERA_AVALON_MUTEX_RESET_RESET_MSK) 
 4005518:	e0bffe17 	ldw	r2,-8(fp)
 400551c:	1080004c 	andi	r2,r2,1
 4005520:	10000226 	beq	r2,zero,400552c <altera_avalon_mutex_first_lock+0x3c>
  {
    ret_code = 1;
 4005524:	00800044 	movi	r2,1
 4005528:	e0bffd15 	stw	r2,-12(fp)
  }

  return ret_code;
 400552c:	e0bffd17 	ldw	r2,-12(fp)
}
 4005530:	e037883a 	mov	sp,fp
 4005534:	df000017 	ldw	fp,0(sp)
 4005538:	dec00104 	addi	sp,sp,4
 400553c:	f800283a 	ret

04005540 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
 4005540:	defff504 	addi	sp,sp,-44
 4005544:	df000a15 	stw	fp,40(sp)
 4005548:	df000a04 	addi	fp,sp,40
 400554c:	e13ffc15 	stw	r4,-16(fp)
 4005550:	e17ffd15 	stw	r5,-12(fp)
 4005554:	e1bffe15 	stw	r6,-8(fp)
 4005558:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
 400555c:	e03ff615 	stw	zero,-40(fp)
 4005560:	d0a6ee17 	ldw	r2,-25672(gp)
  
  if (alt_ticks_per_second ())
 4005564:	10003c26 	beq	r2,zero,4005658 <alt_alarm_start+0x118>
  {
    if (alarm)
 4005568:	e0bffc17 	ldw	r2,-16(fp)
 400556c:	10003826 	beq	r2,zero,4005650 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
 4005570:	e0bffc17 	ldw	r2,-16(fp)
 4005574:	e0fffe17 	ldw	r3,-8(fp)
 4005578:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
 400557c:	e0bffc17 	ldw	r2,-16(fp)
 4005580:	e0ffff17 	ldw	r3,-4(fp)
 4005584:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4005588:	0005303a 	rdctl	r2,status
 400558c:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4005590:	e0fff917 	ldw	r3,-28(fp)
 4005594:	00bfff84 	movi	r2,-2
 4005598:	1884703a 	and	r2,r3,r2
 400559c:	1001703a 	wrctl	status,r2
  
  return context;
 40055a0:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
 40055a4:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 40055a8:	d0a6ef17 	ldw	r2,-25668(gp)
      
      current_nticks = alt_nticks();
 40055ac:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
 40055b0:	e0fffd17 	ldw	r3,-12(fp)
 40055b4:	e0bff617 	ldw	r2,-40(fp)
 40055b8:	1885883a 	add	r2,r3,r2
 40055bc:	10c00044 	addi	r3,r2,1
 40055c0:	e0bffc17 	ldw	r2,-16(fp)
 40055c4:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
 40055c8:	e0bffc17 	ldw	r2,-16(fp)
 40055cc:	10c00217 	ldw	r3,8(r2)
 40055d0:	e0bff617 	ldw	r2,-40(fp)
 40055d4:	1880042e 	bgeu	r3,r2,40055e8 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
 40055d8:	e0bffc17 	ldw	r2,-16(fp)
 40055dc:	00c00044 	movi	r3,1
 40055e0:	10c00405 	stb	r3,16(r2)
 40055e4:	00000206 	br	40055f0 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
 40055e8:	e0bffc17 	ldw	r2,-16(fp)
 40055ec:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
 40055f0:	e0bffc17 	ldw	r2,-16(fp)
 40055f4:	d0e01004 	addi	r3,gp,-32704
 40055f8:	e0fffa15 	stw	r3,-24(fp)
 40055fc:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 4005600:	e0bffb17 	ldw	r2,-20(fp)
 4005604:	e0fffa17 	ldw	r3,-24(fp)
 4005608:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 400560c:	e0bffa17 	ldw	r2,-24(fp)
 4005610:	10c00017 	ldw	r3,0(r2)
 4005614:	e0bffb17 	ldw	r2,-20(fp)
 4005618:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 400561c:	e0bffa17 	ldw	r2,-24(fp)
 4005620:	10800017 	ldw	r2,0(r2)
 4005624:	e0fffb17 	ldw	r3,-20(fp)
 4005628:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 400562c:	e0bffa17 	ldw	r2,-24(fp)
 4005630:	e0fffb17 	ldw	r3,-20(fp)
 4005634:	10c00015 	stw	r3,0(r2)
 4005638:	e0bff817 	ldw	r2,-32(fp)
 400563c:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4005640:	e0bff717 	ldw	r2,-36(fp)
 4005644:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
 4005648:	0005883a 	mov	r2,zero
 400564c:	00000306 	br	400565c <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
 4005650:	00bffa84 	movi	r2,-22
 4005654:	00000106 	br	400565c <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
 4005658:	00bfde84 	movi	r2,-134
  }
}
 400565c:	e037883a 	mov	sp,fp
 4005660:	df000017 	ldw	fp,0(sp)
 4005664:	dec00104 	addi	sp,sp,4
 4005668:	f800283a 	ret

0400566c <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
 400566c:	defffa04 	addi	sp,sp,-24
 4005670:	dfc00515 	stw	ra,20(sp)
 4005674:	df000415 	stw	fp,16(sp)
 4005678:	df000404 	addi	fp,sp,16
 400567c:	e13fff15 	stw	r4,-4(fp)
  int big_loops;
  alt_u32 cycles_per_loop;
  
  if (!strcmp(NIOS2_CPU_IMPLEMENTATION,"tiny"))
  {
    cycles_per_loop = 9;
 4005680:	00800244 	movi	r2,9
 4005684:	e0bffd15 	stw	r2,-12(fp)
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
 4005688:	014003f4 	movhi	r5,15
 400568c:	29509004 	addi	r5,r5,16960
 4005690:	e13ffd17 	ldw	r4,-12(fp)
 4005694:	40005600 	call	4000560 <__mulsi3>
 4005698:	100b883a 	mov	r5,r2
 400569c:	0100bef4 	movhi	r4,763
 40056a0:	213c2004 	addi	r4,r4,-3968
 40056a4:	40004a40 	call	40004a4 <__udivsi3>
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
 40056a8:	100b883a 	mov	r5,r2
 40056ac:	01200034 	movhi	r4,32768
 40056b0:	213fffc4 	addi	r4,r4,-1
 40056b4:	40004a40 	call	40004a4 <__udivsi3>
 40056b8:	100b883a 	mov	r5,r2
 40056bc:	e13fff17 	ldw	r4,-4(fp)
 40056c0:	40004a40 	call	40004a4 <__udivsi3>
 40056c4:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
 40056c8:	e0bffe17 	ldw	r2,-8(fp)
 40056cc:	10002a26 	beq	r2,zero,4005778 <alt_busy_sleep+0x10c>
  {
    for(i=0;i<big_loops;i++)
 40056d0:	e03ffc15 	stw	zero,-16(fp)
 40056d4:	00001706 	br	4005734 <alt_busy_sleep+0xc8>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
 40056d8:	00a00034 	movhi	r2,32768
 40056dc:	10bfffc4 	addi	r2,r2,-1
 40056e0:	10bfffc4 	addi	r2,r2,-1
 40056e4:	103ffe1e 	bne	r2,zero,40056e0 <__alt_data_end+0xfff056e0>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
 40056e8:	014003f4 	movhi	r5,15
 40056ec:	29509004 	addi	r5,r5,16960
 40056f0:	e13ffd17 	ldw	r4,-12(fp)
 40056f4:	40005600 	call	4000560 <__mulsi3>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
 40056f8:	100b883a 	mov	r5,r2
 40056fc:	0100bef4 	movhi	r4,763
 4005700:	213c2004 	addi	r4,r4,-3968
 4005704:	40004a40 	call	40004a4 <__udivsi3>
 4005708:	100b883a 	mov	r5,r2
 400570c:	01200034 	movhi	r4,32768
 4005710:	213fffc4 	addi	r4,r4,-1
 4005714:	40004a40 	call	40004a4 <__udivsi3>
 4005718:	1007883a 	mov	r3,r2
 400571c:	e0bfff17 	ldw	r2,-4(fp)
 4005720:	10c5c83a 	sub	r2,r2,r3
 4005724:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
 4005728:	e0bffc17 	ldw	r2,-16(fp)
 400572c:	10800044 	addi	r2,r2,1
 4005730:	e0bffc15 	stw	r2,-16(fp)
 4005734:	e0fffc17 	ldw	r3,-16(fp)
 4005738:	e0bffe17 	ldw	r2,-8(fp)
 400573c:	18bfe616 	blt	r3,r2,40056d8 <__alt_data_end+0xfff056d8>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
 4005740:	014003f4 	movhi	r5,15
 4005744:	29509004 	addi	r5,r5,16960
 4005748:	e13ffd17 	ldw	r4,-12(fp)
 400574c:	40005600 	call	4000560 <__mulsi3>
 4005750:	100b883a 	mov	r5,r2
 4005754:	0100bef4 	movhi	r4,763
 4005758:	213c2004 	addi	r4,r4,-3968
 400575c:	40004a40 	call	40004a4 <__udivsi3>
 4005760:	e17fff17 	ldw	r5,-4(fp)
 4005764:	1009883a 	mov	r4,r2
 4005768:	40005600 	call	4000560 <__mulsi3>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 400576c:	10bfffc4 	addi	r2,r2,-1
 4005770:	103ffe1e 	bne	r2,zero,400576c <__alt_data_end+0xfff0576c>
 4005774:	00000d06 	br	40057ac <alt_busy_sleep+0x140>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
 4005778:	014003f4 	movhi	r5,15
 400577c:	29509004 	addi	r5,r5,16960
 4005780:	e13ffd17 	ldw	r4,-12(fp)
 4005784:	40005600 	call	4000560 <__mulsi3>
 4005788:	100b883a 	mov	r5,r2
 400578c:	0100bef4 	movhi	r4,763
 4005790:	213c2004 	addi	r4,r4,-3968
 4005794:	40004a40 	call	40004a4 <__udivsi3>
 4005798:	e17fff17 	ldw	r5,-4(fp)
 400579c:	1009883a 	mov	r4,r2
 40057a0:	40005600 	call	4000560 <__mulsi3>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 40057a4:	10bfffc4 	addi	r2,r2,-1
 40057a8:	00bffe16 	blt	zero,r2,40057a4 <__alt_data_end+0xfff057a4>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
 40057ac:	0005883a 	mov	r2,zero
}
 40057b0:	e037883a 	mov	sp,fp
 40057b4:	dfc00117 	ldw	ra,4(sp)
 40057b8:	df000017 	ldw	fp,0(sp)
 40057bc:	dec00204 	addi	sp,sp,8
 40057c0:	f800283a 	ret

040057c4 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
 40057c4:	deffff04 	addi	sp,sp,-4
 40057c8:	df000015 	stw	fp,0(sp)
 40057cc:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 40057d0:	0001883a 	nop
 40057d4:	e037883a 	mov	sp,fp
 40057d8:	df000017 	ldw	fp,0(sp)
 40057dc:	dec00104 	addi	sp,sp,4
 40057e0:	f800283a 	ret

040057e4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 40057e4:	defffe04 	addi	sp,sp,-8
 40057e8:	dfc00115 	stw	ra,4(sp)
 40057ec:	df000015 	stw	fp,0(sp)
 40057f0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 40057f4:	d0a00917 	ldw	r2,-32732(gp)
 40057f8:	10000326 	beq	r2,zero,4005808 <alt_get_errno+0x24>
 40057fc:	d0a00917 	ldw	r2,-32732(gp)
 4005800:	103ee83a 	callr	r2
 4005804:	00000106 	br	400580c <alt_get_errno+0x28>
 4005808:	d0a6e904 	addi	r2,gp,-25692
}
 400580c:	e037883a 	mov	sp,fp
 4005810:	dfc00117 	ldw	ra,4(sp)
 4005814:	df000017 	ldw	fp,0(sp)
 4005818:	dec00204 	addi	sp,sp,8
 400581c:	f800283a 	ret

04005820 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
 4005820:	defffa04 	addi	sp,sp,-24
 4005824:	dfc00515 	stw	ra,20(sp)
 4005828:	df000415 	stw	fp,16(sp)
 400582c:	df000404 	addi	fp,sp,16
 4005830:	e13ffe15 	stw	r4,-8(fp)
 4005834:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
 4005838:	e0bffe17 	ldw	r2,-8(fp)
 400583c:	10000326 	beq	r2,zero,400584c <alt_dev_llist_insert+0x2c>
 4005840:	e0bffe17 	ldw	r2,-8(fp)
 4005844:	10800217 	ldw	r2,8(r2)
 4005848:	1000061e 	bne	r2,zero,4005864 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
 400584c:	40057e40 	call	40057e4 <alt_get_errno>
 4005850:	1007883a 	mov	r3,r2
 4005854:	00800584 	movi	r2,22
 4005858:	18800015 	stw	r2,0(r3)
    return -EINVAL;
 400585c:	00bffa84 	movi	r2,-22
 4005860:	00001306 	br	40058b0 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
 4005864:	e0bffe17 	ldw	r2,-8(fp)
 4005868:	e0ffff17 	ldw	r3,-4(fp)
 400586c:	e0fffc15 	stw	r3,-16(fp)
 4005870:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 4005874:	e0bffd17 	ldw	r2,-12(fp)
 4005878:	e0fffc17 	ldw	r3,-16(fp)
 400587c:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 4005880:	e0bffc17 	ldw	r2,-16(fp)
 4005884:	10c00017 	ldw	r3,0(r2)
 4005888:	e0bffd17 	ldw	r2,-12(fp)
 400588c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 4005890:	e0bffc17 	ldw	r2,-16(fp)
 4005894:	10800017 	ldw	r2,0(r2)
 4005898:	e0fffd17 	ldw	r3,-12(fp)
 400589c:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 40058a0:	e0bffc17 	ldw	r2,-16(fp)
 40058a4:	e0fffd17 	ldw	r3,-12(fp)
 40058a8:	10c00015 	stw	r3,0(r2)

  return 0;  
 40058ac:	0005883a 	mov	r2,zero
}
 40058b0:	e037883a 	mov	sp,fp
 40058b4:	dfc00117 	ldw	ra,4(sp)
 40058b8:	df000017 	ldw	fp,0(sp)
 40058bc:	dec00204 	addi	sp,sp,8
 40058c0:	f800283a 	ret

040058c4 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
 40058c4:	defffd04 	addi	sp,sp,-12
 40058c8:	dfc00215 	stw	ra,8(sp)
 40058cc:	df000115 	stw	fp,4(sp)
 40058d0:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 40058d4:	00810034 	movhi	r2,1024
 40058d8:	109a1e04 	addi	r2,r2,26744
 40058dc:	e0bfff15 	stw	r2,-4(fp)
 40058e0:	00000606 	br	40058fc <_do_ctors+0x38>
        (*ctor) (); 
 40058e4:	e0bfff17 	ldw	r2,-4(fp)
 40058e8:	10800017 	ldw	r2,0(r2)
 40058ec:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 40058f0:	e0bfff17 	ldw	r2,-4(fp)
 40058f4:	10bfff04 	addi	r2,r2,-4
 40058f8:	e0bfff15 	stw	r2,-4(fp)
 40058fc:	e0ffff17 	ldw	r3,-4(fp)
 4005900:	00810034 	movhi	r2,1024
 4005904:	109a1f04 	addi	r2,r2,26748
 4005908:	18bff62e 	bgeu	r3,r2,40058e4 <__alt_data_end+0xfff058e4>
        (*ctor) (); 
}
 400590c:	0001883a 	nop
 4005910:	e037883a 	mov	sp,fp
 4005914:	dfc00117 	ldw	ra,4(sp)
 4005918:	df000017 	ldw	fp,0(sp)
 400591c:	dec00204 	addi	sp,sp,8
 4005920:	f800283a 	ret

04005924 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
 4005924:	defffd04 	addi	sp,sp,-12
 4005928:	dfc00215 	stw	ra,8(sp)
 400592c:	df000115 	stw	fp,4(sp)
 4005930:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 4005934:	00810034 	movhi	r2,1024
 4005938:	109a1e04 	addi	r2,r2,26744
 400593c:	e0bfff15 	stw	r2,-4(fp)
 4005940:	00000606 	br	400595c <_do_dtors+0x38>
        (*dtor) (); 
 4005944:	e0bfff17 	ldw	r2,-4(fp)
 4005948:	10800017 	ldw	r2,0(r2)
 400594c:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 4005950:	e0bfff17 	ldw	r2,-4(fp)
 4005954:	10bfff04 	addi	r2,r2,-4
 4005958:	e0bfff15 	stw	r2,-4(fp)
 400595c:	e0ffff17 	ldw	r3,-4(fp)
 4005960:	00810034 	movhi	r2,1024
 4005964:	109a1f04 	addi	r2,r2,26748
 4005968:	18bff62e 	bgeu	r3,r2,4005944 <__alt_data_end+0xfff05944>
        (*dtor) (); 
}
 400596c:	0001883a 	nop
 4005970:	e037883a 	mov	sp,fp
 4005974:	dfc00117 	ldw	ra,4(sp)
 4005978:	df000017 	ldw	fp,0(sp)
 400597c:	dec00204 	addi	sp,sp,8
 4005980:	f800283a 	ret

04005984 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 4005984:	defffa04 	addi	sp,sp,-24
 4005988:	dfc00515 	stw	ra,20(sp)
 400598c:	df000415 	stw	fp,16(sp)
 4005990:	df000404 	addi	fp,sp,16
 4005994:	e13ffe15 	stw	r4,-8(fp)
 4005998:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
 400599c:	e0bfff17 	ldw	r2,-4(fp)
 40059a0:	10800017 	ldw	r2,0(r2)
 40059a4:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
 40059a8:	e13ffe17 	ldw	r4,-8(fp)
 40059ac:	40006d80 	call	40006d8 <strlen>
 40059b0:	10800044 	addi	r2,r2,1
 40059b4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 40059b8:	00000d06 	br	40059f0 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
 40059bc:	e0bffc17 	ldw	r2,-16(fp)
 40059c0:	10800217 	ldw	r2,8(r2)
 40059c4:	e0fffd17 	ldw	r3,-12(fp)
 40059c8:	180d883a 	mov	r6,r3
 40059cc:	e17ffe17 	ldw	r5,-8(fp)
 40059d0:	1009883a 	mov	r4,r2
 40059d4:	40065340 	call	4006534 <memcmp>
 40059d8:	1000021e 	bne	r2,zero,40059e4 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
 40059dc:	e0bffc17 	ldw	r2,-16(fp)
 40059e0:	00000706 	br	4005a00 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
 40059e4:	e0bffc17 	ldw	r2,-16(fp)
 40059e8:	10800017 	ldw	r2,0(r2)
 40059ec:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 40059f0:	e0fffc17 	ldw	r3,-16(fp)
 40059f4:	e0bfff17 	ldw	r2,-4(fp)
 40059f8:	18bff01e 	bne	r3,r2,40059bc <__alt_data_end+0xfff059bc>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
 40059fc:	0005883a 	mov	r2,zero
}
 4005a00:	e037883a 	mov	sp,fp
 4005a04:	dfc00117 	ldw	ra,4(sp)
 4005a08:	df000017 	ldw	fp,0(sp)
 4005a0c:	dec00204 	addi	sp,sp,8
 4005a10:	f800283a 	ret

04005a14 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
 4005a14:	deffff04 	addi	sp,sp,-4
 4005a18:	df000015 	stw	fp,0(sp)
 4005a1c:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
#endif
}
 4005a20:	0001883a 	nop
 4005a24:	e037883a 	mov	sp,fp
 4005a28:	df000017 	ldw	fp,0(sp)
 4005a2c:	dec00104 	addi	sp,sp,4
 4005a30:	f800283a 	ret

04005a34 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 4005a34:	defff904 	addi	sp,sp,-28
 4005a38:	dfc00615 	stw	ra,24(sp)
 4005a3c:	df000515 	stw	fp,20(sp)
 4005a40:	df000504 	addi	fp,sp,20
 4005a44:	e13ffc15 	stw	r4,-16(fp)
 4005a48:	e17ffd15 	stw	r5,-12(fp)
 4005a4c:	e1bffe15 	stw	r6,-8(fp)
 4005a50:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
 4005a54:	e0800217 	ldw	r2,8(fp)
 4005a58:	d8800015 	stw	r2,0(sp)
 4005a5c:	e1ffff17 	ldw	r7,-4(fp)
 4005a60:	e1bffe17 	ldw	r6,-8(fp)
 4005a64:	e17ffd17 	ldw	r5,-12(fp)
 4005a68:	e13ffc17 	ldw	r4,-16(fp)
 4005a6c:	4005be40 	call	4005be4 <alt_iic_isr_register>
}  
 4005a70:	e037883a 	mov	sp,fp
 4005a74:	dfc00117 	ldw	ra,4(sp)
 4005a78:	df000017 	ldw	fp,0(sp)
 4005a7c:	dec00204 	addi	sp,sp,8
 4005a80:	f800283a 	ret

04005a84 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
 4005a84:	defff904 	addi	sp,sp,-28
 4005a88:	df000615 	stw	fp,24(sp)
 4005a8c:	df000604 	addi	fp,sp,24
 4005a90:	e13ffe15 	stw	r4,-8(fp)
 4005a94:	e17fff15 	stw	r5,-4(fp)
 4005a98:	e0bfff17 	ldw	r2,-4(fp)
 4005a9c:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4005aa0:	0005303a 	rdctl	r2,status
 4005aa4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4005aa8:	e0fffb17 	ldw	r3,-20(fp)
 4005aac:	00bfff84 	movi	r2,-2
 4005ab0:	1884703a 	and	r2,r3,r2
 4005ab4:	1001703a 	wrctl	status,r2
  
  return context;
 4005ab8:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 4005abc:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
 4005ac0:	00c00044 	movi	r3,1
 4005ac4:	e0bffa17 	ldw	r2,-24(fp)
 4005ac8:	1884983a 	sll	r2,r3,r2
 4005acc:	1007883a 	mov	r3,r2
 4005ad0:	d0a6ed17 	ldw	r2,-25676(gp)
 4005ad4:	1884b03a 	or	r2,r3,r2
 4005ad8:	d0a6ed15 	stw	r2,-25676(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 4005adc:	d0a6ed17 	ldw	r2,-25676(gp)
 4005ae0:	100170fa 	wrctl	ienable,r2
 4005ae4:	e0bffc17 	ldw	r2,-16(fp)
 4005ae8:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4005aec:	e0bffd17 	ldw	r2,-12(fp)
 4005af0:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 4005af4:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
 4005af8:	0001883a 	nop
}
 4005afc:	e037883a 	mov	sp,fp
 4005b00:	df000017 	ldw	fp,0(sp)
 4005b04:	dec00104 	addi	sp,sp,4
 4005b08:	f800283a 	ret

04005b0c <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
 4005b0c:	defff904 	addi	sp,sp,-28
 4005b10:	df000615 	stw	fp,24(sp)
 4005b14:	df000604 	addi	fp,sp,24
 4005b18:	e13ffe15 	stw	r4,-8(fp)
 4005b1c:	e17fff15 	stw	r5,-4(fp)
 4005b20:	e0bfff17 	ldw	r2,-4(fp)
 4005b24:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4005b28:	0005303a 	rdctl	r2,status
 4005b2c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4005b30:	e0fffb17 	ldw	r3,-20(fp)
 4005b34:	00bfff84 	movi	r2,-2
 4005b38:	1884703a 	and	r2,r3,r2
 4005b3c:	1001703a 	wrctl	status,r2
  
  return context;
 4005b40:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 4005b44:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
 4005b48:	00c00044 	movi	r3,1
 4005b4c:	e0bffa17 	ldw	r2,-24(fp)
 4005b50:	1884983a 	sll	r2,r3,r2
 4005b54:	0084303a 	nor	r2,zero,r2
 4005b58:	1007883a 	mov	r3,r2
 4005b5c:	d0a6ed17 	ldw	r2,-25676(gp)
 4005b60:	1884703a 	and	r2,r3,r2
 4005b64:	d0a6ed15 	stw	r2,-25676(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 4005b68:	d0a6ed17 	ldw	r2,-25676(gp)
 4005b6c:	100170fa 	wrctl	ienable,r2
 4005b70:	e0bffc17 	ldw	r2,-16(fp)
 4005b74:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4005b78:	e0bffd17 	ldw	r2,-12(fp)
 4005b7c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 4005b80:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
 4005b84:	0001883a 	nop
}
 4005b88:	e037883a 	mov	sp,fp
 4005b8c:	df000017 	ldw	fp,0(sp)
 4005b90:	dec00104 	addi	sp,sp,4
 4005b94:	f800283a 	ret

04005b98 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
 4005b98:	defffc04 	addi	sp,sp,-16
 4005b9c:	df000315 	stw	fp,12(sp)
 4005ba0:	df000304 	addi	fp,sp,12
 4005ba4:	e13ffe15 	stw	r4,-8(fp)
 4005ba8:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
 4005bac:	000530fa 	rdctl	r2,ienable
 4005bb0:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
 4005bb4:	00c00044 	movi	r3,1
 4005bb8:	e0bfff17 	ldw	r2,-4(fp)
 4005bbc:	1884983a 	sll	r2,r3,r2
 4005bc0:	1007883a 	mov	r3,r2
 4005bc4:	e0bffd17 	ldw	r2,-12(fp)
 4005bc8:	1884703a 	and	r2,r3,r2
 4005bcc:	1004c03a 	cmpne	r2,r2,zero
 4005bd0:	10803fcc 	andi	r2,r2,255
}
 4005bd4:	e037883a 	mov	sp,fp
 4005bd8:	df000017 	ldw	fp,0(sp)
 4005bdc:	dec00104 	addi	sp,sp,4
 4005be0:	f800283a 	ret

04005be4 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 4005be4:	defff504 	addi	sp,sp,-44
 4005be8:	dfc00a15 	stw	ra,40(sp)
 4005bec:	df000915 	stw	fp,36(sp)
 4005bf0:	df000904 	addi	fp,sp,36
 4005bf4:	e13ffc15 	stw	r4,-16(fp)
 4005bf8:	e17ffd15 	stw	r5,-12(fp)
 4005bfc:	e1bffe15 	stw	r6,-8(fp)
 4005c00:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
 4005c04:	00bffa84 	movi	r2,-22
 4005c08:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
 4005c0c:	e0bffd17 	ldw	r2,-12(fp)
 4005c10:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 4005c14:	e0bff817 	ldw	r2,-32(fp)
 4005c18:	10800808 	cmpgei	r2,r2,32
 4005c1c:	1000271e 	bne	r2,zero,4005cbc <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4005c20:	0005303a 	rdctl	r2,status
 4005c24:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4005c28:	e0fffb17 	ldw	r3,-20(fp)
 4005c2c:	00bfff84 	movi	r2,-2
 4005c30:	1884703a 	and	r2,r3,r2
 4005c34:	1001703a 	wrctl	status,r2
  
  return context;
 4005c38:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
 4005c3c:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
 4005c40:	00810074 	movhi	r2,1025
 4005c44:	10a81c04 	addi	r2,r2,-24464
 4005c48:	e0fff817 	ldw	r3,-32(fp)
 4005c4c:	180690fa 	slli	r3,r3,3
 4005c50:	10c5883a 	add	r2,r2,r3
 4005c54:	e0fffe17 	ldw	r3,-8(fp)
 4005c58:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
 4005c5c:	00810074 	movhi	r2,1025
 4005c60:	10a81c04 	addi	r2,r2,-24464
 4005c64:	e0fff817 	ldw	r3,-32(fp)
 4005c68:	180690fa 	slli	r3,r3,3
 4005c6c:	10c5883a 	add	r2,r2,r3
 4005c70:	10800104 	addi	r2,r2,4
 4005c74:	e0ffff17 	ldw	r3,-4(fp)
 4005c78:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 4005c7c:	e0bffe17 	ldw	r2,-8(fp)
 4005c80:	10000526 	beq	r2,zero,4005c98 <alt_iic_isr_register+0xb4>
 4005c84:	e0bff817 	ldw	r2,-32(fp)
 4005c88:	100b883a 	mov	r5,r2
 4005c8c:	e13ffc17 	ldw	r4,-16(fp)
 4005c90:	4005a840 	call	4005a84 <alt_ic_irq_enable>
 4005c94:	00000406 	br	4005ca8 <alt_iic_isr_register+0xc4>
 4005c98:	e0bff817 	ldw	r2,-32(fp)
 4005c9c:	100b883a 	mov	r5,r2
 4005ca0:	e13ffc17 	ldw	r4,-16(fp)
 4005ca4:	4005b0c0 	call	4005b0c <alt_ic_irq_disable>
 4005ca8:	e0bff715 	stw	r2,-36(fp)
 4005cac:	e0bffa17 	ldw	r2,-24(fp)
 4005cb0:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4005cb4:	e0bff917 	ldw	r2,-28(fp)
 4005cb8:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
 4005cbc:	e0bff717 	ldw	r2,-36(fp)
}
 4005cc0:	e037883a 	mov	sp,fp
 4005cc4:	dfc00117 	ldw	ra,4(sp)
 4005cc8:	df000017 	ldw	fp,0(sp)
 4005ccc:	dec00204 	addi	sp,sp,8
 4005cd0:	f800283a 	ret

04005cd4 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
 4005cd4:	defff804 	addi	sp,sp,-32
 4005cd8:	dfc00715 	stw	ra,28(sp)
 4005cdc:	df000615 	stw	fp,24(sp)
 4005ce0:	dc000515 	stw	r16,20(sp)
 4005ce4:	df000604 	addi	fp,sp,24
 4005ce8:	e13ffb15 	stw	r4,-20(fp)
 4005cec:	e17ffc15 	stw	r5,-16(fp)
 4005cf0:	e1bffd15 	stw	r6,-12(fp)
 4005cf4:	e1fffe15 	stw	r7,-8(fp)
  int old;

  old = open (name, flags, mode);
 4005cf8:	e1bffe17 	ldw	r6,-8(fp)
 4005cfc:	e17ffd17 	ldw	r5,-12(fp)
 4005d00:	e13ffc17 	ldw	r4,-16(fp)
 4005d04:	4005f5c0 	call	4005f5c <open>
 4005d08:	e0bffa15 	stw	r2,-24(fp)

  if (old >= 0)
 4005d0c:	e0bffa17 	ldw	r2,-24(fp)
 4005d10:	10002216 	blt	r2,zero,4005d9c <alt_open_fd+0xc8>
  {
    fd->dev      = alt_fd_list[old].dev;
 4005d14:	04010034 	movhi	r16,1024
 4005d18:	841c7904 	addi	r16,r16,29156
 4005d1c:	e0bffa17 	ldw	r2,-24(fp)
 4005d20:	01400304 	movi	r5,12
 4005d24:	1009883a 	mov	r4,r2
 4005d28:	40005600 	call	4000560 <__mulsi3>
 4005d2c:	8085883a 	add	r2,r16,r2
 4005d30:	10c00017 	ldw	r3,0(r2)
 4005d34:	e0bffb17 	ldw	r2,-20(fp)
 4005d38:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
 4005d3c:	04010034 	movhi	r16,1024
 4005d40:	841c7904 	addi	r16,r16,29156
 4005d44:	e0bffa17 	ldw	r2,-24(fp)
 4005d48:	01400304 	movi	r5,12
 4005d4c:	1009883a 	mov	r4,r2
 4005d50:	40005600 	call	4000560 <__mulsi3>
 4005d54:	8085883a 	add	r2,r16,r2
 4005d58:	10800104 	addi	r2,r2,4
 4005d5c:	10c00017 	ldw	r3,0(r2)
 4005d60:	e0bffb17 	ldw	r2,-20(fp)
 4005d64:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
 4005d68:	04010034 	movhi	r16,1024
 4005d6c:	841c7904 	addi	r16,r16,29156
 4005d70:	e0bffa17 	ldw	r2,-24(fp)
 4005d74:	01400304 	movi	r5,12
 4005d78:	1009883a 	mov	r4,r2
 4005d7c:	40005600 	call	4000560 <__mulsi3>
 4005d80:	8085883a 	add	r2,r16,r2
 4005d84:	10800204 	addi	r2,r2,8
 4005d88:	10c00017 	ldw	r3,0(r2)
 4005d8c:	e0bffb17 	ldw	r2,-20(fp)
 4005d90:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
 4005d94:	e13ffa17 	ldw	r4,-24(fp)
 4005d98:	4003a640 	call	4003a64 <alt_release_fd>
  }
} 
 4005d9c:	0001883a 	nop
 4005da0:	e6ffff04 	addi	sp,fp,-4
 4005da4:	dfc00217 	ldw	ra,8(sp)
 4005da8:	df000117 	ldw	fp,4(sp)
 4005dac:	dc000017 	ldw	r16,0(sp)
 4005db0:	dec00304 	addi	sp,sp,12
 4005db4:	f800283a 	ret

04005db8 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 4005db8:	defffb04 	addi	sp,sp,-20
 4005dbc:	dfc00415 	stw	ra,16(sp)
 4005dc0:	df000315 	stw	fp,12(sp)
 4005dc4:	df000304 	addi	fp,sp,12
 4005dc8:	e13ffd15 	stw	r4,-12(fp)
 4005dcc:	e17ffe15 	stw	r5,-8(fp)
 4005dd0:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 4005dd4:	01c07fc4 	movi	r7,511
 4005dd8:	01800044 	movi	r6,1
 4005ddc:	e17ffd17 	ldw	r5,-12(fp)
 4005de0:	01010034 	movhi	r4,1024
 4005de4:	211c7c04 	addi	r4,r4,29168
 4005de8:	4005cd40 	call	4005cd4 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
 4005dec:	01c07fc4 	movi	r7,511
 4005df0:	000d883a 	mov	r6,zero
 4005df4:	e17ffe17 	ldw	r5,-8(fp)
 4005df8:	01010034 	movhi	r4,1024
 4005dfc:	211c7904 	addi	r4,r4,29156
 4005e00:	4005cd40 	call	4005cd4 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 4005e04:	01c07fc4 	movi	r7,511
 4005e08:	01800044 	movi	r6,1
 4005e0c:	e17fff17 	ldw	r5,-4(fp)
 4005e10:	01010034 	movhi	r4,1024
 4005e14:	211c7f04 	addi	r4,r4,29180
 4005e18:	4005cd40 	call	4005cd4 <alt_open_fd>
}  
 4005e1c:	0001883a 	nop
 4005e20:	e037883a 	mov	sp,fp
 4005e24:	dfc00117 	ldw	ra,4(sp)
 4005e28:	df000017 	ldw	fp,0(sp)
 4005e2c:	dec00204 	addi	sp,sp,8
 4005e30:	f800283a 	ret

04005e34 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4005e34:	defffe04 	addi	sp,sp,-8
 4005e38:	dfc00115 	stw	ra,4(sp)
 4005e3c:	df000015 	stw	fp,0(sp)
 4005e40:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4005e44:	d0a00917 	ldw	r2,-32732(gp)
 4005e48:	10000326 	beq	r2,zero,4005e58 <alt_get_errno+0x24>
 4005e4c:	d0a00917 	ldw	r2,-32732(gp)
 4005e50:	103ee83a 	callr	r2
 4005e54:	00000106 	br	4005e5c <alt_get_errno+0x28>
 4005e58:	d0a6e904 	addi	r2,gp,-25692
}
 4005e5c:	e037883a 	mov	sp,fp
 4005e60:	dfc00117 	ldw	ra,4(sp)
 4005e64:	df000017 	ldw	fp,0(sp)
 4005e68:	dec00204 	addi	sp,sp,8
 4005e6c:	f800283a 	ret

04005e70 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
 4005e70:	defffb04 	addi	sp,sp,-20
 4005e74:	dfc00415 	stw	ra,16(sp)
 4005e78:	df000315 	stw	fp,12(sp)
 4005e7c:	dc000215 	stw	r16,8(sp)
 4005e80:	df000304 	addi	fp,sp,12
 4005e84:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 4005e88:	e0bffe17 	ldw	r2,-8(fp)
 4005e8c:	10800217 	ldw	r2,8(r2)
 4005e90:	10d00034 	orhi	r3,r2,16384
 4005e94:	e0bffe17 	ldw	r2,-8(fp)
 4005e98:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 4005e9c:	e03ffd15 	stw	zero,-12(fp)
 4005ea0:	00002306 	br	4005f30 <alt_file_locked+0xc0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 4005ea4:	04010034 	movhi	r16,1024
 4005ea8:	841c7904 	addi	r16,r16,29156
 4005eac:	e0bffd17 	ldw	r2,-12(fp)
 4005eb0:	01400304 	movi	r5,12
 4005eb4:	1009883a 	mov	r4,r2
 4005eb8:	40005600 	call	4000560 <__mulsi3>
 4005ebc:	8085883a 	add	r2,r16,r2
 4005ec0:	10c00017 	ldw	r3,0(r2)
 4005ec4:	e0bffe17 	ldw	r2,-8(fp)
 4005ec8:	10800017 	ldw	r2,0(r2)
 4005ecc:	1880151e 	bne	r3,r2,4005f24 <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 4005ed0:	04010034 	movhi	r16,1024
 4005ed4:	841c7904 	addi	r16,r16,29156
 4005ed8:	e0bffd17 	ldw	r2,-12(fp)
 4005edc:	01400304 	movi	r5,12
 4005ee0:	1009883a 	mov	r4,r2
 4005ee4:	40005600 	call	4000560 <__mulsi3>
 4005ee8:	8085883a 	add	r2,r16,r2
 4005eec:	10800204 	addi	r2,r2,8
 4005ef0:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 4005ef4:	10000b0e 	bge	r2,zero,4005f24 <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
 4005ef8:	01400304 	movi	r5,12
 4005efc:	e13ffd17 	ldw	r4,-12(fp)
 4005f00:	40005600 	call	4000560 <__mulsi3>
 4005f04:	1007883a 	mov	r3,r2
 4005f08:	00810034 	movhi	r2,1024
 4005f0c:	109c7904 	addi	r2,r2,29156
 4005f10:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 4005f14:	e0bffe17 	ldw	r2,-8(fp)
 4005f18:	18800226 	beq	r3,r2,4005f24 <alt_file_locked+0xb4>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
 4005f1c:	00bffcc4 	movi	r2,-13
 4005f20:	00000806 	br	4005f44 <alt_file_locked+0xd4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 4005f24:	e0bffd17 	ldw	r2,-12(fp)
 4005f28:	10800044 	addi	r2,r2,1
 4005f2c:	e0bffd15 	stw	r2,-12(fp)
 4005f30:	d0a00817 	ldw	r2,-32736(gp)
 4005f34:	1007883a 	mov	r3,r2
 4005f38:	e0bffd17 	ldw	r2,-12(fp)
 4005f3c:	18bfd92e 	bgeu	r3,r2,4005ea4 <__alt_data_end+0xfff05ea4>
    }
  }
  
  /* The device is not locked */
 
  return 0;
 4005f40:	0005883a 	mov	r2,zero
}
 4005f44:	e6ffff04 	addi	sp,fp,-4
 4005f48:	dfc00217 	ldw	ra,8(sp)
 4005f4c:	df000117 	ldw	fp,4(sp)
 4005f50:	dc000017 	ldw	r16,0(sp)
 4005f54:	dec00304 	addi	sp,sp,12
 4005f58:	f800283a 	ret

04005f5c <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 4005f5c:	defff604 	addi	sp,sp,-40
 4005f60:	dfc00915 	stw	ra,36(sp)
 4005f64:	df000815 	stw	fp,32(sp)
 4005f68:	df000804 	addi	fp,sp,32
 4005f6c:	e13ffd15 	stw	r4,-12(fp)
 4005f70:	e17ffe15 	stw	r5,-8(fp)
 4005f74:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
 4005f78:	00bfffc4 	movi	r2,-1
 4005f7c:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
 4005f80:	00bffb44 	movi	r2,-19
 4005f84:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
 4005f88:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 4005f8c:	d1600604 	addi	r5,gp,-32744
 4005f90:	e13ffd17 	ldw	r4,-12(fp)
 4005f94:	40059840 	call	4005984 <alt_find_dev>
 4005f98:	e0bff815 	stw	r2,-32(fp)
 4005f9c:	e0bff817 	ldw	r2,-32(fp)
 4005fa0:	1000051e 	bne	r2,zero,4005fb8 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
 4005fa4:	e13ffd17 	ldw	r4,-12(fp)
 4005fa8:	40062800 	call	4006280 <alt_find_file>
 4005fac:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
 4005fb0:	00800044 	movi	r2,1
 4005fb4:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
 4005fb8:	e0bff817 	ldw	r2,-32(fp)
 4005fbc:	10002b26 	beq	r2,zero,400606c <open+0x110>
  {
    if ((index = alt_get_fd (dev)) < 0)
 4005fc0:	e13ff817 	ldw	r4,-32(fp)
 4005fc4:	40063880 	call	4006388 <alt_get_fd>
 4005fc8:	e0bff915 	stw	r2,-28(fp)
 4005fcc:	e0bff917 	ldw	r2,-28(fp)
 4005fd0:	1000030e 	bge	r2,zero,4005fe0 <open+0x84>
    {
      status = index;
 4005fd4:	e0bff917 	ldw	r2,-28(fp)
 4005fd8:	e0bffa15 	stw	r2,-24(fp)
 4005fdc:	00002506 	br	4006074 <open+0x118>
    }
    else
    {
      fd = &alt_fd_list[index];
 4005fe0:	01400304 	movi	r5,12
 4005fe4:	e13ff917 	ldw	r4,-28(fp)
 4005fe8:	40005600 	call	4000560 <__mulsi3>
 4005fec:	1007883a 	mov	r3,r2
 4005ff0:	00810034 	movhi	r2,1024
 4005ff4:	109c7904 	addi	r2,r2,29156
 4005ff8:	1885883a 	add	r2,r3,r2
 4005ffc:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
 4006000:	e0fffe17 	ldw	r3,-8(fp)
 4006004:	00900034 	movhi	r2,16384
 4006008:	10bfffc4 	addi	r2,r2,-1
 400600c:	1886703a 	and	r3,r3,r2
 4006010:	e0bffc17 	ldw	r2,-16(fp)
 4006014:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
 4006018:	e0bffb17 	ldw	r2,-20(fp)
 400601c:	1000051e 	bne	r2,zero,4006034 <open+0xd8>
 4006020:	e13ffc17 	ldw	r4,-16(fp)
 4006024:	4005e700 	call	4005e70 <alt_file_locked>
 4006028:	e0bffa15 	stw	r2,-24(fp)
 400602c:	e0bffa17 	ldw	r2,-24(fp)
 4006030:	10001016 	blt	r2,zero,4006074 <open+0x118>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
 4006034:	e0bff817 	ldw	r2,-32(fp)
 4006038:	10800317 	ldw	r2,12(r2)
 400603c:	10000826 	beq	r2,zero,4006060 <open+0x104>
 4006040:	e0bff817 	ldw	r2,-32(fp)
 4006044:	10800317 	ldw	r2,12(r2)
 4006048:	e1ffff17 	ldw	r7,-4(fp)
 400604c:	e1bffe17 	ldw	r6,-8(fp)
 4006050:	e17ffd17 	ldw	r5,-12(fp)
 4006054:	e13ffc17 	ldw	r4,-16(fp)
 4006058:	103ee83a 	callr	r2
 400605c:	00000106 	br	4006064 <open+0x108>
 4006060:	0005883a 	mov	r2,zero
 4006064:	e0bffa15 	stw	r2,-24(fp)
 4006068:	00000206 	br	4006074 <open+0x118>
      }
    }
  }
  else
  {
    status = -ENODEV;
 400606c:	00bffb44 	movi	r2,-19
 4006070:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
 4006074:	e0bffa17 	ldw	r2,-24(fp)
 4006078:	1000090e 	bge	r2,zero,40060a0 <open+0x144>
  {
    alt_release_fd (index);  
 400607c:	e13ff917 	ldw	r4,-28(fp)
 4006080:	4003a640 	call	4003a64 <alt_release_fd>
    ALT_ERRNO = -status;
 4006084:	4005e340 	call	4005e34 <alt_get_errno>
 4006088:	1007883a 	mov	r3,r2
 400608c:	e0bffa17 	ldw	r2,-24(fp)
 4006090:	0085c83a 	sub	r2,zero,r2
 4006094:	18800015 	stw	r2,0(r3)
    return -1;
 4006098:	00bfffc4 	movi	r2,-1
 400609c:	00000106 	br	40060a4 <open+0x148>
  }
  
  /* return the reference upon success */

  return index;
 40060a0:	e0bff917 	ldw	r2,-28(fp)
}
 40060a4:	e037883a 	mov	sp,fp
 40060a8:	dfc00117 	ldw	ra,4(sp)
 40060ac:	df000017 	ldw	fp,0(sp)
 40060b0:	dec00204 	addi	sp,sp,8
 40060b4:	f800283a 	ret

040060b8 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
 40060b8:	defffa04 	addi	sp,sp,-24
 40060bc:	df000515 	stw	fp,20(sp)
 40060c0:	df000504 	addi	fp,sp,20
 40060c4:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40060c8:	0005303a 	rdctl	r2,status
 40060cc:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40060d0:	e0fffc17 	ldw	r3,-16(fp)
 40060d4:	00bfff84 	movi	r2,-2
 40060d8:	1884703a 	and	r2,r3,r2
 40060dc:	1001703a 	wrctl	status,r2
  
  return context;
 40060e0:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
 40060e4:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
 40060e8:	e0bfff17 	ldw	r2,-4(fp)
 40060ec:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 40060f0:	e0bffd17 	ldw	r2,-12(fp)
 40060f4:	10800017 	ldw	r2,0(r2)
 40060f8:	e0fffd17 	ldw	r3,-12(fp)
 40060fc:	18c00117 	ldw	r3,4(r3)
 4006100:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
 4006104:	e0bffd17 	ldw	r2,-12(fp)
 4006108:	10800117 	ldw	r2,4(r2)
 400610c:	e0fffd17 	ldw	r3,-12(fp)
 4006110:	18c00017 	ldw	r3,0(r3)
 4006114:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 4006118:	e0bffd17 	ldw	r2,-12(fp)
 400611c:	e0fffd17 	ldw	r3,-12(fp)
 4006120:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
 4006124:	e0bffd17 	ldw	r2,-12(fp)
 4006128:	e0fffd17 	ldw	r3,-12(fp)
 400612c:	10c00015 	stw	r3,0(r2)
 4006130:	e0bffb17 	ldw	r2,-20(fp)
 4006134:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4006138:	e0bffe17 	ldw	r2,-8(fp)
 400613c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
 4006140:	0001883a 	nop
 4006144:	e037883a 	mov	sp,fp
 4006148:	df000017 	ldw	fp,0(sp)
 400614c:	dec00104 	addi	sp,sp,4
 4006150:	f800283a 	ret

04006154 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 4006154:	defffb04 	addi	sp,sp,-20
 4006158:	dfc00415 	stw	ra,16(sp)
 400615c:	df000315 	stw	fp,12(sp)
 4006160:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 4006164:	d0a01017 	ldw	r2,-32704(gp)
 4006168:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 400616c:	d0a6ef17 	ldw	r2,-25668(gp)
 4006170:	10800044 	addi	r2,r2,1
 4006174:	d0a6ef15 	stw	r2,-25668(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 4006178:	00002e06 	br	4006234 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
 400617c:	e0bffd17 	ldw	r2,-12(fp)
 4006180:	10800017 	ldw	r2,0(r2)
 4006184:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 4006188:	e0bffd17 	ldw	r2,-12(fp)
 400618c:	10800403 	ldbu	r2,16(r2)
 4006190:	10803fcc 	andi	r2,r2,255
 4006194:	10000426 	beq	r2,zero,40061a8 <alt_tick+0x54>
 4006198:	d0a6ef17 	ldw	r2,-25668(gp)
 400619c:	1000021e 	bne	r2,zero,40061a8 <alt_tick+0x54>
    {
      alarm->rollover = 0;
 40061a0:	e0bffd17 	ldw	r2,-12(fp)
 40061a4:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 40061a8:	e0bffd17 	ldw	r2,-12(fp)
 40061ac:	10800217 	ldw	r2,8(r2)
 40061b0:	d0e6ef17 	ldw	r3,-25668(gp)
 40061b4:	18801d36 	bltu	r3,r2,400622c <alt_tick+0xd8>
 40061b8:	e0bffd17 	ldw	r2,-12(fp)
 40061bc:	10800403 	ldbu	r2,16(r2)
 40061c0:	10803fcc 	andi	r2,r2,255
 40061c4:	1000191e 	bne	r2,zero,400622c <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
 40061c8:	e0bffd17 	ldw	r2,-12(fp)
 40061cc:	10800317 	ldw	r2,12(r2)
 40061d0:	e0fffd17 	ldw	r3,-12(fp)
 40061d4:	18c00517 	ldw	r3,20(r3)
 40061d8:	1809883a 	mov	r4,r3
 40061dc:	103ee83a 	callr	r2
 40061e0:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 40061e4:	e0bfff17 	ldw	r2,-4(fp)
 40061e8:	1000031e 	bne	r2,zero,40061f8 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
 40061ec:	e13ffd17 	ldw	r4,-12(fp)
 40061f0:	40060b80 	call	40060b8 <alt_alarm_stop>
 40061f4:	00000d06 	br	400622c <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
 40061f8:	e0bffd17 	ldw	r2,-12(fp)
 40061fc:	10c00217 	ldw	r3,8(r2)
 4006200:	e0bfff17 	ldw	r2,-4(fp)
 4006204:	1887883a 	add	r3,r3,r2
 4006208:	e0bffd17 	ldw	r2,-12(fp)
 400620c:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 4006210:	e0bffd17 	ldw	r2,-12(fp)
 4006214:	10c00217 	ldw	r3,8(r2)
 4006218:	d0a6ef17 	ldw	r2,-25668(gp)
 400621c:	1880032e 	bgeu	r3,r2,400622c <alt_tick+0xd8>
        {
          alarm->rollover = 1;
 4006220:	e0bffd17 	ldw	r2,-12(fp)
 4006224:	00c00044 	movi	r3,1
 4006228:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
 400622c:	e0bffe17 	ldw	r2,-8(fp)
 4006230:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 4006234:	e0fffd17 	ldw	r3,-12(fp)
 4006238:	d0a01004 	addi	r2,gp,-32704
 400623c:	18bfcf1e 	bne	r3,r2,400617c <__alt_data_end+0xfff0617c>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
 4006240:	0001883a 	nop
}
 4006244:	0001883a 	nop
 4006248:	e037883a 	mov	sp,fp
 400624c:	dfc00117 	ldw	ra,4(sp)
 4006250:	df000017 	ldw	fp,0(sp)
 4006254:	dec00204 	addi	sp,sp,8
 4006258:	f800283a 	ret

0400625c <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
 400625c:	deffff04 	addi	sp,sp,-4
 4006260:	df000015 	stw	fp,0(sp)
 4006264:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
 4006268:	000170fa 	wrctl	ienable,zero
}
 400626c:	0001883a 	nop
 4006270:	e037883a 	mov	sp,fp
 4006274:	df000017 	ldw	fp,0(sp)
 4006278:	dec00104 	addi	sp,sp,4
 400627c:	f800283a 	ret

04006280 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 4006280:	defffb04 	addi	sp,sp,-20
 4006284:	dfc00415 	stw	ra,16(sp)
 4006288:	df000315 	stw	fp,12(sp)
 400628c:	df000304 	addi	fp,sp,12
 4006290:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 4006294:	d0a00417 	ldw	r2,-32752(gp)
 4006298:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 400629c:	00003106 	br	4006364 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
 40062a0:	e0bffd17 	ldw	r2,-12(fp)
 40062a4:	10800217 	ldw	r2,8(r2)
 40062a8:	1009883a 	mov	r4,r2
 40062ac:	40006d80 	call	40006d8 <strlen>
 40062b0:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
 40062b4:	e0bffd17 	ldw	r2,-12(fp)
 40062b8:	10c00217 	ldw	r3,8(r2)
 40062bc:	e0bffe17 	ldw	r2,-8(fp)
 40062c0:	10bfffc4 	addi	r2,r2,-1
 40062c4:	1885883a 	add	r2,r3,r2
 40062c8:	10800003 	ldbu	r2,0(r2)
 40062cc:	10803fcc 	andi	r2,r2,255
 40062d0:	1080201c 	xori	r2,r2,128
 40062d4:	10bfe004 	addi	r2,r2,-128
 40062d8:	10800bd8 	cmpnei	r2,r2,47
 40062dc:	1000031e 	bne	r2,zero,40062ec <alt_find_file+0x6c>
    {
      len -= 1;
 40062e0:	e0bffe17 	ldw	r2,-8(fp)
 40062e4:	10bfffc4 	addi	r2,r2,-1
 40062e8:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 40062ec:	e0bffe17 	ldw	r2,-8(fp)
 40062f0:	e0ffff17 	ldw	r3,-4(fp)
 40062f4:	1885883a 	add	r2,r3,r2
 40062f8:	10800003 	ldbu	r2,0(r2)
 40062fc:	10803fcc 	andi	r2,r2,255
 4006300:	1080201c 	xori	r2,r2,128
 4006304:	10bfe004 	addi	r2,r2,-128
 4006308:	10800be0 	cmpeqi	r2,r2,47
 400630c:	1000081e 	bne	r2,zero,4006330 <alt_find_file+0xb0>
 4006310:	e0bffe17 	ldw	r2,-8(fp)
 4006314:	e0ffff17 	ldw	r3,-4(fp)
 4006318:	1885883a 	add	r2,r3,r2
 400631c:	10800003 	ldbu	r2,0(r2)
 4006320:	10803fcc 	andi	r2,r2,255
 4006324:	1080201c 	xori	r2,r2,128
 4006328:	10bfe004 	addi	r2,r2,-128
 400632c:	10000a1e 	bne	r2,zero,4006358 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
 4006330:	e0bffd17 	ldw	r2,-12(fp)
 4006334:	10800217 	ldw	r2,8(r2)
 4006338:	e0fffe17 	ldw	r3,-8(fp)
 400633c:	180d883a 	mov	r6,r3
 4006340:	e17fff17 	ldw	r5,-4(fp)
 4006344:	1009883a 	mov	r4,r2
 4006348:	40065340 	call	4006534 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 400634c:	1000021e 	bne	r2,zero,4006358 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
 4006350:	e0bffd17 	ldw	r2,-12(fp)
 4006354:	00000706 	br	4006374 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
 4006358:	e0bffd17 	ldw	r2,-12(fp)
 400635c:	10800017 	ldw	r2,0(r2)
 4006360:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 4006364:	e0fffd17 	ldw	r3,-12(fp)
 4006368:	d0a00404 	addi	r2,gp,-32752
 400636c:	18bfcc1e 	bne	r3,r2,40062a0 <__alt_data_end+0xfff062a0>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
 4006370:	0005883a 	mov	r2,zero
}
 4006374:	e037883a 	mov	sp,fp
 4006378:	dfc00117 	ldw	ra,4(sp)
 400637c:	df000017 	ldw	fp,0(sp)
 4006380:	dec00204 	addi	sp,sp,8
 4006384:	f800283a 	ret

04006388 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
 4006388:	defffa04 	addi	sp,sp,-24
 400638c:	dfc00515 	stw	ra,20(sp)
 4006390:	df000415 	stw	fp,16(sp)
 4006394:	dc000315 	stw	r16,12(sp)
 4006398:	df000404 	addi	fp,sp,16
 400639c:	e13ffe15 	stw	r4,-8(fp)
  alt_32 i;
  int rc = -EMFILE;
 40063a0:	00bffa04 	movi	r2,-24
 40063a4:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 40063a8:	e03ffc15 	stw	zero,-16(fp)
 40063ac:	00001d06 	br	4006424 <alt_get_fd+0x9c>
  {
    if (!alt_fd_list[i].dev)
 40063b0:	04010034 	movhi	r16,1024
 40063b4:	841c7904 	addi	r16,r16,29156
 40063b8:	e0bffc17 	ldw	r2,-16(fp)
 40063bc:	01400304 	movi	r5,12
 40063c0:	1009883a 	mov	r4,r2
 40063c4:	40005600 	call	4000560 <__mulsi3>
 40063c8:	8085883a 	add	r2,r16,r2
 40063cc:	10800017 	ldw	r2,0(r2)
 40063d0:	1000111e 	bne	r2,zero,4006418 <alt_get_fd+0x90>
    {
      alt_fd_list[i].dev = dev;
 40063d4:	04010034 	movhi	r16,1024
 40063d8:	841c7904 	addi	r16,r16,29156
 40063dc:	e0bffc17 	ldw	r2,-16(fp)
 40063e0:	01400304 	movi	r5,12
 40063e4:	1009883a 	mov	r4,r2
 40063e8:	40005600 	call	4000560 <__mulsi3>
 40063ec:	8085883a 	add	r2,r16,r2
 40063f0:	e0fffe17 	ldw	r3,-8(fp)
 40063f4:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
 40063f8:	d0e00817 	ldw	r3,-32736(gp)
 40063fc:	e0bffc17 	ldw	r2,-16(fp)
 4006400:	1880020e 	bge	r3,r2,400640c <alt_get_fd+0x84>
      {
        alt_max_fd = i;
 4006404:	e0bffc17 	ldw	r2,-16(fp)
 4006408:	d0a00815 	stw	r2,-32736(gp)
      }
      rc = i;
 400640c:	e0bffc17 	ldw	r2,-16(fp)
 4006410:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
 4006414:	00000606 	br	4006430 <alt_get_fd+0xa8>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 4006418:	e0bffc17 	ldw	r2,-16(fp)
 400641c:	10800044 	addi	r2,r2,1
 4006420:	e0bffc15 	stw	r2,-16(fp)
 4006424:	e0bffc17 	ldw	r2,-16(fp)
 4006428:	10800810 	cmplti	r2,r2,32
 400642c:	103fe01e 	bne	r2,zero,40063b0 <__alt_data_end+0xfff063b0>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
 4006430:	e0bffd17 	ldw	r2,-12(fp)
}
 4006434:	e6ffff04 	addi	sp,fp,-4
 4006438:	dfc00217 	ldw	ra,8(sp)
 400643c:	df000117 	ldw	fp,4(sp)
 4006440:	dc000017 	ldw	r16,0(sp)
 4006444:	dec00304 	addi	sp,sp,12
 4006448:	f800283a 	ret

0400644c <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
 400644c:	defffe04 	addi	sp,sp,-8
 4006450:	df000115 	stw	fp,4(sp)
 4006454:	df000104 	addi	fp,sp,4
 4006458:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
 400645c:	e0bfff17 	ldw	r2,-4(fp)
 4006460:	10bffe84 	addi	r2,r2,-6
 4006464:	10c00428 	cmpgeui	r3,r2,16
 4006468:	18001a1e 	bne	r3,zero,40064d4 <alt_exception_cause_generated_bad_addr+0x88>
 400646c:	100690ba 	slli	r3,r2,2
 4006470:	00810034 	movhi	r2,1024
 4006474:	10992104 	addi	r2,r2,25732
 4006478:	1885883a 	add	r2,r3,r2
 400647c:	10800017 	ldw	r2,0(r2)
 4006480:	1000683a 	jmp	r2
 4006484:	040064c4 	movi	r16,403
 4006488:	040064c4 	movi	r16,403
 400648c:	040064d4 	movui	r16,403
 4006490:	040064d4 	movui	r16,403
 4006494:	040064d4 	movui	r16,403
 4006498:	040064c4 	movi	r16,403
 400649c:	040064cc 	andi	r16,zero,403
 40064a0:	040064d4 	movui	r16,403
 40064a4:	040064c4 	movi	r16,403
 40064a8:	040064c4 	movi	r16,403
 40064ac:	040064d4 	movui	r16,403
 40064b0:	040064c4 	movi	r16,403
 40064b4:	040064cc 	andi	r16,zero,403
 40064b8:	040064d4 	movui	r16,403
 40064bc:	040064d4 	movui	r16,403
 40064c0:	040064c4 	movi	r16,403
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
 40064c4:	00800044 	movi	r2,1
 40064c8:	00000306 	br	40064d8 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
 40064cc:	0005883a 	mov	r2,zero
 40064d0:	00000106 	br	40064d8 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
 40064d4:	0005883a 	mov	r2,zero
  }
}
 40064d8:	e037883a 	mov	sp,fp
 40064dc:	df000017 	ldw	fp,0(sp)
 40064e0:	dec00104 	addi	sp,sp,4
 40064e4:	f800283a 	ret

040064e8 <atexit>:
 40064e8:	200b883a 	mov	r5,r4
 40064ec:	000f883a 	mov	r7,zero
 40064f0:	000d883a 	mov	r6,zero
 40064f4:	0009883a 	mov	r4,zero
 40064f8:	40065b01 	jmpi	40065b0 <__register_exitproc>

040064fc <exit>:
 40064fc:	defffe04 	addi	sp,sp,-8
 4006500:	000b883a 	mov	r5,zero
 4006504:	dc000015 	stw	r16,0(sp)
 4006508:	dfc00115 	stw	ra,4(sp)
 400650c:	2021883a 	mov	r16,r4
 4006510:	40066c80 	call	40066c8 <__call_exitprocs>
 4006514:	00810074 	movhi	r2,1025
 4006518:	10a12104 	addi	r2,r2,-31612
 400651c:	11000017 	ldw	r4,0(r2)
 4006520:	20800f17 	ldw	r2,60(r4)
 4006524:	10000126 	beq	r2,zero,400652c <exit+0x30>
 4006528:	103ee83a 	callr	r2
 400652c:	8009883a 	mov	r4,r16
 4006530:	40068480 	call	4006848 <_exit>

04006534 <memcmp>:
 4006534:	01c000c4 	movi	r7,3
 4006538:	3980192e 	bgeu	r7,r6,40065a0 <memcmp+0x6c>
 400653c:	2144b03a 	or	r2,r4,r5
 4006540:	11c4703a 	and	r2,r2,r7
 4006544:	10000f26 	beq	r2,zero,4006584 <memcmp+0x50>
 4006548:	20800003 	ldbu	r2,0(r4)
 400654c:	28c00003 	ldbu	r3,0(r5)
 4006550:	10c0151e 	bne	r2,r3,40065a8 <memcmp+0x74>
 4006554:	31bfff84 	addi	r6,r6,-2
 4006558:	01ffffc4 	movi	r7,-1
 400655c:	00000406 	br	4006570 <memcmp+0x3c>
 4006560:	20800003 	ldbu	r2,0(r4)
 4006564:	28c00003 	ldbu	r3,0(r5)
 4006568:	31bfffc4 	addi	r6,r6,-1
 400656c:	10c00e1e 	bne	r2,r3,40065a8 <memcmp+0x74>
 4006570:	21000044 	addi	r4,r4,1
 4006574:	29400044 	addi	r5,r5,1
 4006578:	31fff91e 	bne	r6,r7,4006560 <__alt_data_end+0xfff06560>
 400657c:	0005883a 	mov	r2,zero
 4006580:	f800283a 	ret
 4006584:	20c00017 	ldw	r3,0(r4)
 4006588:	28800017 	ldw	r2,0(r5)
 400658c:	18bfee1e 	bne	r3,r2,4006548 <__alt_data_end+0xfff06548>
 4006590:	31bfff04 	addi	r6,r6,-4
 4006594:	21000104 	addi	r4,r4,4
 4006598:	29400104 	addi	r5,r5,4
 400659c:	39bff936 	bltu	r7,r6,4006584 <__alt_data_end+0xfff06584>
 40065a0:	303fe91e 	bne	r6,zero,4006548 <__alt_data_end+0xfff06548>
 40065a4:	003ff506 	br	400657c <__alt_data_end+0xfff0657c>
 40065a8:	10c5c83a 	sub	r2,r2,r3
 40065ac:	f800283a 	ret

040065b0 <__register_exitproc>:
 40065b0:	defffa04 	addi	sp,sp,-24
 40065b4:	dc000315 	stw	r16,12(sp)
 40065b8:	04010074 	movhi	r16,1025
 40065bc:	84212104 	addi	r16,r16,-31612
 40065c0:	80c00017 	ldw	r3,0(r16)
 40065c4:	dc400415 	stw	r17,16(sp)
 40065c8:	dfc00515 	stw	ra,20(sp)
 40065cc:	18805217 	ldw	r2,328(r3)
 40065d0:	2023883a 	mov	r17,r4
 40065d4:	10003726 	beq	r2,zero,40066b4 <__register_exitproc+0x104>
 40065d8:	10c00117 	ldw	r3,4(r2)
 40065dc:	010007c4 	movi	r4,31
 40065e0:	20c00e16 	blt	r4,r3,400661c <__register_exitproc+0x6c>
 40065e4:	1a000044 	addi	r8,r3,1
 40065e8:	8800221e 	bne	r17,zero,4006674 <__register_exitproc+0xc4>
 40065ec:	18c00084 	addi	r3,r3,2
 40065f0:	18c7883a 	add	r3,r3,r3
 40065f4:	18c7883a 	add	r3,r3,r3
 40065f8:	12000115 	stw	r8,4(r2)
 40065fc:	10c7883a 	add	r3,r2,r3
 4006600:	19400015 	stw	r5,0(r3)
 4006604:	0005883a 	mov	r2,zero
 4006608:	dfc00517 	ldw	ra,20(sp)
 400660c:	dc400417 	ldw	r17,16(sp)
 4006610:	dc000317 	ldw	r16,12(sp)
 4006614:	dec00604 	addi	sp,sp,24
 4006618:	f800283a 	ret
 400661c:	00800034 	movhi	r2,0
 4006620:	10800004 	addi	r2,r2,0
 4006624:	10002626 	beq	r2,zero,40066c0 <__register_exitproc+0x110>
 4006628:	01006404 	movi	r4,400
 400662c:	d9400015 	stw	r5,0(sp)
 4006630:	d9800115 	stw	r6,4(sp)
 4006634:	d9c00215 	stw	r7,8(sp)
 4006638:	00000000 	call	0 <__alt_mem_sdram_controller_0-0x4000000>
 400663c:	d9400017 	ldw	r5,0(sp)
 4006640:	d9800117 	ldw	r6,4(sp)
 4006644:	d9c00217 	ldw	r7,8(sp)
 4006648:	10001d26 	beq	r2,zero,40066c0 <__register_exitproc+0x110>
 400664c:	81000017 	ldw	r4,0(r16)
 4006650:	10000115 	stw	zero,4(r2)
 4006654:	02000044 	movi	r8,1
 4006658:	22405217 	ldw	r9,328(r4)
 400665c:	0007883a 	mov	r3,zero
 4006660:	12400015 	stw	r9,0(r2)
 4006664:	20805215 	stw	r2,328(r4)
 4006668:	10006215 	stw	zero,392(r2)
 400666c:	10006315 	stw	zero,396(r2)
 4006670:	883fde26 	beq	r17,zero,40065ec <__alt_data_end+0xfff065ec>
 4006674:	18c9883a 	add	r4,r3,r3
 4006678:	2109883a 	add	r4,r4,r4
 400667c:	1109883a 	add	r4,r2,r4
 4006680:	21802215 	stw	r6,136(r4)
 4006684:	01800044 	movi	r6,1
 4006688:	12406217 	ldw	r9,392(r2)
 400668c:	30cc983a 	sll	r6,r6,r3
 4006690:	4992b03a 	or	r9,r9,r6
 4006694:	12406215 	stw	r9,392(r2)
 4006698:	21c04215 	stw	r7,264(r4)
 400669c:	01000084 	movi	r4,2
 40066a0:	893fd21e 	bne	r17,r4,40065ec <__alt_data_end+0xfff065ec>
 40066a4:	11006317 	ldw	r4,396(r2)
 40066a8:	218cb03a 	or	r6,r4,r6
 40066ac:	11806315 	stw	r6,396(r2)
 40066b0:	003fce06 	br	40065ec <__alt_data_end+0xfff065ec>
 40066b4:	18805304 	addi	r2,r3,332
 40066b8:	18805215 	stw	r2,328(r3)
 40066bc:	003fc606 	br	40065d8 <__alt_data_end+0xfff065d8>
 40066c0:	00bfffc4 	movi	r2,-1
 40066c4:	003fd006 	br	4006608 <__alt_data_end+0xfff06608>

040066c8 <__call_exitprocs>:
 40066c8:	defff504 	addi	sp,sp,-44
 40066cc:	df000915 	stw	fp,36(sp)
 40066d0:	dd400615 	stw	r21,24(sp)
 40066d4:	dc800315 	stw	r18,12(sp)
 40066d8:	dfc00a15 	stw	ra,40(sp)
 40066dc:	ddc00815 	stw	r23,32(sp)
 40066e0:	dd800715 	stw	r22,28(sp)
 40066e4:	dd000515 	stw	r20,20(sp)
 40066e8:	dcc00415 	stw	r19,16(sp)
 40066ec:	dc400215 	stw	r17,8(sp)
 40066f0:	dc000115 	stw	r16,4(sp)
 40066f4:	d9000015 	stw	r4,0(sp)
 40066f8:	2839883a 	mov	fp,r5
 40066fc:	04800044 	movi	r18,1
 4006700:	057fffc4 	movi	r21,-1
 4006704:	00810074 	movhi	r2,1025
 4006708:	10a12104 	addi	r2,r2,-31612
 400670c:	12000017 	ldw	r8,0(r2)
 4006710:	45005217 	ldw	r20,328(r8)
 4006714:	44c05204 	addi	r19,r8,328
 4006718:	a0001c26 	beq	r20,zero,400678c <__call_exitprocs+0xc4>
 400671c:	a0800117 	ldw	r2,4(r20)
 4006720:	15ffffc4 	addi	r23,r2,-1
 4006724:	b8000d16 	blt	r23,zero,400675c <__call_exitprocs+0x94>
 4006728:	14000044 	addi	r16,r2,1
 400672c:	8421883a 	add	r16,r16,r16
 4006730:	8421883a 	add	r16,r16,r16
 4006734:	84402004 	addi	r17,r16,128
 4006738:	a463883a 	add	r17,r20,r17
 400673c:	a421883a 	add	r16,r20,r16
 4006740:	e0001e26 	beq	fp,zero,40067bc <__call_exitprocs+0xf4>
 4006744:	80804017 	ldw	r2,256(r16)
 4006748:	e0801c26 	beq	fp,r2,40067bc <__call_exitprocs+0xf4>
 400674c:	bdffffc4 	addi	r23,r23,-1
 4006750:	843fff04 	addi	r16,r16,-4
 4006754:	8c7fff04 	addi	r17,r17,-4
 4006758:	bd7ff91e 	bne	r23,r21,4006740 <__alt_data_end+0xfff06740>
 400675c:	00800034 	movhi	r2,0
 4006760:	10800004 	addi	r2,r2,0
 4006764:	10000926 	beq	r2,zero,400678c <__call_exitprocs+0xc4>
 4006768:	a0800117 	ldw	r2,4(r20)
 400676c:	1000301e 	bne	r2,zero,4006830 <__call_exitprocs+0x168>
 4006770:	a0800017 	ldw	r2,0(r20)
 4006774:	10003226 	beq	r2,zero,4006840 <__call_exitprocs+0x178>
 4006778:	a009883a 	mov	r4,r20
 400677c:	98800015 	stw	r2,0(r19)
 4006780:	00000000 	call	0 <__alt_mem_sdram_controller_0-0x4000000>
 4006784:	9d000017 	ldw	r20,0(r19)
 4006788:	a03fe41e 	bne	r20,zero,400671c <__alt_data_end+0xfff0671c>
 400678c:	dfc00a17 	ldw	ra,40(sp)
 4006790:	df000917 	ldw	fp,36(sp)
 4006794:	ddc00817 	ldw	r23,32(sp)
 4006798:	dd800717 	ldw	r22,28(sp)
 400679c:	dd400617 	ldw	r21,24(sp)
 40067a0:	dd000517 	ldw	r20,20(sp)
 40067a4:	dcc00417 	ldw	r19,16(sp)
 40067a8:	dc800317 	ldw	r18,12(sp)
 40067ac:	dc400217 	ldw	r17,8(sp)
 40067b0:	dc000117 	ldw	r16,4(sp)
 40067b4:	dec00b04 	addi	sp,sp,44
 40067b8:	f800283a 	ret
 40067bc:	a0800117 	ldw	r2,4(r20)
 40067c0:	80c00017 	ldw	r3,0(r16)
 40067c4:	10bfffc4 	addi	r2,r2,-1
 40067c8:	15c01426 	beq	r2,r23,400681c <__call_exitprocs+0x154>
 40067cc:	80000015 	stw	zero,0(r16)
 40067d0:	183fde26 	beq	r3,zero,400674c <__alt_data_end+0xfff0674c>
 40067d4:	95c8983a 	sll	r4,r18,r23
 40067d8:	a0806217 	ldw	r2,392(r20)
 40067dc:	a5800117 	ldw	r22,4(r20)
 40067e0:	2084703a 	and	r2,r4,r2
 40067e4:	10000b26 	beq	r2,zero,4006814 <__call_exitprocs+0x14c>
 40067e8:	a0806317 	ldw	r2,396(r20)
 40067ec:	2088703a 	and	r4,r4,r2
 40067f0:	20000c1e 	bne	r4,zero,4006824 <__call_exitprocs+0x15c>
 40067f4:	89400017 	ldw	r5,0(r17)
 40067f8:	d9000017 	ldw	r4,0(sp)
 40067fc:	183ee83a 	callr	r3
 4006800:	a0800117 	ldw	r2,4(r20)
 4006804:	15bfbf1e 	bne	r2,r22,4006704 <__alt_data_end+0xfff06704>
 4006808:	98800017 	ldw	r2,0(r19)
 400680c:	153fcf26 	beq	r2,r20,400674c <__alt_data_end+0xfff0674c>
 4006810:	003fbc06 	br	4006704 <__alt_data_end+0xfff06704>
 4006814:	183ee83a 	callr	r3
 4006818:	003ff906 	br	4006800 <__alt_data_end+0xfff06800>
 400681c:	a5c00115 	stw	r23,4(r20)
 4006820:	003feb06 	br	40067d0 <__alt_data_end+0xfff067d0>
 4006824:	89000017 	ldw	r4,0(r17)
 4006828:	183ee83a 	callr	r3
 400682c:	003ff406 	br	4006800 <__alt_data_end+0xfff06800>
 4006830:	a0800017 	ldw	r2,0(r20)
 4006834:	a027883a 	mov	r19,r20
 4006838:	1029883a 	mov	r20,r2
 400683c:	003fb606 	br	4006718 <__alt_data_end+0xfff06718>
 4006840:	0005883a 	mov	r2,zero
 4006844:	003ffb06 	br	4006834 <__alt_data_end+0xfff06834>

04006848 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
 4006848:	defffd04 	addi	sp,sp,-12
 400684c:	df000215 	stw	fp,8(sp)
 4006850:	df000204 	addi	fp,sp,8
 4006854:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
 4006858:	0001883a 	nop
 400685c:	e0bfff17 	ldw	r2,-4(fp)
 4006860:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
 4006864:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 4006868:	10000226 	beq	r2,zero,4006874 <_exit+0x2c>
    ALT_SIM_FAIL();
 400686c:	002af070 	cmpltui	zero,zero,43969
 4006870:	00000106 	br	4006878 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
 4006874:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
 4006878:	003fff06 	br	4006878 <__alt_data_end+0xfff06878>
