catzip/rtl/pptest Makefile still using arachne-pnr fixed using icozip/rtl/pptest/Makefile
pptest does not get built from top Makefile. fixed 
devel@mypi3-16:~/testbuilds/catzip-tst/catzip $ git diff
diff --git a/rtl/Makefile b/rtl/Makefile
index dbd1576..6e4a450 100644
--- a/rtl/Makefile
+++ b/rtl/Makefile
@@ -39,7 +39,7 @@
 ##
 .PHONY: all
 #all:  basic uart catzip  leddigits switch_leds pptest
-all:   basic uart catzip  leddigits switch_leds
+all:   basic uart catzip  leddigits switch_leds pptest
 # all: verilated sw bench bit
 SUBMAKE := $(MAKE) --no-print-directory -C
 #
 
./rtl/uart/speechfifo.bin
./rtl/uart/helloworld.bin
./rtl/switch_leds/switch_leds.bin
./rtl/leddigits/leddigits.bin
./rtl/pptest/linepp.bin
./rtl/pptest/hellopp.bin
./rtl/pptest/speechpp.bin
./rtl/catzip/catzip.bin
./rtl/basic/dimmer.bin
./rtl/basic/pmodtest.bin
./rtl/basic/blinky.bin
./rtl/basic/clktest.bin
devel@mypi3-16:~/testbuilds/catzip-tst/catzip $ git diff auto-data/sdramdev.txt
diff --git a/auto-data/sdramdev.txt b/auto-data/sdramdev.txt
index bcd258f..3270953 100644
--- a/auto-data/sdramdev.txt
+++ b/auto-data/sdramdev.txt
@@ -132,10 +132,8 @@ parameter  RDLY = 6;
        
                @$(PREFIX)i(i_clk,
                        wb_sdram_cyc,
-                       /* verilator lint_off WIDTH */ 
-                       ((wb_sdram_stb)&&(wb_sdram_sel)),
-                       /* verilator lint_off WIDTH */
-                       wb_sdram_we,
+                        
+                       wb_sdram_stb,wb_sdram_we,
                        wb_sdram_addr[(@$LGMEMSZ-2):0],
                        wb_sdram_data, // 32 bits wide
                        wb_sdram_sel,  // 32/8 bits wide


devel@mypi3-16:~/testbuilds/catzip-tst/catzip/sw/host $ git diff
diff --git a/sim/verilated/sdramsim.h b/sim/verilated/sdramsim.h
index fda0b1f..e1459c3 100644
--- a/sim/verilated/sdramsim.h
+++ b/sim/verilated/sdramsim.h
@@ -51,7 +51,7 @@
 #define        MAX_REFRESH_TIME        ((int)(.064 * CLK_RATE_HZ))
 #define        SDRAM_QSZ               16
 
-#define        LGSDRAMSZB      25
+#define        LGSDRAMSZB      24
 #define        SDRAMSZB        (1<<LGSDRAMSZB)
 
 class  SDRAMSIM {
In simulation the sdram tests ok.
devel@mypi3-16:~/testbuilds/catzip-tst/catzip/sw/host $ ./arm-wrsdram rgb_pack.bin ; ./arm-rdsdram rdtest.bin ; diff rgb_pack.bin rdtest.bin

Testing simulation.

devel@mypi3-16:~/testbuilds/catzip-tst/catzip/sim/verilated $ ./arm-main_tb 
Listening on port 8363
Listening on port 8364
> T
CMD: Only sent 0 bytes of 3!

devel@mypi3-16:~/testbuilds/catzip-tst/catzip/sw/host $ ./arm-wbregs version
01000014 ( VERSION) : [.!..] 20210418

devel@mypi3-16:~/testbuilds/catzip-tst/catzip/sw/host $ ./arm-wrsdram rgb_pack.bin ; ./arm-rdsdram rdtest.bin ; diff rgb_pack.bin rdtest.bin
The size of the buffer is 0x010000 or 65536 words

READ-COMPLETE

Write-COMPLETE
The size of the buffer is 0x010000 or 65536 words

Testing hardware.

Transfer software to RPi3B+ with CatBoard.

devel@mypi3-16:~/testbuilds $ rsync -avl --delete catzip-tst mypi3-21:~/

devel@mypi3-21:~/catzip-tst/catzip/sw/host $ sudo config_cat ../../rtl/catzip/catzip.bin 
[sudo] password for devel: 

OK: GPIO 25 exported
OK: GPIO 17 exported
OK: GPIO 22 exported

OK: SPI driver loaded

Setting GPIO directions
out
out
in
Setting output to low
0
Reseting FPGA
0
1
Checking DONE pin
0
Continuing with configuration procedure
263+1 records in
263+1 records out
135100 bytes (135 kB, 132 KiB) copied, 0.0217331 s, 6.2 MB/s
Setting output to high
1
Checking DONE pin
1

devel@mypi3-21:~/catzip-tst/catzip/sw/host $ sudo ./arm-netpport 
Listening on port 8363
Listening on port 8364
# 

devel@mypi3-21:~/catzip-tst/catzip/sw/host $ ./arm-wbregs version
01000014 ( VERSION) : [.!..] 20210418

devel@mypi3-21:~/catzip-tst/catzip/sw/host $ ./arm-wrsdram rgb_pack.bin ; ./arm-rdsdram rdtest.bin ; diff rgb_pack.bin rdtest.bin
The size of the buffer is 0x010000 or 65536 words

READ-COMPLETE

Write-COMPLETE
The size of the buffer is 0x010000 or 65536 words

devel@mypi3-21:~/catzip-tst/catzip/sw/host $ ./arm-zipload -v ../board/cputest
Halting the CPU
Memory regions:
	Block RAM: 01400000 - 01402000
	SDRAM       : 02000000 - 03000000
Loading: ../board/cputest
Section 0: 02000000 - 02003e94
Writing to MEM: 02000000-02003e94
Clearing the CPUs registers
Setting PC to 02000000
The CPU should be fully loaded, you may now
start it (from reset/reboot) with:
> wbregs cpu 0x0f

CPU Status is: 0000060f
devel@mypi3-21:~/catzip-tst/catzip/sw/host $ ./arm-wbregs cpu 0x0f
04000000 (     CPU)-> 0000000f

devel@mypi3-21:~/catzip-tst/catzip/sw/host $ sudo config_cat ../../rtl/pptest/speechpp.bin
[sudo] password for devel: 

OK: GPIO 25 exported
OK: GPIO 17 exported
OK: GPIO 22 exported

OK: SPI driver loaded

Setting GPIO directions
out
out
in
Setting output to low
0
Reseting FPGA
0
1
Checking DONE pin
0
Continuing with configuration procedure
263+1 records in
263+1 records out
135100 bytes (135 kB, 132 KiB) copied, 0.0238067 s, 5.7 MB/s
Setting output to high
1
Checking DONE pin
1

devel@mypi3-21:~/catzip-tst/catzip/sw/host $ sudo ./arm-netpport 
[sudo] password for devel: 
Listening on port 8363
Listening on port 8364
. |===================================================================|
. |                                                                   |
. | Four score and seven years ago our fathers brought forth on this  |
. | continent, a new nation, conceived in Liberty, and dedicated to   |
. | the proposition that all men are created equal.                   |
. |                                                                   |
. | Now we are engaged in a great civil war, testing whether that     |
. | nation, or any nation so conceived and so dedicated, can long     |
. | endure. We are met on a great battle-field of that war. We have   |
. | come to dedicate a portion of that field, as a final resting      |
. | place for those who here gave their lives that that nation might  |
. | live. It is altogether fitting and proper that we should do this. |
. |                                                                   |
. | But, in a larger sense, we can not dedicate-we can not consecrate-|
. | we can not hallow-this ground. The brave men, living and dead,    |
. | who struggled here, have consecrated it, far above our poor power |
. | to add or detract. The world will little note, nor long remember  |
. | what we say here, but it can never forget what they did here. It  |
. | is for us the living, rather, to be dedicated here to the         |
. | unfinished work which they who fought here have thus far so nobly |
. | advanced. It is rather for us to be here dedicated to the great   |
. | task remaining before us-that from these honored dead we take     |
. | increased devotion to that cause for which they gave the last     |
. | full measure of devotion-that we here highly resolve that these   |
. | dead shall not have died in vain-that this nation, under God,     |
. | shall have a new birth of freedom-and that government of the      |
. | people, by the people, for the people, shall not perish from the  |
. | earth.                                                            |
. |                                                                   |
. |                                                                   |
. |===================================================================|
.

devel@mypi3-21:~/catzip-tst/catzip/sw/host $ sudo config_cat ../../rtl/pptest/hellopp.bin 

OK: GPIO 25 exported
OK: GPIO 17 exported
OK: GPIO 22 exported

OK: SPI driver loaded

Setting GPIO directions
out
out
in
Setting output to low
0
Reseting FPGA
0
1
Checking DONE pin
0
Continuing with configuration procedure
263+1 records in
263+1 records out
135100 bytes (135 kB, 132 KiB) copied, 0.0263473 s, 5.1 MB/s
Setting output to high
1
Checking DONE pin
0

devel@mypi3-21:~/catzip-tst/catzip/sw/host $ sudo ./arm-netpport 
Listening on port 8363
Listening on port 8364
. ello, World! 
. Hello, World! 
. Hello, World! 
. Hello, World! 


////////////////////////////////////////////////////////////////////////////////
//
// Filename:	./regdefs.h
//
// Project:	ICO Zip, iCE40 ZipCPU demonstration project
//
// DO NOT EDIT THIS FILE!
// Computer Generated: This file is computer generated by AUTOFPGA. DO NOT EDIT.
// DO NOT EDIT THIS FILE!
//
// CmdLine:	autofpga autofpga -d -o . clockpll40.txt global.txt version.txt buserr.txt pic.txt pwrcount.txt gpio.txt sdramdev.txt bkram.txt hbconsole.txt zipbones.txt mem_flash_bkram.txt mem_bkram_only.txt mem_flash_sdram.txt mem_sdram_only.txt
//
// Creator:	Dan Gisselquist, Ph.D.
//		Gisselquist Technology, LLC
//
////////////////////////////////////////////////////////////////////////////////
//
// Copyright (C) 2017-2020, Gisselquist Technology, LLC
//
// This program is free software (firmware): you can redistribute it and/or
// modify it under the terms of  the GNU General Public License as published
// by the Free Software Foundation, either version 3 of the License, or (at
// your option) any later version.
//
// This program is distributed in the hope that it will be useful, but WITHOUT
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
// for more details.
//
// You should have received a copy of the GNU General Public License along
// with this program.  (It's in the $(ROOT)/doc directory.  Run make with no
// target there if the PDF file isn't present.)  If not, see
// <http://www.gnu.org/licenses/> for a copy.
//
// License:	GPL, v3, as defined and found on www.gnu.org,
//		http://www.gnu.org/licenses/gpl.html
//
//
////////////////////////////////////////////////////////////////////////////////
//
//
#ifndef	REGDEFS_H
#define	REGDEFS_H


//
// The @REGDEFS.H.INCLUDE tag
//
// @REGDEFS.H.INCLUDE for masters
// @REGDEFS.H.INCLUDE for peripherals
// And finally any master REGDEFS.H.INCLUDE tags
// End of definitions from REGDEFS.H.INCLUDE


//
// Register address definitions, from @REGS.#d
//
// The bus timer
#define	R_BUSTIMER      	0x00400000	// 00400000, wbregs names: BUSTIMER
// The watchdog timer
#define	R_WATCHDOG      	0x00800000	// 00800000, wbregs names: WATCHDOG
// CONSOLE registers
#define	R_CONSOLE_FIFO  	0x00c00004	// 00c00000, wbregs names: UFIFO
#define	R_CONSOLE_UARTRX	0x00c00008	// 00c00000, wbregs names: RX
#define	R_CONSOLE_UARTTX	0x00c0000c	// 00c00000, wbregs names: TX
#define	R_BUILDTIME     	0x01000000	// 01000000, wbregs names: BUILDTIME
#define	R_BUSERR        	0x01000004	// 01000004, wbregs names: BUSERR
#define	R_PIC           	0x01000008	// 01000008, wbregs names: PIC
#define	R_GPIO          	0x0100000c	// 0100000c, wbregs names: GPIO, GPI, GPO
#define	R_PWRCOUNT      	0x01000010	// 01000010, wbregs names: PWRCOUNT
#define	R_VERSION       	0x01000014	// 01000014, wbregs names: VERSION
#define	R_BKRAM         	0x01400000	// 01400000, wbregs names: RAM
#define	R_SDRAM         	0x02000000	// 02000000, wbregs names: SDRAM
#define	R_ZIPCTRL       	0x04000000	// 04000000, wbregs names: CPU
#define	R_ZIPDATA       	0x04000004	// 04000000, wbregs names: CPUD


//
// The @REGDEFS.H.DEFNS tag
//
// @REGDEFS.H.DEFNS for masters
#define	CLKFREQHZ	40000000
#define	R_ZIPCTRL	0x04000000
#define	R_ZIPDATA	0x04000004
#define	RESET_ADDRESS	0x01400000
// @REGDEFS.H.DEFNS for peripherals
#define	BKRAMBASE	0x01400000
#define	BKRAMLEN	0x00002000
#define	SDRAMBASE	0x02000000
#define	SDRAMLEN	0x01000000
// @REGDEFS.H.DEFNS at the top level
// End of definitions from REGDEFS.H.DEFNS
//
// The @REGDEFS.H.INSERT tag
//
// @REGDEFS.H.INSERT for masters
// @REGDEFS.H.INSERT for peripherals

#define	CPU_GO		0x0000
#define	CPU_RESET	0x0040
#define	CPU_INT		0x0080
#define	CPU_STEP	0x0100
#define	CPU_STALL	0x0200
#define	CPU_HALT	0x0400
#define	CPU_CLRCACHE	0x0800
#define	CPU_sR0		0x0000
#define	CPU_sSP		0x000d
#define	CPU_sCC		0x000e
#define	CPU_sPC		0x000f
#define	CPU_uR0		0x0010
#define	CPU_uSP		0x001d
#define	CPU_uCC		0x001e
#define	CPU_uPC		0x001f

#define	RESET_ADDRESS	0x01400000


// @REGDEFS.H.INSERT from the top level
typedef	struct {
	unsigned	m_addr;
	const char	*m_name;
} REGNAME;

extern	const	REGNAME	*bregs;
extern	const	int	NREGS;
// #define	NREGS	(sizeof(bregs)/sizeof(bregs[0]))

extern	unsigned	addrdecode(const char *v);
extern	const	char *addrname(const unsigned v);
// End of definitions from REGDEFS.H.INSERT


#endif	// REGDEFS_H
