// Seed: 797406454
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    output wand id_2,
    output wand id_3,
    input supply0 id_4,
    input supply1 id_5,
    input tri1 id_6,
    output tri1 id_7,
    input uwire id_8,
    output supply0 id_9,
    input uwire id_10,
    input tri1 id_11,
    input wire id_12,
    output tri0 id_13
);
  wire id_15;
  assign id_1 = id_0;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    output logic id_2,
    input supply0 id_3
    , id_5
);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_1,
      id_3,
      id_3,
      id_0,
      id_1,
      id_3,
      id_1,
      id_3,
      id_0,
      id_3,
      id_1
  );
  always id_2 <= 1'b0;
  wire id_6;
endmodule
