{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654975576553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654975576553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 11 12:26:16 2022 " "Processing started: Sat Jun 11 12:26:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654975576553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654975576553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654975576553 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654975576791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654975576791 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reset reset TopLevel.sv(3) " "Verilog HDL Declaration information at TopLevel.sv(3): object \"Reset\" differs only in case from object \"reset\" in the same scope" {  } { { "../TopLevel.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654975582153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/johnn/onedrive/cs assignments/cse 141l project/final submission/program1/toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/johnn/onedrive/cs assignments/cse 141l project/final submission/program1/toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "../TopLevel.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654975582153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654975582153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/johnn/onedrive/cs assignments/cse 141l project/final submission/program1/reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/johnn/onedrive/cs assignments/cse 141l project/final submission/program1/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../reg_file.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654975582160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654975582160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/johnn/onedrive/cs assignments/cse 141l project/final submission/program1/lookup.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/johnn/onedrive/cs assignments/cse 141l project/final submission/program1/lookup.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookup " "Found entity 1: lookup" {  } { { "../lookup.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654975582162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654975582162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/johnn/onedrive/cs assignments/cse 141l project/final submission/program1/if.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/johnn/onedrive/cs assignments/cse 141l project/final submission/program1/if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "../IF.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654975582164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654975582164 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DataMem.sv(21) " "Verilog HDL warning at DataMem.sv(21): extended using \"x\" or \"z\"" {  } { { "../DataMem.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654975582165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/johnn/onedrive/cs assignments/cse 141l project/final submission/program1/datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/johnn/onedrive/cs assignments/cse 141l project/final submission/program1/datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "../DataMem.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654975582166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654975582166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/johnn/onedrive/cs assignments/cse 141l project/final submission/program1/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/johnn/onedrive/cs assignments/cse 141l project/final submission/program1/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "../Control.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/Control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654975582167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654975582167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/johnn/onedrive/cs assignments/cse 141l project/final submission/program1/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/johnn/onedrive/cs assignments/cse 141l project/final submission/program1/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU.sv" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654975582169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654975582169 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654975582197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF IF:PC1 " "Elaborating entity \"IF\" for hierarchy \"IF:PC1\"" {  } { { "../TopLevel.sv" "PC1" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654975582204 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "_ out.txt(1) " "Verilog HDL syntax error at out.txt(1) near text: _. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../out.txt" "" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/out.txt" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1654975582206 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "IF:PC1 " "Can't elaborate user hierarchy \"IF:PC1\"" {  } { { "../TopLevel.sv" "PC1" { Text "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv" 43 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654975582206 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/QTopLevel/output_files/TopLevel.map.smsg " "Generated suppressed messages file C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/QTopLevel/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654975582223 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654975582252 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 11 12:26:22 2022 " "Processing ended: Sat Jun 11 12:26:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654975582252 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654975582252 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654975582252 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654975582252 ""}
