// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "09/05/2024 17:10:42"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module vga_image_display (
	sys_clk,
	sys_rst_n,
	key_switch,
	vga_hsync,
	vga_vsync,
	vga_rgb);
input 	sys_clk;
input 	sys_rst_n;
input 	key_switch;
output 	vga_hsync;
output 	vga_vsync;
output 	[7:0] vga_rgb;

// Design Ports Information
// vga_hsync	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_vsync	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[0]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[1]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[2]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[3]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[4]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[5]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[6]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[7]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_rst_n	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key_switch	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \sys_rst_n~input_o ;
wire \sys_clk~input_o ;
wire \clk_gen_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \vga_ctrl_inst|cnt1[0]~11_combout ;
wire \clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ;
wire \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ;
wire \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ;
wire \clk_gen_inst|altpll_component|auto_generated|locked~combout ;
wire \clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ;
wire \vga_ctrl_inst|Equal1~0_combout ;
wire \vga_ctrl_inst|Equal1~1_combout ;
wire \vga_ctrl_inst|Equal1~2_combout ;
wire \vga_ctrl_inst|LessThan0~0_combout ;
wire \vga_ctrl_inst|cnt1[0]~12 ;
wire \vga_ctrl_inst|cnt1[1]~13_combout ;
wire \vga_ctrl_inst|cnt1[1]~14 ;
wire \vga_ctrl_inst|cnt1[2]~15_combout ;
wire \vga_ctrl_inst|cnt1[2]~16 ;
wire \vga_ctrl_inst|cnt1[3]~17_combout ;
wire \vga_ctrl_inst|cnt1[3]~18 ;
wire \vga_ctrl_inst|cnt1[4]~19_combout ;
wire \vga_ctrl_inst|cnt1[4]~20 ;
wire \vga_ctrl_inst|cnt1[5]~21_combout ;
wire \vga_ctrl_inst|cnt1[5]~22 ;
wire \vga_ctrl_inst|cnt1[6]~23_combout ;
wire \vga_ctrl_inst|cnt1[6]~24 ;
wire \vga_ctrl_inst|cnt1[7]~25_combout ;
wire \vga_ctrl_inst|cnt1[7]~26 ;
wire \vga_ctrl_inst|cnt1[8]~27_combout ;
wire \vga_ctrl_inst|cnt1[8]~28 ;
wire \vga_ctrl_inst|cnt1[9]~29_combout ;
wire \vga_ctrl_inst|cnt1[9]~30 ;
wire \vga_ctrl_inst|cnt1[10]~31_combout ;
wire \vga_ctrl_inst|LessThan1~0_combout ;
wire \vga_ctrl_inst|Add1~0_combout ;
wire \vga_ctrl_inst|Equal1~3_combout ;
wire \vga_ctrl_inst|cnt2[0]~10_combout ;
wire \vga_ctrl_inst|Add1~1 ;
wire \vga_ctrl_inst|Add1~2_combout ;
wire \vga_ctrl_inst|cnt2[1]~9_combout ;
wire \vga_ctrl_inst|LessThan7~0_combout ;
wire \vga_ctrl_inst|Add1~3 ;
wire \vga_ctrl_inst|Add1~5 ;
wire \vga_ctrl_inst|Add1~6_combout ;
wire \vga_ctrl_inst|cnt2[3]~2_combout ;
wire \vga_ctrl_inst|Add1~7 ;
wire \vga_ctrl_inst|Add1~8_combout ;
wire \vga_ctrl_inst|cnt2[4]~5_combout ;
wire \vga_ctrl_inst|Add1~9 ;
wire \vga_ctrl_inst|Add1~10_combout ;
wire \vga_ctrl_inst|cnt2[5]~4_combout ;
wire \vga_ctrl_inst|Add1~11 ;
wire \vga_ctrl_inst|Add1~12_combout ;
wire \vga_ctrl_inst|cnt2[6]~6_combout ;
wire \vga_ctrl_inst|always1~0_combout ;
wire \vga_ctrl_inst|Add1~13 ;
wire \vga_ctrl_inst|Add1~14_combout ;
wire \vga_ctrl_inst|cnt2[7]~8_combout ;
wire \vga_ctrl_inst|Add1~15 ;
wire \vga_ctrl_inst|Add1~16_combout ;
wire \vga_ctrl_inst|cnt2[8]~7_combout ;
wire \vga_ctrl_inst|Add1~17 ;
wire \vga_ctrl_inst|Add1~18_combout ;
wire \vga_ctrl_inst|cnt2[9]~1_combout ;
wire \vga_ctrl_inst|always1~1_combout ;
wire \vga_ctrl_inst|cnt2[9]~0_combout ;
wire \vga_ctrl_inst|Add1~4_combout ;
wire \vga_ctrl_inst|cnt2[2]~3_combout ;
wire \vga_ctrl_inst|LessThan10~0_combout ;
wire \vga_ctrl_inst|LessThan2~0_combout ;
wire \vga_ctrl_inst|LessThan2~1_combout ;
wire \sys_clk~inputclkctrl_outclk ;
wire \vga_ctrl_inst|addr[14]~6_combout ;
wire \pulse_cnt_inst|counter[0]~1_combout ;
wire \key_filter_inst|cnt[0]~34_combout ;
wire \key_filter_inst|cnt[13]~61 ;
wire \key_filter_inst|cnt[14]~62_combout ;
wire \key_filter_inst|cnt[14]~63 ;
wire \key_filter_inst|cnt[15]~64_combout ;
wire \key_filter_inst|cnt[15]~65 ;
wire \key_filter_inst|cnt[16]~66_combout ;
wire \key_filter_inst|cnt[16]~67 ;
wire \key_filter_inst|cnt[17]~68_combout ;
wire \key_filter_inst|cnt[17]~69 ;
wire \key_filter_inst|cnt[18]~70_combout ;
wire \key_filter_inst|cnt[18]~71 ;
wire \key_filter_inst|cnt[19]~72_combout ;
wire \key_filter_inst|cnt[19]~73 ;
wire \key_filter_inst|cnt[20]~78_combout ;
wire \key_filter_inst|cnt[20]~79 ;
wire \key_filter_inst|cnt[21]~80_combout ;
wire \key_filter_inst|cnt[21]~81 ;
wire \key_filter_inst|cnt[22]~82_combout ;
wire \key_filter_inst|cnt[22]~83 ;
wire \key_filter_inst|cnt[23]~84_combout ;
wire \key_filter_inst|cnt[23]~85 ;
wire \key_filter_inst|cnt[24]~86_combout ;
wire \key_filter_inst|cnt[24]~87 ;
wire \key_filter_inst|cnt[25]~88_combout ;
wire \key_filter_inst|cnt[25]~89 ;
wire \key_filter_inst|cnt[26]~90_combout ;
wire \key_filter_inst|cnt[26]~91 ;
wire \key_filter_inst|cnt[27]~92_combout ;
wire \key_filter_inst|cnt[27]~93 ;
wire \key_filter_inst|cnt[28]~94_combout ;
wire \key_filter_inst|cnt[28]~95 ;
wire \key_filter_inst|cnt[29]~96_combout ;
wire \key_filter_inst|cnt[29]~97 ;
wire \key_filter_inst|cnt[30]~98_combout ;
wire \key_filter_inst|state~2_combout ;
wire \key_filter_inst|state~0_combout ;
wire \key_filter_inst|cnt[30]~99 ;
wire \key_filter_inst|cnt[31]~100_combout ;
wire \key_filter_inst|state~1_combout ;
wire \key_filter_inst|state~3_combout ;
wire \key_switch~input_o ;
wire \key_filter_inst|LessThan0~1_combout ;
wire \key_filter_inst|LessThan0~2_combout ;
wire \key_filter_inst|cnt[17]~32_combout ;
wire \key_filter_inst|cnt[17]~74_combout ;
wire \key_filter_inst|cnt[17]~33_combout ;
wire \key_filter_inst|cnt[17]~75_combout ;
wire \key_filter_inst|LessThan0~0_combout ;
wire \key_filter_inst|cnt[17]~76_combout ;
wire \key_filter_inst|cnt[17]~77_combout ;
wire \key_filter_inst|cnt[0]~35 ;
wire \key_filter_inst|cnt[1]~36_combout ;
wire \key_filter_inst|cnt[1]~37 ;
wire \key_filter_inst|cnt[2]~38_combout ;
wire \key_filter_inst|cnt[2]~39 ;
wire \key_filter_inst|cnt[3]~40_combout ;
wire \key_filter_inst|cnt[3]~41 ;
wire \key_filter_inst|cnt[4]~42_combout ;
wire \key_filter_inst|cnt[4]~43 ;
wire \key_filter_inst|cnt[5]~44_combout ;
wire \key_filter_inst|cnt[5]~45 ;
wire \key_filter_inst|cnt[6]~46_combout ;
wire \key_filter_inst|cnt[6]~47 ;
wire \key_filter_inst|cnt[7]~48_combout ;
wire \key_filter_inst|cnt[7]~49 ;
wire \key_filter_inst|cnt[8]~50_combout ;
wire \key_filter_inst|cnt[8]~51 ;
wire \key_filter_inst|cnt[9]~52_combout ;
wire \key_filter_inst|cnt[9]~53 ;
wire \key_filter_inst|cnt[10]~54_combout ;
wire \key_filter_inst|cnt[10]~55 ;
wire \key_filter_inst|cnt[11]~56_combout ;
wire \key_filter_inst|cnt[11]~57 ;
wire \key_filter_inst|cnt[12]~58_combout ;
wire \key_filter_inst|cnt[12]~59 ;
wire \key_filter_inst|cnt[13]~60_combout ;
wire \key_filter_inst|key_out~2_combout ;
wire \key_filter_inst|key_out~3_combout ;
wire \key_filter_inst|state~4_combout ;
wire \key_filter_inst|state~5_combout ;
wire \key_filter_inst|state~q ;
wire \key_filter_inst|key_out~0_combout ;
wire \key_filter_inst|key_out~1_combout ;
wire \key_filter_inst|key_out~q ;
wire \pulse_cnt_inst|counter~0_combout ;
wire \pulse_cnt_inst|pulse_cnt[1]~0_combout ;
wire \vga_ctrl_inst|addr[0]~7_combout ;
wire \vga_ctrl_inst|LessThan10~1_combout ;
wire \vga_ctrl_inst|always3~6_combout ;
wire \vga_ctrl_inst|always3~5_combout ;
wire \vga_ctrl_inst|always3~7_combout ;
wire \vga_ctrl_inst|addr[14]~9_combout ;
wire \vga_ctrl_inst|addr[14]~10_combout ;
wire \vga_ctrl_inst|Mux2~0_combout ;
wire \vga_ctrl_inst|Add10~1_cout ;
wire \vga_ctrl_inst|Add10~3 ;
wire \vga_ctrl_inst|Add10~5 ;
wire \vga_ctrl_inst|Add10~7 ;
wire \vga_ctrl_inst|Add10~9 ;
wire \vga_ctrl_inst|Add10~11 ;
wire \vga_ctrl_inst|Add10~13 ;
wire \vga_ctrl_inst|Add10~15 ;
wire \vga_ctrl_inst|Add10~17 ;
wire \vga_ctrl_inst|Add10~18_combout ;
wire \vga_ctrl_inst|Add8~1 ;
wire \vga_ctrl_inst|Add8~3 ;
wire \vga_ctrl_inst|Add8~5 ;
wire \vga_ctrl_inst|Add8~7 ;
wire \vga_ctrl_inst|Add8~9 ;
wire \vga_ctrl_inst|Add8~11 ;
wire \vga_ctrl_inst|Add8~13 ;
wire \vga_ctrl_inst|Add8~15 ;
wire \vga_ctrl_inst|Add8~17 ;
wire \vga_ctrl_inst|Add8~19 ;
wire \vga_ctrl_inst|Add8~20_combout ;
wire \vga_ctrl_inst|Add8~12_combout ;
wire \vga_ctrl_inst|Add8~10_combout ;
wire \vga_ctrl_inst|Add8~14_combout ;
wire \vga_ctrl_inst|Add8~8_combout ;
wire \vga_ctrl_inst|Mult3|mult_core|romout[1][9]~1_combout ;
wire \vga_ctrl_inst|Mult3|mult_core|romout[1][8]~2_combout ;
wire \vga_ctrl_inst|Add8~0_combout ;
wire \vga_ctrl_inst|Add8~6_combout ;
wire \vga_ctrl_inst|Add8~4_combout ;
wire \vga_ctrl_inst|Add8~2_combout ;
wire \vga_ctrl_inst|Mult3|mult_core|romout[0][11]~4_combout ;
wire \vga_ctrl_inst|Mult3|mult_core|romout[1][7]~3_combout ;
wire \vga_ctrl_inst|Mult3|mult_core|romout[0][10]~combout ;
wire \vga_ctrl_inst|Mult3|mult_core|romout[1][6]~5_combout ;
wire \vga_ctrl_inst|Mult3|mult_core|romout[0][9]~6_combout ;
wire \vga_ctrl_inst|Mult3|mult_core|romout[0][8]~7_combout ;
wire \vga_ctrl_inst|Mult3|mult_core|romout[0][7]~8_combout ;
wire \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \vga_ctrl_inst|Add8~18_combout ;
wire \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \vga_ctrl_inst|Add8~16_combout ;
wire \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ;
wire \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ;
wire \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ;
wire \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ;
wire \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ;
wire \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \vga_ctrl_inst|Add10~16_combout ;
wire \vga_ctrl_inst|Add10~14_combout ;
wire \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \vga_ctrl_inst|Add10~12_combout ;
wire \vga_ctrl_inst|Add10~10_combout ;
wire \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \vga_ctrl_inst|Add10~8_combout ;
wire \vga_ctrl_inst|Mult3|mult_core|romout[0][6]~10_combout ;
wire \vga_ctrl_inst|Add10~6_combout ;
wire \vga_ctrl_inst|Add10~4_combout ;
wire \vga_ctrl_inst|Add10~2_combout ;
wire \vga_ctrl_inst|Add9~1 ;
wire \vga_ctrl_inst|Add9~3 ;
wire \vga_ctrl_inst|Add9~5 ;
wire \vga_ctrl_inst|Add9~7 ;
wire \vga_ctrl_inst|Add9~9 ;
wire \vga_ctrl_inst|Add9~11 ;
wire \vga_ctrl_inst|Add9~13 ;
wire \vga_ctrl_inst|Add9~15 ;
wire \vga_ctrl_inst|Add9~17 ;
wire \vga_ctrl_inst|Add9~19 ;
wire \vga_ctrl_inst|Add9~20_combout ;
wire \vga_ctrl_inst|Add3~1 ;
wire \vga_ctrl_inst|Add3~3 ;
wire \vga_ctrl_inst|Add3~5 ;
wire \vga_ctrl_inst|Add3~7 ;
wire \vga_ctrl_inst|Add3~9 ;
wire \vga_ctrl_inst|Add3~11 ;
wire \vga_ctrl_inst|Add3~12_combout ;
wire \vga_ctrl_inst|Add6~1 ;
wire \vga_ctrl_inst|Add6~3 ;
wire \vga_ctrl_inst|Add6~5 ;
wire \vga_ctrl_inst|Add6~7 ;
wire \vga_ctrl_inst|Add6~9 ;
wire \vga_ctrl_inst|Add6~11 ;
wire \vga_ctrl_inst|Add6~12_combout ;
wire \vga_ctrl_inst|Add6~10_combout ;
wire \vga_ctrl_inst|Add6~13 ;
wire \vga_ctrl_inst|Add6~14_combout ;
wire \vga_ctrl_inst|Add6~8_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[1][9]~1_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[1][8]~2_combout ;
wire \vga_ctrl_inst|Add6~0_combout ;
wire \vga_ctrl_inst|Add6~6_combout ;
wire \vga_ctrl_inst|Add6~2_combout ;
wire \vga_ctrl_inst|Add6~4_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[0][11]~4_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[1][7]~3_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[1][6]~5_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[0][10]~6_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[0][9]~7_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[0][8]~8_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[0][7]~9_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \vga_ctrl_inst|Add6~15 ;
wire \vga_ctrl_inst|Add6~17 ;
wire \vga_ctrl_inst|Add6~19 ;
wire \vga_ctrl_inst|Add6~20_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \vga_ctrl_inst|Add6~18_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \vga_ctrl_inst|Add6~16_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \vga_ctrl_inst|Add3~10_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \vga_ctrl_inst|Add3~8_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \vga_ctrl_inst|Add3~6_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \vga_ctrl_inst|Add3~4_combout ;
wire \vga_ctrl_inst|Add3~2_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[0][6]~11_combout ;
wire \vga_ctrl_inst|Add3~0_combout ;
wire \vga_ctrl_inst|Add4~1 ;
wire \vga_ctrl_inst|Add4~3 ;
wire \vga_ctrl_inst|Add4~5 ;
wire \vga_ctrl_inst|Add4~7 ;
wire \vga_ctrl_inst|Add4~9 ;
wire \vga_ctrl_inst|Add4~11 ;
wire \vga_ctrl_inst|Add4~13 ;
wire \vga_ctrl_inst|Add4~15 ;
wire \vga_ctrl_inst|Add4~17 ;
wire \vga_ctrl_inst|Add4~19 ;
wire \vga_ctrl_inst|Add4~20_combout ;
wire \vga_ctrl_inst|Add11~1 ;
wire \vga_ctrl_inst|Add11~3 ;
wire \vga_ctrl_inst|Add11~5 ;
wire \vga_ctrl_inst|Add11~7 ;
wire \vga_ctrl_inst|Add11~8_combout ;
wire \vga_ctrl_inst|Add11~9 ;
wire \vga_ctrl_inst|Add11~11 ;
wire \vga_ctrl_inst|Add11~13 ;
wire \vga_ctrl_inst|Add11~14_combout ;
wire \vga_ctrl_inst|Add11~10_combout ;
wire \vga_ctrl_inst|Add11~12_combout ;
wire \vga_ctrl_inst|Mult4|mult_core|romout[1][9]~1_combout ;
wire \vga_ctrl_inst|Mult4|mult_core|romout[1][8]~2_combout ;
wire \vga_ctrl_inst|Mult4|mult_core|romout[1][7]~3_combout ;
wire \vga_ctrl_inst|Add11~4_combout ;
wire \vga_ctrl_inst|Add11~6_combout ;
wire \vga_ctrl_inst|Add11~2_combout ;
wire \vga_ctrl_inst|Add11~0_combout ;
wire \vga_ctrl_inst|Mult4|mult_core|romout[0][11]~4_combout ;
wire \vga_ctrl_inst|Mult4|mult_core|romout[0][10]~6_combout ;
wire \vga_ctrl_inst|Mult4|mult_core|romout[1][6]~5_combout ;
wire \vga_ctrl_inst|Mult4|mult_core|romout[0][9]~7_combout ;
wire \vga_ctrl_inst|Mult4|mult_core|romout[0][8]~8_combout ;
wire \vga_ctrl_inst|Mult4|mult_core|romout[0][7]~9_combout ;
wire \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \vga_ctrl_inst|Add11~15 ;
wire \vga_ctrl_inst|Add11~17 ;
wire \vga_ctrl_inst|Add11~19 ;
wire \vga_ctrl_inst|Add11~20_combout ;
wire \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \vga_ctrl_inst|Add11~18_combout ;
wire \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \vga_ctrl_inst|Add11~16_combout ;
wire \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ;
wire \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ;
wire \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ;
wire \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ;
wire \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ;
wire \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \vga_ctrl_inst|Mult4|mult_core|romout[0][6]~11_combout ;
wire \vga_ctrl_inst|Add12~1 ;
wire \vga_ctrl_inst|Add12~3 ;
wire \vga_ctrl_inst|Add12~5 ;
wire \vga_ctrl_inst|Add12~7 ;
wire \vga_ctrl_inst|Add12~9 ;
wire \vga_ctrl_inst|Add12~11 ;
wire \vga_ctrl_inst|Add12~13 ;
wire \vga_ctrl_inst|Add12~15 ;
wire \vga_ctrl_inst|Add12~17 ;
wire \vga_ctrl_inst|Add12~19 ;
wire \vga_ctrl_inst|Add12~20_combout ;
wire \vga_ctrl_inst|LessThan4~0_combout ;
wire \vga_ctrl_inst|always3~8_combout ;
wire \vga_ctrl_inst|always3~9_combout ;
wire \vga_ctrl_inst|addr[14]~8_combout ;
wire \vga_ctrl_inst|Add2~1 ;
wire \vga_ctrl_inst|Add2~3 ;
wire \vga_ctrl_inst|Add2~5 ;
wire \vga_ctrl_inst|Add2~7 ;
wire \vga_ctrl_inst|Add2~9 ;
wire \vga_ctrl_inst|Add2~11 ;
wire \vga_ctrl_inst|Add2~13 ;
wire \vga_ctrl_inst|Add2~15 ;
wire \vga_ctrl_inst|Add2~17 ;
wire \vga_ctrl_inst|Add2~19 ;
wire \vga_ctrl_inst|Add2~20_combout ;
wire \vga_ctrl_inst|Add5~1 ;
wire \vga_ctrl_inst|Add5~3 ;
wire \vga_ctrl_inst|Add5~5 ;
wire \vga_ctrl_inst|Add5~7 ;
wire \vga_ctrl_inst|Add5~9 ;
wire \vga_ctrl_inst|Add5~11 ;
wire \vga_ctrl_inst|Add5~13 ;
wire \vga_ctrl_inst|Add5~15 ;
wire \vga_ctrl_inst|Add5~16_combout ;
wire \vga_ctrl_inst|Add5~14_combout ;
wire \vga_ctrl_inst|Add5~12_combout ;
wire \vga_ctrl_inst|Add5~10_combout ;
wire \vga_ctrl_inst|Add5~8_combout ;
wire \vga_ctrl_inst|Add5~6_combout ;
wire \vga_ctrl_inst|Add5~4_combout ;
wire \vga_ctrl_inst|Add5~2_combout ;
wire \vga_ctrl_inst|Add5~0_combout ;
wire \vga_ctrl_inst|Add7~1 ;
wire \vga_ctrl_inst|Add7~3 ;
wire \vga_ctrl_inst|Add7~5 ;
wire \vga_ctrl_inst|Add7~7 ;
wire \vga_ctrl_inst|Add7~9 ;
wire \vga_ctrl_inst|Add7~11 ;
wire \vga_ctrl_inst|Add7~13 ;
wire \vga_ctrl_inst|Add7~15 ;
wire \vga_ctrl_inst|Add7~17 ;
wire \vga_ctrl_inst|Add7~19 ;
wire \vga_ctrl_inst|Add7~20_combout ;
wire \vga_ctrl_inst|Mux3~0_combout ;
wire \vga_ctrl_inst|Mux3~1_combout ;
wire \vga_ctrl_inst|Mux3~2_combout ;
wire \vga_ctrl_inst|always3~3_combout ;
wire \vga_ctrl_inst|always3~0_combout ;
wire \vga_ctrl_inst|always3~1_combout ;
wire \vga_ctrl_inst|always3~2_combout ;
wire \vga_ctrl_inst|always3~4_combout ;
wire \vga_ctrl_inst|always3~10_combout ;
wire \vga_ctrl_inst|always3~11_combout ;
wire \vga_ctrl_inst|always3~12_combout ;
wire \vga_ctrl_inst|always3~13_combout ;
wire \vga_ctrl_inst|always3~14_combout ;
wire \vga_ctrl_inst|addr[14]~21_combout ;
wire \vga_ctrl_inst|valid~1_combout ;
wire \vga_ctrl_inst|valid~2_combout ;
wire \vga_ctrl_inst|valid~0_combout ;
wire \vga_ctrl_inst|valid~3_combout ;
wire \vga_ctrl_inst|valid~4_combout ;
wire \vga_ctrl_inst|valid~5_combout ;
wire \vga_ctrl_inst|valid~6_combout ;
wire \vga_ctrl_inst|addr~11_combout ;
wire \vga_ctrl_inst|addr[14]~12_combout ;
wire \vga_ctrl_inst|vga_rgb[0]~0_combout ;
wire \vga_ctrl_inst|Mux0~0_combout ;
wire \vga_ctrl_inst|addr[14]~13_combout ;
wire \vga_ctrl_inst|Mult3|mult_core|romout[1][11]~combout ;
wire \vga_ctrl_inst|Mult3|mult_core|romout[1][10]~0_combout ;
wire \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \vga_ctrl_inst|Mult3|mult_core|romout[2][7]~9_combout ;
wire \vga_ctrl_inst|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ;
wire \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \vga_ctrl_inst|Mult3|mult_core|romout[2][6]~combout ;
wire \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ;
wire \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ;
wire \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ;
wire \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ;
wire \vga_ctrl_inst|Add9~21 ;
wire \vga_ctrl_inst|Add9~23 ;
wire \vga_ctrl_inst|Add9~24_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[2][7]~10_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[1][11]~combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[1][10]~0_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[2][6]~combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ;
wire \vga_ctrl_inst|Add4~21 ;
wire \vga_ctrl_inst|Add4~23 ;
wire \vga_ctrl_inst|Add4~24_combout ;
wire \vga_ctrl_inst|Mult4|mult_core|romout[1][11]~combout ;
wire \vga_ctrl_inst|Mult4|mult_core|romout[1][10]~0_combout ;
wire \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \vga_ctrl_inst|Mult4|mult_core|romout[2][7]~10_combout ;
wire \vga_ctrl_inst|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ;
wire \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \vga_ctrl_inst|Mult4|mult_core|romout[2][6]~combout ;
wire \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ;
wire \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ;
wire \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ;
wire \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ;
wire \vga_ctrl_inst|Add12~21 ;
wire \vga_ctrl_inst|Add12~23 ;
wire \vga_ctrl_inst|Add12~24_combout ;
wire \vga_ctrl_inst|Add2~21 ;
wire \vga_ctrl_inst|Add2~23 ;
wire \vga_ctrl_inst|Add2~24_combout ;
wire \vga_ctrl_inst|Add7~21 ;
wire \vga_ctrl_inst|Add7~23 ;
wire \vga_ctrl_inst|Add7~24_combout ;
wire \vga_ctrl_inst|Mux1~0_combout ;
wire \vga_ctrl_inst|Mux1~1_combout ;
wire \vga_ctrl_inst|Mux1~2_combout ;
wire \vga_ctrl_inst|Add9~22_combout ;
wire \vga_ctrl_inst|Add4~22_combout ;
wire \vga_ctrl_inst|Add7~22_combout ;
wire \vga_ctrl_inst|Add12~22_combout ;
wire \vga_ctrl_inst|Add2~22_combout ;
wire \vga_ctrl_inst|Mux2~1_combout ;
wire \vga_ctrl_inst|Mux2~2_combout ;
wire \vga_ctrl_inst|Mux2~3_combout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~0_combout ;
wire \vga_ctrl_inst|Mux16~0_combout ;
wire \vga_ctrl_inst|addr[0]~14_combout ;
wire \vga_ctrl_inst|addr[0]~22_combout ;
wire \vga_ctrl_inst|addr[0]~23_combout ;
wire \vga_ctrl_inst|addr[0]~15_combout ;
wire \vga_ctrl_inst|Mux15~0_combout ;
wire \vga_ctrl_inst|addr[2]~16_combout ;
wire \vga_ctrl_inst|addr[2]~17_combout ;
wire \vga_ctrl_inst|addr[2]~19_combout ;
wire \vga_ctrl_inst|addr[2]~18_combout ;
wire \vga_ctrl_inst|addr[2]~20_combout ;
wire \vga_ctrl_inst|Add9~0_combout ;
wire \vga_ctrl_inst|Add7~0_combout ;
wire \vga_ctrl_inst|Add4~0_combout ;
wire \vga_ctrl_inst|Add12~0_combout ;
wire \vga_ctrl_inst|Add2~0_combout ;
wire \vga_ctrl_inst|Mux13~0_combout ;
wire \vga_ctrl_inst|Mux13~1_combout ;
wire \vga_ctrl_inst|Mux13~2_combout ;
wire \vga_ctrl_inst|Add9~2_combout ;
wire \vga_ctrl_inst|Add4~2_combout ;
wire \vga_ctrl_inst|Add12~2_combout ;
wire \vga_ctrl_inst|Add7~2_combout ;
wire \vga_ctrl_inst|Add2~2_combout ;
wire \vga_ctrl_inst|Mux12~0_combout ;
wire \vga_ctrl_inst|Mux12~1_combout ;
wire \vga_ctrl_inst|Mux12~2_combout ;
wire \vga_ctrl_inst|Add9~4_combout ;
wire \vga_ctrl_inst|Add7~4_combout ;
wire \vga_ctrl_inst|Add4~4_combout ;
wire \vga_ctrl_inst|Add2~4_combout ;
wire \vga_ctrl_inst|Add12~4_combout ;
wire \vga_ctrl_inst|Mux11~0_combout ;
wire \vga_ctrl_inst|Mux11~1_combout ;
wire \vga_ctrl_inst|Mux11~2_combout ;
wire \vga_ctrl_inst|Add9~6_combout ;
wire \vga_ctrl_inst|Add12~6_combout ;
wire \vga_ctrl_inst|Add4~6_combout ;
wire \vga_ctrl_inst|Add7~6_combout ;
wire \vga_ctrl_inst|Add2~6_combout ;
wire \vga_ctrl_inst|Mux10~0_combout ;
wire \vga_ctrl_inst|Mux10~1_combout ;
wire \vga_ctrl_inst|Mux10~2_combout ;
wire \vga_ctrl_inst|Add9~8_combout ;
wire \vga_ctrl_inst|Add7~8_combout ;
wire \vga_ctrl_inst|Add4~8_combout ;
wire \vga_ctrl_inst|Add12~8_combout ;
wire \vga_ctrl_inst|Add2~8_combout ;
wire \vga_ctrl_inst|Mux9~0_combout ;
wire \vga_ctrl_inst|Mux9~1_combout ;
wire \vga_ctrl_inst|Mux9~2_combout ;
wire \vga_ctrl_inst|Add9~10_combout ;
wire \vga_ctrl_inst|Add12~10_combout ;
wire \vga_ctrl_inst|Add7~10_combout ;
wire \vga_ctrl_inst|Add2~10_combout ;
wire \vga_ctrl_inst|Mux8~0_combout ;
wire \vga_ctrl_inst|Add4~10_combout ;
wire \vga_ctrl_inst|Mux8~1_combout ;
wire \vga_ctrl_inst|Mux8~2_combout ;
wire \vga_ctrl_inst|Add9~12_combout ;
wire \vga_ctrl_inst|Add4~12_combout ;
wire \vga_ctrl_inst|Add7~12_combout ;
wire \vga_ctrl_inst|Add12~12_combout ;
wire \vga_ctrl_inst|Add2~12_combout ;
wire \vga_ctrl_inst|Mux7~0_combout ;
wire \vga_ctrl_inst|Mux7~1_combout ;
wire \vga_ctrl_inst|Mux7~2_combout ;
wire \vga_ctrl_inst|Add9~14_combout ;
wire \vga_ctrl_inst|Add4~14_combout ;
wire \vga_ctrl_inst|Add12~14_combout ;
wire \vga_ctrl_inst|Add2~14_combout ;
wire \vga_ctrl_inst|Add7~14_combout ;
wire \vga_ctrl_inst|Mux6~0_combout ;
wire \vga_ctrl_inst|Mux6~1_combout ;
wire \vga_ctrl_inst|Mux6~2_combout ;
wire \vga_ctrl_inst|Add9~16_combout ;
wire \vga_ctrl_inst|Add7~16_combout ;
wire \vga_ctrl_inst|Add4~16_combout ;
wire \vga_ctrl_inst|Add2~16_combout ;
wire \vga_ctrl_inst|Add12~16_combout ;
wire \vga_ctrl_inst|Mux5~0_combout ;
wire \vga_ctrl_inst|Mux5~1_combout ;
wire \vga_ctrl_inst|Mux5~2_combout ;
wire \vga_ctrl_inst|Add9~18_combout ;
wire \vga_ctrl_inst|Add4~18_combout ;
wire \vga_ctrl_inst|Add12~18_combout ;
wire \vga_ctrl_inst|Add7~18_combout ;
wire \vga_ctrl_inst|Add2~18_combout ;
wire \vga_ctrl_inst|Mux4~0_combout ;
wire \vga_ctrl_inst|Mux4~1_combout ;
wire \vga_ctrl_inst|Mux4~2_combout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~1_combout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~0_combout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~2_combout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~1_combout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0_combout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \vga_ctrl_inst|vga_rgb[0]~1_combout ;
wire \vga_ctrl_inst|vga_rgb~2_combout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~0_combout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~1_combout ;
wire \vga_ctrl_inst|vga_rgb~3_combout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~0_combout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~1_combout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \vga_ctrl_inst|vga_rgb~4_combout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~0_combout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~1_combout ;
wire \vga_ctrl_inst|vga_rgb~5_combout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~0_combout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~1_combout ;
wire \vga_ctrl_inst|vga_rgb~6_combout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~0_combout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~1_combout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \vga_ctrl_inst|vga_rgb~7_combout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs582w[0]~0_combout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs582w[0]~1_combout ;
wire \vga_ctrl_inst|vga_rgb~8_combout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs630w[0]~0_combout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs630w[0]~1_combout ;
wire \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \vga_ctrl_inst|vga_rgb~9_combout ;
wire [10:0] \vga_ctrl_inst|cnt1 ;
wire [9:0] \vga_ctrl_inst|cnt2 ;
wire [4:0] \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [31:0] \key_filter_inst|cnt ;
wire [7:0] \vga_ctrl_inst|vga_rgb ;
wire [1:0] \pulse_cnt_inst|pulse_cnt ;
wire [2:0] \rom_ip_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [1:0] \pulse_cnt_inst|counter ;
wire [15:0] \vga_ctrl_inst|addr ;
wire [3:0] \rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode176w ;

wire [4:0] \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;

assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

// Location: IOOBUF_X9_Y24_N16
cycloneive_io_obuf \vga_hsync~output (
	.i(\vga_ctrl_inst|LessThan1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_hsync),
	.obar());
// synopsys translate_off
defparam \vga_hsync~output .bus_hold = "false";
defparam \vga_hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N2
cycloneive_io_obuf \vga_vsync~output (
	.i(\vga_ctrl_inst|LessThan2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_vsync),
	.obar());
// synopsys translate_off
defparam \vga_vsync~output .bus_hold = "false";
defparam \vga_vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \vga_rgb[0]~output (
	.i(\vga_ctrl_inst|vga_rgb [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[0]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[0]~output .bus_hold = "false";
defparam \vga_rgb[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \vga_rgb[1]~output (
	.i(\vga_ctrl_inst|vga_rgb [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[1]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[1]~output .bus_hold = "false";
defparam \vga_rgb[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \vga_rgb[2]~output (
	.i(\vga_ctrl_inst|vga_rgb [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[2]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[2]~output .bus_hold = "false";
defparam \vga_rgb[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N16
cycloneive_io_obuf \vga_rgb[3]~output (
	.i(\vga_ctrl_inst|vga_rgb [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[3]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[3]~output .bus_hold = "false";
defparam \vga_rgb[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \vga_rgb[4]~output (
	.i(\vga_ctrl_inst|vga_rgb [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[4]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[4]~output .bus_hold = "false";
defparam \vga_rgb[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \vga_rgb[5]~output (
	.i(\vga_ctrl_inst|vga_rgb [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[5]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[5]~output .bus_hold = "false";
defparam \vga_rgb[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N2
cycloneive_io_obuf \vga_rgb[6]~output (
	.i(\vga_ctrl_inst|vga_rgb [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[6]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[6]~output .bus_hold = "false";
defparam \vga_rgb[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \vga_rgb[7]~output (
	.i(\vga_ctrl_inst|vga_rgb [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[7]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[7]~output .bus_hold = "false";
defparam \vga_rgb[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \sys_rst_n~input (
	.i(sys_rst_n),
	.ibar(gnd),
	.o(\sys_rst_n~input_o ));
// synopsys translate_off
defparam \sys_rst_n~input .bus_hold = "false";
defparam \sys_rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \sys_clk~input (
	.i(sys_clk),
	.ibar(gnd),
	.o(\sys_clk~input_o ));
// synopsys translate_off
defparam \sys_clk~input .bus_hold = "false";
defparam \sys_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \clk_gen_inst|altpll_component|auto_generated|pll1 (
	.areset(!\sys_rst_n~input_o ),
	.pfdena(vcc),
	.fbin(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\sys_clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_high = 8;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_low = 7;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 5;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 4;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N8
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[0]~11 (
// Equation(s):
// \vga_ctrl_inst|cnt1[0]~11_combout  = \vga_ctrl_inst|cnt1 [0] $ (VCC)
// \vga_ctrl_inst|cnt1[0]~12  = CARRY(\vga_ctrl_inst|cnt1 [0])

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt1[0]~11_combout ),
	.cout(\vga_ctrl_inst|cnt1[0]~12 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[0]~11 .lut_mask = 16'h33CC;
defparam \vga_ctrl_inst|cnt1[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N28
cycloneive_lcell_comb \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder (
// Equation(s):
// \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder .lut_mask = 16'hFFFF;
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N29
dffeas \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.d(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync .is_wysiwyg = "true";
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneive_lcell_comb \clk_gen_inst|altpll_component|auto_generated|locked (
// Equation(s):
// \clk_gen_inst|altpll_component|auto_generated|locked~combout  = (!\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ) # (!\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(gnd),
	.datab(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(gnd),
	.datad(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\clk_gen_inst|altpll_component|auto_generated|locked~combout ),
	.cout());
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|locked .lut_mask = 16'h33FF;
defparam \clk_gen_inst|altpll_component|auto_generated|locked .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \clk_gen_inst|altpll_component|auto_generated|locked~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_gen_inst|altpll_component|auto_generated|locked~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|locked~clkctrl .clock_type = "global clock";
defparam \clk_gen_inst|altpll_component|auto_generated|locked~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N0
cycloneive_lcell_comb \vga_ctrl_inst|Equal1~0 (
// Equation(s):
// \vga_ctrl_inst|Equal1~0_combout  = (!\vga_ctrl_inst|cnt1 [6] & !\vga_ctrl_inst|cnt1 [5])

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [6]),
	.datac(gnd),
	.datad(\vga_ctrl_inst|cnt1 [5]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Equal1~0 .lut_mask = 16'h0033;
defparam \vga_ctrl_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N6
cycloneive_lcell_comb \vga_ctrl_inst|Equal1~1 (
// Equation(s):
// \vga_ctrl_inst|Equal1~1_combout  = (!\vga_ctrl_inst|cnt1 [9] & (\vga_ctrl_inst|Equal1~0_combout  & (!\vga_ctrl_inst|cnt1 [7] & !\vga_ctrl_inst|cnt1 [8])))

	.dataa(\vga_ctrl_inst|cnt1 [9]),
	.datab(\vga_ctrl_inst|Equal1~0_combout ),
	.datac(\vga_ctrl_inst|cnt1 [7]),
	.datad(\vga_ctrl_inst|cnt1 [8]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Equal1~1 .lut_mask = 16'h0004;
defparam \vga_ctrl_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N4
cycloneive_lcell_comb \vga_ctrl_inst|Equal1~2 (
// Equation(s):
// \vga_ctrl_inst|Equal1~2_combout  = (\vga_ctrl_inst|cnt1 [1] & (\vga_ctrl_inst|cnt1 [0] & (\vga_ctrl_inst|cnt1 [3] & \vga_ctrl_inst|cnt1 [2])))

	.dataa(\vga_ctrl_inst|cnt1 [1]),
	.datab(\vga_ctrl_inst|cnt1 [0]),
	.datac(\vga_ctrl_inst|cnt1 [3]),
	.datad(\vga_ctrl_inst|cnt1 [2]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Equal1~2 .lut_mask = 16'h8000;
defparam \vga_ctrl_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N2
cycloneive_lcell_comb \vga_ctrl_inst|LessThan0~0 (
// Equation(s):
// \vga_ctrl_inst|LessThan0~0_combout  = (\vga_ctrl_inst|cnt1 [10] & (((\vga_ctrl_inst|Equal1~2_combout  & \vga_ctrl_inst|cnt1 [4])) # (!\vga_ctrl_inst|Equal1~1_combout )))

	.dataa(\vga_ctrl_inst|Equal1~1_combout ),
	.datab(\vga_ctrl_inst|cnt1 [10]),
	.datac(\vga_ctrl_inst|Equal1~2_combout ),
	.datad(\vga_ctrl_inst|cnt1 [4]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan0~0 .lut_mask = 16'hC444;
defparam \vga_ctrl_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N9
dffeas \vga_ctrl_inst|cnt1[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[0]~11_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[0] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N10
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[1]~13 (
// Equation(s):
// \vga_ctrl_inst|cnt1[1]~13_combout  = (\vga_ctrl_inst|cnt1 [1] & (!\vga_ctrl_inst|cnt1[0]~12 )) # (!\vga_ctrl_inst|cnt1 [1] & ((\vga_ctrl_inst|cnt1[0]~12 ) # (GND)))
// \vga_ctrl_inst|cnt1[1]~14  = CARRY((!\vga_ctrl_inst|cnt1[0]~12 ) # (!\vga_ctrl_inst|cnt1 [1]))

	.dataa(\vga_ctrl_inst|cnt1 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|cnt1[0]~12 ),
	.combout(\vga_ctrl_inst|cnt1[1]~13_combout ),
	.cout(\vga_ctrl_inst|cnt1[1]~14 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[1]~13 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|cnt1[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N11
dffeas \vga_ctrl_inst|cnt1[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[1]~13_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[1] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N12
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[2]~15 (
// Equation(s):
// \vga_ctrl_inst|cnt1[2]~15_combout  = (\vga_ctrl_inst|cnt1 [2] & (\vga_ctrl_inst|cnt1[1]~14  $ (GND))) # (!\vga_ctrl_inst|cnt1 [2] & (!\vga_ctrl_inst|cnt1[1]~14  & VCC))
// \vga_ctrl_inst|cnt1[2]~16  = CARRY((\vga_ctrl_inst|cnt1 [2] & !\vga_ctrl_inst|cnt1[1]~14 ))

	.dataa(\vga_ctrl_inst|cnt1 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|cnt1[1]~14 ),
	.combout(\vga_ctrl_inst|cnt1[2]~15_combout ),
	.cout(\vga_ctrl_inst|cnt1[2]~16 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[2]~15 .lut_mask = 16'hA50A;
defparam \vga_ctrl_inst|cnt1[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N13
dffeas \vga_ctrl_inst|cnt1[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[2]~15_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[2] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N14
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[3]~17 (
// Equation(s):
// \vga_ctrl_inst|cnt1[3]~17_combout  = (\vga_ctrl_inst|cnt1 [3] & (!\vga_ctrl_inst|cnt1[2]~16 )) # (!\vga_ctrl_inst|cnt1 [3] & ((\vga_ctrl_inst|cnt1[2]~16 ) # (GND)))
// \vga_ctrl_inst|cnt1[3]~18  = CARRY((!\vga_ctrl_inst|cnt1[2]~16 ) # (!\vga_ctrl_inst|cnt1 [3]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|cnt1[2]~16 ),
	.combout(\vga_ctrl_inst|cnt1[3]~17_combout ),
	.cout(\vga_ctrl_inst|cnt1[3]~18 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[3]~17 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|cnt1[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N15
dffeas \vga_ctrl_inst|cnt1[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[3]~17_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[3] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[4]~19 (
// Equation(s):
// \vga_ctrl_inst|cnt1[4]~19_combout  = (\vga_ctrl_inst|cnt1 [4] & (\vga_ctrl_inst|cnt1[3]~18  $ (GND))) # (!\vga_ctrl_inst|cnt1 [4] & (!\vga_ctrl_inst|cnt1[3]~18  & VCC))
// \vga_ctrl_inst|cnt1[4]~20  = CARRY((\vga_ctrl_inst|cnt1 [4] & !\vga_ctrl_inst|cnt1[3]~18 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|cnt1[3]~18 ),
	.combout(\vga_ctrl_inst|cnt1[4]~19_combout ),
	.cout(\vga_ctrl_inst|cnt1[4]~20 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[4]~19 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|cnt1[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N17
dffeas \vga_ctrl_inst|cnt1[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[4]~19_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[4] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N18
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[5]~21 (
// Equation(s):
// \vga_ctrl_inst|cnt1[5]~21_combout  = (\vga_ctrl_inst|cnt1 [5] & (!\vga_ctrl_inst|cnt1[4]~20 )) # (!\vga_ctrl_inst|cnt1 [5] & ((\vga_ctrl_inst|cnt1[4]~20 ) # (GND)))
// \vga_ctrl_inst|cnt1[5]~22  = CARRY((!\vga_ctrl_inst|cnt1[4]~20 ) # (!\vga_ctrl_inst|cnt1 [5]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|cnt1[4]~20 ),
	.combout(\vga_ctrl_inst|cnt1[5]~21_combout ),
	.cout(\vga_ctrl_inst|cnt1[5]~22 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[5]~21 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|cnt1[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N19
dffeas \vga_ctrl_inst|cnt1[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[5]~21_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[5] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N20
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[6]~23 (
// Equation(s):
// \vga_ctrl_inst|cnt1[6]~23_combout  = (\vga_ctrl_inst|cnt1 [6] & (\vga_ctrl_inst|cnt1[5]~22  $ (GND))) # (!\vga_ctrl_inst|cnt1 [6] & (!\vga_ctrl_inst|cnt1[5]~22  & VCC))
// \vga_ctrl_inst|cnt1[6]~24  = CARRY((\vga_ctrl_inst|cnt1 [6] & !\vga_ctrl_inst|cnt1[5]~22 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|cnt1[5]~22 ),
	.combout(\vga_ctrl_inst|cnt1[6]~23_combout ),
	.cout(\vga_ctrl_inst|cnt1[6]~24 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[6]~23 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|cnt1[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N21
dffeas \vga_ctrl_inst|cnt1[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[6]~23_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[6] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N22
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[7]~25 (
// Equation(s):
// \vga_ctrl_inst|cnt1[7]~25_combout  = (\vga_ctrl_inst|cnt1 [7] & (!\vga_ctrl_inst|cnt1[6]~24 )) # (!\vga_ctrl_inst|cnt1 [7] & ((\vga_ctrl_inst|cnt1[6]~24 ) # (GND)))
// \vga_ctrl_inst|cnt1[7]~26  = CARRY((!\vga_ctrl_inst|cnt1[6]~24 ) # (!\vga_ctrl_inst|cnt1 [7]))

	.dataa(\vga_ctrl_inst|cnt1 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|cnt1[6]~24 ),
	.combout(\vga_ctrl_inst|cnt1[7]~25_combout ),
	.cout(\vga_ctrl_inst|cnt1[7]~26 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[7]~25 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|cnt1[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N23
dffeas \vga_ctrl_inst|cnt1[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[7] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N24
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[8]~27 (
// Equation(s):
// \vga_ctrl_inst|cnt1[8]~27_combout  = (\vga_ctrl_inst|cnt1 [8] & (\vga_ctrl_inst|cnt1[7]~26  $ (GND))) # (!\vga_ctrl_inst|cnt1 [8] & (!\vga_ctrl_inst|cnt1[7]~26  & VCC))
// \vga_ctrl_inst|cnt1[8]~28  = CARRY((\vga_ctrl_inst|cnt1 [8] & !\vga_ctrl_inst|cnt1[7]~26 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|cnt1[7]~26 ),
	.combout(\vga_ctrl_inst|cnt1[8]~27_combout ),
	.cout(\vga_ctrl_inst|cnt1[8]~28 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[8]~27 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|cnt1[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N25
dffeas \vga_ctrl_inst|cnt1[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[8]~27_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[8] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N26
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[9]~29 (
// Equation(s):
// \vga_ctrl_inst|cnt1[9]~29_combout  = (\vga_ctrl_inst|cnt1 [9] & (!\vga_ctrl_inst|cnt1[8]~28 )) # (!\vga_ctrl_inst|cnt1 [9] & ((\vga_ctrl_inst|cnt1[8]~28 ) # (GND)))
// \vga_ctrl_inst|cnt1[9]~30  = CARRY((!\vga_ctrl_inst|cnt1[8]~28 ) # (!\vga_ctrl_inst|cnt1 [9]))

	.dataa(\vga_ctrl_inst|cnt1 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|cnt1[8]~28 ),
	.combout(\vga_ctrl_inst|cnt1[9]~29_combout ),
	.cout(\vga_ctrl_inst|cnt1[9]~30 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[9]~29 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|cnt1[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N27
dffeas \vga_ctrl_inst|cnt1[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[9]~29_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[9] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N28
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[10]~31 (
// Equation(s):
// \vga_ctrl_inst|cnt1[10]~31_combout  = \vga_ctrl_inst|cnt1 [10] $ (!\vga_ctrl_inst|cnt1[9]~30 )

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ctrl_inst|cnt1[9]~30 ),
	.combout(\vga_ctrl_inst|cnt1[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[10]~31 .lut_mask = 16'hC3C3;
defparam \vga_ctrl_inst|cnt1[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N29
dffeas \vga_ctrl_inst|cnt1[10] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[10]~31_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[10] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N4
cycloneive_lcell_comb \vga_ctrl_inst|LessThan1~0 (
// Equation(s):
// \vga_ctrl_inst|LessThan1~0_combout  = (\vga_ctrl_inst|cnt1 [10]) # ((\vga_ctrl_inst|cnt1 [8]) # ((\vga_ctrl_inst|cnt1 [9]) # (\vga_ctrl_inst|cnt1 [7])))

	.dataa(\vga_ctrl_inst|cnt1 [10]),
	.datab(\vga_ctrl_inst|cnt1 [8]),
	.datac(\vga_ctrl_inst|cnt1 [9]),
	.datad(\vga_ctrl_inst|cnt1 [7]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan1~0 .lut_mask = 16'hFFFE;
defparam \vga_ctrl_inst|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N6
cycloneive_lcell_comb \vga_ctrl_inst|Add1~0 (
// Equation(s):
// \vga_ctrl_inst|Add1~0_combout  = \vga_ctrl_inst|cnt2 [0] $ (VCC)
// \vga_ctrl_inst|Add1~1  = CARRY(\vga_ctrl_inst|cnt2 [0])

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add1~0_combout ),
	.cout(\vga_ctrl_inst|Add1~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~0 .lut_mask = 16'h33CC;
defparam \vga_ctrl_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N30
cycloneive_lcell_comb \vga_ctrl_inst|Equal1~3 (
// Equation(s):
// \vga_ctrl_inst|Equal1~3_combout  = (\vga_ctrl_inst|Equal1~1_combout  & (\vga_ctrl_inst|cnt1 [10] & (\vga_ctrl_inst|Equal1~2_combout  & \vga_ctrl_inst|cnt1 [4])))

	.dataa(\vga_ctrl_inst|Equal1~1_combout ),
	.datab(\vga_ctrl_inst|cnt1 [10]),
	.datac(\vga_ctrl_inst|Equal1~2_combout ),
	.datad(\vga_ctrl_inst|cnt1 [4]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Equal1~3 .lut_mask = 16'h8000;
defparam \vga_ctrl_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N2
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[0]~10 (
// Equation(s):
// \vga_ctrl_inst|cnt2[0]~10_combout  = (\vga_ctrl_inst|Add1~0_combout  & (((!\vga_ctrl_inst|Equal1~3_combout  & \vga_ctrl_inst|cnt2 [0])) # (!\vga_ctrl_inst|cnt2[9]~0_combout ))) # (!\vga_ctrl_inst|Add1~0_combout  & (!\vga_ctrl_inst|Equal1~3_combout  & 
// (\vga_ctrl_inst|cnt2 [0])))

	.dataa(\vga_ctrl_inst|Add1~0_combout ),
	.datab(\vga_ctrl_inst|Equal1~3_combout ),
	.datac(\vga_ctrl_inst|cnt2 [0]),
	.datad(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[0]~10 .lut_mask = 16'h30BA;
defparam \vga_ctrl_inst|cnt2[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N3
dffeas \vga_ctrl_inst|cnt2[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[0] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add1~2 (
// Equation(s):
// \vga_ctrl_inst|Add1~2_combout  = (\vga_ctrl_inst|cnt2 [1] & (!\vga_ctrl_inst|Add1~1 )) # (!\vga_ctrl_inst|cnt2 [1] & ((\vga_ctrl_inst|Add1~1 ) # (GND)))
// \vga_ctrl_inst|Add1~3  = CARRY((!\vga_ctrl_inst|Add1~1 ) # (!\vga_ctrl_inst|cnt2 [1]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~1 ),
	.combout(\vga_ctrl_inst|Add1~2_combout ),
	.cout(\vga_ctrl_inst|Add1~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~2 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N4
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[1]~9 (
// Equation(s):
// \vga_ctrl_inst|cnt2[1]~9_combout  = (\vga_ctrl_inst|Add1~2_combout  & (((!\vga_ctrl_inst|Equal1~3_combout  & \vga_ctrl_inst|cnt2 [1])) # (!\vga_ctrl_inst|cnt2[9]~0_combout ))) # (!\vga_ctrl_inst|Add1~2_combout  & (!\vga_ctrl_inst|Equal1~3_combout  & 
// (\vga_ctrl_inst|cnt2 [1])))

	.dataa(\vga_ctrl_inst|Add1~2_combout ),
	.datab(\vga_ctrl_inst|Equal1~3_combout ),
	.datac(\vga_ctrl_inst|cnt2 [1]),
	.datad(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[1]~9 .lut_mask = 16'h30BA;
defparam \vga_ctrl_inst|cnt2[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N5
dffeas \vga_ctrl_inst|cnt2[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[1] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N26
cycloneive_lcell_comb \vga_ctrl_inst|LessThan7~0 (
// Equation(s):
// \vga_ctrl_inst|LessThan7~0_combout  = (\vga_ctrl_inst|cnt2 [0] & \vga_ctrl_inst|cnt2 [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl_inst|cnt2 [0]),
	.datad(\vga_ctrl_inst|cnt2 [1]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan7~0 .lut_mask = 16'hF000;
defparam \vga_ctrl_inst|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add1~4 (
// Equation(s):
// \vga_ctrl_inst|Add1~4_combout  = (\vga_ctrl_inst|cnt2 [2] & (\vga_ctrl_inst|Add1~3  $ (GND))) # (!\vga_ctrl_inst|cnt2 [2] & (!\vga_ctrl_inst|Add1~3  & VCC))
// \vga_ctrl_inst|Add1~5  = CARRY((\vga_ctrl_inst|cnt2 [2] & !\vga_ctrl_inst|Add1~3 ))

	.dataa(\vga_ctrl_inst|cnt2 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~3 ),
	.combout(\vga_ctrl_inst|Add1~4_combout ),
	.cout(\vga_ctrl_inst|Add1~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~4 .lut_mask = 16'hA50A;
defparam \vga_ctrl_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add1~6 (
// Equation(s):
// \vga_ctrl_inst|Add1~6_combout  = (\vga_ctrl_inst|cnt2 [3] & (!\vga_ctrl_inst|Add1~5 )) # (!\vga_ctrl_inst|cnt2 [3] & ((\vga_ctrl_inst|Add1~5 ) # (GND)))
// \vga_ctrl_inst|Add1~7  = CARRY((!\vga_ctrl_inst|Add1~5 ) # (!\vga_ctrl_inst|cnt2 [3]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~5 ),
	.combout(\vga_ctrl_inst|Add1~6_combout ),
	.cout(\vga_ctrl_inst|Add1~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~6 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N0
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[3]~2 (
// Equation(s):
// \vga_ctrl_inst|cnt2[3]~2_combout  = (\vga_ctrl_inst|Add1~6_combout  & (((!\vga_ctrl_inst|Equal1~3_combout  & \vga_ctrl_inst|cnt2 [3])) # (!\vga_ctrl_inst|cnt2[9]~0_combout ))) # (!\vga_ctrl_inst|Add1~6_combout  & (!\vga_ctrl_inst|Equal1~3_combout  & 
// (\vga_ctrl_inst|cnt2 [3])))

	.dataa(\vga_ctrl_inst|Add1~6_combout ),
	.datab(\vga_ctrl_inst|Equal1~3_combout ),
	.datac(\vga_ctrl_inst|cnt2 [3]),
	.datad(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[3]~2 .lut_mask = 16'h30BA;
defparam \vga_ctrl_inst|cnt2[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N1
dffeas \vga_ctrl_inst|cnt2[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[3] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add1~8 (
// Equation(s):
// \vga_ctrl_inst|Add1~8_combout  = (\vga_ctrl_inst|cnt2 [4] & (\vga_ctrl_inst|Add1~7  $ (GND))) # (!\vga_ctrl_inst|cnt2 [4] & (!\vga_ctrl_inst|Add1~7  & VCC))
// \vga_ctrl_inst|Add1~9  = CARRY((\vga_ctrl_inst|cnt2 [4] & !\vga_ctrl_inst|Add1~7 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~7 ),
	.combout(\vga_ctrl_inst|Add1~8_combout ),
	.cout(\vga_ctrl_inst|Add1~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~8 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N28
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[4]~5 (
// Equation(s):
// \vga_ctrl_inst|cnt2[4]~5_combout  = (\vga_ctrl_inst|Add1~8_combout  & (((!\vga_ctrl_inst|Equal1~3_combout  & \vga_ctrl_inst|cnt2 [4])) # (!\vga_ctrl_inst|cnt2[9]~0_combout ))) # (!\vga_ctrl_inst|Add1~8_combout  & (!\vga_ctrl_inst|Equal1~3_combout  & 
// (\vga_ctrl_inst|cnt2 [4])))

	.dataa(\vga_ctrl_inst|Add1~8_combout ),
	.datab(\vga_ctrl_inst|Equal1~3_combout ),
	.datac(\vga_ctrl_inst|cnt2 [4]),
	.datad(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[4]~5 .lut_mask = 16'h30BA;
defparam \vga_ctrl_inst|cnt2[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N29
dffeas \vga_ctrl_inst|cnt2[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[4]~5_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[4] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add1~10 (
// Equation(s):
// \vga_ctrl_inst|Add1~10_combout  = (\vga_ctrl_inst|cnt2 [5] & (!\vga_ctrl_inst|Add1~9 )) # (!\vga_ctrl_inst|cnt2 [5] & ((\vga_ctrl_inst|Add1~9 ) # (GND)))
// \vga_ctrl_inst|Add1~11  = CARRY((!\vga_ctrl_inst|Add1~9 ) # (!\vga_ctrl_inst|cnt2 [5]))

	.dataa(\vga_ctrl_inst|cnt2 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~9 ),
	.combout(\vga_ctrl_inst|Add1~10_combout ),
	.cout(\vga_ctrl_inst|Add1~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~10 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N26
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[5]~4 (
// Equation(s):
// \vga_ctrl_inst|cnt2[5]~4_combout  = (\vga_ctrl_inst|Add1~10_combout  & (((!\vga_ctrl_inst|Equal1~3_combout  & \vga_ctrl_inst|cnt2 [5])) # (!\vga_ctrl_inst|cnt2[9]~0_combout ))) # (!\vga_ctrl_inst|Add1~10_combout  & (!\vga_ctrl_inst|Equal1~3_combout  & 
// (\vga_ctrl_inst|cnt2 [5])))

	.dataa(\vga_ctrl_inst|Add1~10_combout ),
	.datab(\vga_ctrl_inst|Equal1~3_combout ),
	.datac(\vga_ctrl_inst|cnt2 [5]),
	.datad(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[5]~4 .lut_mask = 16'h30BA;
defparam \vga_ctrl_inst|cnt2[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N27
dffeas \vga_ctrl_inst|cnt2[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[5]~4_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[5] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add1~12 (
// Equation(s):
// \vga_ctrl_inst|Add1~12_combout  = (\vga_ctrl_inst|cnt2 [6] & (\vga_ctrl_inst|Add1~11  $ (GND))) # (!\vga_ctrl_inst|cnt2 [6] & (!\vga_ctrl_inst|Add1~11  & VCC))
// \vga_ctrl_inst|Add1~13  = CARRY((\vga_ctrl_inst|cnt2 [6] & !\vga_ctrl_inst|Add1~11 ))

	.dataa(\vga_ctrl_inst|cnt2 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~11 ),
	.combout(\vga_ctrl_inst|Add1~12_combout ),
	.cout(\vga_ctrl_inst|Add1~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~12 .lut_mask = 16'hA50A;
defparam \vga_ctrl_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N30
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[6]~6 (
// Equation(s):
// \vga_ctrl_inst|cnt2[6]~6_combout  = (\vga_ctrl_inst|cnt2[9]~0_combout  & (!\vga_ctrl_inst|Equal1~3_combout  & (\vga_ctrl_inst|cnt2 [6]))) # (!\vga_ctrl_inst|cnt2[9]~0_combout  & ((\vga_ctrl_inst|Add1~12_combout ) # ((!\vga_ctrl_inst|Equal1~3_combout  & 
// \vga_ctrl_inst|cnt2 [6]))))

	.dataa(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.datab(\vga_ctrl_inst|Equal1~3_combout ),
	.datac(\vga_ctrl_inst|cnt2 [6]),
	.datad(\vga_ctrl_inst|Add1~12_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[6]~6 .lut_mask = 16'h7530;
defparam \vga_ctrl_inst|cnt2[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N31
dffeas \vga_ctrl_inst|cnt2[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[6] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N20
cycloneive_lcell_comb \vga_ctrl_inst|always1~0 (
// Equation(s):
// \vga_ctrl_inst|always1~0_combout  = (\vga_ctrl_inst|LessThan7~0_combout  & (\vga_ctrl_inst|cnt2 [4] & (\vga_ctrl_inst|cnt2 [5] & \vga_ctrl_inst|cnt2 [6])))

	.dataa(\vga_ctrl_inst|LessThan7~0_combout ),
	.datab(\vga_ctrl_inst|cnt2 [4]),
	.datac(\vga_ctrl_inst|cnt2 [5]),
	.datad(\vga_ctrl_inst|cnt2 [6]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always1~0 .lut_mask = 16'h8000;
defparam \vga_ctrl_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add1~14 (
// Equation(s):
// \vga_ctrl_inst|Add1~14_combout  = (\vga_ctrl_inst|cnt2 [7] & (!\vga_ctrl_inst|Add1~13 )) # (!\vga_ctrl_inst|cnt2 [7] & ((\vga_ctrl_inst|Add1~13 ) # (GND)))
// \vga_ctrl_inst|Add1~15  = CARRY((!\vga_ctrl_inst|Add1~13 ) # (!\vga_ctrl_inst|cnt2 [7]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~13 ),
	.combout(\vga_ctrl_inst|Add1~14_combout ),
	.cout(\vga_ctrl_inst|Add1~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~14 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N0
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[7]~8 (
// Equation(s):
// \vga_ctrl_inst|cnt2[7]~8_combout  = (\vga_ctrl_inst|cnt2[9]~0_combout  & (!\vga_ctrl_inst|Equal1~3_combout  & (\vga_ctrl_inst|cnt2 [7]))) # (!\vga_ctrl_inst|cnt2[9]~0_combout  & ((\vga_ctrl_inst|Add1~14_combout ) # ((!\vga_ctrl_inst|Equal1~3_combout  & 
// \vga_ctrl_inst|cnt2 [7]))))

	.dataa(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.datab(\vga_ctrl_inst|Equal1~3_combout ),
	.datac(\vga_ctrl_inst|cnt2 [7]),
	.datad(\vga_ctrl_inst|Add1~14_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[7]~8 .lut_mask = 16'h7530;
defparam \vga_ctrl_inst|cnt2[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N1
dffeas \vga_ctrl_inst|cnt2[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[7]~8_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[7] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N22
cycloneive_lcell_comb \vga_ctrl_inst|Add1~16 (
// Equation(s):
// \vga_ctrl_inst|Add1~16_combout  = (\vga_ctrl_inst|cnt2 [8] & (\vga_ctrl_inst|Add1~15  $ (GND))) # (!\vga_ctrl_inst|cnt2 [8] & (!\vga_ctrl_inst|Add1~15  & VCC))
// \vga_ctrl_inst|Add1~17  = CARRY((\vga_ctrl_inst|cnt2 [8] & !\vga_ctrl_inst|Add1~15 ))

	.dataa(\vga_ctrl_inst|cnt2 [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~15 ),
	.combout(\vga_ctrl_inst|Add1~16_combout ),
	.cout(\vga_ctrl_inst|Add1~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~16 .lut_mask = 16'hA50A;
defparam \vga_ctrl_inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N20
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[8]~7 (
// Equation(s):
// \vga_ctrl_inst|cnt2[8]~7_combout  = (\vga_ctrl_inst|cnt2[9]~0_combout  & (!\vga_ctrl_inst|Equal1~3_combout  & (\vga_ctrl_inst|cnt2 [8]))) # (!\vga_ctrl_inst|cnt2[9]~0_combout  & ((\vga_ctrl_inst|Add1~16_combout ) # ((!\vga_ctrl_inst|Equal1~3_combout  & 
// \vga_ctrl_inst|cnt2 [8]))))

	.dataa(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.datab(\vga_ctrl_inst|Equal1~3_combout ),
	.datac(\vga_ctrl_inst|cnt2 [8]),
	.datad(\vga_ctrl_inst|Add1~16_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[8]~7 .lut_mask = 16'h7530;
defparam \vga_ctrl_inst|cnt2[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N21
dffeas \vga_ctrl_inst|cnt2[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[8]~7_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[8] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N24
cycloneive_lcell_comb \vga_ctrl_inst|Add1~18 (
// Equation(s):
// \vga_ctrl_inst|Add1~18_combout  = \vga_ctrl_inst|Add1~17  $ (\vga_ctrl_inst|cnt2 [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|cnt2 [9]),
	.cin(\vga_ctrl_inst|Add1~17 ),
	.combout(\vga_ctrl_inst|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~18 .lut_mask = 16'h0FF0;
defparam \vga_ctrl_inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N28
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[9]~1 (
// Equation(s):
// \vga_ctrl_inst|cnt2[9]~1_combout  = (\vga_ctrl_inst|cnt2[9]~0_combout  & (!\vga_ctrl_inst|Equal1~3_combout  & (\vga_ctrl_inst|cnt2 [9]))) # (!\vga_ctrl_inst|cnt2[9]~0_combout  & ((\vga_ctrl_inst|Add1~18_combout ) # ((!\vga_ctrl_inst|Equal1~3_combout  & 
// \vga_ctrl_inst|cnt2 [9]))))

	.dataa(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.datab(\vga_ctrl_inst|Equal1~3_combout ),
	.datac(\vga_ctrl_inst|cnt2 [9]),
	.datad(\vga_ctrl_inst|Add1~18_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[9]~1 .lut_mask = 16'h7530;
defparam \vga_ctrl_inst|cnt2[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N29
dffeas \vga_ctrl_inst|cnt2[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[9]~1_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[9] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N2
cycloneive_lcell_comb \vga_ctrl_inst|always1~1 (
// Equation(s):
// \vga_ctrl_inst|always1~1_combout  = (!\vga_ctrl_inst|cnt2 [3] & (!\vga_ctrl_inst|cnt2 [8] & (!\vga_ctrl_inst|cnt2 [2] & !\vga_ctrl_inst|cnt2 [7])))

	.dataa(\vga_ctrl_inst|cnt2 [3]),
	.datab(\vga_ctrl_inst|cnt2 [8]),
	.datac(\vga_ctrl_inst|cnt2 [2]),
	.datad(\vga_ctrl_inst|cnt2 [7]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always1~1 .lut_mask = 16'h0001;
defparam \vga_ctrl_inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N24
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[9]~0 (
// Equation(s):
// \vga_ctrl_inst|cnt2[9]~0_combout  = ((\vga_ctrl_inst|always1~0_combout  & (\vga_ctrl_inst|cnt2 [9] & \vga_ctrl_inst|always1~1_combout ))) # (!\vga_ctrl_inst|Equal1~3_combout )

	.dataa(\vga_ctrl_inst|always1~0_combout ),
	.datab(\vga_ctrl_inst|cnt2 [9]),
	.datac(\vga_ctrl_inst|Equal1~3_combout ),
	.datad(\vga_ctrl_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[9]~0 .lut_mask = 16'h8F0F;
defparam \vga_ctrl_inst|cnt2[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N30
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[2]~3 (
// Equation(s):
// \vga_ctrl_inst|cnt2[2]~3_combout  = (\vga_ctrl_inst|cnt2[9]~0_combout  & (!\vga_ctrl_inst|Equal1~3_combout  & (\vga_ctrl_inst|cnt2 [2]))) # (!\vga_ctrl_inst|cnt2[9]~0_combout  & ((\vga_ctrl_inst|Add1~4_combout ) # ((!\vga_ctrl_inst|Equal1~3_combout  & 
// \vga_ctrl_inst|cnt2 [2]))))

	.dataa(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.datab(\vga_ctrl_inst|Equal1~3_combout ),
	.datac(\vga_ctrl_inst|cnt2 [2]),
	.datad(\vga_ctrl_inst|Add1~4_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[2]~3 .lut_mask = 16'h7530;
defparam \vga_ctrl_inst|cnt2[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N31
dffeas \vga_ctrl_inst|cnt2[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[2] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N28
cycloneive_lcell_comb \vga_ctrl_inst|LessThan10~0 (
// Equation(s):
// \vga_ctrl_inst|LessThan10~0_combout  = (!\vga_ctrl_inst|cnt2 [5] & !\vga_ctrl_inst|cnt2 [4])

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [5]),
	.datac(\vga_ctrl_inst|cnt2 [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan10~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan10~0 .lut_mask = 16'h0303;
defparam \vga_ctrl_inst|LessThan10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N10
cycloneive_lcell_comb \vga_ctrl_inst|LessThan2~0 (
// Equation(s):
// \vga_ctrl_inst|LessThan2~0_combout  = (!\vga_ctrl_inst|cnt2 [6] & (!\vga_ctrl_inst|cnt2 [8] & (!\vga_ctrl_inst|cnt2 [7] & \vga_ctrl_inst|LessThan10~0_combout )))

	.dataa(\vga_ctrl_inst|cnt2 [6]),
	.datab(\vga_ctrl_inst|cnt2 [8]),
	.datac(\vga_ctrl_inst|cnt2 [7]),
	.datad(\vga_ctrl_inst|LessThan10~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan2~0 .lut_mask = 16'h0100;
defparam \vga_ctrl_inst|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N24
cycloneive_lcell_comb \vga_ctrl_inst|LessThan2~1 (
// Equation(s):
// \vga_ctrl_inst|LessThan2~1_combout  = (\vga_ctrl_inst|cnt2 [2]) # ((\vga_ctrl_inst|cnt2 [9]) # ((\vga_ctrl_inst|cnt2 [3]) # (!\vga_ctrl_inst|LessThan2~0_combout )))

	.dataa(\vga_ctrl_inst|cnt2 [2]),
	.datab(\vga_ctrl_inst|cnt2 [9]),
	.datac(\vga_ctrl_inst|cnt2 [3]),
	.datad(\vga_ctrl_inst|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan2~1 .lut_mask = 16'hFEFF;
defparam \vga_ctrl_inst|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \sys_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sys_clk~inputclkctrl .clock_type = "global clock";
defparam \sys_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneive_lcell_comb \vga_ctrl_inst|addr[14]~6 (
// Equation(s):
// \vga_ctrl_inst|addr[14]~6_combout  = (!\pulse_cnt_inst|pulse_cnt [1] & \pulse_cnt_inst|pulse_cnt [0])

	.dataa(gnd),
	.datab(\pulse_cnt_inst|pulse_cnt [1]),
	.datac(gnd),
	.datad(\pulse_cnt_inst|pulse_cnt [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[14]~6 .lut_mask = 16'h3300;
defparam \vga_ctrl_inst|addr[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N10
cycloneive_lcell_comb \pulse_cnt_inst|counter[0]~1 (
// Equation(s):
// \pulse_cnt_inst|counter[0]~1_combout  = !\pulse_cnt_inst|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pulse_cnt_inst|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pulse_cnt_inst|counter[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pulse_cnt_inst|counter[0]~1 .lut_mask = 16'h0F0F;
defparam \pulse_cnt_inst|counter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N0
cycloneive_lcell_comb \key_filter_inst|cnt[0]~34 (
// Equation(s):
// \key_filter_inst|cnt[0]~34_combout  = \key_filter_inst|cnt [0] $ (VCC)
// \key_filter_inst|cnt[0]~35  = CARRY(\key_filter_inst|cnt [0])

	.dataa(gnd),
	.datab(\key_filter_inst|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\key_filter_inst|cnt[0]~34_combout ),
	.cout(\key_filter_inst|cnt[0]~35 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[0]~34 .lut_mask = 16'h33CC;
defparam \key_filter_inst|cnt[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N26
cycloneive_lcell_comb \key_filter_inst|cnt[13]~60 (
// Equation(s):
// \key_filter_inst|cnt[13]~60_combout  = (\key_filter_inst|cnt [13] & (!\key_filter_inst|cnt[12]~59 )) # (!\key_filter_inst|cnt [13] & ((\key_filter_inst|cnt[12]~59 ) # (GND)))
// \key_filter_inst|cnt[13]~61  = CARRY((!\key_filter_inst|cnt[12]~59 ) # (!\key_filter_inst|cnt [13]))

	.dataa(\key_filter_inst|cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[12]~59 ),
	.combout(\key_filter_inst|cnt[13]~60_combout ),
	.cout(\key_filter_inst|cnt[13]~61 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[13]~60 .lut_mask = 16'h5A5F;
defparam \key_filter_inst|cnt[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N28
cycloneive_lcell_comb \key_filter_inst|cnt[14]~62 (
// Equation(s):
// \key_filter_inst|cnt[14]~62_combout  = (\key_filter_inst|cnt [14] & (\key_filter_inst|cnt[13]~61  $ (GND))) # (!\key_filter_inst|cnt [14] & (!\key_filter_inst|cnt[13]~61  & VCC))
// \key_filter_inst|cnt[14]~63  = CARRY((\key_filter_inst|cnt [14] & !\key_filter_inst|cnt[13]~61 ))

	.dataa(gnd),
	.datab(\key_filter_inst|cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[13]~61 ),
	.combout(\key_filter_inst|cnt[14]~62_combout ),
	.cout(\key_filter_inst|cnt[14]~63 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[14]~62 .lut_mask = 16'hC30C;
defparam \key_filter_inst|cnt[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y18_N29
dffeas \key_filter_inst|cnt[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[14]~62_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[14] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N30
cycloneive_lcell_comb \key_filter_inst|cnt[15]~64 (
// Equation(s):
// \key_filter_inst|cnt[15]~64_combout  = (\key_filter_inst|cnt [15] & (!\key_filter_inst|cnt[14]~63 )) # (!\key_filter_inst|cnt [15] & ((\key_filter_inst|cnt[14]~63 ) # (GND)))
// \key_filter_inst|cnt[15]~65  = CARRY((!\key_filter_inst|cnt[14]~63 ) # (!\key_filter_inst|cnt [15]))

	.dataa(\key_filter_inst|cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[14]~63 ),
	.combout(\key_filter_inst|cnt[15]~64_combout ),
	.cout(\key_filter_inst|cnt[15]~65 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[15]~64 .lut_mask = 16'h5A5F;
defparam \key_filter_inst|cnt[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y18_N31
dffeas \key_filter_inst|cnt[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[15]~64_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[15] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N0
cycloneive_lcell_comb \key_filter_inst|cnt[16]~66 (
// Equation(s):
// \key_filter_inst|cnt[16]~66_combout  = (\key_filter_inst|cnt [16] & (\key_filter_inst|cnt[15]~65  $ (GND))) # (!\key_filter_inst|cnt [16] & (!\key_filter_inst|cnt[15]~65  & VCC))
// \key_filter_inst|cnt[16]~67  = CARRY((\key_filter_inst|cnt [16] & !\key_filter_inst|cnt[15]~65 ))

	.dataa(gnd),
	.datab(\key_filter_inst|cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[15]~65 ),
	.combout(\key_filter_inst|cnt[16]~66_combout ),
	.cout(\key_filter_inst|cnt[16]~67 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[16]~66 .lut_mask = 16'hC30C;
defparam \key_filter_inst|cnt[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y17_N1
dffeas \key_filter_inst|cnt[16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[16]~66_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[16] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N2
cycloneive_lcell_comb \key_filter_inst|cnt[17]~68 (
// Equation(s):
// \key_filter_inst|cnt[17]~68_combout  = (\key_filter_inst|cnt [17] & (!\key_filter_inst|cnt[16]~67 )) # (!\key_filter_inst|cnt [17] & ((\key_filter_inst|cnt[16]~67 ) # (GND)))
// \key_filter_inst|cnt[17]~69  = CARRY((!\key_filter_inst|cnt[16]~67 ) # (!\key_filter_inst|cnt [17]))

	.dataa(gnd),
	.datab(\key_filter_inst|cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[16]~67 ),
	.combout(\key_filter_inst|cnt[17]~68_combout ),
	.cout(\key_filter_inst|cnt[17]~69 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[17]~68 .lut_mask = 16'h3C3F;
defparam \key_filter_inst|cnt[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y17_N3
dffeas \key_filter_inst|cnt[17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[17]~68_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[17] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N4
cycloneive_lcell_comb \key_filter_inst|cnt[18]~70 (
// Equation(s):
// \key_filter_inst|cnt[18]~70_combout  = (\key_filter_inst|cnt [18] & (\key_filter_inst|cnt[17]~69  $ (GND))) # (!\key_filter_inst|cnt [18] & (!\key_filter_inst|cnt[17]~69  & VCC))
// \key_filter_inst|cnt[18]~71  = CARRY((\key_filter_inst|cnt [18] & !\key_filter_inst|cnt[17]~69 ))

	.dataa(gnd),
	.datab(\key_filter_inst|cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[17]~69 ),
	.combout(\key_filter_inst|cnt[18]~70_combout ),
	.cout(\key_filter_inst|cnt[18]~71 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[18]~70 .lut_mask = 16'hC30C;
defparam \key_filter_inst|cnt[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y17_N5
dffeas \key_filter_inst|cnt[18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[18]~70_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[18] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N6
cycloneive_lcell_comb \key_filter_inst|cnt[19]~72 (
// Equation(s):
// \key_filter_inst|cnt[19]~72_combout  = (\key_filter_inst|cnt [19] & (!\key_filter_inst|cnt[18]~71 )) # (!\key_filter_inst|cnt [19] & ((\key_filter_inst|cnt[18]~71 ) # (GND)))
// \key_filter_inst|cnt[19]~73  = CARRY((!\key_filter_inst|cnt[18]~71 ) # (!\key_filter_inst|cnt [19]))

	.dataa(\key_filter_inst|cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[18]~71 ),
	.combout(\key_filter_inst|cnt[19]~72_combout ),
	.cout(\key_filter_inst|cnt[19]~73 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[19]~72 .lut_mask = 16'h5A5F;
defparam \key_filter_inst|cnt[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y17_N7
dffeas \key_filter_inst|cnt[19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[19]~72_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[19] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N8
cycloneive_lcell_comb \key_filter_inst|cnt[20]~78 (
// Equation(s):
// \key_filter_inst|cnt[20]~78_combout  = (\key_filter_inst|cnt [20] & (\key_filter_inst|cnt[19]~73  $ (GND))) # (!\key_filter_inst|cnt [20] & (!\key_filter_inst|cnt[19]~73  & VCC))
// \key_filter_inst|cnt[20]~79  = CARRY((\key_filter_inst|cnt [20] & !\key_filter_inst|cnt[19]~73 ))

	.dataa(gnd),
	.datab(\key_filter_inst|cnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[19]~73 ),
	.combout(\key_filter_inst|cnt[20]~78_combout ),
	.cout(\key_filter_inst|cnt[20]~79 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[20]~78 .lut_mask = 16'hC30C;
defparam \key_filter_inst|cnt[20]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y17_N9
dffeas \key_filter_inst|cnt[20] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[20]~78_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[20] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N10
cycloneive_lcell_comb \key_filter_inst|cnt[21]~80 (
// Equation(s):
// \key_filter_inst|cnt[21]~80_combout  = (\key_filter_inst|cnt [21] & (!\key_filter_inst|cnt[20]~79 )) # (!\key_filter_inst|cnt [21] & ((\key_filter_inst|cnt[20]~79 ) # (GND)))
// \key_filter_inst|cnt[21]~81  = CARRY((!\key_filter_inst|cnt[20]~79 ) # (!\key_filter_inst|cnt [21]))

	.dataa(\key_filter_inst|cnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[20]~79 ),
	.combout(\key_filter_inst|cnt[21]~80_combout ),
	.cout(\key_filter_inst|cnt[21]~81 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[21]~80 .lut_mask = 16'h5A5F;
defparam \key_filter_inst|cnt[21]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y17_N11
dffeas \key_filter_inst|cnt[21] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[21]~80_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[21] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N12
cycloneive_lcell_comb \key_filter_inst|cnt[22]~82 (
// Equation(s):
// \key_filter_inst|cnt[22]~82_combout  = (\key_filter_inst|cnt [22] & (\key_filter_inst|cnt[21]~81  $ (GND))) # (!\key_filter_inst|cnt [22] & (!\key_filter_inst|cnt[21]~81  & VCC))
// \key_filter_inst|cnt[22]~83  = CARRY((\key_filter_inst|cnt [22] & !\key_filter_inst|cnt[21]~81 ))

	.dataa(\key_filter_inst|cnt [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[21]~81 ),
	.combout(\key_filter_inst|cnt[22]~82_combout ),
	.cout(\key_filter_inst|cnt[22]~83 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[22]~82 .lut_mask = 16'hA50A;
defparam \key_filter_inst|cnt[22]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y17_N13
dffeas \key_filter_inst|cnt[22] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[22]~82_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[22] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N14
cycloneive_lcell_comb \key_filter_inst|cnt[23]~84 (
// Equation(s):
// \key_filter_inst|cnt[23]~84_combout  = (\key_filter_inst|cnt [23] & (!\key_filter_inst|cnt[22]~83 )) # (!\key_filter_inst|cnt [23] & ((\key_filter_inst|cnt[22]~83 ) # (GND)))
// \key_filter_inst|cnt[23]~85  = CARRY((!\key_filter_inst|cnt[22]~83 ) # (!\key_filter_inst|cnt [23]))

	.dataa(gnd),
	.datab(\key_filter_inst|cnt [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[22]~83 ),
	.combout(\key_filter_inst|cnt[23]~84_combout ),
	.cout(\key_filter_inst|cnt[23]~85 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[23]~84 .lut_mask = 16'h3C3F;
defparam \key_filter_inst|cnt[23]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y17_N15
dffeas \key_filter_inst|cnt[23] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[23]~84_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[23] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N16
cycloneive_lcell_comb \key_filter_inst|cnt[24]~86 (
// Equation(s):
// \key_filter_inst|cnt[24]~86_combout  = (\key_filter_inst|cnt [24] & (\key_filter_inst|cnt[23]~85  $ (GND))) # (!\key_filter_inst|cnt [24] & (!\key_filter_inst|cnt[23]~85  & VCC))
// \key_filter_inst|cnt[24]~87  = CARRY((\key_filter_inst|cnt [24] & !\key_filter_inst|cnt[23]~85 ))

	.dataa(gnd),
	.datab(\key_filter_inst|cnt [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[23]~85 ),
	.combout(\key_filter_inst|cnt[24]~86_combout ),
	.cout(\key_filter_inst|cnt[24]~87 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[24]~86 .lut_mask = 16'hC30C;
defparam \key_filter_inst|cnt[24]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y17_N17
dffeas \key_filter_inst|cnt[24] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[24]~86_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[24] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N18
cycloneive_lcell_comb \key_filter_inst|cnt[25]~88 (
// Equation(s):
// \key_filter_inst|cnt[25]~88_combout  = (\key_filter_inst|cnt [25] & (!\key_filter_inst|cnt[24]~87 )) # (!\key_filter_inst|cnt [25] & ((\key_filter_inst|cnt[24]~87 ) # (GND)))
// \key_filter_inst|cnt[25]~89  = CARRY((!\key_filter_inst|cnt[24]~87 ) # (!\key_filter_inst|cnt [25]))

	.dataa(gnd),
	.datab(\key_filter_inst|cnt [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[24]~87 ),
	.combout(\key_filter_inst|cnt[25]~88_combout ),
	.cout(\key_filter_inst|cnt[25]~89 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[25]~88 .lut_mask = 16'h3C3F;
defparam \key_filter_inst|cnt[25]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y17_N19
dffeas \key_filter_inst|cnt[25] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[25]~88_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[25] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N20
cycloneive_lcell_comb \key_filter_inst|cnt[26]~90 (
// Equation(s):
// \key_filter_inst|cnt[26]~90_combout  = (\key_filter_inst|cnt [26] & (\key_filter_inst|cnt[25]~89  $ (GND))) # (!\key_filter_inst|cnt [26] & (!\key_filter_inst|cnt[25]~89  & VCC))
// \key_filter_inst|cnt[26]~91  = CARRY((\key_filter_inst|cnt [26] & !\key_filter_inst|cnt[25]~89 ))

	.dataa(gnd),
	.datab(\key_filter_inst|cnt [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[25]~89 ),
	.combout(\key_filter_inst|cnt[26]~90_combout ),
	.cout(\key_filter_inst|cnt[26]~91 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[26]~90 .lut_mask = 16'hC30C;
defparam \key_filter_inst|cnt[26]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y17_N21
dffeas \key_filter_inst|cnt[26] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[26]~90_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [26]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[26] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N22
cycloneive_lcell_comb \key_filter_inst|cnt[27]~92 (
// Equation(s):
// \key_filter_inst|cnt[27]~92_combout  = (\key_filter_inst|cnt [27] & (!\key_filter_inst|cnt[26]~91 )) # (!\key_filter_inst|cnt [27] & ((\key_filter_inst|cnt[26]~91 ) # (GND)))
// \key_filter_inst|cnt[27]~93  = CARRY((!\key_filter_inst|cnt[26]~91 ) # (!\key_filter_inst|cnt [27]))

	.dataa(\key_filter_inst|cnt [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[26]~91 ),
	.combout(\key_filter_inst|cnt[27]~92_combout ),
	.cout(\key_filter_inst|cnt[27]~93 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[27]~92 .lut_mask = 16'h5A5F;
defparam \key_filter_inst|cnt[27]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y17_N23
dffeas \key_filter_inst|cnt[27] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[27]~92_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [27]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[27] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N24
cycloneive_lcell_comb \key_filter_inst|cnt[28]~94 (
// Equation(s):
// \key_filter_inst|cnt[28]~94_combout  = (\key_filter_inst|cnt [28] & (\key_filter_inst|cnt[27]~93  $ (GND))) # (!\key_filter_inst|cnt [28] & (!\key_filter_inst|cnt[27]~93  & VCC))
// \key_filter_inst|cnt[28]~95  = CARRY((\key_filter_inst|cnt [28] & !\key_filter_inst|cnt[27]~93 ))

	.dataa(gnd),
	.datab(\key_filter_inst|cnt [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[27]~93 ),
	.combout(\key_filter_inst|cnt[28]~94_combout ),
	.cout(\key_filter_inst|cnt[28]~95 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[28]~94 .lut_mask = 16'hC30C;
defparam \key_filter_inst|cnt[28]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y17_N25
dffeas \key_filter_inst|cnt[28] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[28]~94_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [28]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[28] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N26
cycloneive_lcell_comb \key_filter_inst|cnt[29]~96 (
// Equation(s):
// \key_filter_inst|cnt[29]~96_combout  = (\key_filter_inst|cnt [29] & (!\key_filter_inst|cnt[28]~95 )) # (!\key_filter_inst|cnt [29] & ((\key_filter_inst|cnt[28]~95 ) # (GND)))
// \key_filter_inst|cnt[29]~97  = CARRY((!\key_filter_inst|cnt[28]~95 ) # (!\key_filter_inst|cnt [29]))

	.dataa(\key_filter_inst|cnt [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[28]~95 ),
	.combout(\key_filter_inst|cnt[29]~96_combout ),
	.cout(\key_filter_inst|cnt[29]~97 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[29]~96 .lut_mask = 16'h5A5F;
defparam \key_filter_inst|cnt[29]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y17_N27
dffeas \key_filter_inst|cnt[29] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[29]~96_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [29]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[29] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N28
cycloneive_lcell_comb \key_filter_inst|cnt[30]~98 (
// Equation(s):
// \key_filter_inst|cnt[30]~98_combout  = (\key_filter_inst|cnt [30] & (\key_filter_inst|cnt[29]~97  $ (GND))) # (!\key_filter_inst|cnt [30] & (!\key_filter_inst|cnt[29]~97  & VCC))
// \key_filter_inst|cnt[30]~99  = CARRY((\key_filter_inst|cnt [30] & !\key_filter_inst|cnt[29]~97 ))

	.dataa(gnd),
	.datab(\key_filter_inst|cnt [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[29]~97 ),
	.combout(\key_filter_inst|cnt[30]~98_combout ),
	.cout(\key_filter_inst|cnt[30]~99 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[30]~98 .lut_mask = 16'hC30C;
defparam \key_filter_inst|cnt[30]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y17_N29
dffeas \key_filter_inst|cnt[30] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[30]~98_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [30]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[30] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N8
cycloneive_lcell_comb \key_filter_inst|state~2 (
// Equation(s):
// \key_filter_inst|state~2_combout  = (!\key_filter_inst|cnt [30] & (!\key_filter_inst|cnt [28] & (!\key_filter_inst|cnt [29] & !\key_filter_inst|cnt [27])))

	.dataa(\key_filter_inst|cnt [30]),
	.datab(\key_filter_inst|cnt [28]),
	.datac(\key_filter_inst|cnt [29]),
	.datad(\key_filter_inst|cnt [27]),
	.cin(gnd),
	.combout(\key_filter_inst|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst|state~2 .lut_mask = 16'h0001;
defparam \key_filter_inst|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N28
cycloneive_lcell_comb \key_filter_inst|state~0 (
// Equation(s):
// \key_filter_inst|state~0_combout  = (!\key_filter_inst|cnt [21] & (!\key_filter_inst|cnt [20] & (!\key_filter_inst|cnt [22] & !\key_filter_inst|cnt [19])))

	.dataa(\key_filter_inst|cnt [21]),
	.datab(\key_filter_inst|cnt [20]),
	.datac(\key_filter_inst|cnt [22]),
	.datad(\key_filter_inst|cnt [19]),
	.cin(gnd),
	.combout(\key_filter_inst|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst|state~0 .lut_mask = 16'h0001;
defparam \key_filter_inst|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N30
cycloneive_lcell_comb \key_filter_inst|cnt[31]~100 (
// Equation(s):
// \key_filter_inst|cnt[31]~100_combout  = \key_filter_inst|cnt [31] $ (\key_filter_inst|cnt[30]~99 )

	.dataa(\key_filter_inst|cnt [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\key_filter_inst|cnt[30]~99 ),
	.combout(\key_filter_inst|cnt[31]~100_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst|cnt[31]~100 .lut_mask = 16'h5A5A;
defparam \key_filter_inst|cnt[31]~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y17_N31
dffeas \key_filter_inst|cnt[31] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[31]~100_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [31]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[31] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N18
cycloneive_lcell_comb \key_filter_inst|state~1 (
// Equation(s):
// \key_filter_inst|state~1_combout  = (!\key_filter_inst|cnt [26] & (!\key_filter_inst|cnt [25] & (!\key_filter_inst|cnt [23] & !\key_filter_inst|cnt [24])))

	.dataa(\key_filter_inst|cnt [26]),
	.datab(\key_filter_inst|cnt [25]),
	.datac(\key_filter_inst|cnt [23]),
	.datad(\key_filter_inst|cnt [24]),
	.cin(gnd),
	.combout(\key_filter_inst|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst|state~1 .lut_mask = 16'h0001;
defparam \key_filter_inst|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N0
cycloneive_lcell_comb \key_filter_inst|state~3 (
// Equation(s):
// \key_filter_inst|state~3_combout  = (\key_filter_inst|state~2_combout  & (\key_filter_inst|state~0_combout  & (!\key_filter_inst|cnt [31] & \key_filter_inst|state~1_combout )))

	.dataa(\key_filter_inst|state~2_combout ),
	.datab(\key_filter_inst|state~0_combout ),
	.datac(\key_filter_inst|cnt [31]),
	.datad(\key_filter_inst|state~1_combout ),
	.cin(gnd),
	.combout(\key_filter_inst|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst|state~3 .lut_mask = 16'h0800;
defparam \key_filter_inst|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N22
cycloneive_io_ibuf \key_switch~input (
	.i(key_switch),
	.ibar(gnd),
	.o(\key_switch~input_o ));
// synopsys translate_off
defparam \key_switch~input .bus_hold = "false";
defparam \key_switch~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N20
cycloneive_lcell_comb \key_filter_inst|LessThan0~1 (
// Equation(s):
// \key_filter_inst|LessThan0~1_combout  = (((!\key_filter_inst|cnt [1]) # (!\key_filter_inst|cnt [0])) # (!\key_filter_inst|cnt [2])) # (!\key_filter_inst|cnt [3])

	.dataa(\key_filter_inst|cnt [3]),
	.datab(\key_filter_inst|cnt [2]),
	.datac(\key_filter_inst|cnt [0]),
	.datad(\key_filter_inst|cnt [1]),
	.cin(gnd),
	.combout(\key_filter_inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst|LessThan0~1 .lut_mask = 16'h7FFF;
defparam \key_filter_inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N10
cycloneive_lcell_comb \key_filter_inst|LessThan0~2 (
// Equation(s):
// \key_filter_inst|LessThan0~2_combout  = (!\key_filter_inst|cnt [5] & ((\key_filter_inst|LessThan0~1_combout ) # (!\key_filter_inst|cnt [4])))

	.dataa(gnd),
	.datab(\key_filter_inst|cnt [5]),
	.datac(\key_filter_inst|cnt [4]),
	.datad(\key_filter_inst|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\key_filter_inst|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst|LessThan0~2 .lut_mask = 16'h3303;
defparam \key_filter_inst|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N16
cycloneive_lcell_comb \key_filter_inst|cnt[17]~32 (
// Equation(s):
// \key_filter_inst|cnt[17]~32_combout  = (!\key_filter_inst|cnt [7] & !\key_filter_inst|cnt [6])

	.dataa(gnd),
	.datab(\key_filter_inst|cnt [7]),
	.datac(\key_filter_inst|cnt [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\key_filter_inst|cnt[17]~32_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst|cnt[17]~32 .lut_mask = 16'h0303;
defparam \key_filter_inst|cnt[17]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N18
cycloneive_lcell_comb \key_filter_inst|cnt[17]~74 (
// Equation(s):
// \key_filter_inst|cnt[17]~74_combout  = ((\key_switch~input_o  & ((\key_filter_inst|cnt [5]))) # (!\key_switch~input_o  & (!\key_filter_inst|LessThan0~2_combout ))) # (!\key_filter_inst|cnt[17]~32_combout )

	.dataa(\key_filter_inst|LessThan0~2_combout ),
	.datab(\key_switch~input_o ),
	.datac(\key_filter_inst|cnt [5]),
	.datad(\key_filter_inst|cnt[17]~32_combout ),
	.cin(gnd),
	.combout(\key_filter_inst|cnt[17]~74_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst|cnt[17]~74 .lut_mask = 16'hD1FF;
defparam \key_filter_inst|cnt[17]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N14
cycloneive_lcell_comb \key_filter_inst|cnt[17]~33 (
// Equation(s):
// \key_filter_inst|cnt[17]~33_combout  = (!\key_filter_inst|cnt [9] & (!\key_filter_inst|cnt [12] & (!\key_filter_inst|cnt [10] & !\key_filter_inst|cnt [11])))

	.dataa(\key_filter_inst|cnt [9]),
	.datab(\key_filter_inst|cnt [12]),
	.datac(\key_filter_inst|cnt [10]),
	.datad(\key_filter_inst|cnt [11]),
	.cin(gnd),
	.combout(\key_filter_inst|cnt[17]~33_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst|cnt[17]~33 .lut_mask = 16'h0001;
defparam \key_filter_inst|cnt[17]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N12
cycloneive_lcell_comb \key_filter_inst|cnt[17]~75 (
// Equation(s):
// \key_filter_inst|cnt[17]~75_combout  = (\key_filter_inst|cnt [13] & (((\key_filter_inst|cnt[17]~74_combout  & \key_filter_inst|cnt [8])) # (!\key_filter_inst|cnt[17]~33_combout )))

	.dataa(\key_filter_inst|cnt [13]),
	.datab(\key_filter_inst|cnt[17]~74_combout ),
	.datac(\key_filter_inst|cnt[17]~33_combout ),
	.datad(\key_filter_inst|cnt [8]),
	.cin(gnd),
	.combout(\key_filter_inst|cnt[17]~75_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst|cnt[17]~75 .lut_mask = 16'h8A0A;
defparam \key_filter_inst|cnt[17]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N2
cycloneive_lcell_comb \key_filter_inst|LessThan0~0 (
// Equation(s):
// \key_filter_inst|LessThan0~0_combout  = (\key_filter_inst|cnt [18] & (\key_filter_inst|cnt [16] & (\key_filter_inst|cnt [15] & \key_filter_inst|cnt [17])))

	.dataa(\key_filter_inst|cnt [18]),
	.datab(\key_filter_inst|cnt [16]),
	.datac(\key_filter_inst|cnt [15]),
	.datad(\key_filter_inst|cnt [17]),
	.cin(gnd),
	.combout(\key_filter_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst|LessThan0~0 .lut_mask = 16'h8000;
defparam \key_filter_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N2
cycloneive_lcell_comb \key_filter_inst|cnt[17]~76 (
// Equation(s):
// \key_filter_inst|cnt[17]~76_combout  = (\key_filter_inst|LessThan0~0_combout  & ((\key_filter_inst|cnt[17]~75_combout ) # (\key_filter_inst|cnt [14])))

	.dataa(\key_filter_inst|cnt[17]~75_combout ),
	.datab(gnd),
	.datac(\key_filter_inst|LessThan0~0_combout ),
	.datad(\key_filter_inst|cnt [14]),
	.cin(gnd),
	.combout(\key_filter_inst|cnt[17]~76_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst|cnt[17]~76 .lut_mask = 16'hF0A0;
defparam \key_filter_inst|cnt[17]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N28
cycloneive_lcell_comb \key_filter_inst|cnt[17]~77 (
// Equation(s):
// \key_filter_inst|cnt[17]~77_combout  = ((\key_filter_inst|cnt[17]~76_combout ) # (\key_filter_inst|state~q  $ (\key_switch~input_o ))) # (!\key_filter_inst|state~3_combout )

	.dataa(\key_filter_inst|state~q ),
	.datab(\key_filter_inst|state~3_combout ),
	.datac(\key_switch~input_o ),
	.datad(\key_filter_inst|cnt[17]~76_combout ),
	.cin(gnd),
	.combout(\key_filter_inst|cnt[17]~77_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst|cnt[17]~77 .lut_mask = 16'hFF7B;
defparam \key_filter_inst|cnt[17]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y18_N1
dffeas \key_filter_inst|cnt[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[0]~34_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[0] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N2
cycloneive_lcell_comb \key_filter_inst|cnt[1]~36 (
// Equation(s):
// \key_filter_inst|cnt[1]~36_combout  = (\key_filter_inst|cnt [1] & (!\key_filter_inst|cnt[0]~35 )) # (!\key_filter_inst|cnt [1] & ((\key_filter_inst|cnt[0]~35 ) # (GND)))
// \key_filter_inst|cnt[1]~37  = CARRY((!\key_filter_inst|cnt[0]~35 ) # (!\key_filter_inst|cnt [1]))

	.dataa(gnd),
	.datab(\key_filter_inst|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[0]~35 ),
	.combout(\key_filter_inst|cnt[1]~36_combout ),
	.cout(\key_filter_inst|cnt[1]~37 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[1]~36 .lut_mask = 16'h3C3F;
defparam \key_filter_inst|cnt[1]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y18_N3
dffeas \key_filter_inst|cnt[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[1]~36_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[1] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N4
cycloneive_lcell_comb \key_filter_inst|cnt[2]~38 (
// Equation(s):
// \key_filter_inst|cnt[2]~38_combout  = (\key_filter_inst|cnt [2] & (\key_filter_inst|cnt[1]~37  $ (GND))) # (!\key_filter_inst|cnt [2] & (!\key_filter_inst|cnt[1]~37  & VCC))
// \key_filter_inst|cnt[2]~39  = CARRY((\key_filter_inst|cnt [2] & !\key_filter_inst|cnt[1]~37 ))

	.dataa(gnd),
	.datab(\key_filter_inst|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[1]~37 ),
	.combout(\key_filter_inst|cnt[2]~38_combout ),
	.cout(\key_filter_inst|cnt[2]~39 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[2]~38 .lut_mask = 16'hC30C;
defparam \key_filter_inst|cnt[2]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y18_N5
dffeas \key_filter_inst|cnt[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[2]~38_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[2] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N6
cycloneive_lcell_comb \key_filter_inst|cnt[3]~40 (
// Equation(s):
// \key_filter_inst|cnt[3]~40_combout  = (\key_filter_inst|cnt [3] & (!\key_filter_inst|cnt[2]~39 )) # (!\key_filter_inst|cnt [3] & ((\key_filter_inst|cnt[2]~39 ) # (GND)))
// \key_filter_inst|cnt[3]~41  = CARRY((!\key_filter_inst|cnt[2]~39 ) # (!\key_filter_inst|cnt [3]))

	.dataa(\key_filter_inst|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[2]~39 ),
	.combout(\key_filter_inst|cnt[3]~40_combout ),
	.cout(\key_filter_inst|cnt[3]~41 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[3]~40 .lut_mask = 16'h5A5F;
defparam \key_filter_inst|cnt[3]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y18_N7
dffeas \key_filter_inst|cnt[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[3]~40_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[3] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N8
cycloneive_lcell_comb \key_filter_inst|cnt[4]~42 (
// Equation(s):
// \key_filter_inst|cnt[4]~42_combout  = (\key_filter_inst|cnt [4] & (\key_filter_inst|cnt[3]~41  $ (GND))) # (!\key_filter_inst|cnt [4] & (!\key_filter_inst|cnt[3]~41  & VCC))
// \key_filter_inst|cnt[4]~43  = CARRY((\key_filter_inst|cnt [4] & !\key_filter_inst|cnt[3]~41 ))

	.dataa(gnd),
	.datab(\key_filter_inst|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[3]~41 ),
	.combout(\key_filter_inst|cnt[4]~42_combout ),
	.cout(\key_filter_inst|cnt[4]~43 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[4]~42 .lut_mask = 16'hC30C;
defparam \key_filter_inst|cnt[4]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y18_N9
dffeas \key_filter_inst|cnt[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[4]~42_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[4] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N10
cycloneive_lcell_comb \key_filter_inst|cnt[5]~44 (
// Equation(s):
// \key_filter_inst|cnt[5]~44_combout  = (\key_filter_inst|cnt [5] & (!\key_filter_inst|cnt[4]~43 )) # (!\key_filter_inst|cnt [5] & ((\key_filter_inst|cnt[4]~43 ) # (GND)))
// \key_filter_inst|cnt[5]~45  = CARRY((!\key_filter_inst|cnt[4]~43 ) # (!\key_filter_inst|cnt [5]))

	.dataa(\key_filter_inst|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[4]~43 ),
	.combout(\key_filter_inst|cnt[5]~44_combout ),
	.cout(\key_filter_inst|cnt[5]~45 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[5]~44 .lut_mask = 16'h5A5F;
defparam \key_filter_inst|cnt[5]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y18_N11
dffeas \key_filter_inst|cnt[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[5]~44_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[5] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N12
cycloneive_lcell_comb \key_filter_inst|cnt[6]~46 (
// Equation(s):
// \key_filter_inst|cnt[6]~46_combout  = (\key_filter_inst|cnt [6] & (\key_filter_inst|cnt[5]~45  $ (GND))) # (!\key_filter_inst|cnt [6] & (!\key_filter_inst|cnt[5]~45  & VCC))
// \key_filter_inst|cnt[6]~47  = CARRY((\key_filter_inst|cnt [6] & !\key_filter_inst|cnt[5]~45 ))

	.dataa(\key_filter_inst|cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[5]~45 ),
	.combout(\key_filter_inst|cnt[6]~46_combout ),
	.cout(\key_filter_inst|cnt[6]~47 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[6]~46 .lut_mask = 16'hA50A;
defparam \key_filter_inst|cnt[6]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y18_N13
dffeas \key_filter_inst|cnt[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[6]~46_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[6] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N14
cycloneive_lcell_comb \key_filter_inst|cnt[7]~48 (
// Equation(s):
// \key_filter_inst|cnt[7]~48_combout  = (\key_filter_inst|cnt [7] & (!\key_filter_inst|cnt[6]~47 )) # (!\key_filter_inst|cnt [7] & ((\key_filter_inst|cnt[6]~47 ) # (GND)))
// \key_filter_inst|cnt[7]~49  = CARRY((!\key_filter_inst|cnt[6]~47 ) # (!\key_filter_inst|cnt [7]))

	.dataa(gnd),
	.datab(\key_filter_inst|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[6]~47 ),
	.combout(\key_filter_inst|cnt[7]~48_combout ),
	.cout(\key_filter_inst|cnt[7]~49 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[7]~48 .lut_mask = 16'h3C3F;
defparam \key_filter_inst|cnt[7]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y18_N15
dffeas \key_filter_inst|cnt[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[7]~48_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[7] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N16
cycloneive_lcell_comb \key_filter_inst|cnt[8]~50 (
// Equation(s):
// \key_filter_inst|cnt[8]~50_combout  = (\key_filter_inst|cnt [8] & (\key_filter_inst|cnt[7]~49  $ (GND))) # (!\key_filter_inst|cnt [8] & (!\key_filter_inst|cnt[7]~49  & VCC))
// \key_filter_inst|cnt[8]~51  = CARRY((\key_filter_inst|cnt [8] & !\key_filter_inst|cnt[7]~49 ))

	.dataa(gnd),
	.datab(\key_filter_inst|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[7]~49 ),
	.combout(\key_filter_inst|cnt[8]~50_combout ),
	.cout(\key_filter_inst|cnt[8]~51 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[8]~50 .lut_mask = 16'hC30C;
defparam \key_filter_inst|cnt[8]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y18_N17
dffeas \key_filter_inst|cnt[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[8]~50_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[8] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N18
cycloneive_lcell_comb \key_filter_inst|cnt[9]~52 (
// Equation(s):
// \key_filter_inst|cnt[9]~52_combout  = (\key_filter_inst|cnt [9] & (!\key_filter_inst|cnt[8]~51 )) # (!\key_filter_inst|cnt [9] & ((\key_filter_inst|cnt[8]~51 ) # (GND)))
// \key_filter_inst|cnt[9]~53  = CARRY((!\key_filter_inst|cnt[8]~51 ) # (!\key_filter_inst|cnt [9]))

	.dataa(gnd),
	.datab(\key_filter_inst|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[8]~51 ),
	.combout(\key_filter_inst|cnt[9]~52_combout ),
	.cout(\key_filter_inst|cnt[9]~53 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[9]~52 .lut_mask = 16'h3C3F;
defparam \key_filter_inst|cnt[9]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y18_N19
dffeas \key_filter_inst|cnt[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[9]~52_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[9] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N20
cycloneive_lcell_comb \key_filter_inst|cnt[10]~54 (
// Equation(s):
// \key_filter_inst|cnt[10]~54_combout  = (\key_filter_inst|cnt [10] & (\key_filter_inst|cnt[9]~53  $ (GND))) # (!\key_filter_inst|cnt [10] & (!\key_filter_inst|cnt[9]~53  & VCC))
// \key_filter_inst|cnt[10]~55  = CARRY((\key_filter_inst|cnt [10] & !\key_filter_inst|cnt[9]~53 ))

	.dataa(gnd),
	.datab(\key_filter_inst|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[9]~53 ),
	.combout(\key_filter_inst|cnt[10]~54_combout ),
	.cout(\key_filter_inst|cnt[10]~55 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[10]~54 .lut_mask = 16'hC30C;
defparam \key_filter_inst|cnt[10]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y18_N21
dffeas \key_filter_inst|cnt[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[10]~54_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[10] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N22
cycloneive_lcell_comb \key_filter_inst|cnt[11]~56 (
// Equation(s):
// \key_filter_inst|cnt[11]~56_combout  = (\key_filter_inst|cnt [11] & (!\key_filter_inst|cnt[10]~55 )) # (!\key_filter_inst|cnt [11] & ((\key_filter_inst|cnt[10]~55 ) # (GND)))
// \key_filter_inst|cnt[11]~57  = CARRY((!\key_filter_inst|cnt[10]~55 ) # (!\key_filter_inst|cnt [11]))

	.dataa(\key_filter_inst|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[10]~55 ),
	.combout(\key_filter_inst|cnt[11]~56_combout ),
	.cout(\key_filter_inst|cnt[11]~57 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[11]~56 .lut_mask = 16'h5A5F;
defparam \key_filter_inst|cnt[11]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y18_N23
dffeas \key_filter_inst|cnt[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[11]~56_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[11] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N24
cycloneive_lcell_comb \key_filter_inst|cnt[12]~58 (
// Equation(s):
// \key_filter_inst|cnt[12]~58_combout  = (\key_filter_inst|cnt [12] & (\key_filter_inst|cnt[11]~57  $ (GND))) # (!\key_filter_inst|cnt [12] & (!\key_filter_inst|cnt[11]~57  & VCC))
// \key_filter_inst|cnt[12]~59  = CARRY((\key_filter_inst|cnt [12] & !\key_filter_inst|cnt[11]~57 ))

	.dataa(gnd),
	.datab(\key_filter_inst|cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst|cnt[11]~57 ),
	.combout(\key_filter_inst|cnt[12]~58_combout ),
	.cout(\key_filter_inst|cnt[12]~59 ));
// synopsys translate_off
defparam \key_filter_inst|cnt[12]~58 .lut_mask = 16'hC30C;
defparam \key_filter_inst|cnt[12]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y18_N25
dffeas \key_filter_inst|cnt[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[12]~58_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[12] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y18_N27
dffeas \key_filter_inst|cnt[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|cnt[13]~60_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst|cnt[17]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|cnt[13] .is_wysiwyg = "true";
defparam \key_filter_inst|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N4
cycloneive_lcell_comb \key_filter_inst|key_out~2 (
// Equation(s):
// \key_filter_inst|key_out~2_combout  = ((\key_filter_inst|state~q  & ((\key_filter_inst|cnt [5]))) # (!\key_filter_inst|state~q  & (!\key_filter_inst|LessThan0~2_combout ))) # (!\key_filter_inst|cnt[17]~32_combout )

	.dataa(\key_filter_inst|LessThan0~2_combout ),
	.datab(\key_filter_inst|cnt [5]),
	.datac(\key_filter_inst|state~q ),
	.datad(\key_filter_inst|cnt[17]~32_combout ),
	.cin(gnd),
	.combout(\key_filter_inst|key_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst|key_out~2 .lut_mask = 16'hC5FF;
defparam \key_filter_inst|key_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N6
cycloneive_lcell_comb \key_filter_inst|key_out~3 (
// Equation(s):
// \key_filter_inst|key_out~3_combout  = (\key_filter_inst|cnt [13] & (((\key_filter_inst|key_out~2_combout  & \key_filter_inst|cnt [8])) # (!\key_filter_inst|cnt[17]~33_combout )))

	.dataa(\key_filter_inst|cnt [13]),
	.datab(\key_filter_inst|cnt[17]~33_combout ),
	.datac(\key_filter_inst|key_out~2_combout ),
	.datad(\key_filter_inst|cnt [8]),
	.cin(gnd),
	.combout(\key_filter_inst|key_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst|key_out~3 .lut_mask = 16'hA222;
defparam \key_filter_inst|key_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N26
cycloneive_lcell_comb \key_filter_inst|state~4 (
// Equation(s):
// \key_filter_inst|state~4_combout  = (\key_filter_inst|LessThan0~0_combout  & ((\key_filter_inst|key_out~3_combout ) # (\key_filter_inst|cnt [14])))

	.dataa(\key_filter_inst|key_out~3_combout ),
	.datab(gnd),
	.datac(\key_filter_inst|LessThan0~0_combout ),
	.datad(\key_filter_inst|cnt [14]),
	.cin(gnd),
	.combout(\key_filter_inst|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst|state~4 .lut_mask = 16'hF0A0;
defparam \key_filter_inst|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N30
cycloneive_lcell_comb \key_filter_inst|state~5 (
// Equation(s):
// \key_filter_inst|state~5_combout  = (\key_filter_inst|state~4_combout  & (!\key_switch~input_o )) # (!\key_filter_inst|state~4_combout  & ((\key_filter_inst|state~3_combout  & ((\key_filter_inst|state~q ))) # (!\key_filter_inst|state~3_combout  & 
// (!\key_switch~input_o ))))

	.dataa(\key_filter_inst|state~4_combout ),
	.datab(\key_switch~input_o ),
	.datac(\key_filter_inst|state~q ),
	.datad(\key_filter_inst|state~3_combout ),
	.cin(gnd),
	.combout(\key_filter_inst|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst|state~5 .lut_mask = 16'h7233;
defparam \key_filter_inst|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y18_N31
dffeas \key_filter_inst|state (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|state~5_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|state .is_wysiwyg = "true";
defparam \key_filter_inst|state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N24
cycloneive_lcell_comb \key_filter_inst|key_out~0 (
// Equation(s):
// \key_filter_inst|key_out~0_combout  = (\key_filter_inst|LessThan0~0_combout  & ((\key_filter_inst|key_out~3_combout ) # (\key_filter_inst|cnt [14])))

	.dataa(\key_filter_inst|key_out~3_combout ),
	.datab(gnd),
	.datac(\key_filter_inst|LessThan0~0_combout ),
	.datad(\key_filter_inst|cnt [14]),
	.cin(gnd),
	.combout(\key_filter_inst|key_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst|key_out~0 .lut_mask = 16'hF0A0;
defparam \key_filter_inst|key_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N8
cycloneive_lcell_comb \key_filter_inst|key_out~1 (
// Equation(s):
// \key_filter_inst|key_out~1_combout  = (\key_filter_inst|state~3_combout  & ((\key_filter_inst|state~q  $ (\key_switch~input_o )) # (!\key_filter_inst|key_out~0_combout ))) # (!\key_filter_inst|state~3_combout  & (\key_filter_inst|state~q  $ 
// ((\key_switch~input_o ))))

	.dataa(\key_filter_inst|state~q ),
	.datab(\key_filter_inst|state~3_combout ),
	.datac(\key_switch~input_o ),
	.datad(\key_filter_inst|key_out~0_combout ),
	.cin(gnd),
	.combout(\key_filter_inst|key_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst|key_out~1 .lut_mask = 16'h5ADE;
defparam \key_filter_inst|key_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y18_N9
dffeas \key_filter_inst|key_out (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst|key_out~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst|key_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst|key_out .is_wysiwyg = "true";
defparam \key_filter_inst|key_out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N11
dffeas \pulse_cnt_inst|counter[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\pulse_cnt_inst|counter[0]~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\key_filter_inst|key_out~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pulse_cnt_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_inst|counter[0] .is_wysiwyg = "true";
defparam \pulse_cnt_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N12
cycloneive_lcell_comb \pulse_cnt_inst|counter~0 (
// Equation(s):
// \pulse_cnt_inst|counter~0_combout  = (\pulse_cnt_inst|counter [1] & !\pulse_cnt_inst|counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pulse_cnt_inst|counter [1]),
	.datad(\pulse_cnt_inst|counter [0]),
	.cin(gnd),
	.combout(\pulse_cnt_inst|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \pulse_cnt_inst|counter~0 .lut_mask = 16'h00F0;
defparam \pulse_cnt_inst|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N13
dffeas \pulse_cnt_inst|counter[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\pulse_cnt_inst|counter~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\key_filter_inst|key_out~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pulse_cnt_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_inst|counter[1] .is_wysiwyg = "true";
defparam \pulse_cnt_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N18
cycloneive_lcell_comb \pulse_cnt_inst|pulse_cnt[1]~0 (
// Equation(s):
// \pulse_cnt_inst|pulse_cnt[1]~0_combout  = (!\pulse_cnt_inst|counter [1] & (!\key_filter_inst|key_out~q  & \pulse_cnt_inst|counter [0]))

	.dataa(\pulse_cnt_inst|counter [1]),
	.datab(gnd),
	.datac(\key_filter_inst|key_out~q ),
	.datad(\pulse_cnt_inst|counter [0]),
	.cin(gnd),
	.combout(\pulse_cnt_inst|pulse_cnt[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pulse_cnt_inst|pulse_cnt[1]~0 .lut_mask = 16'h0500;
defparam \pulse_cnt_inst|pulse_cnt[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N15
dffeas \pulse_cnt_inst|pulse_cnt[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_inst|addr[14]~6_combout ),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pulse_cnt_inst|pulse_cnt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pulse_cnt_inst|pulse_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_inst|pulse_cnt[1] .is_wysiwyg = "true";
defparam \pulse_cnt_inst|pulse_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb \vga_ctrl_inst|addr[0]~7 (
// Equation(s):
// \vga_ctrl_inst|addr[0]~7_combout  = (!\pulse_cnt_inst|pulse_cnt [0] & !\pulse_cnt_inst|pulse_cnt [1])

	.dataa(\pulse_cnt_inst|pulse_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\pulse_cnt_inst|pulse_cnt [1]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[0]~7 .lut_mask = 16'h0055;
defparam \vga_ctrl_inst|addr[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N1
dffeas \pulse_cnt_inst|pulse_cnt[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_inst|addr[0]~7_combout ),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pulse_cnt_inst|pulse_cnt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pulse_cnt_inst|pulse_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_inst|pulse_cnt[0] .is_wysiwyg = "true";
defparam \pulse_cnt_inst|pulse_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N6
cycloneive_lcell_comb \vga_ctrl_inst|LessThan10~1 (
// Equation(s):
// \vga_ctrl_inst|LessThan10~1_combout  = (\vga_ctrl_inst|cnt2 [3]) # (((\vga_ctrl_inst|cnt2 [2] & \vga_ctrl_inst|LessThan7~0_combout )) # (!\vga_ctrl_inst|LessThan10~0_combout ))

	.dataa(\vga_ctrl_inst|cnt2 [2]),
	.datab(\vga_ctrl_inst|cnt2 [3]),
	.datac(\vga_ctrl_inst|LessThan7~0_combout ),
	.datad(\vga_ctrl_inst|LessThan10~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan10~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan10~1 .lut_mask = 16'hECFF;
defparam \vga_ctrl_inst|LessThan10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N16
cycloneive_lcell_comb \vga_ctrl_inst|always3~6 (
// Equation(s):
// \vga_ctrl_inst|always3~6_combout  = (\vga_ctrl_inst|cnt2 [6] & \vga_ctrl_inst|cnt2 [8])

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [6]),
	.datac(gnd),
	.datad(\vga_ctrl_inst|cnt2 [8]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always3~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always3~6 .lut_mask = 16'hCC00;
defparam \vga_ctrl_inst|always3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N18
cycloneive_lcell_comb \vga_ctrl_inst|always3~5 (
// Equation(s):
// \vga_ctrl_inst|always3~5_combout  = (!\vga_ctrl_inst|cnt2 [8] & (((!\vga_ctrl_inst|cnt2 [3]) # (!\vga_ctrl_inst|always1~0_combout )) # (!\vga_ctrl_inst|cnt2 [2])))

	.dataa(\vga_ctrl_inst|cnt2 [2]),
	.datab(\vga_ctrl_inst|always1~0_combout ),
	.datac(\vga_ctrl_inst|cnt2 [3]),
	.datad(\vga_ctrl_inst|cnt2 [8]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always3~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always3~5 .lut_mask = 16'h007F;
defparam \vga_ctrl_inst|always3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N2
cycloneive_lcell_comb \vga_ctrl_inst|always3~7 (
// Equation(s):
// \vga_ctrl_inst|always3~7_combout  = (!\vga_ctrl_inst|cnt2 [7] & ((\vga_ctrl_inst|always3~5_combout ) # ((\vga_ctrl_inst|LessThan10~1_combout  & \vga_ctrl_inst|always3~6_combout ))))

	.dataa(\vga_ctrl_inst|LessThan10~1_combout ),
	.datab(\vga_ctrl_inst|always3~6_combout ),
	.datac(\vga_ctrl_inst|cnt2 [7]),
	.datad(\vga_ctrl_inst|always3~5_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always3~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always3~7 .lut_mask = 16'h0F08;
defparam \vga_ctrl_inst|always3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cycloneive_lcell_comb \vga_ctrl_inst|addr[14]~9 (
// Equation(s):
// \vga_ctrl_inst|addr[14]~9_combout  = ((\pulse_cnt_inst|pulse_cnt [0]) # ((\vga_ctrl_inst|cnt2 [7] & \vga_ctrl_inst|cnt2 [8]))) # (!\pulse_cnt_inst|pulse_cnt [1])

	.dataa(\vga_ctrl_inst|cnt2 [7]),
	.datab(\vga_ctrl_inst|cnt2 [8]),
	.datac(\pulse_cnt_inst|pulse_cnt [1]),
	.datad(\pulse_cnt_inst|pulse_cnt [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[14]~9 .lut_mask = 16'hFF8F;
defparam \vga_ctrl_inst|addr[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N0
cycloneive_lcell_comb \vga_ctrl_inst|addr[14]~10 (
// Equation(s):
// \vga_ctrl_inst|addr[14]~10_combout  = (\vga_ctrl_inst|always3~7_combout ) # ((\vga_ctrl_inst|cnt2 [9]) # (\vga_ctrl_inst|addr[14]~9_combout ))

	.dataa(\vga_ctrl_inst|always3~7_combout ),
	.datab(\vga_ctrl_inst|cnt2 [9]),
	.datac(gnd),
	.datad(\vga_ctrl_inst|addr[14]~9_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[14]~10 .lut_mask = 16'hFFEE;
defparam \vga_ctrl_inst|addr[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneive_lcell_comb \vga_ctrl_inst|Mux2~0 (
// Equation(s):
// \vga_ctrl_inst|Mux2~0_combout  = ((\pulse_cnt_inst|pulse_cnt [0] & \pulse_cnt_inst|pulse_cnt [1])) # (!\vga_ctrl_inst|addr[14]~10_combout )

	.dataa(gnd),
	.datab(\pulse_cnt_inst|pulse_cnt [0]),
	.datac(\pulse_cnt_inst|pulse_cnt [1]),
	.datad(\vga_ctrl_inst|addr[14]~10_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux2~0 .lut_mask = 16'hC0FF;
defparam \vga_ctrl_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N6
cycloneive_lcell_comb \vga_ctrl_inst|Add10~1 (
// Equation(s):
// \vga_ctrl_inst|Add10~1_cout  = CARRY(\vga_ctrl_inst|cnt1 [2])

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_ctrl_inst|Add10~1_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add10~1 .lut_mask = 16'h00CC;
defparam \vga_ctrl_inst|Add10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add10~2 (
// Equation(s):
// \vga_ctrl_inst|Add10~2_combout  = (\vga_ctrl_inst|cnt1 [3] & (\vga_ctrl_inst|Add10~1_cout  & VCC)) # (!\vga_ctrl_inst|cnt1 [3] & (!\vga_ctrl_inst|Add10~1_cout ))
// \vga_ctrl_inst|Add10~3  = CARRY((!\vga_ctrl_inst|cnt1 [3] & !\vga_ctrl_inst|Add10~1_cout ))

	.dataa(\vga_ctrl_inst|cnt1 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add10~1_cout ),
	.combout(\vga_ctrl_inst|Add10~2_combout ),
	.cout(\vga_ctrl_inst|Add10~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add10~2 .lut_mask = 16'hA505;
defparam \vga_ctrl_inst|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add10~4 (
// Equation(s):
// \vga_ctrl_inst|Add10~4_combout  = (\vga_ctrl_inst|cnt1 [4] & ((GND) # (!\vga_ctrl_inst|Add10~3 ))) # (!\vga_ctrl_inst|cnt1 [4] & (\vga_ctrl_inst|Add10~3  $ (GND)))
// \vga_ctrl_inst|Add10~5  = CARRY((\vga_ctrl_inst|cnt1 [4]) # (!\vga_ctrl_inst|Add10~3 ))

	.dataa(\vga_ctrl_inst|cnt1 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add10~3 ),
	.combout(\vga_ctrl_inst|Add10~4_combout ),
	.cout(\vga_ctrl_inst|Add10~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add10~4 .lut_mask = 16'h5AAF;
defparam \vga_ctrl_inst|Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add10~6 (
// Equation(s):
// \vga_ctrl_inst|Add10~6_combout  = (\vga_ctrl_inst|cnt1 [5] & (\vga_ctrl_inst|Add10~5  & VCC)) # (!\vga_ctrl_inst|cnt1 [5] & (!\vga_ctrl_inst|Add10~5 ))
// \vga_ctrl_inst|Add10~7  = CARRY((!\vga_ctrl_inst|cnt1 [5] & !\vga_ctrl_inst|Add10~5 ))

	.dataa(\vga_ctrl_inst|cnt1 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add10~5 ),
	.combout(\vga_ctrl_inst|Add10~6_combout ),
	.cout(\vga_ctrl_inst|Add10~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add10~6 .lut_mask = 16'hA505;
defparam \vga_ctrl_inst|Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add10~8 (
// Equation(s):
// \vga_ctrl_inst|Add10~8_combout  = (\vga_ctrl_inst|cnt1 [6] & ((GND) # (!\vga_ctrl_inst|Add10~7 ))) # (!\vga_ctrl_inst|cnt1 [6] & (\vga_ctrl_inst|Add10~7  $ (GND)))
// \vga_ctrl_inst|Add10~9  = CARRY((\vga_ctrl_inst|cnt1 [6]) # (!\vga_ctrl_inst|Add10~7 ))

	.dataa(\vga_ctrl_inst|cnt1 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add10~7 ),
	.combout(\vga_ctrl_inst|Add10~8_combout ),
	.cout(\vga_ctrl_inst|Add10~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add10~8 .lut_mask = 16'h5AAF;
defparam \vga_ctrl_inst|Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add10~10 (
// Equation(s):
// \vga_ctrl_inst|Add10~10_combout  = (\vga_ctrl_inst|cnt1 [7] & (\vga_ctrl_inst|Add10~9  & VCC)) # (!\vga_ctrl_inst|cnt1 [7] & (!\vga_ctrl_inst|Add10~9 ))
// \vga_ctrl_inst|Add10~11  = CARRY((!\vga_ctrl_inst|cnt1 [7] & !\vga_ctrl_inst|Add10~9 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add10~9 ),
	.combout(\vga_ctrl_inst|Add10~10_combout ),
	.cout(\vga_ctrl_inst|Add10~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add10~10 .lut_mask = 16'hC303;
defparam \vga_ctrl_inst|Add10~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add10~12 (
// Equation(s):
// \vga_ctrl_inst|Add10~12_combout  = (\vga_ctrl_inst|cnt1 [8] & ((GND) # (!\vga_ctrl_inst|Add10~11 ))) # (!\vga_ctrl_inst|cnt1 [8] & (\vga_ctrl_inst|Add10~11  $ (GND)))
// \vga_ctrl_inst|Add10~13  = CARRY((\vga_ctrl_inst|cnt1 [8]) # (!\vga_ctrl_inst|Add10~11 ))

	.dataa(\vga_ctrl_inst|cnt1 [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add10~11 ),
	.combout(\vga_ctrl_inst|Add10~12_combout ),
	.cout(\vga_ctrl_inst|Add10~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add10~12 .lut_mask = 16'h5AAF;
defparam \vga_ctrl_inst|Add10~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add10~14 (
// Equation(s):
// \vga_ctrl_inst|Add10~14_combout  = (\vga_ctrl_inst|cnt1 [9] & (!\vga_ctrl_inst|Add10~13 )) # (!\vga_ctrl_inst|cnt1 [9] & ((\vga_ctrl_inst|Add10~13 ) # (GND)))
// \vga_ctrl_inst|Add10~15  = CARRY((!\vga_ctrl_inst|Add10~13 ) # (!\vga_ctrl_inst|cnt1 [9]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add10~13 ),
	.combout(\vga_ctrl_inst|Add10~14_combout ),
	.cout(\vga_ctrl_inst|Add10~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add10~14 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add10~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
cycloneive_lcell_comb \vga_ctrl_inst|Add10~16 (
// Equation(s):
// \vga_ctrl_inst|Add10~16_combout  = (\vga_ctrl_inst|cnt1 [10] & ((GND) # (!\vga_ctrl_inst|Add10~15 ))) # (!\vga_ctrl_inst|cnt1 [10] & (\vga_ctrl_inst|Add10~15  $ (GND)))
// \vga_ctrl_inst|Add10~17  = CARRY((\vga_ctrl_inst|cnt1 [10]) # (!\vga_ctrl_inst|Add10~15 ))

	.dataa(\vga_ctrl_inst|cnt1 [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add10~15 ),
	.combout(\vga_ctrl_inst|Add10~16_combout ),
	.cout(\vga_ctrl_inst|Add10~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add10~16 .lut_mask = 16'h5AAF;
defparam \vga_ctrl_inst|Add10~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N24
cycloneive_lcell_comb \vga_ctrl_inst|Add10~18 (
// Equation(s):
// \vga_ctrl_inst|Add10~18_combout  = !\vga_ctrl_inst|Add10~17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ctrl_inst|Add10~17 ),
	.combout(\vga_ctrl_inst|Add10~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add10~18 .lut_mask = 16'h0F0F;
defparam \vga_ctrl_inst|Add10~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add8~0 (
// Equation(s):
// \vga_ctrl_inst|Add8~0_combout  = \vga_ctrl_inst|cnt2 [0] $ (VCC)
// \vga_ctrl_inst|Add8~1  = CARRY(\vga_ctrl_inst|cnt2 [0])

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add8~0_combout ),
	.cout(\vga_ctrl_inst|Add8~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add8~0 .lut_mask = 16'h33CC;
defparam \vga_ctrl_inst|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add8~2 (
// Equation(s):
// \vga_ctrl_inst|Add8~2_combout  = (\vga_ctrl_inst|cnt2 [1] & (!\vga_ctrl_inst|Add8~1 )) # (!\vga_ctrl_inst|cnt2 [1] & ((\vga_ctrl_inst|Add8~1 ) # (GND)))
// \vga_ctrl_inst|Add8~3  = CARRY((!\vga_ctrl_inst|Add8~1 ) # (!\vga_ctrl_inst|cnt2 [1]))

	.dataa(\vga_ctrl_inst|cnt2 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add8~1 ),
	.combout(\vga_ctrl_inst|Add8~2_combout ),
	.cout(\vga_ctrl_inst|Add8~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add8~2 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add8~4 (
// Equation(s):
// \vga_ctrl_inst|Add8~4_combout  = (\vga_ctrl_inst|cnt2 [2] & (\vga_ctrl_inst|Add8~3  $ (GND))) # (!\vga_ctrl_inst|cnt2 [2] & (!\vga_ctrl_inst|Add8~3  & VCC))
// \vga_ctrl_inst|Add8~5  = CARRY((\vga_ctrl_inst|cnt2 [2] & !\vga_ctrl_inst|Add8~3 ))

	.dataa(\vga_ctrl_inst|cnt2 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add8~3 ),
	.combout(\vga_ctrl_inst|Add8~4_combout ),
	.cout(\vga_ctrl_inst|Add8~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add8~4 .lut_mask = 16'hA50A;
defparam \vga_ctrl_inst|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add8~6 (
// Equation(s):
// \vga_ctrl_inst|Add8~6_combout  = (\vga_ctrl_inst|cnt2 [3] & (!\vga_ctrl_inst|Add8~5 )) # (!\vga_ctrl_inst|cnt2 [3] & ((\vga_ctrl_inst|Add8~5 ) # (GND)))
// \vga_ctrl_inst|Add8~7  = CARRY((!\vga_ctrl_inst|Add8~5 ) # (!\vga_ctrl_inst|cnt2 [3]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add8~5 ),
	.combout(\vga_ctrl_inst|Add8~6_combout ),
	.cout(\vga_ctrl_inst|Add8~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add8~6 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add8~8 (
// Equation(s):
// \vga_ctrl_inst|Add8~8_combout  = (\vga_ctrl_inst|cnt2 [4] & (\vga_ctrl_inst|Add8~7  $ (GND))) # (!\vga_ctrl_inst|cnt2 [4] & (!\vga_ctrl_inst|Add8~7  & VCC))
// \vga_ctrl_inst|Add8~9  = CARRY((\vga_ctrl_inst|cnt2 [4] & !\vga_ctrl_inst|Add8~7 ))

	.dataa(\vga_ctrl_inst|cnt2 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add8~7 ),
	.combout(\vga_ctrl_inst|Add8~8_combout ),
	.cout(\vga_ctrl_inst|Add8~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add8~8 .lut_mask = 16'hA50A;
defparam \vga_ctrl_inst|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add8~10 (
// Equation(s):
// \vga_ctrl_inst|Add8~10_combout  = (\vga_ctrl_inst|cnt2 [5] & (!\vga_ctrl_inst|Add8~9 )) # (!\vga_ctrl_inst|cnt2 [5] & ((\vga_ctrl_inst|Add8~9 ) # (GND)))
// \vga_ctrl_inst|Add8~11  = CARRY((!\vga_ctrl_inst|Add8~9 ) # (!\vga_ctrl_inst|cnt2 [5]))

	.dataa(\vga_ctrl_inst|cnt2 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add8~9 ),
	.combout(\vga_ctrl_inst|Add8~10_combout ),
	.cout(\vga_ctrl_inst|Add8~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add8~10 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N22
cycloneive_lcell_comb \vga_ctrl_inst|Add8~12 (
// Equation(s):
// \vga_ctrl_inst|Add8~12_combout  = (\vga_ctrl_inst|cnt2 [6] & (\vga_ctrl_inst|Add8~11  $ (GND))) # (!\vga_ctrl_inst|cnt2 [6] & (!\vga_ctrl_inst|Add8~11  & VCC))
// \vga_ctrl_inst|Add8~13  = CARRY((\vga_ctrl_inst|cnt2 [6] & !\vga_ctrl_inst|Add8~11 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add8~11 ),
	.combout(\vga_ctrl_inst|Add8~12_combout ),
	.cout(\vga_ctrl_inst|Add8~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add8~12 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N24
cycloneive_lcell_comb \vga_ctrl_inst|Add8~14 (
// Equation(s):
// \vga_ctrl_inst|Add8~14_combout  = (\vga_ctrl_inst|cnt2 [7] & (\vga_ctrl_inst|Add8~13  & VCC)) # (!\vga_ctrl_inst|cnt2 [7] & (!\vga_ctrl_inst|Add8~13 ))
// \vga_ctrl_inst|Add8~15  = CARRY((!\vga_ctrl_inst|cnt2 [7] & !\vga_ctrl_inst|Add8~13 ))

	.dataa(\vga_ctrl_inst|cnt2 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add8~13 ),
	.combout(\vga_ctrl_inst|Add8~14_combout ),
	.cout(\vga_ctrl_inst|Add8~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add8~14 .lut_mask = 16'hA505;
defparam \vga_ctrl_inst|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N26
cycloneive_lcell_comb \vga_ctrl_inst|Add8~16 (
// Equation(s):
// \vga_ctrl_inst|Add8~16_combout  = (\vga_ctrl_inst|cnt2 [8] & ((GND) # (!\vga_ctrl_inst|Add8~15 ))) # (!\vga_ctrl_inst|cnt2 [8] & (\vga_ctrl_inst|Add8~15  $ (GND)))
// \vga_ctrl_inst|Add8~17  = CARRY((\vga_ctrl_inst|cnt2 [8]) # (!\vga_ctrl_inst|Add8~15 ))

	.dataa(\vga_ctrl_inst|cnt2 [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add8~15 ),
	.combout(\vga_ctrl_inst|Add8~16_combout ),
	.cout(\vga_ctrl_inst|Add8~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add8~16 .lut_mask = 16'h5AAF;
defparam \vga_ctrl_inst|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N28
cycloneive_lcell_comb \vga_ctrl_inst|Add8~18 (
// Equation(s):
// \vga_ctrl_inst|Add8~18_combout  = (\vga_ctrl_inst|cnt2 [9] & (\vga_ctrl_inst|Add8~17  & VCC)) # (!\vga_ctrl_inst|cnt2 [9] & (!\vga_ctrl_inst|Add8~17 ))
// \vga_ctrl_inst|Add8~19  = CARRY((!\vga_ctrl_inst|cnt2 [9] & !\vga_ctrl_inst|Add8~17 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add8~17 ),
	.combout(\vga_ctrl_inst|Add8~18_combout ),
	.cout(\vga_ctrl_inst|Add8~19 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add8~18 .lut_mask = 16'hC303;
defparam \vga_ctrl_inst|Add8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N30
cycloneive_lcell_comb \vga_ctrl_inst|Add8~20 (
// Equation(s):
// \vga_ctrl_inst|Add8~20_combout  = \vga_ctrl_inst|Add8~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ctrl_inst|Add8~19 ),
	.combout(\vga_ctrl_inst|Add8~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add8~20 .lut_mask = 16'hF0F0;
defparam \vga_ctrl_inst|Add8~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N4
cycloneive_lcell_comb \vga_ctrl_inst|Mult3|mult_core|romout[1][9]~1 (
// Equation(s):
// \vga_ctrl_inst|Mult3|mult_core|romout[1][9]~1_combout  = (\vga_ctrl_inst|Add8~12_combout  & ((\vga_ctrl_inst|Add8~10_combout  & (\vga_ctrl_inst|Add8~14_combout )) # (!\vga_ctrl_inst|Add8~10_combout  & ((\vga_ctrl_inst|Add8~8_combout ) # 
// (!\vga_ctrl_inst|Add8~14_combout ))))) # (!\vga_ctrl_inst|Add8~12_combout  & (\vga_ctrl_inst|Add8~14_combout  $ (((\vga_ctrl_inst|Add8~10_combout  & \vga_ctrl_inst|Add8~8_combout )))))

	.dataa(\vga_ctrl_inst|Add8~12_combout ),
	.datab(\vga_ctrl_inst|Add8~10_combout ),
	.datac(\vga_ctrl_inst|Add8~14_combout ),
	.datad(\vga_ctrl_inst|Add8~8_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult3|mult_core|romout[1][9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult3|mult_core|romout[1][9]~1 .lut_mask = 16'hB6D2;
defparam \vga_ctrl_inst|Mult3|mult_core|romout[1][9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N6
cycloneive_lcell_comb \vga_ctrl_inst|Mult3|mult_core|romout[1][8]~2 (
// Equation(s):
// \vga_ctrl_inst|Mult3|mult_core|romout[1][8]~2_combout  = \vga_ctrl_inst|Add8~12_combout  $ (((\vga_ctrl_inst|Add8~10_combout  & ((!\vga_ctrl_inst|Add8~8_combout ))) # (!\vga_ctrl_inst|Add8~10_combout  & (\vga_ctrl_inst|Add8~14_combout  & 
// \vga_ctrl_inst|Add8~8_combout ))))

	.dataa(\vga_ctrl_inst|Add8~12_combout ),
	.datab(\vga_ctrl_inst|Add8~10_combout ),
	.datac(\vga_ctrl_inst|Add8~14_combout ),
	.datad(\vga_ctrl_inst|Add8~8_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult3|mult_core|romout[1][8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult3|mult_core|romout[1][8]~2 .lut_mask = 16'h9A66;
defparam \vga_ctrl_inst|Mult3|mult_core|romout[1][8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N0
cycloneive_lcell_comb \vga_ctrl_inst|Mult3|mult_core|romout[0][11]~4 (
// Equation(s):
// \vga_ctrl_inst|Mult3|mult_core|romout[0][11]~4_combout  = (\vga_ctrl_inst|Add8~6_combout  & ((\vga_ctrl_inst|Add8~4_combout ) # ((\vga_ctrl_inst|Add8~0_combout  & \vga_ctrl_inst|Add8~2_combout ))))

	.dataa(\vga_ctrl_inst|Add8~0_combout ),
	.datab(\vga_ctrl_inst|Add8~6_combout ),
	.datac(\vga_ctrl_inst|Add8~4_combout ),
	.datad(\vga_ctrl_inst|Add8~2_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult3|mult_core|romout[0][11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult3|mult_core|romout[0][11]~4 .lut_mask = 16'hC8C0;
defparam \vga_ctrl_inst|Mult3|mult_core|romout[0][11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N0
cycloneive_lcell_comb \vga_ctrl_inst|Mult3|mult_core|romout[1][7]~3 (
// Equation(s):
// \vga_ctrl_inst|Mult3|mult_core|romout[1][7]~3_combout  = \vga_ctrl_inst|Add8~10_combout  $ (((!\vga_ctrl_inst|Add8~14_combout  & \vga_ctrl_inst|Add8~8_combout )))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add8~10_combout ),
	.datac(\vga_ctrl_inst|Add8~14_combout ),
	.datad(\vga_ctrl_inst|Add8~8_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult3|mult_core|romout[1][7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult3|mult_core|romout[1][7]~3 .lut_mask = 16'hC3CC;
defparam \vga_ctrl_inst|Mult3|mult_core|romout[1][7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N0
cycloneive_lcell_comb \vga_ctrl_inst|Mult3|mult_core|romout[0][10] (
// Equation(s):
// \vga_ctrl_inst|Mult3|mult_core|romout[0][10]~combout  = (\vga_ctrl_inst|Add8~6_combout  & (!\vga_ctrl_inst|Add8~4_combout  & ((!\vga_ctrl_inst|Add8~0_combout ) # (!\vga_ctrl_inst|Add8~2_combout )))) # (!\vga_ctrl_inst|Add8~6_combout  & 
// (\vga_ctrl_inst|Add8~2_combout  & ((\vga_ctrl_inst|Add8~4_combout ))))

	.dataa(\vga_ctrl_inst|Add8~2_combout ),
	.datab(\vga_ctrl_inst|Add8~0_combout ),
	.datac(\vga_ctrl_inst|Add8~6_combout ),
	.datad(\vga_ctrl_inst|Add8~4_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult3|mult_core|romout[0][10]~combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult3|mult_core|romout[0][10] .lut_mask = 16'h0A70;
defparam \vga_ctrl_inst|Mult3|mult_core|romout[0][10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N8
cycloneive_lcell_comb \vga_ctrl_inst|Mult3|mult_core|romout[1][6]~5 (
// Equation(s):
// \vga_ctrl_inst|Mult3|mult_core|romout[1][6]~5_combout  = \vga_ctrl_inst|Add8~14_combout  $ (\vga_ctrl_inst|Add8~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Add8~14_combout ),
	.datad(\vga_ctrl_inst|Add8~8_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult3|mult_core|romout[1][6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult3|mult_core|romout[1][6]~5 .lut_mask = 16'h0FF0;
defparam \vga_ctrl_inst|Mult3|mult_core|romout[1][6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N2
cycloneive_lcell_comb \vga_ctrl_inst|Mult3|mult_core|romout[0][9]~6 (
// Equation(s):
// \vga_ctrl_inst|Mult3|mult_core|romout[0][9]~6_combout  = (\vga_ctrl_inst|Add8~4_combout  & ((\vga_ctrl_inst|Add8~6_combout  & ((\vga_ctrl_inst|Add8~0_combout ) # (\vga_ctrl_inst|Add8~2_combout ))) # (!\vga_ctrl_inst|Add8~6_combout  & 
// ((!\vga_ctrl_inst|Add8~2_combout ))))) # (!\vga_ctrl_inst|Add8~4_combout  & (\vga_ctrl_inst|Add8~6_combout  $ (((\vga_ctrl_inst|Add8~0_combout  & \vga_ctrl_inst|Add8~2_combout )))))

	.dataa(\vga_ctrl_inst|Add8~0_combout ),
	.datab(\vga_ctrl_inst|Add8~6_combout ),
	.datac(\vga_ctrl_inst|Add8~4_combout ),
	.datad(\vga_ctrl_inst|Add8~2_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult3|mult_core|romout[0][9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult3|mult_core|romout[0][9]~6 .lut_mask = 16'hC6BC;
defparam \vga_ctrl_inst|Mult3|mult_core|romout[0][9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N8
cycloneive_lcell_comb \vga_ctrl_inst|Mult3|mult_core|romout[0][8]~7 (
// Equation(s):
// \vga_ctrl_inst|Mult3|mult_core|romout[0][8]~7_combout  = \vga_ctrl_inst|Add8~4_combout  $ (((\vga_ctrl_inst|Add8~0_combout  & (\vga_ctrl_inst|Add8~6_combout  & !\vga_ctrl_inst|Add8~2_combout )) # (!\vga_ctrl_inst|Add8~0_combout  & 
// ((\vga_ctrl_inst|Add8~2_combout )))))

	.dataa(\vga_ctrl_inst|Add8~0_combout ),
	.datab(\vga_ctrl_inst|Add8~6_combout ),
	.datac(\vga_ctrl_inst|Add8~4_combout ),
	.datad(\vga_ctrl_inst|Add8~2_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult3|mult_core|romout[0][8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult3|mult_core|romout[0][8]~7 .lut_mask = 16'hA578;
defparam \vga_ctrl_inst|Mult3|mult_core|romout[0][8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N6
cycloneive_lcell_comb \vga_ctrl_inst|Mult3|mult_core|romout[0][7]~8 (
// Equation(s):
// \vga_ctrl_inst|Mult3|mult_core|romout[0][7]~8_combout  = \vga_ctrl_inst|Add8~2_combout  $ (((\vga_ctrl_inst|Add8~0_combout  & !\vga_ctrl_inst|Add8~6_combout )))

	.dataa(\vga_ctrl_inst|Add8~0_combout ),
	.datab(\vga_ctrl_inst|Add8~6_combout ),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Add8~2_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult3|mult_core|romout[0][7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult3|mult_core|romout[0][7]~8 .lut_mask = 16'hDD22;
defparam \vga_ctrl_inst|Mult3|mult_core|romout[0][7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N10
cycloneive_lcell_comb \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\vga_ctrl_inst|Mult3|mult_core|romout[0][7]~8_combout  & (\vga_ctrl_inst|Add8~8_combout  $ (VCC))) # (!\vga_ctrl_inst|Mult3|mult_core|romout[0][7]~8_combout  & 
// (\vga_ctrl_inst|Add8~8_combout  & VCC))
// \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\vga_ctrl_inst|Mult3|mult_core|romout[0][7]~8_combout  & \vga_ctrl_inst|Add8~8_combout ))

	.dataa(\vga_ctrl_inst|Mult3|mult_core|romout[0][7]~8_combout ),
	.datab(\vga_ctrl_inst|Add8~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N12
cycloneive_lcell_comb \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\vga_ctrl_inst|Mult3|mult_core|romout[0][8]~7_combout  & ((\vga_ctrl_inst|Add8~10_combout  & (\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1  & VCC)) # 
// (!\vga_ctrl_inst|Add8~10_combout  & (!\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # (!\vga_ctrl_inst|Mult3|mult_core|romout[0][8]~7_combout  & ((\vga_ctrl_inst|Add8~10_combout  & 
// (!\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\vga_ctrl_inst|Add8~10_combout  & ((\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\vga_ctrl_inst|Mult3|mult_core|romout[0][8]~7_combout  & (!\vga_ctrl_inst|Add8~10_combout  & !\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # 
// (!\vga_ctrl_inst|Mult3|mult_core|romout[0][8]~7_combout  & ((!\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (!\vga_ctrl_inst|Add8~10_combout ))))

	.dataa(\vga_ctrl_inst|Mult3|mult_core|romout[0][8]~7_combout ),
	.datab(\vga_ctrl_inst|Add8~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N14
cycloneive_lcell_comb \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\vga_ctrl_inst|Add8~12_combout  $ (\vga_ctrl_inst|Mult3|mult_core|romout[0][9]~6_combout  $ (!\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # 
// (GND)
// \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\vga_ctrl_inst|Add8~12_combout  & ((\vga_ctrl_inst|Mult3|mult_core|romout[0][9]~6_combout ) # (!\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) # 
// (!\vga_ctrl_inst|Add8~12_combout  & (\vga_ctrl_inst|Mult3|mult_core|romout[0][9]~6_combout  & !\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\vga_ctrl_inst|Add8~12_combout ),
	.datab(\vga_ctrl_inst|Mult3|mult_core|romout[0][9]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N16
cycloneive_lcell_comb \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\vga_ctrl_inst|Mult3|mult_core|romout[0][10]~combout  & ((\vga_ctrl_inst|Mult3|mult_core|romout[1][6]~5_combout  & 
// (\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # (!\vga_ctrl_inst|Mult3|mult_core|romout[1][6]~5_combout  & (!\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # 
// (!\vga_ctrl_inst|Mult3|mult_core|romout[0][10]~combout  & ((\vga_ctrl_inst|Mult3|mult_core|romout[1][6]~5_combout  & (!\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\vga_ctrl_inst|Mult3|mult_core|romout[1][6]~5_combout  & 
// ((\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\vga_ctrl_inst|Mult3|mult_core|romout[0][10]~combout  & (!\vga_ctrl_inst|Mult3|mult_core|romout[1][6]~5_combout  & 
// !\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\vga_ctrl_inst|Mult3|mult_core|romout[0][10]~combout  & ((!\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # 
// (!\vga_ctrl_inst|Mult3|mult_core|romout[1][6]~5_combout ))))

	.dataa(\vga_ctrl_inst|Mult3|mult_core|romout[0][10]~combout ),
	.datab(\vga_ctrl_inst|Mult3|mult_core|romout[1][6]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N18
cycloneive_lcell_comb \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\vga_ctrl_inst|Mult3|mult_core|romout[0][11]~4_combout  $ (\vga_ctrl_inst|Mult3|mult_core|romout[1][7]~3_combout  $ 
// (!\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\vga_ctrl_inst|Mult3|mult_core|romout[0][11]~4_combout  & ((\vga_ctrl_inst|Mult3|mult_core|romout[1][7]~3_combout ) # 
// (!\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # (!\vga_ctrl_inst|Mult3|mult_core|romout[0][11]~4_combout  & (\vga_ctrl_inst|Mult3|mult_core|romout[1][7]~3_combout  & 
// !\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\vga_ctrl_inst|Mult3|mult_core|romout[0][11]~4_combout ),
	.datab(\vga_ctrl_inst|Mult3|mult_core|romout[1][7]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N20
cycloneive_lcell_comb \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\vga_ctrl_inst|Mult3|mult_core|romout[1][8]~2_combout  & (!\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # 
// (!\vga_ctrl_inst|Mult3|mult_core|romout[1][8]~2_combout  & ((\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))
// \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((!\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\vga_ctrl_inst|Mult3|mult_core|romout[1][8]~2_combout ))

	.dataa(\vga_ctrl_inst|Mult3|mult_core|romout[1][8]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N22
cycloneive_lcell_comb \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = (\vga_ctrl_inst|Mult3|mult_core|romout[1][9]~1_combout  & (\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11  $ (GND))) # 
// (!\vga_ctrl_inst|Mult3|mult_core|romout[1][9]~1_combout  & (!\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11  & VCC))
// \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\vga_ctrl_inst|Mult3|mult_core|romout[1][9]~1_combout  & !\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Mult3|mult_core|romout[1][9]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N10
cycloneive_lcell_comb \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  = (\vga_ctrl_inst|Add8~16_combout  & (\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  $ (VCC))) # (!\vga_ctrl_inst|Add8~16_combout  & 
// (\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & VCC))
// \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  = CARRY((\vga_ctrl_inst|Add8~16_combout  & \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ))

	.dataa(\vga_ctrl_inst|Add8~16_combout ),
	.datab(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N12
cycloneive_lcell_comb \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  = (\vga_ctrl_inst|Add8~18_combout  & ((\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// (\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  & VCC)) # (!\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// (!\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )))) # (!\vga_ctrl_inst|Add8~18_combout  & ((\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// (!\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) 
// # (GND)))))
// \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  = CARRY((\vga_ctrl_inst|Add8~18_combout  & (!\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// !\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\vga_ctrl_inst|Add8~18_combout  & ((!\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # 
// (!\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ))))

	.dataa(\vga_ctrl_inst|Add8~18_combout ),
	.datab(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ),
	.combout(\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N14
cycloneive_lcell_comb \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  = ((\vga_ctrl_inst|Add8~20_combout  $ (\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  $ 
// (!\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  = CARRY((\vga_ctrl_inst|Add8~20_combout  & ((\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ) # 
// (!\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ))) # (!\vga_ctrl_inst|Add8~20_combout  & (\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & 
// !\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))

	.dataa(\vga_ctrl_inst|Add8~20_combout ),
	.datab(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ),
	.combout(\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N2
cycloneive_lcell_comb \vga_ctrl_inst|Mult3|mult_core|romout[0][6]~10 (
// Equation(s):
// \vga_ctrl_inst|Mult3|mult_core|romout[0][6]~10_combout  = \vga_ctrl_inst|Add8~6_combout  $ (\vga_ctrl_inst|Add8~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Add8~6_combout ),
	.datad(\vga_ctrl_inst|Add8~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult3|mult_core|romout[0][6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult3|mult_core|romout[0][6]~10 .lut_mask = 16'h0FF0;
defparam \vga_ctrl_inst|Mult3|mult_core|romout[0][6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N4
cycloneive_lcell_comb \vga_ctrl_inst|Add9~0 (
// Equation(s):
// \vga_ctrl_inst|Add9~0_combout  = (\vga_ctrl_inst|Add10~2_combout  & (\vga_ctrl_inst|cnt2 [0] $ (GND))) # (!\vga_ctrl_inst|Add10~2_combout  & (!\vga_ctrl_inst|cnt2 [0] & VCC))
// \vga_ctrl_inst|Add9~1  = CARRY((\vga_ctrl_inst|Add10~2_combout  & !\vga_ctrl_inst|cnt2 [0]))

	.dataa(\vga_ctrl_inst|Add10~2_combout ),
	.datab(\vga_ctrl_inst|cnt2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add9~0_combout ),
	.cout(\vga_ctrl_inst|Add9~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add9~0 .lut_mask = 16'h9922;
defparam \vga_ctrl_inst|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N6
cycloneive_lcell_comb \vga_ctrl_inst|Add9~2 (
// Equation(s):
// \vga_ctrl_inst|Add9~2_combout  = (\vga_ctrl_inst|Add8~2_combout  & ((\vga_ctrl_inst|Add10~4_combout  & (\vga_ctrl_inst|Add9~1  & VCC)) # (!\vga_ctrl_inst|Add10~4_combout  & (!\vga_ctrl_inst|Add9~1 )))) # (!\vga_ctrl_inst|Add8~2_combout  & 
// ((\vga_ctrl_inst|Add10~4_combout  & (!\vga_ctrl_inst|Add9~1 )) # (!\vga_ctrl_inst|Add10~4_combout  & ((\vga_ctrl_inst|Add9~1 ) # (GND)))))
// \vga_ctrl_inst|Add9~3  = CARRY((\vga_ctrl_inst|Add8~2_combout  & (!\vga_ctrl_inst|Add10~4_combout  & !\vga_ctrl_inst|Add9~1 )) # (!\vga_ctrl_inst|Add8~2_combout  & ((!\vga_ctrl_inst|Add9~1 ) # (!\vga_ctrl_inst|Add10~4_combout ))))

	.dataa(\vga_ctrl_inst|Add8~2_combout ),
	.datab(\vga_ctrl_inst|Add10~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add9~1 ),
	.combout(\vga_ctrl_inst|Add9~2_combout ),
	.cout(\vga_ctrl_inst|Add9~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add9~2 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add9~4 (
// Equation(s):
// \vga_ctrl_inst|Add9~4_combout  = ((\vga_ctrl_inst|Add8~4_combout  $ (\vga_ctrl_inst|Add10~6_combout  $ (!\vga_ctrl_inst|Add9~3 )))) # (GND)
// \vga_ctrl_inst|Add9~5  = CARRY((\vga_ctrl_inst|Add8~4_combout  & ((\vga_ctrl_inst|Add10~6_combout ) # (!\vga_ctrl_inst|Add9~3 ))) # (!\vga_ctrl_inst|Add8~4_combout  & (\vga_ctrl_inst|Add10~6_combout  & !\vga_ctrl_inst|Add9~3 )))

	.dataa(\vga_ctrl_inst|Add8~4_combout ),
	.datab(\vga_ctrl_inst|Add10~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add9~3 ),
	.combout(\vga_ctrl_inst|Add9~4_combout ),
	.cout(\vga_ctrl_inst|Add9~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add9~4 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add9~6 (
// Equation(s):
// \vga_ctrl_inst|Add9~6_combout  = (\vga_ctrl_inst|Add10~8_combout  & ((\vga_ctrl_inst|Mult3|mult_core|romout[0][6]~10_combout  & (\vga_ctrl_inst|Add9~5  & VCC)) # (!\vga_ctrl_inst|Mult3|mult_core|romout[0][6]~10_combout  & (!\vga_ctrl_inst|Add9~5 )))) # 
// (!\vga_ctrl_inst|Add10~8_combout  & ((\vga_ctrl_inst|Mult3|mult_core|romout[0][6]~10_combout  & (!\vga_ctrl_inst|Add9~5 )) # (!\vga_ctrl_inst|Mult3|mult_core|romout[0][6]~10_combout  & ((\vga_ctrl_inst|Add9~5 ) # (GND)))))
// \vga_ctrl_inst|Add9~7  = CARRY((\vga_ctrl_inst|Add10~8_combout  & (!\vga_ctrl_inst|Mult3|mult_core|romout[0][6]~10_combout  & !\vga_ctrl_inst|Add9~5 )) # (!\vga_ctrl_inst|Add10~8_combout  & ((!\vga_ctrl_inst|Add9~5 ) # 
// (!\vga_ctrl_inst|Mult3|mult_core|romout[0][6]~10_combout ))))

	.dataa(\vga_ctrl_inst|Add10~8_combout ),
	.datab(\vga_ctrl_inst|Mult3|mult_core|romout[0][6]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add9~5 ),
	.combout(\vga_ctrl_inst|Add9~6_combout ),
	.cout(\vga_ctrl_inst|Add9~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add9~6 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add9~8 (
// Equation(s):
// \vga_ctrl_inst|Add9~8_combout  = ((\vga_ctrl_inst|Add10~10_combout  $ (\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  $ (!\vga_ctrl_inst|Add9~7 )))) # (GND)
// \vga_ctrl_inst|Add9~9  = CARRY((\vga_ctrl_inst|Add10~10_combout  & ((\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ) # (!\vga_ctrl_inst|Add9~7 ))) # (!\vga_ctrl_inst|Add10~10_combout  & 
// (\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & !\vga_ctrl_inst|Add9~7 )))

	.dataa(\vga_ctrl_inst|Add10~10_combout ),
	.datab(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add9~7 ),
	.combout(\vga_ctrl_inst|Add9~8_combout ),
	.cout(\vga_ctrl_inst|Add9~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add9~8 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add9~10 (
// Equation(s):
// \vga_ctrl_inst|Add9~10_combout  = (\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\vga_ctrl_inst|Add10~12_combout  & (\vga_ctrl_inst|Add9~9  & VCC)) # (!\vga_ctrl_inst|Add10~12_combout  & (!\vga_ctrl_inst|Add9~9 )))) # 
// (!\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\vga_ctrl_inst|Add10~12_combout  & (!\vga_ctrl_inst|Add9~9 )) # (!\vga_ctrl_inst|Add10~12_combout  & ((\vga_ctrl_inst|Add9~9 ) # (GND)))))
// \vga_ctrl_inst|Add9~11  = CARRY((\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (!\vga_ctrl_inst|Add10~12_combout  & !\vga_ctrl_inst|Add9~9 )) # 
// (!\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((!\vga_ctrl_inst|Add9~9 ) # (!\vga_ctrl_inst|Add10~12_combout ))))

	.dataa(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datab(\vga_ctrl_inst|Add10~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add9~9 ),
	.combout(\vga_ctrl_inst|Add9~10_combout ),
	.cout(\vga_ctrl_inst|Add9~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add9~10 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add9~12 (
// Equation(s):
// \vga_ctrl_inst|Add9~12_combout  = ((\vga_ctrl_inst|Add10~14_combout  $ (\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  $ (!\vga_ctrl_inst|Add9~11 )))) # (GND)
// \vga_ctrl_inst|Add9~13  = CARRY((\vga_ctrl_inst|Add10~14_combout  & ((\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ) # (!\vga_ctrl_inst|Add9~11 ))) # (!\vga_ctrl_inst|Add10~14_combout  & 
// (\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & !\vga_ctrl_inst|Add9~11 )))

	.dataa(\vga_ctrl_inst|Add10~14_combout ),
	.datab(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add9~11 ),
	.combout(\vga_ctrl_inst|Add9~12_combout ),
	.cout(\vga_ctrl_inst|Add9~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add9~12 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add9~14 (
// Equation(s):
// \vga_ctrl_inst|Add9~14_combout  = (\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\vga_ctrl_inst|Add10~16_combout  & (\vga_ctrl_inst|Add9~13  & VCC)) # (!\vga_ctrl_inst|Add10~16_combout  & (!\vga_ctrl_inst|Add9~13 )))) # 
// (!\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\vga_ctrl_inst|Add10~16_combout  & (!\vga_ctrl_inst|Add9~13 )) # (!\vga_ctrl_inst|Add10~16_combout  & ((\vga_ctrl_inst|Add9~13 ) # (GND)))))
// \vga_ctrl_inst|Add9~15  = CARRY((\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (!\vga_ctrl_inst|Add10~16_combout  & !\vga_ctrl_inst|Add9~13 )) # 
// (!\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((!\vga_ctrl_inst|Add9~13 ) # (!\vga_ctrl_inst|Add10~16_combout ))))

	.dataa(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datab(\vga_ctrl_inst|Add10~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add9~13 ),
	.combout(\vga_ctrl_inst|Add9~14_combout ),
	.cout(\vga_ctrl_inst|Add9~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add9~14 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add9~16 (
// Equation(s):
// \vga_ctrl_inst|Add9~16_combout  = ((\vga_ctrl_inst|Add10~18_combout  $ (\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  $ (!\vga_ctrl_inst|Add9~15 )))) # (GND)
// \vga_ctrl_inst|Add9~17  = CARRY((\vga_ctrl_inst|Add10~18_combout  & ((\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ) # (!\vga_ctrl_inst|Add9~15 ))) # (!\vga_ctrl_inst|Add10~18_combout  & 
// (\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & !\vga_ctrl_inst|Add9~15 )))

	.dataa(\vga_ctrl_inst|Add10~18_combout ),
	.datab(\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add9~15 ),
	.combout(\vga_ctrl_inst|Add9~16_combout ),
	.cout(\vga_ctrl_inst|Add9~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add9~16 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N22
cycloneive_lcell_comb \vga_ctrl_inst|Add9~18 (
// Equation(s):
// \vga_ctrl_inst|Add9~18_combout  = (\vga_ctrl_inst|Add10~18_combout  & ((\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (\vga_ctrl_inst|Add9~17  & VCC)) # 
// (!\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (!\vga_ctrl_inst|Add9~17 )))) # (!\vga_ctrl_inst|Add10~18_combout  & ((\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  
// & (!\vga_ctrl_inst|Add9~17 )) # (!\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & ((\vga_ctrl_inst|Add9~17 ) # (GND)))))
// \vga_ctrl_inst|Add9~19  = CARRY((\vga_ctrl_inst|Add10~18_combout  & (!\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & !\vga_ctrl_inst|Add9~17 )) # (!\vga_ctrl_inst|Add10~18_combout  & ((!\vga_ctrl_inst|Add9~17 ) 
// # (!\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ))))

	.dataa(\vga_ctrl_inst|Add10~18_combout ),
	.datab(\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add9~17 ),
	.combout(\vga_ctrl_inst|Add9~18_combout ),
	.cout(\vga_ctrl_inst|Add9~19 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add9~18 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add9~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N24
cycloneive_lcell_comb \vga_ctrl_inst|Add9~20 (
// Equation(s):
// \vga_ctrl_inst|Add9~20_combout  = ((\vga_ctrl_inst|Add10~18_combout  $ (\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  $ (!\vga_ctrl_inst|Add9~19 )))) # (GND)
// \vga_ctrl_inst|Add9~21  = CARRY((\vga_ctrl_inst|Add10~18_combout  & ((\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ) # (!\vga_ctrl_inst|Add9~19 ))) # (!\vga_ctrl_inst|Add10~18_combout  & 
// (\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & !\vga_ctrl_inst|Add9~19 )))

	.dataa(\vga_ctrl_inst|Add10~18_combout ),
	.datab(\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add9~19 ),
	.combout(\vga_ctrl_inst|Add9~20_combout ),
	.cout(\vga_ctrl_inst|Add9~21 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add9~20 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add9~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N6
cycloneive_lcell_comb \vga_ctrl_inst|Add3~0 (
// Equation(s):
// \vga_ctrl_inst|Add3~0_combout  = \vga_ctrl_inst|cnt1 [5] $ (VCC)
// \vga_ctrl_inst|Add3~1  = CARRY(\vga_ctrl_inst|cnt1 [5])

	.dataa(\vga_ctrl_inst|cnt1 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add3~0_combout ),
	.cout(\vga_ctrl_inst|Add3~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~0 .lut_mask = 16'h55AA;
defparam \vga_ctrl_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add3~2 (
// Equation(s):
// \vga_ctrl_inst|Add3~2_combout  = (\vga_ctrl_inst|cnt1 [6] & (\vga_ctrl_inst|Add3~1  & VCC)) # (!\vga_ctrl_inst|cnt1 [6] & (!\vga_ctrl_inst|Add3~1 ))
// \vga_ctrl_inst|Add3~3  = CARRY((!\vga_ctrl_inst|cnt1 [6] & !\vga_ctrl_inst|Add3~1 ))

	.dataa(\vga_ctrl_inst|cnt1 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~1 ),
	.combout(\vga_ctrl_inst|Add3~2_combout ),
	.cout(\vga_ctrl_inst|Add3~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~2 .lut_mask = 16'hA505;
defparam \vga_ctrl_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add3~4 (
// Equation(s):
// \vga_ctrl_inst|Add3~4_combout  = (\vga_ctrl_inst|cnt1 [7] & (\vga_ctrl_inst|Add3~3  $ (GND))) # (!\vga_ctrl_inst|cnt1 [7] & (!\vga_ctrl_inst|Add3~3  & VCC))
// \vga_ctrl_inst|Add3~5  = CARRY((\vga_ctrl_inst|cnt1 [7] & !\vga_ctrl_inst|Add3~3 ))

	.dataa(\vga_ctrl_inst|cnt1 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~3 ),
	.combout(\vga_ctrl_inst|Add3~4_combout ),
	.cout(\vga_ctrl_inst|Add3~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~4 .lut_mask = 16'hA50A;
defparam \vga_ctrl_inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add3~6 (
// Equation(s):
// \vga_ctrl_inst|Add3~6_combout  = (\vga_ctrl_inst|cnt1 [8] & (!\vga_ctrl_inst|Add3~5 )) # (!\vga_ctrl_inst|cnt1 [8] & ((\vga_ctrl_inst|Add3~5 ) # (GND)))
// \vga_ctrl_inst|Add3~7  = CARRY((!\vga_ctrl_inst|Add3~5 ) # (!\vga_ctrl_inst|cnt1 [8]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~5 ),
	.combout(\vga_ctrl_inst|Add3~6_combout ),
	.cout(\vga_ctrl_inst|Add3~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~6 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add3~8 (
// Equation(s):
// \vga_ctrl_inst|Add3~8_combout  = (\vga_ctrl_inst|cnt1 [9] & ((GND) # (!\vga_ctrl_inst|Add3~7 ))) # (!\vga_ctrl_inst|cnt1 [9] & (\vga_ctrl_inst|Add3~7  $ (GND)))
// \vga_ctrl_inst|Add3~9  = CARRY((\vga_ctrl_inst|cnt1 [9]) # (!\vga_ctrl_inst|Add3~7 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~7 ),
	.combout(\vga_ctrl_inst|Add3~8_combout ),
	.cout(\vga_ctrl_inst|Add3~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~8 .lut_mask = 16'h3CCF;
defparam \vga_ctrl_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add3~10 (
// Equation(s):
// \vga_ctrl_inst|Add3~10_combout  = (\vga_ctrl_inst|cnt1 [10] & (\vga_ctrl_inst|Add3~9  & VCC)) # (!\vga_ctrl_inst|cnt1 [10] & (!\vga_ctrl_inst|Add3~9 ))
// \vga_ctrl_inst|Add3~11  = CARRY((!\vga_ctrl_inst|cnt1 [10] & !\vga_ctrl_inst|Add3~9 ))

	.dataa(\vga_ctrl_inst|cnt1 [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~9 ),
	.combout(\vga_ctrl_inst|Add3~10_combout ),
	.cout(\vga_ctrl_inst|Add3~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~10 .lut_mask = 16'hA505;
defparam \vga_ctrl_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add3~12 (
// Equation(s):
// \vga_ctrl_inst|Add3~12_combout  = \vga_ctrl_inst|Add3~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ctrl_inst|Add3~11 ),
	.combout(\vga_ctrl_inst|Add3~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~12 .lut_mask = 16'hF0F0;
defparam \vga_ctrl_inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add6~0 (
// Equation(s):
// \vga_ctrl_inst|Add6~0_combout  = \vga_ctrl_inst|cnt2 [0] $ (VCC)
// \vga_ctrl_inst|Add6~1  = CARRY(\vga_ctrl_inst|cnt2 [0])

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add6~0_combout ),
	.cout(\vga_ctrl_inst|Add6~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add6~0 .lut_mask = 16'h33CC;
defparam \vga_ctrl_inst|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add6~2 (
// Equation(s):
// \vga_ctrl_inst|Add6~2_combout  = (\vga_ctrl_inst|cnt2 [1] & (!\vga_ctrl_inst|Add6~1 )) # (!\vga_ctrl_inst|cnt2 [1] & ((\vga_ctrl_inst|Add6~1 ) # (GND)))
// \vga_ctrl_inst|Add6~3  = CARRY((!\vga_ctrl_inst|Add6~1 ) # (!\vga_ctrl_inst|cnt2 [1]))

	.dataa(\vga_ctrl_inst|cnt2 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add6~1 ),
	.combout(\vga_ctrl_inst|Add6~2_combout ),
	.cout(\vga_ctrl_inst|Add6~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add6~2 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add6~4 (
// Equation(s):
// \vga_ctrl_inst|Add6~4_combout  = (\vga_ctrl_inst|cnt2 [2] & ((GND) # (!\vga_ctrl_inst|Add6~3 ))) # (!\vga_ctrl_inst|cnt2 [2] & (\vga_ctrl_inst|Add6~3  $ (GND)))
// \vga_ctrl_inst|Add6~5  = CARRY((\vga_ctrl_inst|cnt2 [2]) # (!\vga_ctrl_inst|Add6~3 ))

	.dataa(\vga_ctrl_inst|cnt2 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add6~3 ),
	.combout(\vga_ctrl_inst|Add6~4_combout ),
	.cout(\vga_ctrl_inst|Add6~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add6~4 .lut_mask = 16'h5AAF;
defparam \vga_ctrl_inst|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add6~6 (
// Equation(s):
// \vga_ctrl_inst|Add6~6_combout  = (\vga_ctrl_inst|cnt2 [3] & (\vga_ctrl_inst|Add6~5  & VCC)) # (!\vga_ctrl_inst|cnt2 [3] & (!\vga_ctrl_inst|Add6~5 ))
// \vga_ctrl_inst|Add6~7  = CARRY((!\vga_ctrl_inst|cnt2 [3] & !\vga_ctrl_inst|Add6~5 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add6~5 ),
	.combout(\vga_ctrl_inst|Add6~6_combout ),
	.cout(\vga_ctrl_inst|Add6~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add6~6 .lut_mask = 16'hC303;
defparam \vga_ctrl_inst|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add6~8 (
// Equation(s):
// \vga_ctrl_inst|Add6~8_combout  = (\vga_ctrl_inst|cnt2 [4] & ((GND) # (!\vga_ctrl_inst|Add6~7 ))) # (!\vga_ctrl_inst|cnt2 [4] & (\vga_ctrl_inst|Add6~7  $ (GND)))
// \vga_ctrl_inst|Add6~9  = CARRY((\vga_ctrl_inst|cnt2 [4]) # (!\vga_ctrl_inst|Add6~7 ))

	.dataa(\vga_ctrl_inst|cnt2 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add6~7 ),
	.combout(\vga_ctrl_inst|Add6~8_combout ),
	.cout(\vga_ctrl_inst|Add6~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add6~8 .lut_mask = 16'h5AAF;
defparam \vga_ctrl_inst|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add6~10 (
// Equation(s):
// \vga_ctrl_inst|Add6~10_combout  = (\vga_ctrl_inst|cnt2 [5] & (!\vga_ctrl_inst|Add6~9 )) # (!\vga_ctrl_inst|cnt2 [5] & ((\vga_ctrl_inst|Add6~9 ) # (GND)))
// \vga_ctrl_inst|Add6~11  = CARRY((!\vga_ctrl_inst|Add6~9 ) # (!\vga_ctrl_inst|cnt2 [5]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add6~9 ),
	.combout(\vga_ctrl_inst|Add6~10_combout ),
	.cout(\vga_ctrl_inst|Add6~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add6~10 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add6~12 (
// Equation(s):
// \vga_ctrl_inst|Add6~12_combout  = (\vga_ctrl_inst|cnt2 [6] & (\vga_ctrl_inst|Add6~11  $ (GND))) # (!\vga_ctrl_inst|cnt2 [6] & (!\vga_ctrl_inst|Add6~11  & VCC))
// \vga_ctrl_inst|Add6~13  = CARRY((\vga_ctrl_inst|cnt2 [6] & !\vga_ctrl_inst|Add6~11 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add6~11 ),
	.combout(\vga_ctrl_inst|Add6~12_combout ),
	.cout(\vga_ctrl_inst|Add6~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add6~12 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N22
cycloneive_lcell_comb \vga_ctrl_inst|Add6~14 (
// Equation(s):
// \vga_ctrl_inst|Add6~14_combout  = (\vga_ctrl_inst|cnt2 [7] & (!\vga_ctrl_inst|Add6~13 )) # (!\vga_ctrl_inst|cnt2 [7] & ((\vga_ctrl_inst|Add6~13 ) # (GND)))
// \vga_ctrl_inst|Add6~15  = CARRY((!\vga_ctrl_inst|Add6~13 ) # (!\vga_ctrl_inst|cnt2 [7]))

	.dataa(\vga_ctrl_inst|cnt2 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add6~13 ),
	.combout(\vga_ctrl_inst|Add6~14_combout ),
	.cout(\vga_ctrl_inst|Add6~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add6~14 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N4
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[1][9]~1 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[1][9]~1_combout  = (\vga_ctrl_inst|Add6~12_combout  & ((\vga_ctrl_inst|Add6~10_combout  & (\vga_ctrl_inst|Add6~14_combout )) # (!\vga_ctrl_inst|Add6~10_combout  & ((\vga_ctrl_inst|Add6~8_combout ) # 
// (!\vga_ctrl_inst|Add6~14_combout ))))) # (!\vga_ctrl_inst|Add6~12_combout  & (\vga_ctrl_inst|Add6~14_combout  $ (((\vga_ctrl_inst|Add6~10_combout  & \vga_ctrl_inst|Add6~8_combout )))))

	.dataa(\vga_ctrl_inst|Add6~12_combout ),
	.datab(\vga_ctrl_inst|Add6~10_combout ),
	.datac(\vga_ctrl_inst|Add6~14_combout ),
	.datad(\vga_ctrl_inst|Add6~8_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[1][9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][9]~1 .lut_mask = 16'hB6D2;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N30
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[1][8]~2 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[1][8]~2_combout  = \vga_ctrl_inst|Add6~12_combout  $ (((\vga_ctrl_inst|Add6~10_combout  & ((!\vga_ctrl_inst|Add6~8_combout ))) # (!\vga_ctrl_inst|Add6~10_combout  & (\vga_ctrl_inst|Add6~14_combout  & 
// \vga_ctrl_inst|Add6~8_combout ))))

	.dataa(\vga_ctrl_inst|Add6~12_combout ),
	.datab(\vga_ctrl_inst|Add6~10_combout ),
	.datac(\vga_ctrl_inst|Add6~14_combout ),
	.datad(\vga_ctrl_inst|Add6~8_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[1][8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][8]~2 .lut_mask = 16'h9A66;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[0][11]~4 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[0][11]~4_combout  = (\vga_ctrl_inst|Add6~6_combout  & ((\vga_ctrl_inst|Add6~4_combout ) # ((\vga_ctrl_inst|Add6~0_combout  & \vga_ctrl_inst|Add6~2_combout ))))

	.dataa(\vga_ctrl_inst|Add6~0_combout ),
	.datab(\vga_ctrl_inst|Add6~6_combout ),
	.datac(\vga_ctrl_inst|Add6~2_combout ),
	.datad(\vga_ctrl_inst|Add6~4_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[0][11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][11]~4 .lut_mask = 16'hCC80;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N0
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[1][7]~3 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[1][7]~3_combout  = \vga_ctrl_inst|Add6~10_combout  $ (((!\vga_ctrl_inst|Add6~14_combout  & \vga_ctrl_inst|Add6~8_combout )))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add6~10_combout ),
	.datac(\vga_ctrl_inst|Add6~14_combout ),
	.datad(\vga_ctrl_inst|Add6~8_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[1][7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][7]~3 .lut_mask = 16'hC3CC;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N6
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[1][6]~5 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[1][6]~5_combout  = \vga_ctrl_inst|Add6~14_combout  $ (\vga_ctrl_inst|Add6~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Add6~14_combout ),
	.datad(\vga_ctrl_inst|Add6~8_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[1][6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][6]~5 .lut_mask = 16'h0FF0;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[0][10]~6 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[0][10]~6_combout  = (\vga_ctrl_inst|Add6~6_combout  & (!\vga_ctrl_inst|Add6~4_combout  & ((!\vga_ctrl_inst|Add6~2_combout ) # (!\vga_ctrl_inst|Add6~0_combout )))) # (!\vga_ctrl_inst|Add6~6_combout  & 
// (((\vga_ctrl_inst|Add6~2_combout  & \vga_ctrl_inst|Add6~4_combout ))))

	.dataa(\vga_ctrl_inst|Add6~0_combout ),
	.datab(\vga_ctrl_inst|Add6~6_combout ),
	.datac(\vga_ctrl_inst|Add6~2_combout ),
	.datad(\vga_ctrl_inst|Add6~4_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[0][10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][10]~6 .lut_mask = 16'h304C;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N2
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[0][9]~7 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[0][9]~7_combout  = (\vga_ctrl_inst|Add6~4_combout  & ((\vga_ctrl_inst|Add6~6_combout  & ((\vga_ctrl_inst|Add6~0_combout ) # (\vga_ctrl_inst|Add6~2_combout ))) # (!\vga_ctrl_inst|Add6~6_combout  & 
// ((!\vga_ctrl_inst|Add6~2_combout ))))) # (!\vga_ctrl_inst|Add6~4_combout  & (\vga_ctrl_inst|Add6~6_combout  $ (((\vga_ctrl_inst|Add6~0_combout  & \vga_ctrl_inst|Add6~2_combout )))))

	.dataa(\vga_ctrl_inst|Add6~4_combout ),
	.datab(\vga_ctrl_inst|Add6~6_combout ),
	.datac(\vga_ctrl_inst|Add6~0_combout ),
	.datad(\vga_ctrl_inst|Add6~2_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[0][9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][9]~7 .lut_mask = 16'h9CE6;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N28
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[0][8]~8 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[0][8]~8_combout  = \vga_ctrl_inst|Add6~4_combout  $ (((\vga_ctrl_inst|Add6~0_combout  & (!\vga_ctrl_inst|Add6~2_combout  & \vga_ctrl_inst|Add6~6_combout )) # (!\vga_ctrl_inst|Add6~0_combout  & 
// (\vga_ctrl_inst|Add6~2_combout ))))

	.dataa(\vga_ctrl_inst|Add6~0_combout ),
	.datab(\vga_ctrl_inst|Add6~4_combout ),
	.datac(\vga_ctrl_inst|Add6~2_combout ),
	.datad(\vga_ctrl_inst|Add6~6_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[0][8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][8]~8 .lut_mask = 16'h969C;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N26
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[0][7]~9 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[0][7]~9_combout  = \vga_ctrl_inst|Add6~2_combout  $ (((\vga_ctrl_inst|Add6~0_combout  & !\vga_ctrl_inst|Add6~6_combout )))

	.dataa(\vga_ctrl_inst|Add6~0_combout ),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Add6~2_combout ),
	.datad(\vga_ctrl_inst|Add6~6_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[0][7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][7]~9 .lut_mask = 16'hF05A;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N2
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\vga_ctrl_inst|Mult0|mult_core|romout[0][7]~9_combout  & (\vga_ctrl_inst|Add6~8_combout  $ (VCC))) # (!\vga_ctrl_inst|Mult0|mult_core|romout[0][7]~9_combout  & 
// (\vga_ctrl_inst|Add6~8_combout  & VCC))
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\vga_ctrl_inst|Mult0|mult_core|romout[0][7]~9_combout  & \vga_ctrl_inst|Add6~8_combout ))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|romout[0][7]~9_combout ),
	.datab(\vga_ctrl_inst|Add6~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N4
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\vga_ctrl_inst|Mult0|mult_core|romout[0][8]~8_combout  & ((\vga_ctrl_inst|Add6~10_combout  & (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  & VCC)) # 
// (!\vga_ctrl_inst|Add6~10_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # (!\vga_ctrl_inst|Mult0|mult_core|romout[0][8]~8_combout  & ((\vga_ctrl_inst|Add6~10_combout  & 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\vga_ctrl_inst|Add6~10_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\vga_ctrl_inst|Mult0|mult_core|romout[0][8]~8_combout  & (!\vga_ctrl_inst|Add6~10_combout  & !\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # 
// (!\vga_ctrl_inst|Mult0|mult_core|romout[0][8]~8_combout  & ((!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (!\vga_ctrl_inst|Add6~10_combout ))))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|romout[0][8]~8_combout ),
	.datab(\vga_ctrl_inst|Add6~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N6
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\vga_ctrl_inst|Add6~12_combout  $ (\vga_ctrl_inst|Mult0|mult_core|romout[0][9]~7_combout  $ (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # 
// (GND)
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\vga_ctrl_inst|Add6~12_combout  & ((\vga_ctrl_inst|Mult0|mult_core|romout[0][9]~7_combout ) # (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) # 
// (!\vga_ctrl_inst|Add6~12_combout  & (\vga_ctrl_inst|Mult0|mult_core|romout[0][9]~7_combout  & !\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\vga_ctrl_inst|Add6~12_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|romout[0][9]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N8
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\vga_ctrl_inst|Mult0|mult_core|romout[1][6]~5_combout  & ((\vga_ctrl_inst|Mult0|mult_core|romout[0][10]~6_combout  & 
// (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # (!\vga_ctrl_inst|Mult0|mult_core|romout[0][10]~6_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # 
// (!\vga_ctrl_inst|Mult0|mult_core|romout[1][6]~5_combout  & ((\vga_ctrl_inst|Mult0|mult_core|romout[0][10]~6_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\vga_ctrl_inst|Mult0|mult_core|romout[0][10]~6_combout  & 
// ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\vga_ctrl_inst|Mult0|mult_core|romout[1][6]~5_combout  & (!\vga_ctrl_inst|Mult0|mult_core|romout[0][10]~6_combout  & 
// !\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\vga_ctrl_inst|Mult0|mult_core|romout[1][6]~5_combout  & ((!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # 
// (!\vga_ctrl_inst|Mult0|mult_core|romout[0][10]~6_combout ))))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|romout[1][6]~5_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|romout[0][10]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N10
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\vga_ctrl_inst|Mult0|mult_core|romout[0][11]~4_combout  $ (\vga_ctrl_inst|Mult0|mult_core|romout[1][7]~3_combout  $ 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\vga_ctrl_inst|Mult0|mult_core|romout[0][11]~4_combout  & ((\vga_ctrl_inst|Mult0|mult_core|romout[1][7]~3_combout ) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # (!\vga_ctrl_inst|Mult0|mult_core|romout[0][11]~4_combout  & (\vga_ctrl_inst|Mult0|mult_core|romout[1][7]~3_combout  & 
// !\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|romout[0][11]~4_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|romout[1][7]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N12
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\vga_ctrl_inst|Mult0|mult_core|romout[1][8]~2_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # 
// (!\vga_ctrl_inst|Mult0|mult_core|romout[1][8]~2_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\vga_ctrl_inst|Mult0|mult_core|romout[1][8]~2_combout ))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|romout[1][8]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N14
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = (\vga_ctrl_inst|Mult0|mult_core|romout[1][9]~1_combout  & (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  $ (GND))) # 
// (!\vga_ctrl_inst|Mult0|mult_core|romout[1][9]~1_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  & VCC))
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\vga_ctrl_inst|Mult0|mult_core|romout[1][9]~1_combout  & !\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|romout[1][9]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'hA50A;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N24
cycloneive_lcell_comb \vga_ctrl_inst|Add6~16 (
// Equation(s):
// \vga_ctrl_inst|Add6~16_combout  = (\vga_ctrl_inst|cnt2 [8] & ((GND) # (!\vga_ctrl_inst|Add6~15 ))) # (!\vga_ctrl_inst|cnt2 [8] & (\vga_ctrl_inst|Add6~15  $ (GND)))
// \vga_ctrl_inst|Add6~17  = CARRY((\vga_ctrl_inst|cnt2 [8]) # (!\vga_ctrl_inst|Add6~15 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add6~15 ),
	.combout(\vga_ctrl_inst|Add6~16_combout ),
	.cout(\vga_ctrl_inst|Add6~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add6~16 .lut_mask = 16'h3CCF;
defparam \vga_ctrl_inst|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N26
cycloneive_lcell_comb \vga_ctrl_inst|Add6~18 (
// Equation(s):
// \vga_ctrl_inst|Add6~18_combout  = (\vga_ctrl_inst|cnt2 [9] & (\vga_ctrl_inst|Add6~17  & VCC)) # (!\vga_ctrl_inst|cnt2 [9] & (!\vga_ctrl_inst|Add6~17 ))
// \vga_ctrl_inst|Add6~19  = CARRY((!\vga_ctrl_inst|cnt2 [9] & !\vga_ctrl_inst|Add6~17 ))

	.dataa(\vga_ctrl_inst|cnt2 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add6~17 ),
	.combout(\vga_ctrl_inst|Add6~18_combout ),
	.cout(\vga_ctrl_inst|Add6~19 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add6~18 .lut_mask = 16'hA505;
defparam \vga_ctrl_inst|Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N28
cycloneive_lcell_comb \vga_ctrl_inst|Add6~20 (
// Equation(s):
// \vga_ctrl_inst|Add6~20_combout  = \vga_ctrl_inst|Add6~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ctrl_inst|Add6~19 ),
	.combout(\vga_ctrl_inst|Add6~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add6~20 .lut_mask = 16'hF0F0;
defparam \vga_ctrl_inst|Add6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N22
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  = (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & (\vga_ctrl_inst|Add6~16_combout  $ (VCC))) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & (\vga_ctrl_inst|Add6~16_combout  & VCC))
// \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  = CARRY((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & \vga_ctrl_inst|Add6~16_combout ))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datab(\vga_ctrl_inst|Add6~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N24
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  = (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\vga_ctrl_inst|Add6~18_combout  & 
// (\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  & VCC)) # (!\vga_ctrl_inst|Add6~18_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )))) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\vga_ctrl_inst|Add6~18_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\vga_ctrl_inst|Add6~18_combout  & 
// ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  = CARRY((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\vga_ctrl_inst|Add6~18_combout  & 
// !\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) 
// # (!\vga_ctrl_inst|Add6~18_combout ))))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datab(\vga_ctrl_inst|Add6~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N26
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  = ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  $ (\vga_ctrl_inst|Add6~20_combout  $ 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  = CARRY((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & ((\vga_ctrl_inst|Add6~20_combout ) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ))) # (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (\vga_ctrl_inst|Add6~20_combout  & 
// !\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datab(\vga_ctrl_inst|Add6~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N26
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[0][6]~11 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[0][6]~11_combout  = \vga_ctrl_inst|Add6~6_combout  $ (\vga_ctrl_inst|Add6~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Add6~6_combout ),
	.datad(\vga_ctrl_inst|Add6~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][6]~11 .lut_mask = 16'h0FF0;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N0
cycloneive_lcell_comb \vga_ctrl_inst|Add4~0 (
// Equation(s):
// \vga_ctrl_inst|Add4~0_combout  = (\vga_ctrl_inst|cnt1 [3] & (\vga_ctrl_inst|cnt2 [0] $ (GND))) # (!\vga_ctrl_inst|cnt1 [3] & (!\vga_ctrl_inst|cnt2 [0] & VCC))
// \vga_ctrl_inst|Add4~1  = CARRY((\vga_ctrl_inst|cnt1 [3] & !\vga_ctrl_inst|cnt2 [0]))

	.dataa(\vga_ctrl_inst|cnt1 [3]),
	.datab(\vga_ctrl_inst|cnt2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add4~0_combout ),
	.cout(\vga_ctrl_inst|Add4~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add4~0 .lut_mask = 16'h9922;
defparam \vga_ctrl_inst|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N2
cycloneive_lcell_comb \vga_ctrl_inst|Add4~2 (
// Equation(s):
// \vga_ctrl_inst|Add4~2_combout  = (\vga_ctrl_inst|Add6~2_combout  & ((\vga_ctrl_inst|cnt1 [4] & (\vga_ctrl_inst|Add4~1  & VCC)) # (!\vga_ctrl_inst|cnt1 [4] & (!\vga_ctrl_inst|Add4~1 )))) # (!\vga_ctrl_inst|Add6~2_combout  & ((\vga_ctrl_inst|cnt1 [4] & 
// (!\vga_ctrl_inst|Add4~1 )) # (!\vga_ctrl_inst|cnt1 [4] & ((\vga_ctrl_inst|Add4~1 ) # (GND)))))
// \vga_ctrl_inst|Add4~3  = CARRY((\vga_ctrl_inst|Add6~2_combout  & (!\vga_ctrl_inst|cnt1 [4] & !\vga_ctrl_inst|Add4~1 )) # (!\vga_ctrl_inst|Add6~2_combout  & ((!\vga_ctrl_inst|Add4~1 ) # (!\vga_ctrl_inst|cnt1 [4]))))

	.dataa(\vga_ctrl_inst|Add6~2_combout ),
	.datab(\vga_ctrl_inst|cnt1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add4~1 ),
	.combout(\vga_ctrl_inst|Add4~2_combout ),
	.cout(\vga_ctrl_inst|Add4~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add4~2 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N4
cycloneive_lcell_comb \vga_ctrl_inst|Add4~4 (
// Equation(s):
// \vga_ctrl_inst|Add4~4_combout  = ((\vga_ctrl_inst|Add3~0_combout  $ (\vga_ctrl_inst|Add6~4_combout  $ (!\vga_ctrl_inst|Add4~3 )))) # (GND)
// \vga_ctrl_inst|Add4~5  = CARRY((\vga_ctrl_inst|Add3~0_combout  & ((\vga_ctrl_inst|Add6~4_combout ) # (!\vga_ctrl_inst|Add4~3 ))) # (!\vga_ctrl_inst|Add3~0_combout  & (\vga_ctrl_inst|Add6~4_combout  & !\vga_ctrl_inst|Add4~3 )))

	.dataa(\vga_ctrl_inst|Add3~0_combout ),
	.datab(\vga_ctrl_inst|Add6~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add4~3 ),
	.combout(\vga_ctrl_inst|Add4~4_combout ),
	.cout(\vga_ctrl_inst|Add4~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add4~4 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N6
cycloneive_lcell_comb \vga_ctrl_inst|Add4~6 (
// Equation(s):
// \vga_ctrl_inst|Add4~6_combout  = (\vga_ctrl_inst|Add3~2_combout  & ((\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~11_combout  & (\vga_ctrl_inst|Add4~5  & VCC)) # (!\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~11_combout  & (!\vga_ctrl_inst|Add4~5 )))) # 
// (!\vga_ctrl_inst|Add3~2_combout  & ((\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~11_combout  & (!\vga_ctrl_inst|Add4~5 )) # (!\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~11_combout  & ((\vga_ctrl_inst|Add4~5 ) # (GND)))))
// \vga_ctrl_inst|Add4~7  = CARRY((\vga_ctrl_inst|Add3~2_combout  & (!\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~11_combout  & !\vga_ctrl_inst|Add4~5 )) # (!\vga_ctrl_inst|Add3~2_combout  & ((!\vga_ctrl_inst|Add4~5 ) # 
// (!\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~11_combout ))))

	.dataa(\vga_ctrl_inst|Add3~2_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add4~5 ),
	.combout(\vga_ctrl_inst|Add4~6_combout ),
	.cout(\vga_ctrl_inst|Add4~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add4~6 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add4~8 (
// Equation(s):
// \vga_ctrl_inst|Add4~8_combout  = ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  $ (\vga_ctrl_inst|Add3~4_combout  $ (!\vga_ctrl_inst|Add4~7 )))) # (GND)
// \vga_ctrl_inst|Add4~9  = CARRY((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & ((\vga_ctrl_inst|Add3~4_combout ) # (!\vga_ctrl_inst|Add4~7 ))) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & (\vga_ctrl_inst|Add3~4_combout  & !\vga_ctrl_inst|Add4~7 )))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datab(\vga_ctrl_inst|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add4~7 ),
	.combout(\vga_ctrl_inst|Add4~8_combout ),
	.cout(\vga_ctrl_inst|Add4~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add4~8 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add4~10 (
// Equation(s):
// \vga_ctrl_inst|Add4~10_combout  = (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\vga_ctrl_inst|Add3~6_combout  & (\vga_ctrl_inst|Add4~9  & VCC)) # (!\vga_ctrl_inst|Add3~6_combout  & (!\vga_ctrl_inst|Add4~9 )))) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\vga_ctrl_inst|Add3~6_combout  & (!\vga_ctrl_inst|Add4~9 )) # (!\vga_ctrl_inst|Add3~6_combout  & ((\vga_ctrl_inst|Add4~9 ) # (GND)))))
// \vga_ctrl_inst|Add4~11  = CARRY((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (!\vga_ctrl_inst|Add3~6_combout  & !\vga_ctrl_inst|Add4~9 )) # (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  
// & ((!\vga_ctrl_inst|Add4~9 ) # (!\vga_ctrl_inst|Add3~6_combout ))))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datab(\vga_ctrl_inst|Add3~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add4~9 ),
	.combout(\vga_ctrl_inst|Add4~10_combout ),
	.cout(\vga_ctrl_inst|Add4~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add4~10 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add4~12 (
// Equation(s):
// \vga_ctrl_inst|Add4~12_combout  = ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  $ (\vga_ctrl_inst|Add3~8_combout  $ (!\vga_ctrl_inst|Add4~11 )))) # (GND)
// \vga_ctrl_inst|Add4~13  = CARRY((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & ((\vga_ctrl_inst|Add3~8_combout ) # (!\vga_ctrl_inst|Add4~11 ))) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & (\vga_ctrl_inst|Add3~8_combout  & !\vga_ctrl_inst|Add4~11 )))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datab(\vga_ctrl_inst|Add3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add4~11 ),
	.combout(\vga_ctrl_inst|Add4~12_combout ),
	.cout(\vga_ctrl_inst|Add4~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add4~12 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add4~14 (
// Equation(s):
// \vga_ctrl_inst|Add4~14_combout  = (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\vga_ctrl_inst|Add3~10_combout  & (\vga_ctrl_inst|Add4~13  & VCC)) # (!\vga_ctrl_inst|Add3~10_combout  & (!\vga_ctrl_inst|Add4~13 )))) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\vga_ctrl_inst|Add3~10_combout  & (!\vga_ctrl_inst|Add4~13 )) # (!\vga_ctrl_inst|Add3~10_combout  & ((\vga_ctrl_inst|Add4~13 ) # (GND)))))
// \vga_ctrl_inst|Add4~15  = CARRY((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (!\vga_ctrl_inst|Add3~10_combout  & !\vga_ctrl_inst|Add4~13 )) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((!\vga_ctrl_inst|Add4~13 ) # (!\vga_ctrl_inst|Add3~10_combout ))))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datab(\vga_ctrl_inst|Add3~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add4~13 ),
	.combout(\vga_ctrl_inst|Add4~14_combout ),
	.cout(\vga_ctrl_inst|Add4~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add4~14 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add4~16 (
// Equation(s):
// \vga_ctrl_inst|Add4~16_combout  = ((\vga_ctrl_inst|Add3~12_combout  $ (\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  $ (!\vga_ctrl_inst|Add4~15 )))) # (GND)
// \vga_ctrl_inst|Add4~17  = CARRY((\vga_ctrl_inst|Add3~12_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ) # (!\vga_ctrl_inst|Add4~15 ))) # (!\vga_ctrl_inst|Add3~12_combout  & 
// (\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & !\vga_ctrl_inst|Add4~15 )))

	.dataa(\vga_ctrl_inst|Add3~12_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add4~15 ),
	.combout(\vga_ctrl_inst|Add4~16_combout ),
	.cout(\vga_ctrl_inst|Add4~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add4~16 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add4~18 (
// Equation(s):
// \vga_ctrl_inst|Add4~18_combout  = (\vga_ctrl_inst|Add3~12_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (\vga_ctrl_inst|Add4~17  & VCC)) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (!\vga_ctrl_inst|Add4~17 )))) # (!\vga_ctrl_inst|Add3~12_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & 
// (!\vga_ctrl_inst|Add4~17 )) # (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & ((\vga_ctrl_inst|Add4~17 ) # (GND)))))
// \vga_ctrl_inst|Add4~19  = CARRY((\vga_ctrl_inst|Add3~12_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & !\vga_ctrl_inst|Add4~17 )) # (!\vga_ctrl_inst|Add3~12_combout  & ((!\vga_ctrl_inst|Add4~17 ) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ))))

	.dataa(\vga_ctrl_inst|Add3~12_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add4~17 ),
	.combout(\vga_ctrl_inst|Add4~18_combout ),
	.cout(\vga_ctrl_inst|Add4~19 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add4~18 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add4~20 (
// Equation(s):
// \vga_ctrl_inst|Add4~20_combout  = ((\vga_ctrl_inst|Add3~12_combout  $ (\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  $ (!\vga_ctrl_inst|Add4~19 )))) # (GND)
// \vga_ctrl_inst|Add4~21  = CARRY((\vga_ctrl_inst|Add3~12_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ) # (!\vga_ctrl_inst|Add4~19 ))) # (!\vga_ctrl_inst|Add3~12_combout  & 
// (\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & !\vga_ctrl_inst|Add4~19 )))

	.dataa(\vga_ctrl_inst|Add3~12_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add4~19 ),
	.combout(\vga_ctrl_inst|Add4~20_combout ),
	.cout(\vga_ctrl_inst|Add4~21 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add4~20 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N6
cycloneive_lcell_comb \vga_ctrl_inst|Add11~0 (
// Equation(s):
// \vga_ctrl_inst|Add11~0_combout  = \vga_ctrl_inst|cnt2 [0] $ (VCC)
// \vga_ctrl_inst|Add11~1  = CARRY(\vga_ctrl_inst|cnt2 [0])

	.dataa(\vga_ctrl_inst|cnt2 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add11~0_combout ),
	.cout(\vga_ctrl_inst|Add11~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add11~0 .lut_mask = 16'h55AA;
defparam \vga_ctrl_inst|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add11~2 (
// Equation(s):
// \vga_ctrl_inst|Add11~2_combout  = (\vga_ctrl_inst|cnt2 [1] & (!\vga_ctrl_inst|Add11~1 )) # (!\vga_ctrl_inst|cnt2 [1] & ((\vga_ctrl_inst|Add11~1 ) # (GND)))
// \vga_ctrl_inst|Add11~3  = CARRY((!\vga_ctrl_inst|Add11~1 ) # (!\vga_ctrl_inst|cnt2 [1]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add11~1 ),
	.combout(\vga_ctrl_inst|Add11~2_combout ),
	.cout(\vga_ctrl_inst|Add11~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add11~2 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add11~4 (
// Equation(s):
// \vga_ctrl_inst|Add11~4_combout  = (\vga_ctrl_inst|cnt2 [2] & (\vga_ctrl_inst|Add11~3  $ (GND))) # (!\vga_ctrl_inst|cnt2 [2] & (!\vga_ctrl_inst|Add11~3  & VCC))
// \vga_ctrl_inst|Add11~5  = CARRY((\vga_ctrl_inst|cnt2 [2] & !\vga_ctrl_inst|Add11~3 ))

	.dataa(\vga_ctrl_inst|cnt2 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add11~3 ),
	.combout(\vga_ctrl_inst|Add11~4_combout ),
	.cout(\vga_ctrl_inst|Add11~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add11~4 .lut_mask = 16'hA50A;
defparam \vga_ctrl_inst|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add11~6 (
// Equation(s):
// \vga_ctrl_inst|Add11~6_combout  = (\vga_ctrl_inst|cnt2 [3] & (\vga_ctrl_inst|Add11~5  & VCC)) # (!\vga_ctrl_inst|cnt2 [3] & (!\vga_ctrl_inst|Add11~5 ))
// \vga_ctrl_inst|Add11~7  = CARRY((!\vga_ctrl_inst|cnt2 [3] & !\vga_ctrl_inst|Add11~5 ))

	.dataa(\vga_ctrl_inst|cnt2 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add11~5 ),
	.combout(\vga_ctrl_inst|Add11~6_combout ),
	.cout(\vga_ctrl_inst|Add11~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add11~6 .lut_mask = 16'hA505;
defparam \vga_ctrl_inst|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add11~8 (
// Equation(s):
// \vga_ctrl_inst|Add11~8_combout  = (\vga_ctrl_inst|cnt2 [4] & ((GND) # (!\vga_ctrl_inst|Add11~7 ))) # (!\vga_ctrl_inst|cnt2 [4] & (\vga_ctrl_inst|Add11~7  $ (GND)))
// \vga_ctrl_inst|Add11~9  = CARRY((\vga_ctrl_inst|cnt2 [4]) # (!\vga_ctrl_inst|Add11~7 ))

	.dataa(\vga_ctrl_inst|cnt2 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add11~7 ),
	.combout(\vga_ctrl_inst|Add11~8_combout ),
	.cout(\vga_ctrl_inst|Add11~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add11~8 .lut_mask = 16'h5AAF;
defparam \vga_ctrl_inst|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add11~10 (
// Equation(s):
// \vga_ctrl_inst|Add11~10_combout  = (\vga_ctrl_inst|cnt2 [5] & (\vga_ctrl_inst|Add11~9  & VCC)) # (!\vga_ctrl_inst|cnt2 [5] & (!\vga_ctrl_inst|Add11~9 ))
// \vga_ctrl_inst|Add11~11  = CARRY((!\vga_ctrl_inst|cnt2 [5] & !\vga_ctrl_inst|Add11~9 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add11~9 ),
	.combout(\vga_ctrl_inst|Add11~10_combout ),
	.cout(\vga_ctrl_inst|Add11~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add11~10 .lut_mask = 16'hC303;
defparam \vga_ctrl_inst|Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add11~12 (
// Equation(s):
// \vga_ctrl_inst|Add11~12_combout  = (\vga_ctrl_inst|cnt2 [6] & (\vga_ctrl_inst|Add11~11  $ (GND))) # (!\vga_ctrl_inst|cnt2 [6] & (!\vga_ctrl_inst|Add11~11  & VCC))
// \vga_ctrl_inst|Add11~13  = CARRY((\vga_ctrl_inst|cnt2 [6] & !\vga_ctrl_inst|Add11~11 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add11~11 ),
	.combout(\vga_ctrl_inst|Add11~12_combout ),
	.cout(\vga_ctrl_inst|Add11~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add11~12 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add11~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add11~14 (
// Equation(s):
// \vga_ctrl_inst|Add11~14_combout  = (\vga_ctrl_inst|cnt2 [7] & (\vga_ctrl_inst|Add11~13  & VCC)) # (!\vga_ctrl_inst|cnt2 [7] & (!\vga_ctrl_inst|Add11~13 ))
// \vga_ctrl_inst|Add11~15  = CARRY((!\vga_ctrl_inst|cnt2 [7] & !\vga_ctrl_inst|Add11~13 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add11~13 ),
	.combout(\vga_ctrl_inst|Add11~14_combout ),
	.cout(\vga_ctrl_inst|Add11~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add11~14 .lut_mask = 16'hC303;
defparam \vga_ctrl_inst|Add11~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N22
cycloneive_lcell_comb \vga_ctrl_inst|Mult4|mult_core|romout[1][9]~1 (
// Equation(s):
// \vga_ctrl_inst|Mult4|mult_core|romout[1][9]~1_combout  = (\vga_ctrl_inst|Add11~10_combout  & (\vga_ctrl_inst|Add11~14_combout  $ (((\vga_ctrl_inst|Add11~8_combout  & !\vga_ctrl_inst|Add11~12_combout ))))) # (!\vga_ctrl_inst|Add11~10_combout  & 
// ((\vga_ctrl_inst|Add11~14_combout  & ((\vga_ctrl_inst|Add11~8_combout ) # (!\vga_ctrl_inst|Add11~12_combout ))) # (!\vga_ctrl_inst|Add11~14_combout  & ((\vga_ctrl_inst|Add11~12_combout )))))

	.dataa(\vga_ctrl_inst|Add11~8_combout ),
	.datab(\vga_ctrl_inst|Add11~14_combout ),
	.datac(\vga_ctrl_inst|Add11~10_combout ),
	.datad(\vga_ctrl_inst|Add11~12_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult4|mult_core|romout[1][9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult4|mult_core|romout[1][9]~1 .lut_mask = 16'hCB6C;
defparam \vga_ctrl_inst|Mult4|mult_core|romout[1][9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N28
cycloneive_lcell_comb \vga_ctrl_inst|Mult4|mult_core|romout[1][8]~2 (
// Equation(s):
// \vga_ctrl_inst|Mult4|mult_core|romout[1][8]~2_combout  = \vga_ctrl_inst|Add11~12_combout  $ (((\vga_ctrl_inst|Add11~8_combout  & (\vga_ctrl_inst|Add11~14_combout  & !\vga_ctrl_inst|Add11~10_combout )) # (!\vga_ctrl_inst|Add11~8_combout  & 
// ((\vga_ctrl_inst|Add11~10_combout )))))

	.dataa(\vga_ctrl_inst|Add11~8_combout ),
	.datab(\vga_ctrl_inst|Add11~14_combout ),
	.datac(\vga_ctrl_inst|Add11~10_combout ),
	.datad(\vga_ctrl_inst|Add11~12_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult4|mult_core|romout[1][8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult4|mult_core|romout[1][8]~2 .lut_mask = 16'hA758;
defparam \vga_ctrl_inst|Mult4|mult_core|romout[1][8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N26
cycloneive_lcell_comb \vga_ctrl_inst|Mult4|mult_core|romout[1][7]~3 (
// Equation(s):
// \vga_ctrl_inst|Mult4|mult_core|romout[1][7]~3_combout  = \vga_ctrl_inst|Add11~10_combout  $ (((!\vga_ctrl_inst|Add11~14_combout  & \vga_ctrl_inst|Add11~8_combout )))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add11~14_combout ),
	.datac(\vga_ctrl_inst|Add11~10_combout ),
	.datad(\vga_ctrl_inst|Add11~8_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult4|mult_core|romout[1][7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult4|mult_core|romout[1][7]~3 .lut_mask = 16'hC3F0;
defparam \vga_ctrl_inst|Mult4|mult_core|romout[1][7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N28
cycloneive_lcell_comb \vga_ctrl_inst|Mult4|mult_core|romout[0][11]~4 (
// Equation(s):
// \vga_ctrl_inst|Mult4|mult_core|romout[0][11]~4_combout  = (\vga_ctrl_inst|Add11~6_combout  & ((\vga_ctrl_inst|Add11~4_combout ) # ((\vga_ctrl_inst|Add11~2_combout  & \vga_ctrl_inst|Add11~0_combout ))))

	.dataa(\vga_ctrl_inst|Add11~4_combout ),
	.datab(\vga_ctrl_inst|Add11~6_combout ),
	.datac(\vga_ctrl_inst|Add11~2_combout ),
	.datad(\vga_ctrl_inst|Add11~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult4|mult_core|romout[0][11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult4|mult_core|romout[0][11]~4 .lut_mask = 16'hC888;
defparam \vga_ctrl_inst|Mult4|mult_core|romout[0][11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N2
cycloneive_lcell_comb \vga_ctrl_inst|Mult4|mult_core|romout[0][10]~6 (
// Equation(s):
// \vga_ctrl_inst|Mult4|mult_core|romout[0][10]~6_combout  = (\vga_ctrl_inst|Add11~4_combout  & (!\vga_ctrl_inst|Add11~6_combout  & (\vga_ctrl_inst|Add11~2_combout ))) # (!\vga_ctrl_inst|Add11~4_combout  & (\vga_ctrl_inst|Add11~6_combout  & 
// ((!\vga_ctrl_inst|Add11~0_combout ) # (!\vga_ctrl_inst|Add11~2_combout ))))

	.dataa(\vga_ctrl_inst|Add11~4_combout ),
	.datab(\vga_ctrl_inst|Add11~6_combout ),
	.datac(\vga_ctrl_inst|Add11~2_combout ),
	.datad(\vga_ctrl_inst|Add11~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult4|mult_core|romout[0][10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult4|mult_core|romout[0][10]~6 .lut_mask = 16'h2464;
defparam \vga_ctrl_inst|Mult4|mult_core|romout[0][10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N20
cycloneive_lcell_comb \vga_ctrl_inst|Mult4|mult_core|romout[1][6]~5 (
// Equation(s):
// \vga_ctrl_inst|Mult4|mult_core|romout[1][6]~5_combout  = \vga_ctrl_inst|Add11~14_combout  $ (\vga_ctrl_inst|Add11~8_combout )

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add11~14_combout ),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Add11~8_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult4|mult_core|romout[1][6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult4|mult_core|romout[1][6]~5 .lut_mask = 16'h33CC;
defparam \vga_ctrl_inst|Mult4|mult_core|romout[1][6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N0
cycloneive_lcell_comb \vga_ctrl_inst|Mult4|mult_core|romout[0][9]~7 (
// Equation(s):
// \vga_ctrl_inst|Mult4|mult_core|romout[0][9]~7_combout  = (\vga_ctrl_inst|Add11~4_combout  & ((\vga_ctrl_inst|Add11~6_combout  & ((\vga_ctrl_inst|Add11~2_combout ) # (\vga_ctrl_inst|Add11~0_combout ))) # (!\vga_ctrl_inst|Add11~6_combout  & 
// (!\vga_ctrl_inst|Add11~2_combout )))) # (!\vga_ctrl_inst|Add11~4_combout  & (\vga_ctrl_inst|Add11~6_combout  $ (((\vga_ctrl_inst|Add11~2_combout  & \vga_ctrl_inst|Add11~0_combout )))))

	.dataa(\vga_ctrl_inst|Add11~4_combout ),
	.datab(\vga_ctrl_inst|Add11~6_combout ),
	.datac(\vga_ctrl_inst|Add11~2_combout ),
	.datad(\vga_ctrl_inst|Add11~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult4|mult_core|romout[0][9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult4|mult_core|romout[0][9]~7 .lut_mask = 16'h9EC6;
defparam \vga_ctrl_inst|Mult4|mult_core|romout[0][9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N4
cycloneive_lcell_comb \vga_ctrl_inst|Mult4|mult_core|romout[0][8]~8 (
// Equation(s):
// \vga_ctrl_inst|Mult4|mult_core|romout[0][8]~8_combout  = \vga_ctrl_inst|Add11~4_combout  $ (((\vga_ctrl_inst|Add11~2_combout  & ((!\vga_ctrl_inst|Add11~0_combout ))) # (!\vga_ctrl_inst|Add11~2_combout  & (\vga_ctrl_inst|Add11~6_combout  & 
// \vga_ctrl_inst|Add11~0_combout ))))

	.dataa(\vga_ctrl_inst|Add11~4_combout ),
	.datab(\vga_ctrl_inst|Add11~6_combout ),
	.datac(\vga_ctrl_inst|Add11~2_combout ),
	.datad(\vga_ctrl_inst|Add11~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult4|mult_core|romout[0][8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult4|mult_core|romout[0][8]~8 .lut_mask = 16'hA65A;
defparam \vga_ctrl_inst|Mult4|mult_core|romout[0][8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneive_lcell_comb \vga_ctrl_inst|Mult4|mult_core|romout[0][7]~9 (
// Equation(s):
// \vga_ctrl_inst|Mult4|mult_core|romout[0][7]~9_combout  = \vga_ctrl_inst|Add11~2_combout  $ (((!\vga_ctrl_inst|Add11~6_combout  & \vga_ctrl_inst|Add11~0_combout )))

	.dataa(\vga_ctrl_inst|Add11~2_combout ),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Add11~6_combout ),
	.datad(\vga_ctrl_inst|Add11~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult4|mult_core|romout[0][7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult4|mult_core|romout[0][7]~9 .lut_mask = 16'hA5AA;
defparam \vga_ctrl_inst|Mult4|mult_core|romout[0][7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N0
cycloneive_lcell_comb \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\vga_ctrl_inst|Add11~8_combout  & (\vga_ctrl_inst|Mult4|mult_core|romout[0][7]~9_combout  $ (VCC))) # (!\vga_ctrl_inst|Add11~8_combout  & 
// (\vga_ctrl_inst|Mult4|mult_core|romout[0][7]~9_combout  & VCC))
// \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\vga_ctrl_inst|Add11~8_combout  & \vga_ctrl_inst|Mult4|mult_core|romout[0][7]~9_combout ))

	.dataa(\vga_ctrl_inst|Add11~8_combout ),
	.datab(\vga_ctrl_inst|Mult4|mult_core|romout[0][7]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N2
cycloneive_lcell_comb \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\vga_ctrl_inst|Add11~10_combout  & ((\vga_ctrl_inst|Mult4|mult_core|romout[0][8]~8_combout  & (\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~1  & VCC)) # 
// (!\vga_ctrl_inst|Mult4|mult_core|romout[0][8]~8_combout  & (!\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # (!\vga_ctrl_inst|Add11~10_combout  & ((\vga_ctrl_inst|Mult4|mult_core|romout[0][8]~8_combout  & 
// (!\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\vga_ctrl_inst|Mult4|mult_core|romout[0][8]~8_combout  & ((\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\vga_ctrl_inst|Add11~10_combout  & (!\vga_ctrl_inst|Mult4|mult_core|romout[0][8]~8_combout  & !\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # 
// (!\vga_ctrl_inst|Add11~10_combout  & ((!\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (!\vga_ctrl_inst|Mult4|mult_core|romout[0][8]~8_combout ))))

	.dataa(\vga_ctrl_inst|Add11~10_combout ),
	.datab(\vga_ctrl_inst|Mult4|mult_core|romout[0][8]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N4
cycloneive_lcell_comb \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\vga_ctrl_inst|Mult4|mult_core|romout[0][9]~7_combout  $ (\vga_ctrl_inst|Add11~12_combout  $ (!\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # 
// (GND)
// \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\vga_ctrl_inst|Mult4|mult_core|romout[0][9]~7_combout  & ((\vga_ctrl_inst|Add11~12_combout ) # (!\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) # 
// (!\vga_ctrl_inst|Mult4|mult_core|romout[0][9]~7_combout  & (\vga_ctrl_inst|Add11~12_combout  & !\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\vga_ctrl_inst|Mult4|mult_core|romout[0][9]~7_combout ),
	.datab(\vga_ctrl_inst|Add11~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N6
cycloneive_lcell_comb \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\vga_ctrl_inst|Mult4|mult_core|romout[0][10]~6_combout  & ((\vga_ctrl_inst|Mult4|mult_core|romout[1][6]~5_combout  & 
// (\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # (!\vga_ctrl_inst|Mult4|mult_core|romout[1][6]~5_combout  & (!\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # 
// (!\vga_ctrl_inst|Mult4|mult_core|romout[0][10]~6_combout  & ((\vga_ctrl_inst|Mult4|mult_core|romout[1][6]~5_combout  & (!\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\vga_ctrl_inst|Mult4|mult_core|romout[1][6]~5_combout  & 
// ((\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\vga_ctrl_inst|Mult4|mult_core|romout[0][10]~6_combout  & (!\vga_ctrl_inst|Mult4|mult_core|romout[1][6]~5_combout  & 
// !\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\vga_ctrl_inst|Mult4|mult_core|romout[0][10]~6_combout  & ((!\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # 
// (!\vga_ctrl_inst|Mult4|mult_core|romout[1][6]~5_combout ))))

	.dataa(\vga_ctrl_inst|Mult4|mult_core|romout[0][10]~6_combout ),
	.datab(\vga_ctrl_inst|Mult4|mult_core|romout[1][6]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N8
cycloneive_lcell_comb \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\vga_ctrl_inst|Mult4|mult_core|romout[1][7]~3_combout  $ (\vga_ctrl_inst|Mult4|mult_core|romout[0][11]~4_combout  $ 
// (!\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\vga_ctrl_inst|Mult4|mult_core|romout[1][7]~3_combout  & ((\vga_ctrl_inst|Mult4|mult_core|romout[0][11]~4_combout ) # 
// (!\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # (!\vga_ctrl_inst|Mult4|mult_core|romout[1][7]~3_combout  & (\vga_ctrl_inst|Mult4|mult_core|romout[0][11]~4_combout  & 
// !\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\vga_ctrl_inst|Mult4|mult_core|romout[1][7]~3_combout ),
	.datab(\vga_ctrl_inst|Mult4|mult_core|romout[0][11]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N10
cycloneive_lcell_comb \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\vga_ctrl_inst|Mult4|mult_core|romout[1][8]~2_combout  & (!\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # 
// (!\vga_ctrl_inst|Mult4|mult_core|romout[1][8]~2_combout  & ((\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))
// \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((!\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\vga_ctrl_inst|Mult4|mult_core|romout[1][8]~2_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Mult4|mult_core|romout[1][8]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N12
cycloneive_lcell_comb \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = (\vga_ctrl_inst|Mult4|mult_core|romout[1][9]~1_combout  & (\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~11  $ (GND))) # 
// (!\vga_ctrl_inst|Mult4|mult_core|romout[1][9]~1_combout  & (!\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~11  & VCC))
// \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\vga_ctrl_inst|Mult4|mult_core|romout[1][9]~1_combout  & !\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~11 ))

	.dataa(\vga_ctrl_inst|Mult4|mult_core|romout[1][9]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'hA50A;
defparam \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N22
cycloneive_lcell_comb \vga_ctrl_inst|Add11~16 (
// Equation(s):
// \vga_ctrl_inst|Add11~16_combout  = (\vga_ctrl_inst|cnt2 [8] & (\vga_ctrl_inst|Add11~15  $ (GND))) # (!\vga_ctrl_inst|cnt2 [8] & (!\vga_ctrl_inst|Add11~15  & VCC))
// \vga_ctrl_inst|Add11~17  = CARRY((\vga_ctrl_inst|cnt2 [8] & !\vga_ctrl_inst|Add11~15 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add11~15 ),
	.combout(\vga_ctrl_inst|Add11~16_combout ),
	.cout(\vga_ctrl_inst|Add11~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add11~16 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add11~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N24
cycloneive_lcell_comb \vga_ctrl_inst|Add11~18 (
// Equation(s):
// \vga_ctrl_inst|Add11~18_combout  = (\vga_ctrl_inst|cnt2 [9] & (\vga_ctrl_inst|Add11~17  & VCC)) # (!\vga_ctrl_inst|cnt2 [9] & (!\vga_ctrl_inst|Add11~17 ))
// \vga_ctrl_inst|Add11~19  = CARRY((!\vga_ctrl_inst|cnt2 [9] & !\vga_ctrl_inst|Add11~17 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add11~17 ),
	.combout(\vga_ctrl_inst|Add11~18_combout ),
	.cout(\vga_ctrl_inst|Add11~19 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add11~18 .lut_mask = 16'hC303;
defparam \vga_ctrl_inst|Add11~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N26
cycloneive_lcell_comb \vga_ctrl_inst|Add11~20 (
// Equation(s):
// \vga_ctrl_inst|Add11~20_combout  = \vga_ctrl_inst|Add11~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ctrl_inst|Add11~19 ),
	.combout(\vga_ctrl_inst|Add11~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add11~20 .lut_mask = 16'hF0F0;
defparam \vga_ctrl_inst|Add11~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N10
cycloneive_lcell_comb \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  = (\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & (\vga_ctrl_inst|Add11~16_combout  $ (VCC))) # 
// (!\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & (\vga_ctrl_inst|Add11~16_combout  & VCC))
// \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  = CARRY((\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & \vga_ctrl_inst|Add11~16_combout ))

	.dataa(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datab(\vga_ctrl_inst|Add11~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N12
cycloneive_lcell_comb \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  = (\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\vga_ctrl_inst|Add11~18_combout  & 
// (\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  & VCC)) # (!\vga_ctrl_inst|Add11~18_combout  & (!\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )))) # 
// (!\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\vga_ctrl_inst|Add11~18_combout  & (!\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\vga_ctrl_inst|Add11~18_combout  & 
// ((\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  = CARRY((\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\vga_ctrl_inst|Add11~18_combout  & 
// !\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((!\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) 
// # (!\vga_ctrl_inst|Add11~18_combout ))))

	.dataa(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datab(\vga_ctrl_inst|Add11~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ),
	.combout(\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N14
cycloneive_lcell_comb \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  = ((\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  $ (\vga_ctrl_inst|Add11~20_combout  $ 
// (!\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  = CARRY((\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & ((\vga_ctrl_inst|Add11~20_combout ) # 
// (!\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ))) # (!\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (\vga_ctrl_inst|Add11~20_combout  & 
// !\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))

	.dataa(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datab(\vga_ctrl_inst|Add11~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ),
	.combout(\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneive_lcell_comb \vga_ctrl_inst|Mult4|mult_core|romout[0][6]~11 (
// Equation(s):
// \vga_ctrl_inst|Mult4|mult_core|romout[0][6]~11_combout  = \vga_ctrl_inst|Add11~6_combout  $ (\vga_ctrl_inst|Add11~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Add11~6_combout ),
	.datad(\vga_ctrl_inst|Add11~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult4|mult_core|romout[0][6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult4|mult_core|romout[0][6]~11 .lut_mask = 16'h0FF0;
defparam \vga_ctrl_inst|Mult4|mult_core|romout[0][6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneive_lcell_comb \vga_ctrl_inst|Add12~0 (
// Equation(s):
// \vga_ctrl_inst|Add12~0_combout  = (\vga_ctrl_inst|Add10~2_combout  & (\vga_ctrl_inst|cnt2 [0] $ (GND))) # (!\vga_ctrl_inst|Add10~2_combout  & (!\vga_ctrl_inst|cnt2 [0] & VCC))
// \vga_ctrl_inst|Add12~1  = CARRY((\vga_ctrl_inst|Add10~2_combout  & !\vga_ctrl_inst|cnt2 [0]))

	.dataa(\vga_ctrl_inst|Add10~2_combout ),
	.datab(\vga_ctrl_inst|cnt2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add12~0_combout ),
	.cout(\vga_ctrl_inst|Add12~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add12~0 .lut_mask = 16'h9922;
defparam \vga_ctrl_inst|Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneive_lcell_comb \vga_ctrl_inst|Add12~2 (
// Equation(s):
// \vga_ctrl_inst|Add12~2_combout  = (\vga_ctrl_inst|Add11~2_combout  & ((\vga_ctrl_inst|Add10~4_combout  & (\vga_ctrl_inst|Add12~1  & VCC)) # (!\vga_ctrl_inst|Add10~4_combout  & (!\vga_ctrl_inst|Add12~1 )))) # (!\vga_ctrl_inst|Add11~2_combout  & 
// ((\vga_ctrl_inst|Add10~4_combout  & (!\vga_ctrl_inst|Add12~1 )) # (!\vga_ctrl_inst|Add10~4_combout  & ((\vga_ctrl_inst|Add12~1 ) # (GND)))))
// \vga_ctrl_inst|Add12~3  = CARRY((\vga_ctrl_inst|Add11~2_combout  & (!\vga_ctrl_inst|Add10~4_combout  & !\vga_ctrl_inst|Add12~1 )) # (!\vga_ctrl_inst|Add11~2_combout  & ((!\vga_ctrl_inst|Add12~1 ) # (!\vga_ctrl_inst|Add10~4_combout ))))

	.dataa(\vga_ctrl_inst|Add11~2_combout ),
	.datab(\vga_ctrl_inst|Add10~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add12~1 ),
	.combout(\vga_ctrl_inst|Add12~2_combout ),
	.cout(\vga_ctrl_inst|Add12~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add12~2 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneive_lcell_comb \vga_ctrl_inst|Add12~4 (
// Equation(s):
// \vga_ctrl_inst|Add12~4_combout  = ((\vga_ctrl_inst|Add11~4_combout  $ (\vga_ctrl_inst|Add10~6_combout  $ (!\vga_ctrl_inst|Add12~3 )))) # (GND)
// \vga_ctrl_inst|Add12~5  = CARRY((\vga_ctrl_inst|Add11~4_combout  & ((\vga_ctrl_inst|Add10~6_combout ) # (!\vga_ctrl_inst|Add12~3 ))) # (!\vga_ctrl_inst|Add11~4_combout  & (\vga_ctrl_inst|Add10~6_combout  & !\vga_ctrl_inst|Add12~3 )))

	.dataa(\vga_ctrl_inst|Add11~4_combout ),
	.datab(\vga_ctrl_inst|Add10~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add12~3 ),
	.combout(\vga_ctrl_inst|Add12~4_combout ),
	.cout(\vga_ctrl_inst|Add12~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add12~4 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add12~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add12~6 (
// Equation(s):
// \vga_ctrl_inst|Add12~6_combout  = (\vga_ctrl_inst|Mult4|mult_core|romout[0][6]~11_combout  & ((\vga_ctrl_inst|Add10~8_combout  & (\vga_ctrl_inst|Add12~5  & VCC)) # (!\vga_ctrl_inst|Add10~8_combout  & (!\vga_ctrl_inst|Add12~5 )))) # 
// (!\vga_ctrl_inst|Mult4|mult_core|romout[0][6]~11_combout  & ((\vga_ctrl_inst|Add10~8_combout  & (!\vga_ctrl_inst|Add12~5 )) # (!\vga_ctrl_inst|Add10~8_combout  & ((\vga_ctrl_inst|Add12~5 ) # (GND)))))
// \vga_ctrl_inst|Add12~7  = CARRY((\vga_ctrl_inst|Mult4|mult_core|romout[0][6]~11_combout  & (!\vga_ctrl_inst|Add10~8_combout  & !\vga_ctrl_inst|Add12~5 )) # (!\vga_ctrl_inst|Mult4|mult_core|romout[0][6]~11_combout  & ((!\vga_ctrl_inst|Add12~5 ) # 
// (!\vga_ctrl_inst|Add10~8_combout ))))

	.dataa(\vga_ctrl_inst|Mult4|mult_core|romout[0][6]~11_combout ),
	.datab(\vga_ctrl_inst|Add10~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add12~5 ),
	.combout(\vga_ctrl_inst|Add12~6_combout ),
	.cout(\vga_ctrl_inst|Add12~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add12~6 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add12~8 (
// Equation(s):
// \vga_ctrl_inst|Add12~8_combout  = ((\vga_ctrl_inst|Add10~10_combout  $ (\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  $ (!\vga_ctrl_inst|Add12~7 )))) # (GND)
// \vga_ctrl_inst|Add12~9  = CARRY((\vga_ctrl_inst|Add10~10_combout  & ((\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ) # (!\vga_ctrl_inst|Add12~7 ))) # (!\vga_ctrl_inst|Add10~10_combout  & 
// (\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & !\vga_ctrl_inst|Add12~7 )))

	.dataa(\vga_ctrl_inst|Add10~10_combout ),
	.datab(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add12~7 ),
	.combout(\vga_ctrl_inst|Add12~8_combout ),
	.cout(\vga_ctrl_inst|Add12~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add12~8 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add12~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add12~10 (
// Equation(s):
// \vga_ctrl_inst|Add12~10_combout  = (\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\vga_ctrl_inst|Add10~12_combout  & (\vga_ctrl_inst|Add12~9  & VCC)) # (!\vga_ctrl_inst|Add10~12_combout  & (!\vga_ctrl_inst|Add12~9 )))) 
// # (!\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\vga_ctrl_inst|Add10~12_combout  & (!\vga_ctrl_inst|Add12~9 )) # (!\vga_ctrl_inst|Add10~12_combout  & ((\vga_ctrl_inst|Add12~9 ) # (GND)))))
// \vga_ctrl_inst|Add12~11  = CARRY((\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (!\vga_ctrl_inst|Add10~12_combout  & !\vga_ctrl_inst|Add12~9 )) # 
// (!\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((!\vga_ctrl_inst|Add12~9 ) # (!\vga_ctrl_inst|Add10~12_combout ))))

	.dataa(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datab(\vga_ctrl_inst|Add10~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add12~9 ),
	.combout(\vga_ctrl_inst|Add12~10_combout ),
	.cout(\vga_ctrl_inst|Add12~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add12~10 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add12~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add12~12 (
// Equation(s):
// \vga_ctrl_inst|Add12~12_combout  = ((\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  $ (\vga_ctrl_inst|Add10~14_combout  $ (!\vga_ctrl_inst|Add12~11 )))) # (GND)
// \vga_ctrl_inst|Add12~13  = CARRY((\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & ((\vga_ctrl_inst|Add10~14_combout ) # (!\vga_ctrl_inst|Add12~11 ))) # 
// (!\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & (\vga_ctrl_inst|Add10~14_combout  & !\vga_ctrl_inst|Add12~11 )))

	.dataa(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datab(\vga_ctrl_inst|Add10~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add12~11 ),
	.combout(\vga_ctrl_inst|Add12~12_combout ),
	.cout(\vga_ctrl_inst|Add12~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add12~12 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add12~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add12~14 (
// Equation(s):
// \vga_ctrl_inst|Add12~14_combout  = (\vga_ctrl_inst|Add10~16_combout  & ((\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (\vga_ctrl_inst|Add12~13  & VCC)) # 
// (!\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (!\vga_ctrl_inst|Add12~13 )))) # (!\vga_ctrl_inst|Add10~16_combout  & ((\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & 
// (!\vga_ctrl_inst|Add12~13 )) # (!\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\vga_ctrl_inst|Add12~13 ) # (GND)))))
// \vga_ctrl_inst|Add12~15  = CARRY((\vga_ctrl_inst|Add10~16_combout  & (!\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & !\vga_ctrl_inst|Add12~13 )) # (!\vga_ctrl_inst|Add10~16_combout  & ((!\vga_ctrl_inst|Add12~13 ) # 
// (!\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ))))

	.dataa(\vga_ctrl_inst|Add10~16_combout ),
	.datab(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add12~13 ),
	.combout(\vga_ctrl_inst|Add12~14_combout ),
	.cout(\vga_ctrl_inst|Add12~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add12~14 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add12~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add12~16 (
// Equation(s):
// \vga_ctrl_inst|Add12~16_combout  = ((\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  $ (\vga_ctrl_inst|Add10~18_combout  $ (!\vga_ctrl_inst|Add12~15 )))) # (GND)
// \vga_ctrl_inst|Add12~17  = CARRY((\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & ((\vga_ctrl_inst|Add10~18_combout ) # (!\vga_ctrl_inst|Add12~15 ))) # 
// (!\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & (\vga_ctrl_inst|Add10~18_combout  & !\vga_ctrl_inst|Add12~15 )))

	.dataa(\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.datab(\vga_ctrl_inst|Add10~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add12~15 ),
	.combout(\vga_ctrl_inst|Add12~16_combout ),
	.cout(\vga_ctrl_inst|Add12~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add12~16 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add12~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add12~18 (
// Equation(s):
// \vga_ctrl_inst|Add12~18_combout  = (\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & ((\vga_ctrl_inst|Add10~18_combout  & (\vga_ctrl_inst|Add12~17  & VCC)) # (!\vga_ctrl_inst|Add10~18_combout  & 
// (!\vga_ctrl_inst|Add12~17 )))) # (!\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & ((\vga_ctrl_inst|Add10~18_combout  & (!\vga_ctrl_inst|Add12~17 )) # (!\vga_ctrl_inst|Add10~18_combout  & 
// ((\vga_ctrl_inst|Add12~17 ) # (GND)))))
// \vga_ctrl_inst|Add12~19  = CARRY((\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (!\vga_ctrl_inst|Add10~18_combout  & !\vga_ctrl_inst|Add12~17 )) # 
// (!\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & ((!\vga_ctrl_inst|Add12~17 ) # (!\vga_ctrl_inst|Add10~18_combout ))))

	.dataa(\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datab(\vga_ctrl_inst|Add10~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add12~17 ),
	.combout(\vga_ctrl_inst|Add12~18_combout ),
	.cout(\vga_ctrl_inst|Add12~19 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add12~18 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add12~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneive_lcell_comb \vga_ctrl_inst|Add12~20 (
// Equation(s):
// \vga_ctrl_inst|Add12~20_combout  = ((\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  $ (\vga_ctrl_inst|Add10~18_combout  $ (!\vga_ctrl_inst|Add12~19 )))) # (GND)
// \vga_ctrl_inst|Add12~21  = CARRY((\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & ((\vga_ctrl_inst|Add10~18_combout ) # (!\vga_ctrl_inst|Add12~19 ))) # 
// (!\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & (\vga_ctrl_inst|Add10~18_combout  & !\vga_ctrl_inst|Add12~19 )))

	.dataa(\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datab(\vga_ctrl_inst|Add10~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add12~19 ),
	.combout(\vga_ctrl_inst|Add12~20_combout ),
	.cout(\vga_ctrl_inst|Add12~21 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add12~20 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add12~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N28
cycloneive_lcell_comb \vga_ctrl_inst|LessThan4~0 (
// Equation(s):
// \vga_ctrl_inst|LessThan4~0_combout  = (((!\vga_ctrl_inst|cnt1 [4] & !\vga_ctrl_inst|cnt1 [3])) # (!\vga_ctrl_inst|cnt1 [5])) # (!\vga_ctrl_inst|cnt1 [6])

	.dataa(\vga_ctrl_inst|cnt1 [4]),
	.datab(\vga_ctrl_inst|cnt1 [3]),
	.datac(\vga_ctrl_inst|cnt1 [6]),
	.datad(\vga_ctrl_inst|cnt1 [5]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan4~0 .lut_mask = 16'h1FFF;
defparam \vga_ctrl_inst|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N30
cycloneive_lcell_comb \vga_ctrl_inst|always3~8 (
// Equation(s):
// \vga_ctrl_inst|always3~8_combout  = (\vga_ctrl_inst|cnt1 [8] & (((\vga_ctrl_inst|cnt1 [6]) # (\vga_ctrl_inst|cnt1 [5])) # (!\vga_ctrl_inst|cnt1 [7])))

	.dataa(\vga_ctrl_inst|cnt1 [7]),
	.datab(\vga_ctrl_inst|cnt1 [6]),
	.datac(\vga_ctrl_inst|cnt1 [8]),
	.datad(\vga_ctrl_inst|cnt1 [5]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always3~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always3~8 .lut_mask = 16'hF0D0;
defparam \vga_ctrl_inst|always3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
cycloneive_lcell_comb \vga_ctrl_inst|always3~9 (
// Equation(s):
// \vga_ctrl_inst|always3~9_combout  = (\vga_ctrl_inst|cnt1 [9] & (((\vga_ctrl_inst|always3~8_combout ) # (\vga_ctrl_inst|cnt1 [7])) # (!\vga_ctrl_inst|LessThan4~0_combout ))) # (!\vga_ctrl_inst|cnt1 [9] & (((!\vga_ctrl_inst|cnt1 [7]) # 
// (!\vga_ctrl_inst|always3~8_combout ))))

	.dataa(\vga_ctrl_inst|cnt1 [9]),
	.datab(\vga_ctrl_inst|LessThan4~0_combout ),
	.datac(\vga_ctrl_inst|always3~8_combout ),
	.datad(\vga_ctrl_inst|cnt1 [7]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always3~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always3~9 .lut_mask = 16'hAFF7;
defparam \vga_ctrl_inst|always3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneive_lcell_comb \vga_ctrl_inst|addr[14]~8 (
// Equation(s):
// \vga_ctrl_inst|addr[14]~8_combout  = (\pulse_cnt_inst|pulse_cnt [1]) # ((!\vga_ctrl_inst|cnt1 [10] & (!\vga_ctrl_inst|always3~9_combout  & \pulse_cnt_inst|pulse_cnt [0])))

	.dataa(\vga_ctrl_inst|cnt1 [10]),
	.datab(\vga_ctrl_inst|always3~9_combout ),
	.datac(\pulse_cnt_inst|pulse_cnt [1]),
	.datad(\pulse_cnt_inst|pulse_cnt [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[14]~8 .lut_mask = 16'hF1F0;
defparam \vga_ctrl_inst|addr[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N6
cycloneive_lcell_comb \vga_ctrl_inst|Add2~0 (
// Equation(s):
// \vga_ctrl_inst|Add2~0_combout  = (\vga_ctrl_inst|cnt2 [0] & (\vga_ctrl_inst|Add10~2_combout  & VCC)) # (!\vga_ctrl_inst|cnt2 [0] & (\vga_ctrl_inst|Add10~2_combout  $ (VCC)))
// \vga_ctrl_inst|Add2~1  = CARRY((!\vga_ctrl_inst|cnt2 [0] & \vga_ctrl_inst|Add10~2_combout ))

	.dataa(\vga_ctrl_inst|cnt2 [0]),
	.datab(\vga_ctrl_inst|Add10~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add2~0_combout ),
	.cout(\vga_ctrl_inst|Add2~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~0 .lut_mask = 16'h9944;
defparam \vga_ctrl_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add2~2 (
// Equation(s):
// \vga_ctrl_inst|Add2~2_combout  = (\vga_ctrl_inst|Add6~2_combout  & ((\vga_ctrl_inst|Add10~4_combout  & (\vga_ctrl_inst|Add2~1  & VCC)) # (!\vga_ctrl_inst|Add10~4_combout  & (!\vga_ctrl_inst|Add2~1 )))) # (!\vga_ctrl_inst|Add6~2_combout  & 
// ((\vga_ctrl_inst|Add10~4_combout  & (!\vga_ctrl_inst|Add2~1 )) # (!\vga_ctrl_inst|Add10~4_combout  & ((\vga_ctrl_inst|Add2~1 ) # (GND)))))
// \vga_ctrl_inst|Add2~3  = CARRY((\vga_ctrl_inst|Add6~2_combout  & (!\vga_ctrl_inst|Add10~4_combout  & !\vga_ctrl_inst|Add2~1 )) # (!\vga_ctrl_inst|Add6~2_combout  & ((!\vga_ctrl_inst|Add2~1 ) # (!\vga_ctrl_inst|Add10~4_combout ))))

	.dataa(\vga_ctrl_inst|Add6~2_combout ),
	.datab(\vga_ctrl_inst|Add10~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~1 ),
	.combout(\vga_ctrl_inst|Add2~2_combout ),
	.cout(\vga_ctrl_inst|Add2~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~2 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add2~4 (
// Equation(s):
// \vga_ctrl_inst|Add2~4_combout  = ((\vga_ctrl_inst|Add6~4_combout  $ (\vga_ctrl_inst|Add10~6_combout  $ (!\vga_ctrl_inst|Add2~3 )))) # (GND)
// \vga_ctrl_inst|Add2~5  = CARRY((\vga_ctrl_inst|Add6~4_combout  & ((\vga_ctrl_inst|Add10~6_combout ) # (!\vga_ctrl_inst|Add2~3 ))) # (!\vga_ctrl_inst|Add6~4_combout  & (\vga_ctrl_inst|Add10~6_combout  & !\vga_ctrl_inst|Add2~3 )))

	.dataa(\vga_ctrl_inst|Add6~4_combout ),
	.datab(\vga_ctrl_inst|Add10~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~3 ),
	.combout(\vga_ctrl_inst|Add2~4_combout ),
	.cout(\vga_ctrl_inst|Add2~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~4 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add2~6 (
// Equation(s):
// \vga_ctrl_inst|Add2~6_combout  = (\vga_ctrl_inst|Add10~8_combout  & ((\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~11_combout  & (\vga_ctrl_inst|Add2~5  & VCC)) # (!\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~11_combout  & (!\vga_ctrl_inst|Add2~5 )))) # 
// (!\vga_ctrl_inst|Add10~8_combout  & ((\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~11_combout  & (!\vga_ctrl_inst|Add2~5 )) # (!\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~11_combout  & ((\vga_ctrl_inst|Add2~5 ) # (GND)))))
// \vga_ctrl_inst|Add2~7  = CARRY((\vga_ctrl_inst|Add10~8_combout  & (!\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~11_combout  & !\vga_ctrl_inst|Add2~5 )) # (!\vga_ctrl_inst|Add10~8_combout  & ((!\vga_ctrl_inst|Add2~5 ) # 
// (!\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~11_combout ))))

	.dataa(\vga_ctrl_inst|Add10~8_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~5 ),
	.combout(\vga_ctrl_inst|Add2~6_combout ),
	.cout(\vga_ctrl_inst|Add2~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~6 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add2~8 (
// Equation(s):
// \vga_ctrl_inst|Add2~8_combout  = ((\vga_ctrl_inst|Add10~10_combout  $ (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  $ (!\vga_ctrl_inst|Add2~7 )))) # (GND)
// \vga_ctrl_inst|Add2~9  = CARRY((\vga_ctrl_inst|Add10~10_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ) # (!\vga_ctrl_inst|Add2~7 ))) # (!\vga_ctrl_inst|Add10~10_combout  & 
// (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & !\vga_ctrl_inst|Add2~7 )))

	.dataa(\vga_ctrl_inst|Add10~10_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~7 ),
	.combout(\vga_ctrl_inst|Add2~8_combout ),
	.cout(\vga_ctrl_inst|Add2~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~8 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add2~10 (
// Equation(s):
// \vga_ctrl_inst|Add2~10_combout  = (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\vga_ctrl_inst|Add10~12_combout  & (\vga_ctrl_inst|Add2~9  & VCC)) # (!\vga_ctrl_inst|Add10~12_combout  & (!\vga_ctrl_inst|Add2~9 )))) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\vga_ctrl_inst|Add10~12_combout  & (!\vga_ctrl_inst|Add2~9 )) # (!\vga_ctrl_inst|Add10~12_combout  & ((\vga_ctrl_inst|Add2~9 ) # (GND)))))
// \vga_ctrl_inst|Add2~11  = CARRY((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (!\vga_ctrl_inst|Add10~12_combout  & !\vga_ctrl_inst|Add2~9 )) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((!\vga_ctrl_inst|Add2~9 ) # (!\vga_ctrl_inst|Add10~12_combout ))))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datab(\vga_ctrl_inst|Add10~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~9 ),
	.combout(\vga_ctrl_inst|Add2~10_combout ),
	.cout(\vga_ctrl_inst|Add2~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~10 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add2~12 (
// Equation(s):
// \vga_ctrl_inst|Add2~12_combout  = ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  $ (\vga_ctrl_inst|Add10~14_combout  $ (!\vga_ctrl_inst|Add2~11 )))) # (GND)
// \vga_ctrl_inst|Add2~13  = CARRY((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & ((\vga_ctrl_inst|Add10~14_combout ) # (!\vga_ctrl_inst|Add2~11 ))) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & (\vga_ctrl_inst|Add10~14_combout  & !\vga_ctrl_inst|Add2~11 )))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datab(\vga_ctrl_inst|Add10~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~11 ),
	.combout(\vga_ctrl_inst|Add2~12_combout ),
	.cout(\vga_ctrl_inst|Add2~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~12 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add2~14 (
// Equation(s):
// \vga_ctrl_inst|Add2~14_combout  = (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\vga_ctrl_inst|Add10~16_combout  & (\vga_ctrl_inst|Add2~13  & VCC)) # (!\vga_ctrl_inst|Add10~16_combout  & (!\vga_ctrl_inst|Add2~13 )))) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\vga_ctrl_inst|Add10~16_combout  & (!\vga_ctrl_inst|Add2~13 )) # (!\vga_ctrl_inst|Add10~16_combout  & ((\vga_ctrl_inst|Add2~13 ) # (GND)))))
// \vga_ctrl_inst|Add2~15  = CARRY((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (!\vga_ctrl_inst|Add10~16_combout  & !\vga_ctrl_inst|Add2~13 )) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((!\vga_ctrl_inst|Add2~13 ) # (!\vga_ctrl_inst|Add10~16_combout ))))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datab(\vga_ctrl_inst|Add10~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~13 ),
	.combout(\vga_ctrl_inst|Add2~14_combout ),
	.cout(\vga_ctrl_inst|Add2~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~14 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
cycloneive_lcell_comb \vga_ctrl_inst|Add2~16 (
// Equation(s):
// \vga_ctrl_inst|Add2~16_combout  = ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  $ (\vga_ctrl_inst|Add10~18_combout  $ (!\vga_ctrl_inst|Add2~15 )))) # (GND)
// \vga_ctrl_inst|Add2~17  = CARRY((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & ((\vga_ctrl_inst|Add10~18_combout ) # (!\vga_ctrl_inst|Add2~15 ))) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & (\vga_ctrl_inst|Add10~18_combout  & !\vga_ctrl_inst|Add2~15 )))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.datab(\vga_ctrl_inst|Add10~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~15 ),
	.combout(\vga_ctrl_inst|Add2~16_combout ),
	.cout(\vga_ctrl_inst|Add2~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~16 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
cycloneive_lcell_comb \vga_ctrl_inst|Add2~18 (
// Equation(s):
// \vga_ctrl_inst|Add2~18_combout  = (\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & ((\vga_ctrl_inst|Add10~18_combout  & (\vga_ctrl_inst|Add2~17  & VCC)) # (!\vga_ctrl_inst|Add10~18_combout  & 
// (!\vga_ctrl_inst|Add2~17 )))) # (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & ((\vga_ctrl_inst|Add10~18_combout  & (!\vga_ctrl_inst|Add2~17 )) # (!\vga_ctrl_inst|Add10~18_combout  & ((\vga_ctrl_inst|Add2~17 
// ) # (GND)))))
// \vga_ctrl_inst|Add2~19  = CARRY((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (!\vga_ctrl_inst|Add10~18_combout  & !\vga_ctrl_inst|Add2~17 )) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & ((!\vga_ctrl_inst|Add2~17 ) # (!\vga_ctrl_inst|Add10~18_combout ))))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datab(\vga_ctrl_inst|Add10~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~17 ),
	.combout(\vga_ctrl_inst|Add2~18_combout ),
	.cout(\vga_ctrl_inst|Add2~19 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~18 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cycloneive_lcell_comb \vga_ctrl_inst|Add2~20 (
// Equation(s):
// \vga_ctrl_inst|Add2~20_combout  = ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  $ (\vga_ctrl_inst|Add10~18_combout  $ (!\vga_ctrl_inst|Add2~19 )))) # (GND)
// \vga_ctrl_inst|Add2~21  = CARRY((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & ((\vga_ctrl_inst|Add10~18_combout ) # (!\vga_ctrl_inst|Add2~19 ))) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & (\vga_ctrl_inst|Add10~18_combout  & !\vga_ctrl_inst|Add2~19 )))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datab(\vga_ctrl_inst|Add10~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~19 ),
	.combout(\vga_ctrl_inst|Add2~20_combout ),
	.cout(\vga_ctrl_inst|Add2~21 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~20 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add5~0 (
// Equation(s):
// \vga_ctrl_inst|Add5~0_combout  = \vga_ctrl_inst|cnt1 [3] $ (VCC)
// \vga_ctrl_inst|Add5~1  = CARRY(\vga_ctrl_inst|cnt1 [3])

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add5~0_combout ),
	.cout(\vga_ctrl_inst|Add5~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add5~0 .lut_mask = 16'h33CC;
defparam \vga_ctrl_inst|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add5~2 (
// Equation(s):
// \vga_ctrl_inst|Add5~2_combout  = (\vga_ctrl_inst|cnt1 [4] & (\vga_ctrl_inst|Add5~1  & VCC)) # (!\vga_ctrl_inst|cnt1 [4] & (!\vga_ctrl_inst|Add5~1 ))
// \vga_ctrl_inst|Add5~3  = CARRY((!\vga_ctrl_inst|cnt1 [4] & !\vga_ctrl_inst|Add5~1 ))

	.dataa(\vga_ctrl_inst|cnt1 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add5~1 ),
	.combout(\vga_ctrl_inst|Add5~2_combout ),
	.cout(\vga_ctrl_inst|Add5~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add5~2 .lut_mask = 16'hA505;
defparam \vga_ctrl_inst|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add5~4 (
// Equation(s):
// \vga_ctrl_inst|Add5~4_combout  = (\vga_ctrl_inst|cnt1 [5] & (\vga_ctrl_inst|Add5~3  $ (GND))) # (!\vga_ctrl_inst|cnt1 [5] & (!\vga_ctrl_inst|Add5~3  & VCC))
// \vga_ctrl_inst|Add5~5  = CARRY((\vga_ctrl_inst|cnt1 [5] & !\vga_ctrl_inst|Add5~3 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add5~3 ),
	.combout(\vga_ctrl_inst|Add5~4_combout ),
	.cout(\vga_ctrl_inst|Add5~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add5~4 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add5~6 (
// Equation(s):
// \vga_ctrl_inst|Add5~6_combout  = (\vga_ctrl_inst|cnt1 [6] & (!\vga_ctrl_inst|Add5~5 )) # (!\vga_ctrl_inst|cnt1 [6] & ((\vga_ctrl_inst|Add5~5 ) # (GND)))
// \vga_ctrl_inst|Add5~7  = CARRY((!\vga_ctrl_inst|Add5~5 ) # (!\vga_ctrl_inst|cnt1 [6]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add5~5 ),
	.combout(\vga_ctrl_inst|Add5~6_combout ),
	.cout(\vga_ctrl_inst|Add5~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add5~6 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add5~8 (
// Equation(s):
// \vga_ctrl_inst|Add5~8_combout  = (\vga_ctrl_inst|cnt1 [7] & ((GND) # (!\vga_ctrl_inst|Add5~7 ))) # (!\vga_ctrl_inst|cnt1 [7] & (\vga_ctrl_inst|Add5~7  $ (GND)))
// \vga_ctrl_inst|Add5~9  = CARRY((\vga_ctrl_inst|cnt1 [7]) # (!\vga_ctrl_inst|Add5~7 ))

	.dataa(\vga_ctrl_inst|cnt1 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add5~7 ),
	.combout(\vga_ctrl_inst|Add5~8_combout ),
	.cout(\vga_ctrl_inst|Add5~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add5~8 .lut_mask = 16'h5AAF;
defparam \vga_ctrl_inst|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add5~10 (
// Equation(s):
// \vga_ctrl_inst|Add5~10_combout  = (\vga_ctrl_inst|cnt1 [8] & (\vga_ctrl_inst|Add5~9  & VCC)) # (!\vga_ctrl_inst|cnt1 [8] & (!\vga_ctrl_inst|Add5~9 ))
// \vga_ctrl_inst|Add5~11  = CARRY((!\vga_ctrl_inst|cnt1 [8] & !\vga_ctrl_inst|Add5~9 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add5~9 ),
	.combout(\vga_ctrl_inst|Add5~10_combout ),
	.cout(\vga_ctrl_inst|Add5~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add5~10 .lut_mask = 16'hC303;
defparam \vga_ctrl_inst|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N22
cycloneive_lcell_comb \vga_ctrl_inst|Add5~12 (
// Equation(s):
// \vga_ctrl_inst|Add5~12_combout  = (\vga_ctrl_inst|cnt1 [9] & (\vga_ctrl_inst|Add5~11  $ (GND))) # (!\vga_ctrl_inst|cnt1 [9] & (!\vga_ctrl_inst|Add5~11  & VCC))
// \vga_ctrl_inst|Add5~13  = CARRY((\vga_ctrl_inst|cnt1 [9] & !\vga_ctrl_inst|Add5~11 ))

	.dataa(\vga_ctrl_inst|cnt1 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add5~11 ),
	.combout(\vga_ctrl_inst|Add5~12_combout ),
	.cout(\vga_ctrl_inst|Add5~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add5~12 .lut_mask = 16'hA50A;
defparam \vga_ctrl_inst|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N24
cycloneive_lcell_comb \vga_ctrl_inst|Add5~14 (
// Equation(s):
// \vga_ctrl_inst|Add5~14_combout  = (\vga_ctrl_inst|cnt1 [10] & (\vga_ctrl_inst|Add5~13  & VCC)) # (!\vga_ctrl_inst|cnt1 [10] & (!\vga_ctrl_inst|Add5~13 ))
// \vga_ctrl_inst|Add5~15  = CARRY((!\vga_ctrl_inst|cnt1 [10] & !\vga_ctrl_inst|Add5~13 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add5~13 ),
	.combout(\vga_ctrl_inst|Add5~14_combout ),
	.cout(\vga_ctrl_inst|Add5~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add5~14 .lut_mask = 16'hC303;
defparam \vga_ctrl_inst|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N26
cycloneive_lcell_comb \vga_ctrl_inst|Add5~16 (
// Equation(s):
// \vga_ctrl_inst|Add5~16_combout  = \vga_ctrl_inst|Add5~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ctrl_inst|Add5~15 ),
	.combout(\vga_ctrl_inst|Add5~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add5~16 .lut_mask = 16'hF0F0;
defparam \vga_ctrl_inst|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
cycloneive_lcell_comb \vga_ctrl_inst|Add7~0 (
// Equation(s):
// \vga_ctrl_inst|Add7~0_combout  = (\vga_ctrl_inst|Add5~0_combout  & (\vga_ctrl_inst|cnt2 [0] $ (GND))) # (!\vga_ctrl_inst|Add5~0_combout  & (!\vga_ctrl_inst|cnt2 [0] & VCC))
// \vga_ctrl_inst|Add7~1  = CARRY((\vga_ctrl_inst|Add5~0_combout  & !\vga_ctrl_inst|cnt2 [0]))

	.dataa(\vga_ctrl_inst|Add5~0_combout ),
	.datab(\vga_ctrl_inst|cnt2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add7~0_combout ),
	.cout(\vga_ctrl_inst|Add7~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add7~0 .lut_mask = 16'h9922;
defparam \vga_ctrl_inst|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N2
cycloneive_lcell_comb \vga_ctrl_inst|Add7~2 (
// Equation(s):
// \vga_ctrl_inst|Add7~2_combout  = (\vga_ctrl_inst|Add6~2_combout  & ((\vga_ctrl_inst|Add5~2_combout  & (\vga_ctrl_inst|Add7~1  & VCC)) # (!\vga_ctrl_inst|Add5~2_combout  & (!\vga_ctrl_inst|Add7~1 )))) # (!\vga_ctrl_inst|Add6~2_combout  & 
// ((\vga_ctrl_inst|Add5~2_combout  & (!\vga_ctrl_inst|Add7~1 )) # (!\vga_ctrl_inst|Add5~2_combout  & ((\vga_ctrl_inst|Add7~1 ) # (GND)))))
// \vga_ctrl_inst|Add7~3  = CARRY((\vga_ctrl_inst|Add6~2_combout  & (!\vga_ctrl_inst|Add5~2_combout  & !\vga_ctrl_inst|Add7~1 )) # (!\vga_ctrl_inst|Add6~2_combout  & ((!\vga_ctrl_inst|Add7~1 ) # (!\vga_ctrl_inst|Add5~2_combout ))))

	.dataa(\vga_ctrl_inst|Add6~2_combout ),
	.datab(\vga_ctrl_inst|Add5~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add7~1 ),
	.combout(\vga_ctrl_inst|Add7~2_combout ),
	.cout(\vga_ctrl_inst|Add7~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add7~2 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
cycloneive_lcell_comb \vga_ctrl_inst|Add7~4 (
// Equation(s):
// \vga_ctrl_inst|Add7~4_combout  = ((\vga_ctrl_inst|Add6~4_combout  $ (\vga_ctrl_inst|Add5~4_combout  $ (!\vga_ctrl_inst|Add7~3 )))) # (GND)
// \vga_ctrl_inst|Add7~5  = CARRY((\vga_ctrl_inst|Add6~4_combout  & ((\vga_ctrl_inst|Add5~4_combout ) # (!\vga_ctrl_inst|Add7~3 ))) # (!\vga_ctrl_inst|Add6~4_combout  & (\vga_ctrl_inst|Add5~4_combout  & !\vga_ctrl_inst|Add7~3 )))

	.dataa(\vga_ctrl_inst|Add6~4_combout ),
	.datab(\vga_ctrl_inst|Add5~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add7~3 ),
	.combout(\vga_ctrl_inst|Add7~4_combout ),
	.cout(\vga_ctrl_inst|Add7~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add7~4 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N6
cycloneive_lcell_comb \vga_ctrl_inst|Add7~6 (
// Equation(s):
// \vga_ctrl_inst|Add7~6_combout  = (\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~11_combout  & ((\vga_ctrl_inst|Add5~6_combout  & (\vga_ctrl_inst|Add7~5  & VCC)) # (!\vga_ctrl_inst|Add5~6_combout  & (!\vga_ctrl_inst|Add7~5 )))) # 
// (!\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~11_combout  & ((\vga_ctrl_inst|Add5~6_combout  & (!\vga_ctrl_inst|Add7~5 )) # (!\vga_ctrl_inst|Add5~6_combout  & ((\vga_ctrl_inst|Add7~5 ) # (GND)))))
// \vga_ctrl_inst|Add7~7  = CARRY((\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~11_combout  & (!\vga_ctrl_inst|Add5~6_combout  & !\vga_ctrl_inst|Add7~5 )) # (!\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~11_combout  & ((!\vga_ctrl_inst|Add7~5 ) # 
// (!\vga_ctrl_inst|Add5~6_combout ))))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~11_combout ),
	.datab(\vga_ctrl_inst|Add5~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add7~5 ),
	.combout(\vga_ctrl_inst|Add7~6_combout ),
	.cout(\vga_ctrl_inst|Add7~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add7~6 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add7~8 (
// Equation(s):
// \vga_ctrl_inst|Add7~8_combout  = ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  $ (\vga_ctrl_inst|Add5~8_combout  $ (!\vga_ctrl_inst|Add7~7 )))) # (GND)
// \vga_ctrl_inst|Add7~9  = CARRY((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & ((\vga_ctrl_inst|Add5~8_combout ) # (!\vga_ctrl_inst|Add7~7 ))) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & (\vga_ctrl_inst|Add5~8_combout  & !\vga_ctrl_inst|Add7~7 )))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datab(\vga_ctrl_inst|Add5~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add7~7 ),
	.combout(\vga_ctrl_inst|Add7~8_combout ),
	.cout(\vga_ctrl_inst|Add7~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add7~8 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add7~10 (
// Equation(s):
// \vga_ctrl_inst|Add7~10_combout  = (\vga_ctrl_inst|Add5~10_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (\vga_ctrl_inst|Add7~9  & VCC)) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (!\vga_ctrl_inst|Add7~9 )))) # (!\vga_ctrl_inst|Add5~10_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (!\vga_ctrl_inst|Add7~9 
// )) # (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\vga_ctrl_inst|Add7~9 ) # (GND)))))
// \vga_ctrl_inst|Add7~11  = CARRY((\vga_ctrl_inst|Add5~10_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & !\vga_ctrl_inst|Add7~9 )) # (!\vga_ctrl_inst|Add5~10_combout  & ((!\vga_ctrl_inst|Add7~9 ) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ))))

	.dataa(\vga_ctrl_inst|Add5~10_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add7~9 ),
	.combout(\vga_ctrl_inst|Add7~10_combout ),
	.cout(\vga_ctrl_inst|Add7~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add7~10 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add7~12 (
// Equation(s):
// \vga_ctrl_inst|Add7~12_combout  = ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  $ (\vga_ctrl_inst|Add5~12_combout  $ (!\vga_ctrl_inst|Add7~11 )))) # (GND)
// \vga_ctrl_inst|Add7~13  = CARRY((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & ((\vga_ctrl_inst|Add5~12_combout ) # (!\vga_ctrl_inst|Add7~11 ))) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & (\vga_ctrl_inst|Add5~12_combout  & !\vga_ctrl_inst|Add7~11 )))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datab(\vga_ctrl_inst|Add5~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add7~11 ),
	.combout(\vga_ctrl_inst|Add7~12_combout ),
	.cout(\vga_ctrl_inst|Add7~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add7~12 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add7~14 (
// Equation(s):
// \vga_ctrl_inst|Add7~14_combout  = (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\vga_ctrl_inst|Add5~14_combout  & (\vga_ctrl_inst|Add7~13  & VCC)) # (!\vga_ctrl_inst|Add5~14_combout  & (!\vga_ctrl_inst|Add7~13 )))) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\vga_ctrl_inst|Add5~14_combout  & (!\vga_ctrl_inst|Add7~13 )) # (!\vga_ctrl_inst|Add5~14_combout  & ((\vga_ctrl_inst|Add7~13 ) # (GND)))))
// \vga_ctrl_inst|Add7~15  = CARRY((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (!\vga_ctrl_inst|Add5~14_combout  & !\vga_ctrl_inst|Add7~13 )) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((!\vga_ctrl_inst|Add7~13 ) # (!\vga_ctrl_inst|Add5~14_combout ))))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datab(\vga_ctrl_inst|Add5~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add7~13 ),
	.combout(\vga_ctrl_inst|Add7~14_combout ),
	.cout(\vga_ctrl_inst|Add7~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add7~14 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add7~16 (
// Equation(s):
// \vga_ctrl_inst|Add7~16_combout  = ((\vga_ctrl_inst|Add5~16_combout  $ (\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  $ (!\vga_ctrl_inst|Add7~15 )))) # (GND)
// \vga_ctrl_inst|Add7~17  = CARRY((\vga_ctrl_inst|Add5~16_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ) # (!\vga_ctrl_inst|Add7~15 ))) # (!\vga_ctrl_inst|Add5~16_combout  & 
// (\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & !\vga_ctrl_inst|Add7~15 )))

	.dataa(\vga_ctrl_inst|Add5~16_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add7~15 ),
	.combout(\vga_ctrl_inst|Add7~16_combout ),
	.cout(\vga_ctrl_inst|Add7~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add7~16 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add7~18 (
// Equation(s):
// \vga_ctrl_inst|Add7~18_combout  = (\vga_ctrl_inst|Add5~16_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (\vga_ctrl_inst|Add7~17  & VCC)) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (!\vga_ctrl_inst|Add7~17 )))) # (!\vga_ctrl_inst|Add5~16_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & 
// (!\vga_ctrl_inst|Add7~17 )) # (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & ((\vga_ctrl_inst|Add7~17 ) # (GND)))))
// \vga_ctrl_inst|Add7~19  = CARRY((\vga_ctrl_inst|Add5~16_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & !\vga_ctrl_inst|Add7~17 )) # (!\vga_ctrl_inst|Add5~16_combout  & ((!\vga_ctrl_inst|Add7~17 ) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ))))

	.dataa(\vga_ctrl_inst|Add5~16_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add7~17 ),
	.combout(\vga_ctrl_inst|Add7~18_combout ),
	.cout(\vga_ctrl_inst|Add7~19 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add7~18 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add7~20 (
// Equation(s):
// \vga_ctrl_inst|Add7~20_combout  = ((\vga_ctrl_inst|Add5~16_combout  $ (\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  $ (!\vga_ctrl_inst|Add7~19 )))) # (GND)
// \vga_ctrl_inst|Add7~21  = CARRY((\vga_ctrl_inst|Add5~16_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ) # (!\vga_ctrl_inst|Add7~19 ))) # (!\vga_ctrl_inst|Add5~16_combout  & 
// (\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & !\vga_ctrl_inst|Add7~19 )))

	.dataa(\vga_ctrl_inst|Add5~16_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add7~19 ),
	.combout(\vga_ctrl_inst|Add7~20_combout ),
	.cout(\vga_ctrl_inst|Add7~21 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add7~20 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add7~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneive_lcell_comb \vga_ctrl_inst|Mux3~0 (
// Equation(s):
// \vga_ctrl_inst|Mux3~0_combout  = (\vga_ctrl_inst|addr[14]~8_combout  & (((\vga_ctrl_inst|addr[14]~6_combout )))) # (!\vga_ctrl_inst|addr[14]~8_combout  & ((\vga_ctrl_inst|addr[14]~6_combout  & ((\vga_ctrl_inst|Add7~20_combout ))) # 
// (!\vga_ctrl_inst|addr[14]~6_combout  & (\vga_ctrl_inst|Add2~20_combout ))))

	.dataa(\vga_ctrl_inst|Add2~20_combout ),
	.datab(\vga_ctrl_inst|Add7~20_combout ),
	.datac(\vga_ctrl_inst|addr[14]~8_combout ),
	.datad(\vga_ctrl_inst|addr[14]~6_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux3~0 .lut_mask = 16'hFC0A;
defparam \vga_ctrl_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cycloneive_lcell_comb \vga_ctrl_inst|Mux3~1 (
// Equation(s):
// \vga_ctrl_inst|Mux3~1_combout  = (\vga_ctrl_inst|addr[14]~8_combout  & ((\vga_ctrl_inst|Mux3~0_combout  & (\vga_ctrl_inst|Add4~20_combout )) # (!\vga_ctrl_inst|Mux3~0_combout  & ((\vga_ctrl_inst|Add12~20_combout ))))) # (!\vga_ctrl_inst|addr[14]~8_combout 
//  & (((\vga_ctrl_inst|Mux3~0_combout ))))

	.dataa(\vga_ctrl_inst|Add4~20_combout ),
	.datab(\vga_ctrl_inst|Add12~20_combout ),
	.datac(\vga_ctrl_inst|addr[14]~8_combout ),
	.datad(\vga_ctrl_inst|Mux3~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux3~1 .lut_mask = 16'hAFC0;
defparam \vga_ctrl_inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cycloneive_lcell_comb \vga_ctrl_inst|Mux3~2 (
// Equation(s):
// \vga_ctrl_inst|Mux3~2_combout  = (\vga_ctrl_inst|Mux2~0_combout  & (!\vga_ctrl_inst|addr[14]~10_combout  & (\vga_ctrl_inst|Add9~20_combout ))) # (!\vga_ctrl_inst|Mux2~0_combout  & ((\vga_ctrl_inst|Mux3~1_combout ) # ((!\vga_ctrl_inst|addr[14]~10_combout  
// & \vga_ctrl_inst|Add9~20_combout ))))

	.dataa(\vga_ctrl_inst|Mux2~0_combout ),
	.datab(\vga_ctrl_inst|addr[14]~10_combout ),
	.datac(\vga_ctrl_inst|Add9~20_combout ),
	.datad(\vga_ctrl_inst|Mux3~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux3~2 .lut_mask = 16'h7530;
defparam \vga_ctrl_inst|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N30
cycloneive_lcell_comb \vga_ctrl_inst|always3~3 (
// Equation(s):
// \vga_ctrl_inst|always3~3_combout  = (!\vga_ctrl_inst|cnt1 [4] & ((\vga_ctrl_inst|cnt1 [3] & ((!\vga_ctrl_inst|cnt1 [2]))) # (!\vga_ctrl_inst|cnt1 [3] & (\vga_ctrl_inst|cnt1 [7]))))

	.dataa(\vga_ctrl_inst|cnt1 [4]),
	.datab(\vga_ctrl_inst|cnt1 [7]),
	.datac(\vga_ctrl_inst|cnt1 [2]),
	.datad(\vga_ctrl_inst|cnt1 [3]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always3~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always3~3 .lut_mask = 16'h0544;
defparam \vga_ctrl_inst|always3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N28
cycloneive_lcell_comb \vga_ctrl_inst|always3~0 (
// Equation(s):
// \vga_ctrl_inst|always3~0_combout  = (!\vga_ctrl_inst|cnt1 [8] & (\vga_ctrl_inst|cnt1 [9] & !\vga_ctrl_inst|cnt1 [10]))

	.dataa(\vga_ctrl_inst|cnt1 [8]),
	.datab(\vga_ctrl_inst|cnt1 [9]),
	.datac(\vga_ctrl_inst|cnt1 [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always3~0 .lut_mask = 16'h0404;
defparam \vga_ctrl_inst|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N2
cycloneive_lcell_comb \vga_ctrl_inst|always3~1 (
// Equation(s):
// \vga_ctrl_inst|always3~1_combout  = (!\vga_ctrl_inst|cnt1 [6] & ((\vga_ctrl_inst|cnt1 [5]) # ((\vga_ctrl_inst|cnt1 [7]) # (\vga_ctrl_inst|cnt1 [2]))))

	.dataa(\vga_ctrl_inst|cnt1 [5]),
	.datab(\vga_ctrl_inst|cnt1 [7]),
	.datac(\vga_ctrl_inst|cnt1 [2]),
	.datad(\vga_ctrl_inst|cnt1 [6]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always3~1 .lut_mask = 16'h00FE;
defparam \vga_ctrl_inst|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
cycloneive_lcell_comb \vga_ctrl_inst|always3~2 (
// Equation(s):
// \vga_ctrl_inst|always3~2_combout  = (\vga_ctrl_inst|always3~1_combout ) # ((!\vga_ctrl_inst|cnt1 [7] & ((\vga_ctrl_inst|cnt1 [6]) # (\vga_ctrl_inst|cnt1 [4]))))

	.dataa(\vga_ctrl_inst|cnt1 [6]),
	.datab(\vga_ctrl_inst|cnt1 [7]),
	.datac(\vga_ctrl_inst|cnt1 [4]),
	.datad(\vga_ctrl_inst|always3~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always3~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always3~2 .lut_mask = 16'hFF32;
defparam \vga_ctrl_inst|always3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N4
cycloneive_lcell_comb \vga_ctrl_inst|always3~4 (
// Equation(s):
// \vga_ctrl_inst|always3~4_combout  = (\vga_ctrl_inst|always3~0_combout  & ((\vga_ctrl_inst|always3~2_combout ) # ((\vga_ctrl_inst|always3~3_combout  & !\vga_ctrl_inst|cnt1 [5]))))

	.dataa(\vga_ctrl_inst|always3~3_combout ),
	.datab(\vga_ctrl_inst|always3~0_combout ),
	.datac(\vga_ctrl_inst|cnt1 [5]),
	.datad(\vga_ctrl_inst|always3~2_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always3~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always3~4 .lut_mask = 16'hCC08;
defparam \vga_ctrl_inst|always3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N14
cycloneive_lcell_comb \vga_ctrl_inst|always3~10 (
// Equation(s):
// \vga_ctrl_inst|always3~10_combout  = (!\vga_ctrl_inst|cnt2 [4] & (!\vga_ctrl_inst|cnt2 [2] & ((!\vga_ctrl_inst|cnt2 [1]) # (!\vga_ctrl_inst|cnt2 [0]))))

	.dataa(\vga_ctrl_inst|cnt2 [0]),
	.datab(\vga_ctrl_inst|cnt2 [4]),
	.datac(\vga_ctrl_inst|cnt2 [2]),
	.datad(\vga_ctrl_inst|cnt2 [1]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always3~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always3~10 .lut_mask = 16'h0103;
defparam \vga_ctrl_inst|always3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N4
cycloneive_lcell_comb \vga_ctrl_inst|always3~11 (
// Equation(s):
// \vga_ctrl_inst|always3~11_combout  = (\vga_ctrl_inst|cnt2 [8] & ((\vga_ctrl_inst|cnt2 [2]) # ((\vga_ctrl_inst|LessThan7~0_combout )))) # (!\vga_ctrl_inst|cnt2 [8] & (((\vga_ctrl_inst|always3~10_combout ))))

	.dataa(\vga_ctrl_inst|cnt2 [2]),
	.datab(\vga_ctrl_inst|always3~10_combout ),
	.datac(\vga_ctrl_inst|LessThan7~0_combout ),
	.datad(\vga_ctrl_inst|cnt2 [8]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always3~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always3~11 .lut_mask = 16'hFACC;
defparam \vga_ctrl_inst|always3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N30
cycloneive_lcell_comb \vga_ctrl_inst|always3~12 (
// Equation(s):
// \vga_ctrl_inst|always3~12_combout  = (\vga_ctrl_inst|cnt2 [8] & ((\vga_ctrl_inst|cnt2 [4]) # ((\vga_ctrl_inst|cnt2 [3] & \vga_ctrl_inst|always3~11_combout )))) # (!\vga_ctrl_inst|cnt2 [8] & (!\vga_ctrl_inst|cnt2 [3] & ((\vga_ctrl_inst|always3~11_combout 
// ))))

	.dataa(\vga_ctrl_inst|cnt2 [3]),
	.datab(\vga_ctrl_inst|cnt2 [4]),
	.datac(\vga_ctrl_inst|always3~11_combout ),
	.datad(\vga_ctrl_inst|cnt2 [8]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always3~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always3~12 .lut_mask = 16'hEC50;
defparam \vga_ctrl_inst|always3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N30
cycloneive_lcell_comb \vga_ctrl_inst|always3~13 (
// Equation(s):
// \vga_ctrl_inst|always3~13_combout  = (\vga_ctrl_inst|cnt2 [5] & ((\vga_ctrl_inst|always3~12_combout  & (\vga_ctrl_inst|cnt2 [8])) # (!\vga_ctrl_inst|always3~12_combout  & ((\vga_ctrl_inst|cnt2 [6]))))) # (!\vga_ctrl_inst|cnt2 [5] & (((\vga_ctrl_inst|cnt2 
// [8] & \vga_ctrl_inst|cnt2 [6]))))

	.dataa(\vga_ctrl_inst|always3~12_combout ),
	.datab(\vga_ctrl_inst|cnt2 [8]),
	.datac(\vga_ctrl_inst|cnt2 [6]),
	.datad(\vga_ctrl_inst|cnt2 [5]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always3~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always3~13 .lut_mask = 16'hD8C0;
defparam \vga_ctrl_inst|always3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneive_lcell_comb \vga_ctrl_inst|always3~14 (
// Equation(s):
// \vga_ctrl_inst|always3~14_combout  = (\vga_ctrl_inst|cnt2 [9]) # (\vga_ctrl_inst|cnt2 [8] $ (((!\vga_ctrl_inst|cnt2 [7]) # (!\vga_ctrl_inst|always3~13_combout ))))

	.dataa(\vga_ctrl_inst|always3~13_combout ),
	.datab(\vga_ctrl_inst|cnt2 [8]),
	.datac(\vga_ctrl_inst|cnt2 [9]),
	.datad(\vga_ctrl_inst|cnt2 [7]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always3~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always3~14 .lut_mask = 16'hF9F3;
defparam \vga_ctrl_inst|always3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneive_lcell_comb \vga_ctrl_inst|addr[14]~21 (
// Equation(s):
// \vga_ctrl_inst|addr[14]~21_combout  = (\vga_ctrl_inst|always3~4_combout  & (!\vga_ctrl_inst|always3~14_combout  & (!\pulse_cnt_inst|pulse_cnt [1] & !\pulse_cnt_inst|pulse_cnt [0])))

	.dataa(\vga_ctrl_inst|always3~4_combout ),
	.datab(\vga_ctrl_inst|always3~14_combout ),
	.datac(\pulse_cnt_inst|pulse_cnt [1]),
	.datad(\pulse_cnt_inst|pulse_cnt [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[14]~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[14]~21 .lut_mask = 16'h0002;
defparam \vga_ctrl_inst|addr[14]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N0
cycloneive_lcell_comb \vga_ctrl_inst|valid~1 (
// Equation(s):
// \vga_ctrl_inst|valid~1_combout  = (\vga_ctrl_inst|cnt2 [3] & (\vga_ctrl_inst|cnt2 [0] & (\vga_ctrl_inst|cnt2 [2] & \vga_ctrl_inst|cnt2 [1])))

	.dataa(\vga_ctrl_inst|cnt2 [3]),
	.datab(\vga_ctrl_inst|cnt2 [0]),
	.datac(\vga_ctrl_inst|cnt2 [2]),
	.datad(\vga_ctrl_inst|cnt2 [1]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|valid~1 .lut_mask = 16'h8000;
defparam \vga_ctrl_inst|valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N22
cycloneive_lcell_comb \vga_ctrl_inst|valid~2 (
// Equation(s):
// \vga_ctrl_inst|valid~2_combout  = (\vga_ctrl_inst|cnt2 [9] & ((\vga_ctrl_inst|valid~1_combout ) # (!\vga_ctrl_inst|LessThan2~0_combout )))

	.dataa(\vga_ctrl_inst|LessThan2~0_combout ),
	.datab(gnd),
	.datac(\vga_ctrl_inst|cnt2 [9]),
	.datad(\vga_ctrl_inst|valid~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|valid~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|valid~2 .lut_mask = 16'hF050;
defparam \vga_ctrl_inst|valid~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N12
cycloneive_lcell_comb \vga_ctrl_inst|valid~0 (
// Equation(s):
// \vga_ctrl_inst|valid~0_combout  = (\vga_ctrl_inst|cnt2 [8] & (((!\vga_ctrl_inst|cnt2 [6])) # (!\vga_ctrl_inst|LessThan10~1_combout ))) # (!\vga_ctrl_inst|cnt2 [8] & (((!\vga_ctrl_inst|cnt2 [9]))))

	.dataa(\vga_ctrl_inst|LessThan10~1_combout ),
	.datab(\vga_ctrl_inst|cnt2 [8]),
	.datac(\vga_ctrl_inst|cnt2 [9]),
	.datad(\vga_ctrl_inst|cnt2 [6]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|valid~0 .lut_mask = 16'h47CF;
defparam \vga_ctrl_inst|valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N8
cycloneive_lcell_comb \vga_ctrl_inst|valid~3 (
// Equation(s):
// \vga_ctrl_inst|valid~3_combout  = (!\vga_ctrl_inst|valid~2_combout  & (\vga_ctrl_inst|always3~4_combout  & ((!\vga_ctrl_inst|valid~0_combout ) # (!\vga_ctrl_inst|always3~7_combout ))))

	.dataa(\vga_ctrl_inst|valid~2_combout ),
	.datab(\vga_ctrl_inst|always3~7_combout ),
	.datac(\vga_ctrl_inst|always3~4_combout ),
	.datad(\vga_ctrl_inst|valid~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|valid~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|valid~3 .lut_mask = 16'h1050;
defparam \vga_ctrl_inst|valid~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N6
cycloneive_lcell_comb \vga_ctrl_inst|valid~4 (
// Equation(s):
// \vga_ctrl_inst|valid~4_combout  = (\vga_ctrl_inst|cnt1 [6]) # ((\vga_ctrl_inst|cnt1 [5] & \vga_ctrl_inst|cnt1 [4]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [5]),
	.datac(\vga_ctrl_inst|cnt1 [6]),
	.datad(\vga_ctrl_inst|cnt1 [4]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|valid~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|valid~4 .lut_mask = 16'hFCF0;
defparam \vga_ctrl_inst|valid~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N0
cycloneive_lcell_comb \vga_ctrl_inst|valid~5 (
// Equation(s):
// \vga_ctrl_inst|valid~5_combout  = (\vga_ctrl_inst|cnt1 [8] & ((\vga_ctrl_inst|valid~4_combout ) # ((\vga_ctrl_inst|cnt1 [7])))) # (!\vga_ctrl_inst|cnt1 [8] & (((\vga_ctrl_inst|LessThan4~0_combout  & !\vga_ctrl_inst|cnt1 [7]))))

	.dataa(\vga_ctrl_inst|valid~4_combout ),
	.datab(\vga_ctrl_inst|LessThan4~0_combout ),
	.datac(\vga_ctrl_inst|cnt1 [8]),
	.datad(\vga_ctrl_inst|cnt1 [7]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|valid~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|valid~5 .lut_mask = 16'hF0AC;
defparam \vga_ctrl_inst|valid~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N4
cycloneive_lcell_comb \vga_ctrl_inst|valid~6 (
// Equation(s):
// \vga_ctrl_inst|valid~6_combout  = (!\vga_ctrl_inst|cnt1 [10] & (((\vga_ctrl_inst|cnt1 [9] & !\vga_ctrl_inst|valid~5_combout )) # (!\vga_ctrl_inst|always3~9_combout )))

	.dataa(\vga_ctrl_inst|cnt1 [9]),
	.datab(\vga_ctrl_inst|always3~9_combout ),
	.datac(\vga_ctrl_inst|cnt1 [10]),
	.datad(\vga_ctrl_inst|valid~5_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|valid~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|valid~6 .lut_mask = 16'h030B;
defparam \vga_ctrl_inst|valid~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \vga_ctrl_inst|addr~11 (
// Equation(s):
// \vga_ctrl_inst|addr~11_combout  = (\vga_ctrl_inst|valid~6_combout  & !\vga_ctrl_inst|always3~14_combout )

	.dataa(\vga_ctrl_inst|valid~6_combout ),
	.datab(gnd),
	.datac(\vga_ctrl_inst|always3~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr~11 .lut_mask = 16'h0A0A;
defparam \vga_ctrl_inst|addr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneive_lcell_comb \vga_ctrl_inst|addr[14]~12 (
// Equation(s):
// \vga_ctrl_inst|addr[14]~12_combout  = (\pulse_cnt_inst|pulse_cnt [1] & ((\vga_ctrl_inst|valid~3_combout ) # ((\pulse_cnt_inst|pulse_cnt [0])))) # (!\pulse_cnt_inst|pulse_cnt [1] & (((\vga_ctrl_inst|addr~11_combout  & \pulse_cnt_inst|pulse_cnt [0]))))

	.dataa(\vga_ctrl_inst|valid~3_combout ),
	.datab(\vga_ctrl_inst|addr~11_combout ),
	.datac(\pulse_cnt_inst|pulse_cnt [1]),
	.datad(\pulse_cnt_inst|pulse_cnt [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[14]~12 .lut_mask = 16'hFCA0;
defparam \vga_ctrl_inst|addr[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneive_lcell_comb \vga_ctrl_inst|vga_rgb[0]~0 (
// Equation(s):
// \vga_ctrl_inst|vga_rgb[0]~0_combout  = (!\vga_ctrl_inst|always3~14_combout  & ((\pulse_cnt_inst|pulse_cnt [0] & ((\vga_ctrl_inst|valid~6_combout ))) # (!\pulse_cnt_inst|pulse_cnt [0] & (\vga_ctrl_inst|always3~4_combout ))))

	.dataa(\vga_ctrl_inst|always3~4_combout ),
	.datab(\vga_ctrl_inst|always3~14_combout ),
	.datac(\vga_ctrl_inst|valid~6_combout ),
	.datad(\pulse_cnt_inst|pulse_cnt [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|vga_rgb[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb[0]~0 .lut_mask = 16'h3022;
defparam \vga_ctrl_inst|vga_rgb[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneive_lcell_comb \vga_ctrl_inst|Mux0~0 (
// Equation(s):
// \vga_ctrl_inst|Mux0~0_combout  = (\pulse_cnt_inst|pulse_cnt [1] & (((\pulse_cnt_inst|pulse_cnt [0])) # (!\vga_ctrl_inst|valid~3_combout ))) # (!\pulse_cnt_inst|pulse_cnt [1] & (((!\vga_ctrl_inst|vga_rgb[0]~0_combout ))))

	.dataa(\vga_ctrl_inst|valid~3_combout ),
	.datab(\pulse_cnt_inst|pulse_cnt [0]),
	.datac(\pulse_cnt_inst|pulse_cnt [1]),
	.datad(\vga_ctrl_inst|vga_rgb[0]~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux0~0 .lut_mask = 16'hD0DF;
defparam \vga_ctrl_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneive_lcell_comb \vga_ctrl_inst|addr[14]~13 (
// Equation(s):
// \vga_ctrl_inst|addr[14]~13_combout  = (!\clk_gen_inst|altpll_component|auto_generated|locked~combout  & (!\vga_ctrl_inst|Mux0~0_combout  & ((\vga_ctrl_inst|addr[14]~21_combout ) # (\vga_ctrl_inst|addr[14]~12_combout ))))

	.dataa(\vga_ctrl_inst|addr[14]~21_combout ),
	.datab(\clk_gen_inst|altpll_component|auto_generated|locked~combout ),
	.datac(\vga_ctrl_inst|addr[14]~12_combout ),
	.datad(\vga_ctrl_inst|Mux0~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[14]~13 .lut_mask = 16'h0032;
defparam \vga_ctrl_inst|addr[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N23
dffeas \vga_ctrl_inst|addr[13] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Mux3~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|addr[14]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[13] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N28
cycloneive_lcell_comb \vga_ctrl_inst|Mult3|mult_core|romout[1][11] (
// Equation(s):
// \vga_ctrl_inst|Mult3|mult_core|romout[1][11]~combout  = (\vga_ctrl_inst|Add8~14_combout  & ((\vga_ctrl_inst|Add8~12_combout ) # ((\vga_ctrl_inst|Add8~10_combout  & \vga_ctrl_inst|Add8~8_combout ))))

	.dataa(\vga_ctrl_inst|Add8~12_combout ),
	.datab(\vga_ctrl_inst|Add8~10_combout ),
	.datac(\vga_ctrl_inst|Add8~14_combout ),
	.datad(\vga_ctrl_inst|Add8~8_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult3|mult_core|romout[1][11]~combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult3|mult_core|romout[1][11] .lut_mask = 16'hE0A0;
defparam \vga_ctrl_inst|Mult3|mult_core|romout[1][11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N30
cycloneive_lcell_comb \vga_ctrl_inst|Mult3|mult_core|romout[1][10]~0 (
// Equation(s):
// \vga_ctrl_inst|Mult3|mult_core|romout[1][10]~0_combout  = (\vga_ctrl_inst|Add8~12_combout  & (\vga_ctrl_inst|Add8~10_combout  & (!\vga_ctrl_inst|Add8~14_combout ))) # (!\vga_ctrl_inst|Add8~12_combout  & (\vga_ctrl_inst|Add8~14_combout  & 
// ((!\vga_ctrl_inst|Add8~8_combout ) # (!\vga_ctrl_inst|Add8~10_combout ))))

	.dataa(\vga_ctrl_inst|Add8~12_combout ),
	.datab(\vga_ctrl_inst|Add8~10_combout ),
	.datac(\vga_ctrl_inst|Add8~14_combout ),
	.datad(\vga_ctrl_inst|Add8~8_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult3|mult_core|romout[1][10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult3|mult_core|romout[1][10]~0 .lut_mask = 16'h1858;
defparam \vga_ctrl_inst|Mult3|mult_core|romout[1][10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N24
cycloneive_lcell_comb \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\vga_ctrl_inst|Mult3|mult_core|romout[1][10]~0_combout  & (!\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # 
// (!\vga_ctrl_inst|Mult3|mult_core|romout[1][10]~0_combout  & ((\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND)))
// \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((!\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (!\vga_ctrl_inst|Mult3|mult_core|romout[1][10]~0_combout ))

	.dataa(\vga_ctrl_inst|Mult3|mult_core|romout[1][10]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N26
cycloneive_lcell_comb \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15  $ (!\vga_ctrl_inst|Mult3|mult_core|romout[1][11]~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Mult3|mult_core|romout[1][11]~combout ),
	.cin(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'hF00F;
defparam \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N22
cycloneive_lcell_comb \vga_ctrl_inst|Mult3|mult_core|romout[2][7]~9 (
// Equation(s):
// \vga_ctrl_inst|Mult3|mult_core|romout[2][7]~9_combout  = \vga_ctrl_inst|Add8~18_combout  $ (((!\vga_ctrl_inst|Add8~20_combout  & \vga_ctrl_inst|Add8~16_combout )))

	.dataa(\vga_ctrl_inst|Add8~20_combout ),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Add8~18_combout ),
	.datad(\vga_ctrl_inst|Add8~16_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult3|mult_core|romout[2][7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult3|mult_core|romout[2][7]~9 .lut_mask = 16'hA5F0;
defparam \vga_ctrl_inst|Mult3|mult_core|romout[2][7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N28
cycloneive_lcell_comb \vga_ctrl_inst|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0 (
// Equation(s):
// \vga_ctrl_inst|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  = \vga_ctrl_inst|Add8~20_combout  $ (\vga_ctrl_inst|Mult3|mult_core|romout[2][7]~9_combout )

	.dataa(\vga_ctrl_inst|Add8~20_combout ),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Mult3|mult_core|romout[2][7]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0 .lut_mask = 16'h5A5A;
defparam \vga_ctrl_inst|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N24
cycloneive_lcell_comb \vga_ctrl_inst|Mult3|mult_core|romout[2][6] (
// Equation(s):
// \vga_ctrl_inst|Mult3|mult_core|romout[2][6]~combout  = \vga_ctrl_inst|Add8~20_combout  $ (\vga_ctrl_inst|Add8~16_combout )

	.dataa(\vga_ctrl_inst|Add8~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Add8~16_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult3|mult_core|romout[2][6]~combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult3|mult_core|romout[2][6] .lut_mask = 16'h55AA;
defparam \vga_ctrl_inst|Mult3|mult_core|romout[2][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N16
cycloneive_lcell_comb \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  = (\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\vga_ctrl_inst|Mult3|mult_core|romout[2][6]~combout  & 
// (\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  & VCC)) # (!\vga_ctrl_inst|Mult3|mult_core|romout[2][6]~combout  & (!\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )))) # 
// (!\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\vga_ctrl_inst|Mult3|mult_core|romout[2][6]~combout  & (!\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # 
// (!\vga_ctrl_inst|Mult3|mult_core|romout[2][6]~combout  & ((\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  = CARRY((\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\vga_ctrl_inst|Mult3|mult_core|romout[2][6]~combout  & 
// !\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((!\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) 
// # (!\vga_ctrl_inst|Mult3|mult_core|romout[2][6]~combout ))))

	.dataa(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datab(\vga_ctrl_inst|Mult3|mult_core|romout[2][6]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ),
	.combout(\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N18
cycloneive_lcell_comb \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  = \vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  $ (\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  
// $ (!\vga_ctrl_inst|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ))

	.dataa(\vga_ctrl_inst|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ),
	.cin(\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ),
	.combout(\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h5AA5;
defparam \vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N26
cycloneive_lcell_comb \vga_ctrl_inst|Add9~22 (
// Equation(s):
// \vga_ctrl_inst|Add9~22_combout  = (\vga_ctrl_inst|Add10~18_combout  & ((\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (\vga_ctrl_inst|Add9~21  & VCC)) # 
// (!\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (!\vga_ctrl_inst|Add9~21 )))) # (!\vga_ctrl_inst|Add10~18_combout  & ((\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  
// & (!\vga_ctrl_inst|Add9~21 )) # (!\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & ((\vga_ctrl_inst|Add9~21 ) # (GND)))))
// \vga_ctrl_inst|Add9~23  = CARRY((\vga_ctrl_inst|Add10~18_combout  & (!\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & !\vga_ctrl_inst|Add9~21 )) # (!\vga_ctrl_inst|Add10~18_combout  & ((!\vga_ctrl_inst|Add9~21 ) 
// # (!\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ))))

	.dataa(\vga_ctrl_inst|Add10~18_combout ),
	.datab(\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add9~21 ),
	.combout(\vga_ctrl_inst|Add9~22_combout ),
	.cout(\vga_ctrl_inst|Add9~23 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add9~22 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add9~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N28
cycloneive_lcell_comb \vga_ctrl_inst|Add9~24 (
// Equation(s):
// \vga_ctrl_inst|Add9~24_combout  = \vga_ctrl_inst|Add10~18_combout  $ (\vga_ctrl_inst|Add9~23  $ (!\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ))

	.dataa(\vga_ctrl_inst|Add10~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cin(\vga_ctrl_inst|Add9~23 ),
	.combout(\vga_ctrl_inst|Add9~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add9~24 .lut_mask = 16'h5AA5;
defparam \vga_ctrl_inst|Add9~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[2][7]~10 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[2][7]~10_combout  = \vga_ctrl_inst|Add6~18_combout  $ (((!\vga_ctrl_inst|Add6~20_combout  & \vga_ctrl_inst|Add6~16_combout )))

	.dataa(\vga_ctrl_inst|Add6~18_combout ),
	.datab(\vga_ctrl_inst|Add6~20_combout ),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Add6~16_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[2][7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[2][7]~10 .lut_mask = 16'h99AA;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[2][7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N4
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  = \vga_ctrl_inst|Add6~20_combout  $ (\vga_ctrl_inst|Mult0|mult_core|romout[2][7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Add6~20_combout ),
	.datad(\vga_ctrl_inst|Mult0|mult_core|romout[2][7]~10_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 .lut_mask = 16'h0FF0;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N0
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[1][11] (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[1][11]~combout  = (\vga_ctrl_inst|Add6~14_combout  & ((\vga_ctrl_inst|Add6~12_combout ) # ((\vga_ctrl_inst|Add6~8_combout  & \vga_ctrl_inst|Add6~10_combout ))))

	.dataa(\vga_ctrl_inst|Add6~14_combout ),
	.datab(\vga_ctrl_inst|Add6~8_combout ),
	.datac(\vga_ctrl_inst|Add6~12_combout ),
	.datad(\vga_ctrl_inst|Add6~10_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[1][11]~combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][11] .lut_mask = 16'hA8A0;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N20
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[1][10]~0 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[1][10]~0_combout  = (\vga_ctrl_inst|Add6~14_combout  & (!\vga_ctrl_inst|Add6~12_combout  & ((!\vga_ctrl_inst|Add6~10_combout ) # (!\vga_ctrl_inst|Add6~8_combout )))) # (!\vga_ctrl_inst|Add6~14_combout  & 
// (((\vga_ctrl_inst|Add6~12_combout  & \vga_ctrl_inst|Add6~10_combout ))))

	.dataa(\vga_ctrl_inst|Add6~14_combout ),
	.datab(\vga_ctrl_inst|Add6~8_combout ),
	.datac(\vga_ctrl_inst|Add6~12_combout ),
	.datad(\vga_ctrl_inst|Add6~10_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[1][10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][10]~0 .lut_mask = 16'h520A;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N16
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\vga_ctrl_inst|Mult0|mult_core|romout[1][10]~0_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # 
// (!\vga_ctrl_inst|Mult0|mult_core|romout[1][10]~0_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND)))
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (!\vga_ctrl_inst|Mult0|mult_core|romout[1][10]~0_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Mult0|mult_core|romout[1][10]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N18
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  $ (!\vga_ctrl_inst|Mult0|mult_core|romout[1][11]~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Mult0|mult_core|romout[1][11]~combout ),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'hF00F;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[2][6] (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[2][6]~combout  = \vga_ctrl_inst|Add6~20_combout  $ (\vga_ctrl_inst|Add6~16_combout )

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add6~20_combout ),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Add6~16_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[2][6]~combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[2][6] .lut_mask = 16'h33CC;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[2][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N28
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  = (\vga_ctrl_inst|Mult0|mult_core|romout[2][6]~combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// (\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  & VCC)) # (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )))) # (!\vga_ctrl_inst|Mult0|mult_core|romout[2][6]~combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) 
// # (GND)))))
// \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  = CARRY((\vga_ctrl_inst|Mult0|mult_core|romout[2][6]~combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// !\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\vga_ctrl_inst|Mult0|mult_core|romout[2][6]~combout  & ((!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ))))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|romout[2][6]~combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N30
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  = \vga_ctrl_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  $ (\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  
// $ (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h5AA5;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N22
cycloneive_lcell_comb \vga_ctrl_inst|Add4~22 (
// Equation(s):
// \vga_ctrl_inst|Add4~22_combout  = (\vga_ctrl_inst|Add3~12_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (\vga_ctrl_inst|Add4~21  & VCC)) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (!\vga_ctrl_inst|Add4~21 )))) # (!\vga_ctrl_inst|Add3~12_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & 
// (!\vga_ctrl_inst|Add4~21 )) # (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & ((\vga_ctrl_inst|Add4~21 ) # (GND)))))
// \vga_ctrl_inst|Add4~23  = CARRY((\vga_ctrl_inst|Add3~12_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & !\vga_ctrl_inst|Add4~21 )) # (!\vga_ctrl_inst|Add3~12_combout  & ((!\vga_ctrl_inst|Add4~21 ) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ))))

	.dataa(\vga_ctrl_inst|Add3~12_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add4~21 ),
	.combout(\vga_ctrl_inst|Add4~22_combout ),
	.cout(\vga_ctrl_inst|Add4~23 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add4~22 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N24
cycloneive_lcell_comb \vga_ctrl_inst|Add4~24 (
// Equation(s):
// \vga_ctrl_inst|Add4~24_combout  = \vga_ctrl_inst|Add3~12_combout  $ (\vga_ctrl_inst|Add4~23  $ (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ))

	.dataa(\vga_ctrl_inst|Add3~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cin(\vga_ctrl_inst|Add4~23 ),
	.combout(\vga_ctrl_inst|Add4~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add4~24 .lut_mask = 16'h5AA5;
defparam \vga_ctrl_inst|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N18
cycloneive_lcell_comb \vga_ctrl_inst|Mult4|mult_core|romout[1][11] (
// Equation(s):
// \vga_ctrl_inst|Mult4|mult_core|romout[1][11]~combout  = (\vga_ctrl_inst|Add11~14_combout  & ((\vga_ctrl_inst|Add11~12_combout ) # ((\vga_ctrl_inst|Add11~8_combout  & \vga_ctrl_inst|Add11~10_combout ))))

	.dataa(\vga_ctrl_inst|Add11~8_combout ),
	.datab(\vga_ctrl_inst|Add11~14_combout ),
	.datac(\vga_ctrl_inst|Add11~10_combout ),
	.datad(\vga_ctrl_inst|Add11~12_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult4|mult_core|romout[1][11]~combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult4|mult_core|romout[1][11] .lut_mask = 16'hCC80;
defparam \vga_ctrl_inst|Mult4|mult_core|romout[1][11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N24
cycloneive_lcell_comb \vga_ctrl_inst|Mult4|mult_core|romout[1][10]~0 (
// Equation(s):
// \vga_ctrl_inst|Mult4|mult_core|romout[1][10]~0_combout  = (\vga_ctrl_inst|Add11~14_combout  & (!\vga_ctrl_inst|Add11~12_combout  & ((!\vga_ctrl_inst|Add11~10_combout ) # (!\vga_ctrl_inst|Add11~8_combout )))) # (!\vga_ctrl_inst|Add11~14_combout  & 
// (((\vga_ctrl_inst|Add11~10_combout  & \vga_ctrl_inst|Add11~12_combout ))))

	.dataa(\vga_ctrl_inst|Add11~8_combout ),
	.datab(\vga_ctrl_inst|Add11~14_combout ),
	.datac(\vga_ctrl_inst|Add11~10_combout ),
	.datad(\vga_ctrl_inst|Add11~12_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult4|mult_core|romout[1][10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult4|mult_core|romout[1][10]~0 .lut_mask = 16'h304C;
defparam \vga_ctrl_inst|Mult4|mult_core|romout[1][10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N14
cycloneive_lcell_comb \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\vga_ctrl_inst|Mult4|mult_core|romout[1][10]~0_combout  & (!\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # 
// (!\vga_ctrl_inst|Mult4|mult_core|romout[1][10]~0_combout  & ((\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND)))
// \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((!\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (!\vga_ctrl_inst|Mult4|mult_core|romout[1][10]~0_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Mult4|mult_core|romout[1][10]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N16
cycloneive_lcell_comb \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~15  $ (!\vga_ctrl_inst|Mult4|mult_core|romout[1][11]~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Mult4|mult_core|romout[1][11]~combout ),
	.cin(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'hF00F;
defparam \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N22
cycloneive_lcell_comb \vga_ctrl_inst|Mult4|mult_core|romout[2][7]~10 (
// Equation(s):
// \vga_ctrl_inst|Mult4|mult_core|romout[2][7]~10_combout  = \vga_ctrl_inst|Add11~18_combout  $ (((!\vga_ctrl_inst|Add11~20_combout  & \vga_ctrl_inst|Add11~16_combout )))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add11~20_combout ),
	.datac(\vga_ctrl_inst|Add11~16_combout ),
	.datad(\vga_ctrl_inst|Add11~18_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult4|mult_core|romout[2][7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult4|mult_core|romout[2][7]~10 .lut_mask = 16'hCF30;
defparam \vga_ctrl_inst|Mult4|mult_core|romout[2][7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N28
cycloneive_lcell_comb \vga_ctrl_inst|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~0 (
// Equation(s):
// \vga_ctrl_inst|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  = \vga_ctrl_inst|Add11~20_combout  $ (\vga_ctrl_inst|Mult4|mult_core|romout[2][7]~10_combout )

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add11~20_combout ),
	.datac(\vga_ctrl_inst|Mult4|mult_core|romout[2][7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~0 .lut_mask = 16'h3C3C;
defparam \vga_ctrl_inst|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N8
cycloneive_lcell_comb \vga_ctrl_inst|Mult4|mult_core|romout[2][6] (
// Equation(s):
// \vga_ctrl_inst|Mult4|mult_core|romout[2][6]~combout  = \vga_ctrl_inst|Add11~16_combout  $ (\vga_ctrl_inst|Add11~20_combout )

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add11~16_combout ),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Add11~20_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult4|mult_core|romout[2][6]~combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult4|mult_core|romout[2][6] .lut_mask = 16'h33CC;
defparam \vga_ctrl_inst|Mult4|mult_core|romout[2][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N16
cycloneive_lcell_comb \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  = (\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\vga_ctrl_inst|Mult4|mult_core|romout[2][6]~combout  & 
// (\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  & VCC)) # (!\vga_ctrl_inst|Mult4|mult_core|romout[2][6]~combout  & (!\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )))) # 
// (!\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\vga_ctrl_inst|Mult4|mult_core|romout[2][6]~combout  & (!\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # 
// (!\vga_ctrl_inst|Mult4|mult_core|romout[2][6]~combout  & ((\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  = CARRY((\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\vga_ctrl_inst|Mult4|mult_core|romout[2][6]~combout  & 
// !\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((!\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) 
// # (!\vga_ctrl_inst|Mult4|mult_core|romout[2][6]~combout ))))

	.dataa(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datab(\vga_ctrl_inst|Mult4|mult_core|romout[2][6]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ),
	.combout(\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N18
cycloneive_lcell_comb \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  = \vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  $ (\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  
// $ (!\vga_ctrl_inst|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ))

	.dataa(\vga_ctrl_inst|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ),
	.cin(\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ),
	.combout(\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h5AA5;
defparam \vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneive_lcell_comb \vga_ctrl_inst|Add12~22 (
// Equation(s):
// \vga_ctrl_inst|Add12~22_combout  = (\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & ((\vga_ctrl_inst|Add10~18_combout  & (\vga_ctrl_inst|Add12~21  & VCC)) # (!\vga_ctrl_inst|Add10~18_combout  & 
// (!\vga_ctrl_inst|Add12~21 )))) # (!\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & ((\vga_ctrl_inst|Add10~18_combout  & (!\vga_ctrl_inst|Add12~21 )) # (!\vga_ctrl_inst|Add10~18_combout  & 
// ((\vga_ctrl_inst|Add12~21 ) # (GND)))))
// \vga_ctrl_inst|Add12~23  = CARRY((\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (!\vga_ctrl_inst|Add10~18_combout  & !\vga_ctrl_inst|Add12~21 )) # 
// (!\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & ((!\vga_ctrl_inst|Add12~21 ) # (!\vga_ctrl_inst|Add10~18_combout ))))

	.dataa(\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datab(\vga_ctrl_inst|Add10~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add12~21 ),
	.combout(\vga_ctrl_inst|Add12~22_combout ),
	.cout(\vga_ctrl_inst|Add12~23 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add12~22 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add12~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneive_lcell_comb \vga_ctrl_inst|Add12~24 (
// Equation(s):
// \vga_ctrl_inst|Add12~24_combout  = \vga_ctrl_inst|Add10~18_combout  $ (\vga_ctrl_inst|Add12~23  $ (!\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add10~18_combout ),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cin(\vga_ctrl_inst|Add12~23 ),
	.combout(\vga_ctrl_inst|Add12~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add12~24 .lut_mask = 16'h3CC3;
defparam \vga_ctrl_inst|Add12~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N28
cycloneive_lcell_comb \vga_ctrl_inst|Add2~22 (
// Equation(s):
// \vga_ctrl_inst|Add2~22_combout  = (\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & ((\vga_ctrl_inst|Add10~18_combout  & (\vga_ctrl_inst|Add2~21  & VCC)) # (!\vga_ctrl_inst|Add10~18_combout  & 
// (!\vga_ctrl_inst|Add2~21 )))) # (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & ((\vga_ctrl_inst|Add10~18_combout  & (!\vga_ctrl_inst|Add2~21 )) # (!\vga_ctrl_inst|Add10~18_combout  & ((\vga_ctrl_inst|Add2~21 
// ) # (GND)))))
// \vga_ctrl_inst|Add2~23  = CARRY((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (!\vga_ctrl_inst|Add10~18_combout  & !\vga_ctrl_inst|Add2~21 )) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & ((!\vga_ctrl_inst|Add2~21 ) # (!\vga_ctrl_inst|Add10~18_combout ))))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datab(\vga_ctrl_inst|Add10~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~21 ),
	.combout(\vga_ctrl_inst|Add2~22_combout ),
	.cout(\vga_ctrl_inst|Add2~23 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~22 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N30
cycloneive_lcell_comb \vga_ctrl_inst|Add2~24 (
// Equation(s):
// \vga_ctrl_inst|Add2~24_combout  = \vga_ctrl_inst|Add10~18_combout  $ (\vga_ctrl_inst|Add2~23  $ (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add10~18_combout ),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cin(\vga_ctrl_inst|Add2~23 ),
	.combout(\vga_ctrl_inst|Add2~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~24 .lut_mask = 16'h3CC3;
defparam \vga_ctrl_inst|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N22
cycloneive_lcell_comb \vga_ctrl_inst|Add7~22 (
// Equation(s):
// \vga_ctrl_inst|Add7~22_combout  = (\vga_ctrl_inst|Add5~16_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (\vga_ctrl_inst|Add7~21  & VCC)) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (!\vga_ctrl_inst|Add7~21 )))) # (!\vga_ctrl_inst|Add5~16_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & 
// (!\vga_ctrl_inst|Add7~21 )) # (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & ((\vga_ctrl_inst|Add7~21 ) # (GND)))))
// \vga_ctrl_inst|Add7~23  = CARRY((\vga_ctrl_inst|Add5~16_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & !\vga_ctrl_inst|Add7~21 )) # (!\vga_ctrl_inst|Add5~16_combout  & ((!\vga_ctrl_inst|Add7~21 ) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ))))

	.dataa(\vga_ctrl_inst|Add5~16_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add7~21 ),
	.combout(\vga_ctrl_inst|Add7~22_combout ),
	.cout(\vga_ctrl_inst|Add7~23 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add7~22 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add7~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N24
cycloneive_lcell_comb \vga_ctrl_inst|Add7~24 (
// Equation(s):
// \vga_ctrl_inst|Add7~24_combout  = \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  $ (\vga_ctrl_inst|Add7~23  $ (!\vga_ctrl_inst|Add5~16_combout ))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Add5~16_combout ),
	.cin(\vga_ctrl_inst|Add7~23 ),
	.combout(\vga_ctrl_inst|Add7~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add7~24 .lut_mask = 16'h5AA5;
defparam \vga_ctrl_inst|Add7~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneive_lcell_comb \vga_ctrl_inst|Mux1~0 (
// Equation(s):
// \vga_ctrl_inst|Mux1~0_combout  = (\vga_ctrl_inst|addr[14]~6_combout  & (((\vga_ctrl_inst|addr[14]~8_combout ) # (\vga_ctrl_inst|Add7~24_combout )))) # (!\vga_ctrl_inst|addr[14]~6_combout  & (\vga_ctrl_inst|Add2~24_combout  & 
// (!\vga_ctrl_inst|addr[14]~8_combout )))

	.dataa(\vga_ctrl_inst|addr[14]~6_combout ),
	.datab(\vga_ctrl_inst|Add2~24_combout ),
	.datac(\vga_ctrl_inst|addr[14]~8_combout ),
	.datad(\vga_ctrl_inst|Add7~24_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux1~0 .lut_mask = 16'hAEA4;
defparam \vga_ctrl_inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cycloneive_lcell_comb \vga_ctrl_inst|Mux1~1 (
// Equation(s):
// \vga_ctrl_inst|Mux1~1_combout  = (\vga_ctrl_inst|addr[14]~8_combout  & ((\vga_ctrl_inst|Mux1~0_combout  & (\vga_ctrl_inst|Add4~24_combout )) # (!\vga_ctrl_inst|Mux1~0_combout  & ((\vga_ctrl_inst|Add12~24_combout ))))) # (!\vga_ctrl_inst|addr[14]~8_combout 
//  & (((\vga_ctrl_inst|Mux1~0_combout ))))

	.dataa(\vga_ctrl_inst|Add4~24_combout ),
	.datab(\vga_ctrl_inst|Add12~24_combout ),
	.datac(\vga_ctrl_inst|addr[14]~8_combout ),
	.datad(\vga_ctrl_inst|Mux1~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux1~1 .lut_mask = 16'hAFC0;
defparam \vga_ctrl_inst|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cycloneive_lcell_comb \vga_ctrl_inst|Mux1~2 (
// Equation(s):
// \vga_ctrl_inst|Mux1~2_combout  = (\vga_ctrl_inst|Mux2~0_combout  & (!\vga_ctrl_inst|addr[14]~10_combout  & (\vga_ctrl_inst|Add9~24_combout ))) # (!\vga_ctrl_inst|Mux2~0_combout  & ((\vga_ctrl_inst|Mux1~1_combout ) # ((!\vga_ctrl_inst|addr[14]~10_combout  
// & \vga_ctrl_inst|Add9~24_combout ))))

	.dataa(\vga_ctrl_inst|Mux2~0_combout ),
	.datab(\vga_ctrl_inst|addr[14]~10_combout ),
	.datac(\vga_ctrl_inst|Add9~24_combout ),
	.datad(\vga_ctrl_inst|Mux1~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux1~2 .lut_mask = 16'h7530;
defparam \vga_ctrl_inst|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N21
dffeas \vga_ctrl_inst|addr[15] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Mux1~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|addr[14]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[15] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cycloneive_lcell_comb \vga_ctrl_inst|Mux2~1 (
// Equation(s):
// \vga_ctrl_inst|Mux2~1_combout  = (\vga_ctrl_inst|addr[14]~8_combout  & ((\vga_ctrl_inst|Add12~22_combout ) # ((\vga_ctrl_inst|addr[14]~6_combout )))) # (!\vga_ctrl_inst|addr[14]~8_combout  & (((\vga_ctrl_inst|Add2~22_combout  & 
// !\vga_ctrl_inst|addr[14]~6_combout ))))

	.dataa(\vga_ctrl_inst|Add12~22_combout ),
	.datab(\vga_ctrl_inst|Add2~22_combout ),
	.datac(\vga_ctrl_inst|addr[14]~8_combout ),
	.datad(\vga_ctrl_inst|addr[14]~6_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux2~1 .lut_mask = 16'hF0AC;
defparam \vga_ctrl_inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
cycloneive_lcell_comb \vga_ctrl_inst|Mux2~2 (
// Equation(s):
// \vga_ctrl_inst|Mux2~2_combout  = (\vga_ctrl_inst|addr[14]~6_combout  & ((\vga_ctrl_inst|Mux2~1_combout  & (\vga_ctrl_inst|Add4~22_combout )) # (!\vga_ctrl_inst|Mux2~1_combout  & ((\vga_ctrl_inst|Add7~22_combout ))))) # (!\vga_ctrl_inst|addr[14]~6_combout  
// & (((\vga_ctrl_inst|Mux2~1_combout ))))

	.dataa(\vga_ctrl_inst|Add4~22_combout ),
	.datab(\vga_ctrl_inst|Add7~22_combout ),
	.datac(\vga_ctrl_inst|addr[14]~6_combout ),
	.datad(\vga_ctrl_inst|Mux2~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux2~2 .lut_mask = 16'hAFC0;
defparam \vga_ctrl_inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cycloneive_lcell_comb \vga_ctrl_inst|Mux2~3 (
// Equation(s):
// \vga_ctrl_inst|Mux2~3_combout  = (\vga_ctrl_inst|Add9~22_combout  & (((\vga_ctrl_inst|Mux2~2_combout  & !\vga_ctrl_inst|Mux2~0_combout )) # (!\vga_ctrl_inst|addr[14]~10_combout ))) # (!\vga_ctrl_inst|Add9~22_combout  & (((\vga_ctrl_inst|Mux2~2_combout  & 
// !\vga_ctrl_inst|Mux2~0_combout ))))

	.dataa(\vga_ctrl_inst|Add9~22_combout ),
	.datab(\vga_ctrl_inst|addr[14]~10_combout ),
	.datac(\vga_ctrl_inst|Mux2~2_combout ),
	.datad(\vga_ctrl_inst|Mux2~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux2~3 .lut_mask = 16'h22F2;
defparam \vga_ctrl_inst|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N15
dffeas \vga_ctrl_inst|addr[14] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|addr[14]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[14] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneive_lcell_comb \rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~0 (
// Equation(s):
// \rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~0_combout  = (!\vga_ctrl_inst|addr [13] & (!\vga_ctrl_inst|addr [15] & \vga_ctrl_inst|addr [14]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|addr [13]),
	.datac(\vga_ctrl_inst|addr [15]),
	.datad(\vga_ctrl_inst|addr [14]),
	.cin(gnd),
	.combout(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~0 .lut_mask = 16'h0300;
defparam \rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneive_lcell_comb \vga_ctrl_inst|Mux16~0 (
// Equation(s):
// \vga_ctrl_inst|Mux16~0_combout  = (\vga_ctrl_inst|cnt1 [0] & ((!\pulse_cnt_inst|pulse_cnt [0]) # (!\pulse_cnt_inst|pulse_cnt [1])))

	.dataa(gnd),
	.datab(\pulse_cnt_inst|pulse_cnt [1]),
	.datac(\pulse_cnt_inst|pulse_cnt [0]),
	.datad(\vga_ctrl_inst|cnt1 [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux16~0 .lut_mask = 16'h3F00;
defparam \vga_ctrl_inst|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneive_lcell_comb \vga_ctrl_inst|addr[0]~14 (
// Equation(s):
// \vga_ctrl_inst|addr[0]~14_combout  = (\pulse_cnt_inst|pulse_cnt [1] & (((\vga_ctrl_inst|valid~3_combout ) # (\pulse_cnt_inst|pulse_cnt [0])))) # (!\pulse_cnt_inst|pulse_cnt [1] & (\vga_ctrl_inst|valid~6_combout  & ((\pulse_cnt_inst|pulse_cnt [0]))))

	.dataa(\vga_ctrl_inst|valid~6_combout ),
	.datab(\vga_ctrl_inst|valid~3_combout ),
	.datac(\pulse_cnt_inst|pulse_cnt [1]),
	.datad(\pulse_cnt_inst|pulse_cnt [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[0]~14 .lut_mask = 16'hFAC0;
defparam \vga_ctrl_inst|addr[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneive_lcell_comb \vga_ctrl_inst|addr[0]~22 (
// Equation(s):
// \vga_ctrl_inst|addr[0]~22_combout  = (\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked  & (\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q  & ((\vga_ctrl_inst|always3~4_combout ) # (\vga_ctrl_inst|addr[0]~14_combout ))))

	.dataa(\vga_ctrl_inst|always3~4_combout ),
	.datab(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\vga_ctrl_inst|addr[0]~14_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[0]~22 .lut_mask = 16'hC080;
defparam \vga_ctrl_inst|addr[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneive_lcell_comb \vga_ctrl_inst|addr[0]~23 (
// Equation(s):
// \vga_ctrl_inst|addr[0]~23_combout  = (\pulse_cnt_inst|pulse_cnt [1] & (((\vga_ctrl_inst|addr[0]~14_combout )))) # (!\pulse_cnt_inst|pulse_cnt [1] & (!\vga_ctrl_inst|always3~14_combout  & ((\vga_ctrl_inst|addr[0]~14_combout ) # (!\pulse_cnt_inst|pulse_cnt 
// [0]))))

	.dataa(\pulse_cnt_inst|pulse_cnt [0]),
	.datab(\vga_ctrl_inst|always3~14_combout ),
	.datac(\pulse_cnt_inst|pulse_cnt [1]),
	.datad(\vga_ctrl_inst|addr[0]~14_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[0]~23 .lut_mask = 16'hF301;
defparam \vga_ctrl_inst|addr[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneive_lcell_comb \vga_ctrl_inst|addr[0]~15 (
// Equation(s):
// \vga_ctrl_inst|addr[0]~15_combout  = (!\vga_ctrl_inst|Mux0~0_combout  & (\vga_ctrl_inst|addr[0]~22_combout  & \vga_ctrl_inst|addr[0]~23_combout ))

	.dataa(\vga_ctrl_inst|Mux0~0_combout ),
	.datab(gnd),
	.datac(\vga_ctrl_inst|addr[0]~22_combout ),
	.datad(\vga_ctrl_inst|addr[0]~23_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[0]~15 .lut_mask = 16'h5000;
defparam \vga_ctrl_inst|addr[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N29
dffeas \vga_ctrl_inst|addr[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Mux16~0_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|addr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[0] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \vga_ctrl_inst|Mux15~0 (
// Equation(s):
// \vga_ctrl_inst|Mux15~0_combout  = (\vga_ctrl_inst|cnt1 [1] & ((!\pulse_cnt_inst|pulse_cnt [0]) # (!\pulse_cnt_inst|pulse_cnt [1])))

	.dataa(\pulse_cnt_inst|pulse_cnt [1]),
	.datab(\vga_ctrl_inst|cnt1 [1]),
	.datac(gnd),
	.datad(\pulse_cnt_inst|pulse_cnt [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux15~0 .lut_mask = 16'h44CC;
defparam \vga_ctrl_inst|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N23
dffeas \vga_ctrl_inst|addr[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_inst|Mux15~0_combout ),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_ctrl_inst|addr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[1] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cycloneive_lcell_comb \vga_ctrl_inst|addr[2]~16 (
// Equation(s):
// \vga_ctrl_inst|addr[2]~16_combout  = (\pulse_cnt_inst|pulse_cnt [1] & (((\vga_ctrl_inst|valid~3_combout )))) # (!\pulse_cnt_inst|pulse_cnt [1] & (\vga_ctrl_inst|always3~4_combout  & ((!\vga_ctrl_inst|always3~14_combout ))))

	.dataa(\vga_ctrl_inst|always3~4_combout ),
	.datab(\vga_ctrl_inst|valid~3_combout ),
	.datac(\pulse_cnt_inst|pulse_cnt [1]),
	.datad(\vga_ctrl_inst|always3~14_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[2]~16 .lut_mask = 16'hC0CA;
defparam \vga_ctrl_inst|addr[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneive_lcell_comb \vga_ctrl_inst|addr[2]~17 (
// Equation(s):
// \vga_ctrl_inst|addr[2]~17_combout  = (\clk_gen_inst|altpll_component|auto_generated|locked~combout  & (((\pulse_cnt_inst|pulse_cnt [0])))) # (!\clk_gen_inst|altpll_component|auto_generated|locked~combout  & ((\pulse_cnt_inst|pulse_cnt [0] & 
// ((\vga_ctrl_inst|Mux0~0_combout ))) # (!\pulse_cnt_inst|pulse_cnt [0] & (\vga_ctrl_inst|addr[2]~16_combout  & !\vga_ctrl_inst|Mux0~0_combout ))))

	.dataa(\vga_ctrl_inst|addr[2]~16_combout ),
	.datab(\clk_gen_inst|altpll_component|auto_generated|locked~combout ),
	.datac(\pulse_cnt_inst|pulse_cnt [0]),
	.datad(\vga_ctrl_inst|Mux0~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[2]~17 .lut_mask = 16'hF0C2;
defparam \vga_ctrl_inst|addr[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneive_lcell_comb \vga_ctrl_inst|addr[2]~19 (
// Equation(s):
// \vga_ctrl_inst|addr[2]~19_combout  = (\pulse_cnt_inst|pulse_cnt [0] & (\pulse_cnt_inst|pulse_cnt [1] & !\vga_ctrl_inst|addr[2]~17_combout )) # (!\pulse_cnt_inst|pulse_cnt [0] & ((\vga_ctrl_inst|addr[2]~17_combout )))

	.dataa(\pulse_cnt_inst|pulse_cnt [1]),
	.datab(gnd),
	.datac(\pulse_cnt_inst|pulse_cnt [0]),
	.datad(\vga_ctrl_inst|addr[2]~17_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[2]~19 .lut_mask = 16'h0FA0;
defparam \vga_ctrl_inst|addr[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneive_lcell_comb \vga_ctrl_inst|addr[2]~18 (
// Equation(s):
// \vga_ctrl_inst|addr[2]~18_combout  = (\pulse_cnt_inst|pulse_cnt [0] & (\vga_ctrl_inst|addr~11_combout  & (!\pulse_cnt_inst|pulse_cnt [1] & !\vga_ctrl_inst|addr[2]~17_combout ))) # (!\pulse_cnt_inst|pulse_cnt [0] & (((\vga_ctrl_inst|addr[2]~17_combout ))))

	.dataa(\pulse_cnt_inst|pulse_cnt [0]),
	.datab(\vga_ctrl_inst|addr~11_combout ),
	.datac(\pulse_cnt_inst|pulse_cnt [1]),
	.datad(\vga_ctrl_inst|addr[2]~17_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[2]~18 .lut_mask = 16'h5508;
defparam \vga_ctrl_inst|addr[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \vga_ctrl_inst|addr[2]~20 (
// Equation(s):
// \vga_ctrl_inst|addr[2]~20_combout  = (\vga_ctrl_inst|addr[2]~18_combout  & (\vga_ctrl_inst|cnt1 [2] $ ((\vga_ctrl_inst|addr[2]~19_combout )))) # (!\vga_ctrl_inst|addr[2]~18_combout  & (((!\vga_ctrl_inst|addr[2]~19_combout  & \vga_ctrl_inst|addr [2]))))

	.dataa(\vga_ctrl_inst|cnt1 [2]),
	.datab(\vga_ctrl_inst|addr[2]~19_combout ),
	.datac(\vga_ctrl_inst|addr [2]),
	.datad(\vga_ctrl_inst|addr[2]~18_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[2]~20 .lut_mask = 16'h6630;
defparam \vga_ctrl_inst|addr[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N11
dffeas \vga_ctrl_inst|addr[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr[2]~20_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[2] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cycloneive_lcell_comb \vga_ctrl_inst|Mux13~0 (
// Equation(s):
// \vga_ctrl_inst|Mux13~0_combout  = (\vga_ctrl_inst|addr[14]~6_combout  & (((\vga_ctrl_inst|addr[14]~8_combout )))) # (!\vga_ctrl_inst|addr[14]~6_combout  & ((\vga_ctrl_inst|addr[14]~8_combout  & (\vga_ctrl_inst|Add12~0_combout )) # 
// (!\vga_ctrl_inst|addr[14]~8_combout  & ((\vga_ctrl_inst|Add2~0_combout )))))

	.dataa(\vga_ctrl_inst|addr[14]~6_combout ),
	.datab(\vga_ctrl_inst|Add12~0_combout ),
	.datac(\vga_ctrl_inst|addr[14]~8_combout ),
	.datad(\vga_ctrl_inst|Add2~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux13~0 .lut_mask = 16'hE5E0;
defparam \vga_ctrl_inst|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cycloneive_lcell_comb \vga_ctrl_inst|Mux13~1 (
// Equation(s):
// \vga_ctrl_inst|Mux13~1_combout  = (\vga_ctrl_inst|addr[14]~6_combout  & ((\vga_ctrl_inst|Mux13~0_combout  & ((\vga_ctrl_inst|Add4~0_combout ))) # (!\vga_ctrl_inst|Mux13~0_combout  & (\vga_ctrl_inst|Add7~0_combout )))) # (!\vga_ctrl_inst|addr[14]~6_combout 
//  & (((\vga_ctrl_inst|Mux13~0_combout ))))

	.dataa(\vga_ctrl_inst|Add7~0_combout ),
	.datab(\vga_ctrl_inst|Add4~0_combout ),
	.datac(\vga_ctrl_inst|addr[14]~6_combout ),
	.datad(\vga_ctrl_inst|Mux13~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux13~1 .lut_mask = 16'hCFA0;
defparam \vga_ctrl_inst|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
cycloneive_lcell_comb \vga_ctrl_inst|Mux13~2 (
// Equation(s):
// \vga_ctrl_inst|Mux13~2_combout  = (\vga_ctrl_inst|Add9~0_combout  & (((\vga_ctrl_inst|Mux13~1_combout  & !\vga_ctrl_inst|Mux2~0_combout )) # (!\vga_ctrl_inst|addr[14]~10_combout ))) # (!\vga_ctrl_inst|Add9~0_combout  & (((\vga_ctrl_inst|Mux13~1_combout  & 
// !\vga_ctrl_inst|Mux2~0_combout ))))

	.dataa(\vga_ctrl_inst|Add9~0_combout ),
	.datab(\vga_ctrl_inst|addr[14]~10_combout ),
	.datac(\vga_ctrl_inst|Mux13~1_combout ),
	.datad(\vga_ctrl_inst|Mux2~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux13~2 .lut_mask = 16'h22F2;
defparam \vga_ctrl_inst|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N7
dffeas \vga_ctrl_inst|addr[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Mux13~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|addr[14]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[3] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cycloneive_lcell_comb \vga_ctrl_inst|Mux12~0 (
// Equation(s):
// \vga_ctrl_inst|Mux12~0_combout  = (\vga_ctrl_inst|addr[14]~8_combout  & (((\vga_ctrl_inst|addr[14]~6_combout )))) # (!\vga_ctrl_inst|addr[14]~8_combout  & ((\vga_ctrl_inst|addr[14]~6_combout  & (\vga_ctrl_inst|Add7~2_combout )) # 
// (!\vga_ctrl_inst|addr[14]~6_combout  & ((\vga_ctrl_inst|Add2~2_combout )))))

	.dataa(\vga_ctrl_inst|Add7~2_combout ),
	.datab(\vga_ctrl_inst|Add2~2_combout ),
	.datac(\vga_ctrl_inst|addr[14]~8_combout ),
	.datad(\vga_ctrl_inst|addr[14]~6_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux12~0 .lut_mask = 16'hFA0C;
defparam \vga_ctrl_inst|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cycloneive_lcell_comb \vga_ctrl_inst|Mux12~1 (
// Equation(s):
// \vga_ctrl_inst|Mux12~1_combout  = (\vga_ctrl_inst|addr[14]~8_combout  & ((\vga_ctrl_inst|Mux12~0_combout  & (\vga_ctrl_inst|Add4~2_combout )) # (!\vga_ctrl_inst|Mux12~0_combout  & ((\vga_ctrl_inst|Add12~2_combout ))))) # 
// (!\vga_ctrl_inst|addr[14]~8_combout  & (((\vga_ctrl_inst|Mux12~0_combout ))))

	.dataa(\vga_ctrl_inst|Add4~2_combout ),
	.datab(\vga_ctrl_inst|Add12~2_combout ),
	.datac(\vga_ctrl_inst|addr[14]~8_combout ),
	.datad(\vga_ctrl_inst|Mux12~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux12~1 .lut_mask = 16'hAFC0;
defparam \vga_ctrl_inst|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneive_lcell_comb \vga_ctrl_inst|Mux12~2 (
// Equation(s):
// \vga_ctrl_inst|Mux12~2_combout  = (\vga_ctrl_inst|Add9~2_combout  & (((!\vga_ctrl_inst|Mux2~0_combout  & \vga_ctrl_inst|Mux12~1_combout )) # (!\vga_ctrl_inst|addr[14]~10_combout ))) # (!\vga_ctrl_inst|Add9~2_combout  & (((!\vga_ctrl_inst|Mux2~0_combout  & 
// \vga_ctrl_inst|Mux12~1_combout ))))

	.dataa(\vga_ctrl_inst|Add9~2_combout ),
	.datab(\vga_ctrl_inst|addr[14]~10_combout ),
	.datac(\vga_ctrl_inst|Mux2~0_combout ),
	.datad(\vga_ctrl_inst|Mux12~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux12~2 .lut_mask = 16'h2F22;
defparam \vga_ctrl_inst|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N17
dffeas \vga_ctrl_inst|addr[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Mux12~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|addr[14]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[4] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
cycloneive_lcell_comb \vga_ctrl_inst|Mux11~0 (
// Equation(s):
// \vga_ctrl_inst|Mux11~0_combout  = (\vga_ctrl_inst|addr[14]~8_combout  & (((\vga_ctrl_inst|Add12~4_combout ) # (\vga_ctrl_inst|addr[14]~6_combout )))) # (!\vga_ctrl_inst|addr[14]~8_combout  & (\vga_ctrl_inst|Add2~4_combout  & 
// ((!\vga_ctrl_inst|addr[14]~6_combout ))))

	.dataa(\vga_ctrl_inst|Add2~4_combout ),
	.datab(\vga_ctrl_inst|Add12~4_combout ),
	.datac(\vga_ctrl_inst|addr[14]~8_combout ),
	.datad(\vga_ctrl_inst|addr[14]~6_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux11~0 .lut_mask = 16'hF0CA;
defparam \vga_ctrl_inst|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cycloneive_lcell_comb \vga_ctrl_inst|Mux11~1 (
// Equation(s):
// \vga_ctrl_inst|Mux11~1_combout  = (\vga_ctrl_inst|addr[14]~6_combout  & ((\vga_ctrl_inst|Mux11~0_combout  & ((\vga_ctrl_inst|Add4~4_combout ))) # (!\vga_ctrl_inst|Mux11~0_combout  & (\vga_ctrl_inst|Add7~4_combout )))) # (!\vga_ctrl_inst|addr[14]~6_combout 
//  & (((\vga_ctrl_inst|Mux11~0_combout ))))

	.dataa(\vga_ctrl_inst|Add7~4_combout ),
	.datab(\vga_ctrl_inst|addr[14]~6_combout ),
	.datac(\vga_ctrl_inst|Add4~4_combout ),
	.datad(\vga_ctrl_inst|Mux11~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux11~1 .lut_mask = 16'hF388;
defparam \vga_ctrl_inst|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cycloneive_lcell_comb \vga_ctrl_inst|Mux11~2 (
// Equation(s):
// \vga_ctrl_inst|Mux11~2_combout  = (\vga_ctrl_inst|Add9~4_combout  & (((!\vga_ctrl_inst|Mux2~0_combout  & \vga_ctrl_inst|Mux11~1_combout )) # (!\vga_ctrl_inst|addr[14]~10_combout ))) # (!\vga_ctrl_inst|Add9~4_combout  & (((!\vga_ctrl_inst|Mux2~0_combout  & 
// \vga_ctrl_inst|Mux11~1_combout ))))

	.dataa(\vga_ctrl_inst|Add9~4_combout ),
	.datab(\vga_ctrl_inst|addr[14]~10_combout ),
	.datac(\vga_ctrl_inst|Mux2~0_combout ),
	.datad(\vga_ctrl_inst|Mux11~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux11~2 .lut_mask = 16'h2F22;
defparam \vga_ctrl_inst|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N31
dffeas \vga_ctrl_inst|addr[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Mux11~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|addr[14]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[5] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneive_lcell_comb \vga_ctrl_inst|Mux10~0 (
// Equation(s):
// \vga_ctrl_inst|Mux10~0_combout  = (\vga_ctrl_inst|addr[14]~8_combout  & (((\vga_ctrl_inst|addr[14]~6_combout )))) # (!\vga_ctrl_inst|addr[14]~8_combout  & ((\vga_ctrl_inst|addr[14]~6_combout  & (\vga_ctrl_inst|Add7~6_combout )) # 
// (!\vga_ctrl_inst|addr[14]~6_combout  & ((\vga_ctrl_inst|Add2~6_combout )))))

	.dataa(\vga_ctrl_inst|Add7~6_combout ),
	.datab(\vga_ctrl_inst|Add2~6_combout ),
	.datac(\vga_ctrl_inst|addr[14]~8_combout ),
	.datad(\vga_ctrl_inst|addr[14]~6_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux10~0 .lut_mask = 16'hFA0C;
defparam \vga_ctrl_inst|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneive_lcell_comb \vga_ctrl_inst|Mux10~1 (
// Equation(s):
// \vga_ctrl_inst|Mux10~1_combout  = (\vga_ctrl_inst|addr[14]~8_combout  & ((\vga_ctrl_inst|Mux10~0_combout  & ((\vga_ctrl_inst|Add4~6_combout ))) # (!\vga_ctrl_inst|Mux10~0_combout  & (\vga_ctrl_inst|Add12~6_combout )))) # 
// (!\vga_ctrl_inst|addr[14]~8_combout  & (((\vga_ctrl_inst|Mux10~0_combout ))))

	.dataa(\vga_ctrl_inst|Add12~6_combout ),
	.datab(\vga_ctrl_inst|addr[14]~8_combout ),
	.datac(\vga_ctrl_inst|Add4~6_combout ),
	.datad(\vga_ctrl_inst|Mux10~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux10~1 .lut_mask = 16'hF388;
defparam \vga_ctrl_inst|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cycloneive_lcell_comb \vga_ctrl_inst|Mux10~2 (
// Equation(s):
// \vga_ctrl_inst|Mux10~2_combout  = (\vga_ctrl_inst|Mux2~0_combout  & (!\vga_ctrl_inst|addr[14]~10_combout  & (\vga_ctrl_inst|Add9~6_combout ))) # (!\vga_ctrl_inst|Mux2~0_combout  & ((\vga_ctrl_inst|Mux10~1_combout ) # ((!\vga_ctrl_inst|addr[14]~10_combout  
// & \vga_ctrl_inst|Add9~6_combout ))))

	.dataa(\vga_ctrl_inst|Mux2~0_combout ),
	.datab(\vga_ctrl_inst|addr[14]~10_combout ),
	.datac(\vga_ctrl_inst|Add9~6_combout ),
	.datad(\vga_ctrl_inst|Mux10~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux10~2 .lut_mask = 16'h7530;
defparam \vga_ctrl_inst|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N27
dffeas \vga_ctrl_inst|addr[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Mux10~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|addr[14]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[6] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneive_lcell_comb \vga_ctrl_inst|Mux9~0 (
// Equation(s):
// \vga_ctrl_inst|Mux9~0_combout  = (\vga_ctrl_inst|addr[14]~8_combout  & ((\vga_ctrl_inst|Add12~8_combout ) # ((\vga_ctrl_inst|addr[14]~6_combout )))) # (!\vga_ctrl_inst|addr[14]~8_combout  & (((\vga_ctrl_inst|Add2~8_combout  & 
// !\vga_ctrl_inst|addr[14]~6_combout ))))

	.dataa(\vga_ctrl_inst|Add12~8_combout ),
	.datab(\vga_ctrl_inst|Add2~8_combout ),
	.datac(\vga_ctrl_inst|addr[14]~8_combout ),
	.datad(\vga_ctrl_inst|addr[14]~6_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux9~0 .lut_mask = 16'hF0AC;
defparam \vga_ctrl_inst|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneive_lcell_comb \vga_ctrl_inst|Mux9~1 (
// Equation(s):
// \vga_ctrl_inst|Mux9~1_combout  = (\vga_ctrl_inst|addr[14]~6_combout  & ((\vga_ctrl_inst|Mux9~0_combout  & ((\vga_ctrl_inst|Add4~8_combout ))) # (!\vga_ctrl_inst|Mux9~0_combout  & (\vga_ctrl_inst|Add7~8_combout )))) # (!\vga_ctrl_inst|addr[14]~6_combout  & 
// (((\vga_ctrl_inst|Mux9~0_combout ))))

	.dataa(\vga_ctrl_inst|Add7~8_combout ),
	.datab(\vga_ctrl_inst|addr[14]~6_combout ),
	.datac(\vga_ctrl_inst|Add4~8_combout ),
	.datad(\vga_ctrl_inst|Mux9~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux9~1 .lut_mask = 16'hF388;
defparam \vga_ctrl_inst|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cycloneive_lcell_comb \vga_ctrl_inst|Mux9~2 (
// Equation(s):
// \vga_ctrl_inst|Mux9~2_combout  = (\vga_ctrl_inst|Add9~8_combout  & (((\vga_ctrl_inst|Mux9~1_combout  & !\vga_ctrl_inst|Mux2~0_combout )) # (!\vga_ctrl_inst|addr[14]~10_combout ))) # (!\vga_ctrl_inst|Add9~8_combout  & (((\vga_ctrl_inst|Mux9~1_combout  & 
// !\vga_ctrl_inst|Mux2~0_combout ))))

	.dataa(\vga_ctrl_inst|Add9~8_combout ),
	.datab(\vga_ctrl_inst|addr[14]~10_combout ),
	.datac(\vga_ctrl_inst|Mux9~1_combout ),
	.datad(\vga_ctrl_inst|Mux2~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux9~2 .lut_mask = 16'h22F2;
defparam \vga_ctrl_inst|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N9
dffeas \vga_ctrl_inst|addr[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Mux9~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|addr[14]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[7] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneive_lcell_comb \vga_ctrl_inst|Mux8~0 (
// Equation(s):
// \vga_ctrl_inst|Mux8~0_combout  = (\vga_ctrl_inst|addr[14]~8_combout  & (((\vga_ctrl_inst|addr[14]~6_combout )))) # (!\vga_ctrl_inst|addr[14]~8_combout  & ((\vga_ctrl_inst|addr[14]~6_combout  & (\vga_ctrl_inst|Add7~10_combout )) # 
// (!\vga_ctrl_inst|addr[14]~6_combout  & ((\vga_ctrl_inst|Add2~10_combout )))))

	.dataa(\vga_ctrl_inst|Add7~10_combout ),
	.datab(\vga_ctrl_inst|Add2~10_combout ),
	.datac(\vga_ctrl_inst|addr[14]~8_combout ),
	.datad(\vga_ctrl_inst|addr[14]~6_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux8~0 .lut_mask = 16'hFA0C;
defparam \vga_ctrl_inst|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneive_lcell_comb \vga_ctrl_inst|Mux8~1 (
// Equation(s):
// \vga_ctrl_inst|Mux8~1_combout  = (\vga_ctrl_inst|addr[14]~8_combout  & ((\vga_ctrl_inst|Mux8~0_combout  & ((\vga_ctrl_inst|Add4~10_combout ))) # (!\vga_ctrl_inst|Mux8~0_combout  & (\vga_ctrl_inst|Add12~10_combout )))) # (!\vga_ctrl_inst|addr[14]~8_combout 
//  & (((\vga_ctrl_inst|Mux8~0_combout ))))

	.dataa(\vga_ctrl_inst|Add12~10_combout ),
	.datab(\vga_ctrl_inst|addr[14]~8_combout ),
	.datac(\vga_ctrl_inst|Mux8~0_combout ),
	.datad(\vga_ctrl_inst|Add4~10_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux8~1 .lut_mask = 16'hF838;
defparam \vga_ctrl_inst|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cycloneive_lcell_comb \vga_ctrl_inst|Mux8~2 (
// Equation(s):
// \vga_ctrl_inst|Mux8~2_combout  = (\vga_ctrl_inst|Add9~10_combout  & (((!\vga_ctrl_inst|Mux2~0_combout  & \vga_ctrl_inst|Mux8~1_combout )) # (!\vga_ctrl_inst|addr[14]~10_combout ))) # (!\vga_ctrl_inst|Add9~10_combout  & (((!\vga_ctrl_inst|Mux2~0_combout  & 
// \vga_ctrl_inst|Mux8~1_combout ))))

	.dataa(\vga_ctrl_inst|Add9~10_combout ),
	.datab(\vga_ctrl_inst|addr[14]~10_combout ),
	.datac(\vga_ctrl_inst|Mux2~0_combout ),
	.datad(\vga_ctrl_inst|Mux8~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux8~2 .lut_mask = 16'h2F22;
defparam \vga_ctrl_inst|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N5
dffeas \vga_ctrl_inst|addr[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Mux8~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|addr[14]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[8] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneive_lcell_comb \vga_ctrl_inst|Mux7~0 (
// Equation(s):
// \vga_ctrl_inst|Mux7~0_combout  = (\vga_ctrl_inst|addr[14]~8_combout  & ((\vga_ctrl_inst|Add12~12_combout ) # ((\vga_ctrl_inst|addr[14]~6_combout )))) # (!\vga_ctrl_inst|addr[14]~8_combout  & (((\vga_ctrl_inst|Add2~12_combout  & 
// !\vga_ctrl_inst|addr[14]~6_combout ))))

	.dataa(\vga_ctrl_inst|Add12~12_combout ),
	.datab(\vga_ctrl_inst|Add2~12_combout ),
	.datac(\vga_ctrl_inst|addr[14]~8_combout ),
	.datad(\vga_ctrl_inst|addr[14]~6_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux7~0 .lut_mask = 16'hF0AC;
defparam \vga_ctrl_inst|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneive_lcell_comb \vga_ctrl_inst|Mux7~1 (
// Equation(s):
// \vga_ctrl_inst|Mux7~1_combout  = (\vga_ctrl_inst|addr[14]~6_combout  & ((\vga_ctrl_inst|Mux7~0_combout  & (\vga_ctrl_inst|Add4~12_combout )) # (!\vga_ctrl_inst|Mux7~0_combout  & ((\vga_ctrl_inst|Add7~12_combout ))))) # (!\vga_ctrl_inst|addr[14]~6_combout  
// & (((\vga_ctrl_inst|Mux7~0_combout ))))

	.dataa(\vga_ctrl_inst|Add4~12_combout ),
	.datab(\vga_ctrl_inst|addr[14]~6_combout ),
	.datac(\vga_ctrl_inst|Add7~12_combout ),
	.datad(\vga_ctrl_inst|Mux7~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux7~1 .lut_mask = 16'hBBC0;
defparam \vga_ctrl_inst|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneive_lcell_comb \vga_ctrl_inst|Mux7~2 (
// Equation(s):
// \vga_ctrl_inst|Mux7~2_combout  = (\vga_ctrl_inst|Add9~12_combout  & (((!\vga_ctrl_inst|Mux2~0_combout  & \vga_ctrl_inst|Mux7~1_combout )) # (!\vga_ctrl_inst|addr[14]~10_combout ))) # (!\vga_ctrl_inst|Add9~12_combout  & (((!\vga_ctrl_inst|Mux2~0_combout  & 
// \vga_ctrl_inst|Mux7~1_combout ))))

	.dataa(\vga_ctrl_inst|Add9~12_combout ),
	.datab(\vga_ctrl_inst|addr[14]~10_combout ),
	.datac(\vga_ctrl_inst|Mux2~0_combout ),
	.datad(\vga_ctrl_inst|Mux7~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux7~2 .lut_mask = 16'h2F22;
defparam \vga_ctrl_inst|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N15
dffeas \vga_ctrl_inst|addr[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Mux7~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|addr[14]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[9] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneive_lcell_comb \vga_ctrl_inst|Mux6~0 (
// Equation(s):
// \vga_ctrl_inst|Mux6~0_combout  = (\vga_ctrl_inst|addr[14]~8_combout  & (((\vga_ctrl_inst|addr[14]~6_combout )))) # (!\vga_ctrl_inst|addr[14]~8_combout  & ((\vga_ctrl_inst|addr[14]~6_combout  & ((\vga_ctrl_inst|Add7~14_combout ))) # 
// (!\vga_ctrl_inst|addr[14]~6_combout  & (\vga_ctrl_inst|Add2~14_combout ))))

	.dataa(\vga_ctrl_inst|Add2~14_combout ),
	.datab(\vga_ctrl_inst|Add7~14_combout ),
	.datac(\vga_ctrl_inst|addr[14]~8_combout ),
	.datad(\vga_ctrl_inst|addr[14]~6_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux6~0 .lut_mask = 16'hFC0A;
defparam \vga_ctrl_inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneive_lcell_comb \vga_ctrl_inst|Mux6~1 (
// Equation(s):
// \vga_ctrl_inst|Mux6~1_combout  = (\vga_ctrl_inst|addr[14]~8_combout  & ((\vga_ctrl_inst|Mux6~0_combout  & (\vga_ctrl_inst|Add4~14_combout )) # (!\vga_ctrl_inst|Mux6~0_combout  & ((\vga_ctrl_inst|Add12~14_combout ))))) # (!\vga_ctrl_inst|addr[14]~8_combout 
//  & (((\vga_ctrl_inst|Mux6~0_combout ))))

	.dataa(\vga_ctrl_inst|Add4~14_combout ),
	.datab(\vga_ctrl_inst|Add12~14_combout ),
	.datac(\vga_ctrl_inst|addr[14]~8_combout ),
	.datad(\vga_ctrl_inst|Mux6~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux6~1 .lut_mask = 16'hAFC0;
defparam \vga_ctrl_inst|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cycloneive_lcell_comb \vga_ctrl_inst|Mux6~2 (
// Equation(s):
// \vga_ctrl_inst|Mux6~2_combout  = (\vga_ctrl_inst|Mux2~0_combout  & (!\vga_ctrl_inst|addr[14]~10_combout  & (\vga_ctrl_inst|Add9~14_combout ))) # (!\vga_ctrl_inst|Mux2~0_combout  & ((\vga_ctrl_inst|Mux6~1_combout ) # ((!\vga_ctrl_inst|addr[14]~10_combout  
// & \vga_ctrl_inst|Add9~14_combout ))))

	.dataa(\vga_ctrl_inst|Mux2~0_combout ),
	.datab(\vga_ctrl_inst|addr[14]~10_combout ),
	.datac(\vga_ctrl_inst|Add9~14_combout ),
	.datad(\vga_ctrl_inst|Mux6~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux6~2 .lut_mask = 16'h7530;
defparam \vga_ctrl_inst|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N25
dffeas \vga_ctrl_inst|addr[10] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Mux6~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|addr[14]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[10] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneive_lcell_comb \vga_ctrl_inst|Mux5~0 (
// Equation(s):
// \vga_ctrl_inst|Mux5~0_combout  = (\vga_ctrl_inst|addr[14]~8_combout  & (((\vga_ctrl_inst|Add12~16_combout ) # (\vga_ctrl_inst|addr[14]~6_combout )))) # (!\vga_ctrl_inst|addr[14]~8_combout  & (\vga_ctrl_inst|Add2~16_combout  & 
// ((!\vga_ctrl_inst|addr[14]~6_combout ))))

	.dataa(\vga_ctrl_inst|Add2~16_combout ),
	.datab(\vga_ctrl_inst|Add12~16_combout ),
	.datac(\vga_ctrl_inst|addr[14]~8_combout ),
	.datad(\vga_ctrl_inst|addr[14]~6_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux5~0 .lut_mask = 16'hF0CA;
defparam \vga_ctrl_inst|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneive_lcell_comb \vga_ctrl_inst|Mux5~1 (
// Equation(s):
// \vga_ctrl_inst|Mux5~1_combout  = (\vga_ctrl_inst|Mux5~0_combout  & (((\vga_ctrl_inst|Add4~16_combout ) # (!\vga_ctrl_inst|addr[14]~6_combout )))) # (!\vga_ctrl_inst|Mux5~0_combout  & (\vga_ctrl_inst|Add7~16_combout  & ((\vga_ctrl_inst|addr[14]~6_combout 
// ))))

	.dataa(\vga_ctrl_inst|Add7~16_combout ),
	.datab(\vga_ctrl_inst|Add4~16_combout ),
	.datac(\vga_ctrl_inst|Mux5~0_combout ),
	.datad(\vga_ctrl_inst|addr[14]~6_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux5~1 .lut_mask = 16'hCAF0;
defparam \vga_ctrl_inst|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneive_lcell_comb \vga_ctrl_inst|Mux5~2 (
// Equation(s):
// \vga_ctrl_inst|Mux5~2_combout  = (\vga_ctrl_inst|Mux2~0_combout  & (!\vga_ctrl_inst|addr[14]~10_combout  & (\vga_ctrl_inst|Add9~16_combout ))) # (!\vga_ctrl_inst|Mux2~0_combout  & ((\vga_ctrl_inst|Mux5~1_combout ) # ((!\vga_ctrl_inst|addr[14]~10_combout  
// & \vga_ctrl_inst|Add9~16_combout ))))

	.dataa(\vga_ctrl_inst|Mux2~0_combout ),
	.datab(\vga_ctrl_inst|addr[14]~10_combout ),
	.datac(\vga_ctrl_inst|Add9~16_combout ),
	.datad(\vga_ctrl_inst|Mux5~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux5~2 .lut_mask = 16'h7530;
defparam \vga_ctrl_inst|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N13
dffeas \vga_ctrl_inst|addr[11] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Mux5~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|addr[14]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[11] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneive_lcell_comb \vga_ctrl_inst|Mux4~0 (
// Equation(s):
// \vga_ctrl_inst|Mux4~0_combout  = (\vga_ctrl_inst|addr[14]~8_combout  & (((\vga_ctrl_inst|addr[14]~6_combout )))) # (!\vga_ctrl_inst|addr[14]~8_combout  & ((\vga_ctrl_inst|addr[14]~6_combout  & (\vga_ctrl_inst|Add7~18_combout )) # 
// (!\vga_ctrl_inst|addr[14]~6_combout  & ((\vga_ctrl_inst|Add2~18_combout )))))

	.dataa(\vga_ctrl_inst|Add7~18_combout ),
	.datab(\vga_ctrl_inst|Add2~18_combout ),
	.datac(\vga_ctrl_inst|addr[14]~8_combout ),
	.datad(\vga_ctrl_inst|addr[14]~6_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux4~0 .lut_mask = 16'hFA0C;
defparam \vga_ctrl_inst|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneive_lcell_comb \vga_ctrl_inst|Mux4~1 (
// Equation(s):
// \vga_ctrl_inst|Mux4~1_combout  = (\vga_ctrl_inst|addr[14]~8_combout  & ((\vga_ctrl_inst|Mux4~0_combout  & (\vga_ctrl_inst|Add4~18_combout )) # (!\vga_ctrl_inst|Mux4~0_combout  & ((\vga_ctrl_inst|Add12~18_combout ))))) # (!\vga_ctrl_inst|addr[14]~8_combout 
//  & (((\vga_ctrl_inst|Mux4~0_combout ))))

	.dataa(\vga_ctrl_inst|Add4~18_combout ),
	.datab(\vga_ctrl_inst|Add12~18_combout ),
	.datac(\vga_ctrl_inst|addr[14]~8_combout ),
	.datad(\vga_ctrl_inst|Mux4~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux4~1 .lut_mask = 16'hAFC0;
defparam \vga_ctrl_inst|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneive_lcell_comb \vga_ctrl_inst|Mux4~2 (
// Equation(s):
// \vga_ctrl_inst|Mux4~2_combout  = (\vga_ctrl_inst|Add9~18_combout  & (((!\vga_ctrl_inst|Mux2~0_combout  & \vga_ctrl_inst|Mux4~1_combout )) # (!\vga_ctrl_inst|addr[14]~10_combout ))) # (!\vga_ctrl_inst|Add9~18_combout  & (((!\vga_ctrl_inst|Mux2~0_combout  & 
// \vga_ctrl_inst|Mux4~1_combout ))))

	.dataa(\vga_ctrl_inst|Add9~18_combout ),
	.datab(\vga_ctrl_inst|addr[14]~10_combout ),
	.datac(\vga_ctrl_inst|Mux2~0_combout ),
	.datad(\vga_ctrl_inst|Mux4~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mux4~2 .lut_mask = 16'h2F22;
defparam \vga_ctrl_inst|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N9
dffeas \vga_ctrl_inst|addr[12] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Mux4~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|addr[14]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[12] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y3_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'hFFFFFFFFFFFFFC0FFFFFFFFFFFE0FFFDFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFF1FFFDF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFF0FFFDFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFE87FFDF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFCA3FFDF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFF8F1FFDF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFF1F87FDF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFE3F87FDF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFC7FC207F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFF8FA51FFF87FFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'hFE0FFFFFFFFFFDF439FFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFCBFE8FFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFF7F7D0FFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFA9FFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFF3FC7FFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFBFFFEFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFF7FFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFF7FFBDFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFF7FFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFF6F3DBFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFF6F;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h1DBFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFF7F3FBFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFF7FBFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFBDEFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFDFFEFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFEFFDFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFBE7FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFEE1FFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFE3FFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFE2C7FFFFFFF87F;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFE2C7FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFE2C7FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFE2C7FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFE2C7FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFE2D7FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFAD7FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFF0FFE0FFFFFFFE2D7FFFFFFF87FF87FFFFFFFFFFFFFFFFFFFFE17FE0FFFFFFFE0C1FFFFFFF87FF43FFFFFFFFFFFFFFFFFFFFE07FE0FFFFFF7F1E3FBFFFFF87FF43FFFFFFFFFFFFFFFFFFFFE07FE0FFFFFF0000001FFFFF87FFC3FFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cycloneive_lcell_comb \rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~1 (
// Equation(s):
// \rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~1_combout  = (\vga_ctrl_inst|addr [13] & (!\vga_ctrl_inst|addr [15] & !\vga_ctrl_inst|addr [14]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|addr [13]),
	.datac(\vga_ctrl_inst|addr [15]),
	.datad(\vga_ctrl_inst|addr [14]),
	.cin(gnd),
	.combout(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~1 .lut_mask = 16'h000C;
defparam \rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'hFFFFFFFFFFFE17FE0FFFFFE0000001FFFFF87FFC3FFFFFFFFFFFFFFFFFFFFF0FFE0500FF83FFFFE07F80407FF87FFFFFFFFFFFFFFFFFFFFFFFFE0001FF8BFFFFE07F80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFCFFFFFFC7F80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFB7FFFFFB7F80007FFFFFFFFFFFFFFFFFFFFFFFFF0FFE0001E0CC00000CC180007FF87FFFFFFFFFFFFFFFFFFFFE0FFFFFE0DFF7FFFFFCFE83FFBFF83FFFFFFFFFFFFFFFFFFFFE07FEFFE1DFFFFFFFFFFE83FFBFF83FFFFFFFFFFFFFFFFFFFFE000000000C03B01FC070000000007FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFC;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000FFFFFFFFFFFFFFFFFFFF800000000000000000000000000000FFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFE1FFF000000001E03FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFF1FFF010080403F87FFFFFFFFFFFFFFFFFFE0FE3E0DBCFFFC3F1FA8215080103983FFFFFFFFFFFFFFFFFFE1D800000800003814002110805030C3FFFFFFFFFFFFFFFFFFE1880810000000F803C0211080003CC3FFFFFFFFFFFFFFFFFFE1800100010023F001FE0000000018C3FFFFFFFFFFFFFFFFFFE180000C00407FC1E1FF1F0F87C3E4C3FFFFFFFFFFFFFFFFFFE181E0E67B07BFC000FF6303E3C21DC3FFFFFFFFFFFFFFFFFFE1FE0C97020780;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h000000F3DDB37F07C3FFFFFFFFFFFFFFFFFFE1FE0E9703FF80000000FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FE0E9703FF87FFFFF8FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FC6EFF5BFF80000000FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFF80000008FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFF8003F008FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFF80080408FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFF80000208FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFF80000108FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFFC003B088FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE10000000000028F6878000000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h0000C3FFFFFFFFFFFFFFFFFFE00000000000000E7460000000000003FFFFFFFFFFFFFFFFFFE00000000000071C7C70000000000003FFFFFFFFFFFFFFFFFFE00000000000061C3A38000000000003FFFFFFFFFFFFFFFFFFE0000000000007181238000000000003FFFFFFFFFFFFFFFFFFE00001000000001C0E00000000400003FFFFFFFFFFFFFFFFFFFFFFE1FFFFFFC01C0C00FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFE20E1C5EFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFF8FF87FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFC3F07FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFC001FFFFFFFF83FFFFFFFFFF;
// synopsys translate_on

// Location: FF_X18_Y18_N1
dffeas \rom_ip_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_inst|addr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \rom_ip_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneive_lcell_comb \rom_ip_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \rom_ip_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = \vga_ctrl_inst|addr [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|addr [14]),
	.cin(gnd),
	.combout(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \rom_ip_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N21
dffeas \rom_ip_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \rom_ip_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneive_lcell_comb \rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode176w[3] (
// Equation(s):
// \rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode176w [3] = (!\vga_ctrl_inst|addr [13] & (!\vga_ctrl_inst|addr [15] & !\vga_ctrl_inst|addr [14]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|addr [13]),
	.datac(\vga_ctrl_inst|addr [15]),
	.datad(\vga_ctrl_inst|addr [14]),
	.cin(gnd),
	.combout(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode176w [3]),
	.cout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode176w[3] .lut_mask = 16'h0003;
defparam \rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode176w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFE1FFFFFFFFF001FFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFF00FFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFEDFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFE1FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFEAFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFE2FFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBA69A69EFBEFBA69A69A69CB2820820CB2CB2820820820CB2820820CB2CB2820820820EFBA69A69EFBEFBA69A69A69EFBA69A69EFBEFBA69A69A69CB2820820CB2CB2820820820CB2820820CB2CB2820820820CB2820820CB2CB282082082080;
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~0 (
// Equation(s):
// \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~0_combout  = (\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ) # 
// ((\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~0 .lut_mask = 16'hCBC8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneive_lcell_comb \rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~2 (
// Equation(s):
// \rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~2_combout  = (\vga_ctrl_inst|addr [13] & (!\vga_ctrl_inst|addr [15] & \vga_ctrl_inst|addr [14]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|addr [13]),
	.datac(\vga_ctrl_inst|addr [15]),
	.datad(\vga_ctrl_inst|addr [14]),
	.cin(gnd),
	.combout(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~2 .lut_mask = 16'h0C00;
defparam \rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'hFFFFFFFC007FFFFF0000000000003FFFFF800FFFFFFFFFFFFFFFFFFFFC007FFFFF0000000000003FFFFF801FFFFFFFFFFFFFFFFFFFFF00FFFFFF0000000000003FFFFFC03FFFFFFFFFFFFFFFFFFFFE00FFFFFF0000000000003FFFFFC01FFFFFFFFFFFFFFFFFFFFE803FFFFF0000FFFFC0003FFFFF005FFFFFFFFFFFFFFFFFFFFF801FFFFF0000FFFFC0003FFFFF007FFFFFFFFFFFFFFFFFFFFFC03FFFFF0000FFFFC0003FFFFF00BFFFFFFFFFFFFFFFFFFFFF801FFFFF0000FFFFC0003FFFFE007FFFFFFFFFFFFFFFFFFFFFC00FFFFF0000FFFFC0003FFFF801FFFFFFFFFFFFFFFFFFFFFFF007FFFF0000FFFFC0003FFFF803FFFFFFFFFFFFFFFFFFFFFFF803;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'hFFFF0000FFFFC0003FFFF007FFFFFFFFFFFFFFFFFFFFFFF8007FFFA001FFFFE0007FFF800FFFFFFFFFFFFFFFFFFFFFFFFC005FFFE307FFFFF801FFFF800FFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFF0017FFFFFFFFFFFFFFFA003FFFFFFFFFFFFFFFFFFFFFFFFFFFC002FFFFFFFFFFFFFFD000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0005FFFFFFFFFFFFE8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000BFFFFFFFFFFF40007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8000CFFFFFFFFCC0005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000039FFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'hE780002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000800000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00000000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC80000000004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3C00000F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFF7FF3FFFFD3FFFFFFFFFFFFFFFFFFFFFFFFE0BFFFFFFFFFFFFF7007FFFF83FFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFF6FFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFF6FFFBFFC03FFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFF6FFF1FF80FFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFEFFFDFE01FFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFE6FFFDFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFC6FFFDFE1FFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~1 (
// Equation(s):
// \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~1_combout  = (\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~0_combout  & (((\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout 
// ) # (!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~0_combout  & (\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  & 
// (\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~0_combout ),
	.datac(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~1 .lut_mask = 16'hEC2C;
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N5
dffeas \rom_ip_inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_inst|addr [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \rom_ip_inst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneive_lcell_comb \rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0 (
// Equation(s):
// \rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0_combout  = (!\vga_ctrl_inst|addr [13] & (\vga_ctrl_inst|addr [15] & !\vga_ctrl_inst|addr [14]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|addr [13]),
	.datac(\vga_ctrl_inst|addr [15]),
	.datad(\vga_ctrl_inst|addr [14]),
	.cin(gnd),
	.combout(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0 .lut_mask = 16'h0030;
defparam \rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE300000031FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9800000000067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00000000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0000003F00000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000071FFFFE380002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80009FFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'hE40005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000BFFFFFFFFFFF4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000BFFFFFFFFFFFFF4002FFFFFFFFFFFFFFFFFFFFFFFFFFFFC005FFFFFFFFFFFFFFE800BFFFFFFFFFFFFFFFFFFFFFFFFFFF0017FFFFFFFFFFFFFFFA003FFFFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFC007FFFEFF7FFFFF9FDFFFF800FFFFFFFFFFFFFFFFFFFFFFFFC007FFF8001FFFFE0007FFF800FFFFFFFFFFFFFFFFFFFFFFFF803FFFF0000FFFFC0003FFFF007FFFFFFFFFFFFFFFFFFFFFFF003FFFF0000FFFFC0003FFFF003FF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFE007FFFF0000FFFFC0003FFFF801FFFFFFFFFFFFFFFFFFFFFF801FFFFF0000FFFFC0003FFFFE007FFFFFFFFFFFFFFFFFFFFF403FFFFF0000FFFFC0003FFFFF00BFFFFFFFFFFFFFFFFFFFFF801FFFFF0000FFFFC0003FFFFF007FFFFFFFFFFFFFFFFFFFFE803FFFFF0000FFFFC0003FFFFF005FFFFFFFFFFFFFFFFFFFFE00FFFFFF0000FFFFC0003FFFFFC03FFFFFFFFFFFFFFFFFFFFF00FFFFFF0000FFFFC0003FFFFFC03FFFFFFFFFFFFFFFFFFFFC007FFFFF0000FFFFC0003FFFFF800FFFFFFFFFFFFFFFFFFFFC007FFFFF0000000000003FFFFF800FFFFFFFFFFFFFFFFFFFFC007FFFFF0000000000003FFFFF800FFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneive_lcell_comb \vga_ctrl_inst|vga_rgb[0]~1 (
// Equation(s):
// \vga_ctrl_inst|vga_rgb[0]~1_combout  = (\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked  & (\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q  & !\vga_ctrl_inst|Mux0~0_combout ))

	.dataa(gnd),
	.datab(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\vga_ctrl_inst|Mux0~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|vga_rgb[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb[0]~1 .lut_mask = 16'h00C0;
defparam \vga_ctrl_inst|vga_rgb[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \vga_ctrl_inst|vga_rgb~2 (
// Equation(s):
// \vga_ctrl_inst|vga_rgb~2_combout  = (\vga_ctrl_inst|vga_rgb[0]~1_combout  & ((\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) # 
// (!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~1_combout ))))

	.dataa(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~1_combout ),
	.datab(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datad(\vga_ctrl_inst|vga_rgb[0]~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|vga_rgb~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb~2 .lut_mask = 16'hE200;
defparam \vga_ctrl_inst|vga_rgb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N13
dffeas \vga_ctrl_inst|vga_rgb[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|vga_rgb~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|vga_rgb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb[0] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|vga_rgb[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFFC00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'hF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFE003FFFF00FFFFFFE03FFFF001FFFFFFFFFFFFFFFFFFFFFFFF800FFFFC003FFFFF000FFFFC007FFFFFFFFFFFFFFFFFFFFFFF001FFFF8001FFFFE0007FFFE003FFFFFFFFFFFFFFFFFFFFFFE007FFFF8001FFFFE0007FFFF801FF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFC00FFFFF8001FFFFE0007FFFFC00FFFFFFFFFFFFFFFFFFFFFFC00FFFFF8001FFFFE0007FFFFC00FFFFFFFFFFFFFFFFFFFFFF801FFFFF8001FFFFE0007FFFFE007FFFFFFFFFFFFFFFFFFFFF003FFFFF8001FFFFE0007FFFFF003FFFFFFFFFFFFFFFFFFFFF007FFFFF8001FFFFE0007FFFFF803FFFFFFFFFFFFFFFFFFFFF007FFFFF8001FFFFE0007FFFFF801FFFFFFFFFFFFFFFFFFFFE007FFFFF8001FFFFE0007FFFFF801FFFFFFFFFFFFFFFFFFFFE00FFFFFF8000000000007FFFFFC01FFFFFFFFFFFFFFFFFFFFE00FFFFFF8000000000007FFFFFC01FFFFFFFFFFFFFFFFFFFFE00FFFFFF8000000000007FFFFFC01FFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'hFFFFFFFFFFFFFC1FFFFFFFFFFFC1FFE3FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFE0FFE3FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFE07FE3F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFC03FE3F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFF841FE3F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFF060003F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFE0F0003F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFC1F0003F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFF83E01FFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFF07C21FFF83FFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'hFF0FFFFFFFFFE0F873FFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFF41F07FFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFF803E1FFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFE001C3FFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFC0C083FFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFC3F007FFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF87F80FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF8FFC3FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF8F3C3FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF9E1E7FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF9E;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h3E7FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF8FFC7FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF8FFC7FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF87F87FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFC3F0FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFE001FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFF003FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFF003FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFF1E3FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFF1E3FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFF1E3FFFFFFF83F;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFF1E3FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFF1E3FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFF1E3FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFF1E3FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFF1E3FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFF1E3FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFF1E3FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFF0FFF0FFFFFFFF1E3FFFFFFF83FF87FFFFFFFFFFFFFFFFFFFFF0FFF0FFFFFF8000007FFFFF83FF87FFFFFFFFFFFFFFFFFFFFF0FFF0FFFFFE0000003FFFFF83FF87FFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y21_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFE0FFFFFFFFE003FFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFF807FFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFF3FFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFDBFDBB49B49B49B49B49FDBFDBFDBB49B49B49B49B49FDBFDBFDBB49B49B49B49B49D92D92D92900900900900900D92D92D92900900900900900D92D92D92900900900900900D92D92D92900900900900900D92D92D9290090090090090000;
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneive_lcell_comb \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~0 (
// Equation(s):
// \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~0_combout  = (\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # 
// (!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~0 .lut_mask = 16'hFA0C;
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'hFFFFFFFE00FFFFFF8000000000007FFFFFC01FFFFFFFFFFFFFFFFFFFFE00FFFFFF8000000000007FFFFFC01FFFFFFFFFFFFFFFFFFFFE007FFFFF8000000000007FFFFF801FFFFFFFFFFFFFFFFFFFFF007FFFFF8000000000007FFFFF803FFFFFFFFFFFFFFFFFFFFF007FFFFF8001FFFFE0007FFFFF803FFFFFFFFFFFFFFFFFFFFF003FFFFF8001FFFFE0007FFFFF003FFFFFFFFFFFFFFFFFFFFF801FFFFF8001FFFFE0007FFFFE007FFFFFFFFFFFFFFFFFFFFFC00FFFFF8001FFFFE0007FFFFC00FFFFFFFFFFFFFFFFFFFFFFE007FFFF8001FFFFE0007FFFFC00FFFFFFFFFFFFFFFFFFFFFFE003FFFF8001FFFFE0007FFFF001FFFFFFFFFFFFFFFFFFFFFFF001;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'hFFFF8001FFFFE0007FFFE003FFFFFFFFFFFFFFFFFFFFFFFC00FFFFC003FFFFF000FFFFC007FFFFFFFFFFFFFFFFFFFFFFFE003FFFFCFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000007FFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'hF800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFF8007FFFFE3FFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFF8FFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFF9FFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFF9FFF7FF803FFFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFF9FFE3FF003FFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFF1FFE3FF03FFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFC1FFE3FE07FFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFC1FFE3FC0FFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'hFFFFFFFFFFFF0FFF0FFFFFC0000000FFFFF83FF87FFFFFFFFFFFFFFFFFFFFFFFFF0001FFC0000000FFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFC7FFFFF8FFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FF87FFFFF8FFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFCFFFFFFCFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FF03FFFFF03FC0003FFFFFFFFFFFFFFFFFFFFFFFFF0FFF0001E00000000001C0007FF87FFFFFFFFFFFFFFFFFFFFF0FFF0000E00000000001C0007FF87FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFC00000000000000000000000000001FFFFFFFFFFFFFFFFFFFF8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000FFFFFFFFFFFFFFFFFFFF0000000000000000000000000000007FFFFFFFFFFFFFFFFFFF0000000000000000000000000000007FFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFE3FFFE0F0783C1F03FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFE3FFFC0A0782C1F83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFC0FFFC0E0782C1F83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFF007FFC0E0783C1F83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFE003FFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFE001FFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FE1F1F87FFC0000000FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FC1F0F87FFC0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h000000FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FC1F0F87FFC0000000FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FC1F0F87FFC0000000FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FE1F0F87FFC7FFFFF8FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFC7FFFFF0FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFC7FC0FF0FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFC7F003F0FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFC7E001F0FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFC7C000F0FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFC7804070FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFC500F000FFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hFFFF83FFFFFFFFFFFFFFFFFFE000000000000701F838000000000003FFFFFFFFFFFFFFFFFFE000000000000703F838000000000003FFFFFFFFFFFFFFFFFFE000000000000703FC38000000000003FFFFFFFFFFFFFFFFFFE000000000000007FC00000000000003FFFFFFFFFFFFFFFFFFFFFFE0FFFFFFC003F000FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFC003F000FFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFDD01E021FFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFF80007FFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFF8000FFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFC000FFFFFFFFC3FFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~1 (
// Equation(s):
// \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~1_combout  = (\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~0_combout  & ((\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout 
// ) # ((!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~0_combout  & (((\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))

	.dataa(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~0_combout ),
	.datab(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datac(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~1 .lut_mask = 16'hDA8A;
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneive_lcell_comb \vga_ctrl_inst|vga_rgb~3 (
// Equation(s):
// \vga_ctrl_inst|vga_rgb~3_combout  = (\vga_ctrl_inst|vga_rgb[0]~1_combout  & ((\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout )) # 
// (!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~1_combout )))))

	.dataa(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datab(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ctrl_inst|vga_rgb[0]~1_combout ),
	.datad(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|vga_rgb~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb~3 .lut_mask = 16'hB080;
defparam \vga_ctrl_inst|vga_rgb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N5
dffeas \vga_ctrl_inst|vga_rgb[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|vga_rgb~3_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|vga_rgb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb[1] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|vga_rgb[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFF1FFFFFFFFE001FFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFF403FFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFC4FFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFEFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5FFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFE0000003EFF0000001FFFFC0000007BBE0000001FFFFFFFFFFE0000003EFF0000001FFFFC0000007BBE0000001FFFFFFFFFFE0000003EFF0000001FFFFC0000007BBE0000001FFFFFFFFFFE0000003EFF0000000FFFFC0000007BFE0000001FFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBA69EFBA69EFBA69EFBA69CB2820CB2820CB2820CB2820EFBA69EFBA69EFBA69EFBA69CB2820CB2820CB2820CB2820EFBA69EFBA69EFBA69EFBA69CB2820CB2820CB2820CB2820EFBA69EFBA69EFBA69EFBA69CB2820CB2820CB2820CB282000;
// synopsys translate_on

// Location: M9K_X27_Y6_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'hFFFFFFFFFFFEF7FE07FFFFDBFFFFE6FFFFFC7FF7FFFFFFFFFFFFFFFFFFFFFF0FFE0896FFE0000005FFF1987FF87FFFFFFFFFFFFFFFFFFFFFFFFE0001FFA7FFFFFB7F80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FF97FFFFFA7F80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFCFFFFFF87F80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1E0780000078583FFBFFFBFFFFFFFFFFFFFFFFFFFFF07FFFFE0DFFFFFFFFFFE81FFBFF83FFFFFFFFFFFFFFFFFFFFF0FFE0041D0000000000281005FF03FFFFFFFFFFFFFFFFFFFFE061E0000FFFFFFFFFFFF80003AB07FFFFFFFFFFFFFFFFFFFFC00000000000000000000000000001FFFFFFFFFFFFFFFFFFFF8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h000000000000000000000000000017FFFFFFFFFFFFFFFFFFF8000000000000000000000000000007FFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFF1FFFC0E0787C3F07FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFF3FFFE1E07C7E3F83FFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFE1FFFE0E0707E1F87FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFC37FFE0E0707E1FC1FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFF807FFE0E0747E3FC1FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFF003FFE1F0F87C1FC3FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFE0F1FFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFF0FC7EEF5BFFBFE020FEFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFF0FEEE17FBFFC0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h000001FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFF0FEEE07FBFFC0000001FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFF0FCEE07EBFFC0000001FFFFFFFFFFC1FFFFFFFFFFFFFFFFFFF0FFCEF77BFFC8000009FFFFFFFFFFC1FFFFFFFFFFFFFFFFFFF0FEFFFFFFFFC8000009FFFFFFFFFFC1FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFC8021009FFFFFFFFFFC1FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFC8000C09FFFFFFFFFFC1FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFC8100009FFFFFFFFFFC1FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFC8228109FFFFFFFFFFC1FFFFFFFFFFFFFFFFFFF0FFFFFFFFFF8841D809FFFFFFFFFFC1FFFFFFFFFFFFFFFFFFF0FFFFFFFFFF888EF009FFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFF01FFFFFFFFFFFFFFFFFFF00000000000080E7A48000000000001FFFFFFFFFFFFFFFFFFF00000000000070DF870000000000003FFFFFFFFFFFFFFFFFFF00000000000062A7A30000000000003FFFFFFFFFFFFFFFFFFF000000000000C2BBC38000000000001FFFFFFFFFFFFFFFFFFFFFFC0FFFFFF802AEE01FFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFF800DEC01FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFBE8E0A0EFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFF8FF8FFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFF81E8FFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFE221FFFFFFFF81FFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~0 (
// Equation(s):
// \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~0_combout  = (\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # 
// (!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~0 .lut_mask = 16'hDC98;
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y5_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'hFFFFFFFE007FFFFF0000000000003FFFFFC01FFFFFFFFFFFFFFFFFFFFF007FFFFF0000000000003FFFFF802FFFFFFFFFFFFFFFFFFFFC80FFFFFF4000000000003FFFFFC04FFFFFFFFFFFFFFFFFFFFC803FFFFF4000FFFFC0003FFFFF004FFFFFFFFFFFFFFFFFFFFF00BFFFFF0000FFFFC0003FFFFF403FFFFFFFFFFFFFFFFFFFFF807FFFFF0000FFFFC0003FFFFE807FFFFFFFFFFFFFFFFFFFFF002FFFFF0000FFFFC0003FFFFD007FFFFFFFFFFFFFFFFFFFFFE01FFFFF0000FFFFC0003FFFFE00FFFFFFFFFFFFFFFFFFFFFFD00FFFFF0000FFFFC000BFFFF801FFFFFFFFFFFFFFFFFFFFFFF005FFFF4002FFFFC0003FFFF803FFFFFFFFFFFFFFFFFFFFFFE800;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'hFFFFC001FFFFF000FFFFC005FFFFFFFFFFFFFFFFFFFFFFF8017FFF8005FFFFF8013FFFA00FFFFFFFFFFFFFFFFFFFFFFFFF003FFFF60FFFFFFC02FFFE003FFFFFFFFFFFFFFFFFFFFFFFFE8017FFFFFFFFFFFFFFFFFA001FFFFFFFFFFFFFFFFFFFFFFFFFA005FFFFFFFFFFFFFFFFE8017FFFFFFFFFFFFFFFFFFFFFFFFFD000FFFFFFFFFFFFFFFFE002FFFFFFFFFFFFFFFFFFFFFFFFFFF6007FFFFFFFFFFFFFFE800BFFFFFFFFFFFFFFFFFFFFFFFFFFFD800EFFFFFFFFFFFFFC006FFFFFFFFFFFFFFFFFFFFFFFFFFFFF20010FFFFFFFFFFD20013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00057FFFFFFFA8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000DA3FFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h16400077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003F7F800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF68000000000005BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAC00000000097FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA3C000714FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C7F8C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8FFFFFFFFFFFFFF8FFBFFFF9DFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFC007FFFE81FFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFEFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFEBFF801FFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFDFF807FFFFFFFFFFFFFFFFFFFFFFFFF907FFFFFFFFFFFFFFFFDFE00FFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFDFFFFDFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFF9FFFFDFC0FFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y2_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'hFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFDF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFE67FFDF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFDB3FFDF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFF815FFDFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFF2DAFFDFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFE7E7005F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFCF73DA5FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFF9EE9DFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFF3FE2EFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFE7FDD3FFF47FFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'hFE07FFFFFFFFDB7BF5FFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFC3F7FFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFF3F9EFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFDFF9FFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFD73B3FFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFA9F53FFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFB7F1BFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFD7FE9FFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFF7E5DFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFE3FBFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h1FBFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFF4FBDBFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFDFFABFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFA3F17FFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFEBC3FFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFF2DAFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFDFDFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFE7F9FFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFF001FFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFE4C1FFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFDE9FFFFFFF07F;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFDE9FFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFDE9FFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFDE9FFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFDE9FFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFDE9FFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFDE9FFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFEFFE07FFFFFFFDF9FFFFFFF07FFABFFFFFFFFFFFFFFFFFFFFEF7FE07FFFFFFF4E9FFFFFFF07FF7FFFFFFFFFFFFFFFFFFFFFEF7FE07FFFFF8100007FFFFFC7FF7FFFFFFFFFFFFFFFFFFFFFEF7FE07FFFFEFF1E3FDFFFFF87FFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~1 (
// Equation(s):
// \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~1_combout  = (\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~0_combout  & 
// (\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # (!\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~0_combout  & ((\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ))))) 
// # (!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~0_combout ))

	.dataa(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~0_combout ),
	.datac(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.cin(gnd),
	.combout(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~1 .lut_mask = 16'hE6C4;
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC70038FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDAF80003C2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF54000000000ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF280000000000053FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF700000FC0FC00001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF98000967FFF9B400067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00012FFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h92000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60019FFFFFFFFFFE6001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0001FFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFD001FFFFFFFFFFFFFFFFF002FFFFFFFFFFFFFFFFFFFFFFFFFFA00DFFFFFFFFFFFFFFFFEC013FFFFFFFFFFFFFFFFFFFFFFFFE0037FFFFFFFFFFFFFFFFF9001FFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFBFFFFF7FEFFFE802FFFFFFFFFFFFFFFFFFFFFFFFC01FFFFA005FFFFE0013FFFE00FFFFFFFFFFFFFFFFFFFFFFFE800FFFF8000FFFFF000BFFFC005FFFFFFFFFFFFFFFFFFFFFFF003FFFF0002FFFFC000BFFFF003FF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFE017FFFF0000FFFFC000BFFFFA017FFFFFFFFFFFFFFFFFFFFFE01FFFFF0000FFFFC0003FFFFE00FFFFFFFFFFFFFFFFFFFFFF802FFFFF4000FFFFC0003FFFFF007FFFFFFFFFFFFFFFFFFFFF807FFFFF4000FFFFC0003FFFFE807FFFFFFFFFFFFFFFFFFFFF00BFFFFF0000FFFFC0003FFFFF403FFFFFFFFFFFFFFFFFFFFC803FFFFF0000FFFFC0003FFFFF006FFFFFFFFFFFFFFFFFFFFC80FFFFFF0000FFFFC0003FFFFFC04FFFFFFFFFFFFFFFFFFFFF007FFFFF0001000020003FFFFF803FFFFFFFFFFFFFFFFFFFFE007FFFFF0000000000003FFFFFE01FFFFFFFFFFFFFFFFFFFFE01FFFFFF0000000000003FFFFFE01FFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \vga_ctrl_inst|vga_rgb~4 (
// Equation(s):
// \vga_ctrl_inst|vga_rgb~4_combout  = (\vga_ctrl_inst|vga_rgb[0]~1_combout  & ((\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # 
// (!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~1_combout ))))

	.dataa(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~1_combout ),
	.datab(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(\vga_ctrl_inst|vga_rgb[0]~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|vga_rgb~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb~4 .lut_mask = 16'hE200;
defparam \vga_ctrl_inst|vga_rgb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N11
dffeas \vga_ctrl_inst|vga_rgb[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|vga_rgb~4_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|vga_rgb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb[2] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|vga_rgb[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE300000031FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9800000000067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00000000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0000003F00000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000071FFFFE380002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80009FFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'hE40005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000BFFFFFFFFFFF4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000BFFFFFFFFFFFFF4002FFFFFFFFFFFFFFFFFFFFFFFFFFFFC005FFFFFFFFFFFFFFE800BFFFFFFFFFFFFFFFFFFFFFFFFFFF0017FFFFFFFFFFFFFFFA003FFFFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFC007FFFEFF7FFFFFBFDFFFF800FFFFFFFFFFFFFFFFFFFFFFFFC007FFF8001FFFFE8007FFF800FFFFFFFFFFFFFFFFFFFFFFFF803FFFF0000FFFFC0003FFFF007FFFFFFFFFFFFFFFFFFFFFFF003FFFF0000FFFFC0003FFFF003FF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFE007FFFF0000FFFFC0003FFFF801FFFFFFFFFFFFFFFFFFFFFF801FFFFF0000FFFFC0003FFFFE007FFFFFFFFFFFFFFFFFFFFF403FFFFF0000FFFFC0003FFFFF00BFFFFFFFFFFFFFFFFFFFFF801FFFFF0000FFFFC0003FFFFF007FFFFFFFFFFFFFFFFFFFFE803FFFFF0000FFFFC0003FFFFF005FFFFFFFFFFFFFFFFFFFFE00FFFFFF0000FFFFC0003FFFFFC03FFFFFFFFFFFFFFFFFFFFF00FFFFFF0000FFFFC0003FFFFFC03FFFFFFFFFFFFFFFFFFFFC007FFFFF0000FFFFC0003FFFFF800FFFFFFFFFFFFFFFFFFFFC007FFFFF0000000000003FFFFF800FFFFFFFFFFFFFFFFFFFFC007FFFFF0000000000003FFFFF800FFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'hFFFFFFFFFFFFFC0FFFFFFFFFFFE1FFF1FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFF1FFF1F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFF0FFF1FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFF83FF1F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFD61FF1F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFF8F0FF9F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFF1F8259F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFE3F8201F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFC7DC003F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFF8FA11FFF87FFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'hFE0FFFFFFFFFF5F479FFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFDFFE8FFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFF407D1FFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFF203E3FFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFE925C7FFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFF97EACFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFCFFE5FFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFF2FF95FFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFF1FFE7FFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFF9F3E3FFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFF9F;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h1E3FFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFF3FBE3FFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFF27F97FFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFDFFEFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFF95EC7FFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFEDE4FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFF201FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFF807FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFEE1FFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFBFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFE2D7FFFFFFF87F;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFE2D7FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFE2D7FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFE2D7FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFE2D7FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFE2D7FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFE2D7FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFF1FFE0FFFFFFFE2C7FFFFFFF87FFD7FFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFEBD7FFFFFFF87FFFBFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFE1E3FFFFFFF87FFFBFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFF00E1C03FFFFF87FFFBFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y20_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFE1FFFFFFFFF001FFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFF00FFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFE5FFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hFFFFE1FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFDBB49B49FDBFDBB49B49FDBFDBB49B49FDBFDBB49B49D92D92900900D92D92900900D92D92900900D92D92900900FDBFDBB49B49FDBFDBB49B49FDBFDBB49B49FDBFDBB49B49D92D92900900D92D92900900D92D92900900D92D9290090017;
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cycloneive_lcell_comb \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~0 (
// Equation(s):
// \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~0_combout  = (\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ) # 
// ((\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datab(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~0 .lut_mask = 16'hCBC8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'hFFFFFFFFFFFFFFFE0FFFFFE4000019FFFFF87FFFBFFFFFFFFFFFFFFFFFFFFFFFFE0768FFDFFFFFFAFF8E607FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFDFFFFFFCFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFEFFFFFFDFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFF0FFE0001E0780000078580003FF87FFFFFFFFFFFFFFFFFFFFE0FFF0000C0000000000080007FF83FFFFFFFFFFFFFFFFFFFFE07FF0001CFFFFFFFFFFC80003FF83FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFC;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000FFFFFFFFFFFFFFFFFFFF800000000000000000000000000000FFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFE3FFFE1F0F83C1E03FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFF1FFFC0F0787C3F87FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFF1FFFC0F0787C3FC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFA1FFFC0F0787C3FC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFF803FFC0F0787C3FC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFF001FFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFC221FFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FE1F1F87FFFFC3F1FEFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FDFF0F7FFF80;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h000000FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FDFF0F7FFF80000000FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FDFF0F7FFF87FFFFF8FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FDDF0FFFFF80000008FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFF80000008FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFF8003F008FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFF80080408FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFF80000208FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFF8001E008FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFFC0041088FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1000000000000886408000000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h0000C3FFFFFFFFFFFFFFFFFFE000000000000791F070000000000003FFFFFFFFFFFFFFFFFFE000000000000F03FA78000000000003FFFFFFFFFFFFFFFFFFE000000000000F07FE78000000000003FFFFFFFFFFFFFFFFFFE000000000000507F838000000000003FFFFFFFFFFFFFFFFFFE000010000000007F200000000400003FFFFFFFFFFFFFFFFFFFFFFE1FFFFFFC003F200FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFE11E04EFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFF08047FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFC4007FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFC1C1FFFFFFFF83FFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'hFFFFFFFC007FFFFF0000000000003FFFFF800FFFFFFFFFFFFFFFFFFFFC007FFFFF0000000000003FFFFF801FFFFFFFFFFFFFFFFFFFFF00FFFFFF0000000000003FFFFFC03FFFFFFFFFFFFFFFFFFFFE00FFFFFF0000000000003FFFFFC01FFFFFFFFFFFFFFFFFFFFE803FFFFF0000FFFFC0003FFFFF005FFFFFFFFFFFFFFFFFFFFF801FFFFF0000FFFFC0003FFFFF007FFFFFFFFFFFFFFFFFFFFFC03FFFFF0000FFFFC0003FFFFF00BFFFFFFFFFFFFFFFFFFFFF801FFFFF0000FFFFC0003FFFFE007FFFFFFFFFFFFFFFFFFFFFC00FFFFF0000FFFFC0003FFFF801FFFFFFFFFFFFFFFFFFFFFFF007FFFF0000FFFFC0003FFFF803FFFFFFFFFFFFFFFFFFFFFFF803;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'hFFFF0000FFFFC0003FFFF007FFFFFFFFFFFFFFFFFFFFFFF8007FFFA001FFFFE0007FFF800FFFFFFFFFFFFFFFFFFFFFFFFC005FFFE607FFFFF801FFFF800FFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFF0017FFFFFFFFFFFFFFFA003FFFFFFFFFFFFFFFFFFFFFFFFFFFC002FFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0005FFFFFFFFFFFFE8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000BFFFFFFFFFFE40007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8000CFFFFFFFFCC0005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000039FFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'hE780002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000800000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00000000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC80000000004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3C00000F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFF003FFFFD3FFFFFFFFFFFFFFFFFFFFFFFFE0BFFFFFFFFFFFFFB007FFFF83FFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFF8FFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFF9FFFBFFC03FFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFF9FFF1FF80FFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFE9FFF1FE01FFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFE1FFF1FE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFC1FFF1FE1FFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneive_lcell_comb \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~1 (
// Equation(s):
// \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~1_combout  = (\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~0_combout  & (((\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout 
// ) # (!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~0_combout  & (\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  & 
// (\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~0_combout ),
	.datab(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datac(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.combout(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~1 .lut_mask = 16'hEA4A;
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneive_lcell_comb \vga_ctrl_inst|vga_rgb~5 (
// Equation(s):
// \vga_ctrl_inst|vga_rgb~5_combout  = (\vga_ctrl_inst|vga_rgb[0]~1_combout  & ((\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # 
// (!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~1_combout )))))

	.dataa(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datab(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ctrl_inst|vga_rgb[0]~1_combout ),
	.datad(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|vga_rgb~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb~5 .lut_mask = 16'hB080;
defparam \vga_ctrl_inst|vga_rgb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N11
dffeas \vga_ctrl_inst|vga_rgb[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|vga_rgb~5_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|vga_rgb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb[3] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|vga_rgb[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFFC00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'hF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFE003FFFF00FFFFFFC03FFFF001FFFFFFFFFFFFFFFFFFFFFFFF800FFFFC003FFFFF000FFFFC007FFFFFFFFFFFFFFFFFFFFFFF001FFFF8001FFFFE0007FFFE003FFFFFFFFFFFFFFFFFFFFFFE007FFFF8001FFFFE0007FFFF801FF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFC00FFFFF8001FFFFE0007FFFFC00FFFFFFFFFFFFFFFFFFFFFFC00FFFFF8001FFFFE0007FFFFC00FFFFFFFFFFFFFFFFFFFFFF801FFFFF8001FFFFE0007FFFFE007FFFFFFFFFFFFFFFFFFFFF003FFFFF8001FFFFE0007FFFFF003FFFFFFFFFFFFFFFFFFFFF007FFFFF8001FFFFE0007FFFFF803FFFFFFFFFFFFFFFFFFFFF007FFFFF8001FFFFE0007FFFFF801FFFFFFFFFFFFFFFFFFFFE007FFFFF8001FFFFE0007FFFFF801FFFFFFFFFFFFFFFFFFFFE00FFFFFF8000000000007FFFFFC01FFFFFFFFFFFFFFFFFFFFE00FFFFFF8000000000007FFFFFC01FFFFFFFFFFFFFFFFFFFFE00FFFFFF8000000000007FFFFFC01FFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFE0FFFFFFFFE003FFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFF807FFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFBFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBEFBEFBEFBA69A69A69A69EFBEFBEFBEFBA69A69A69A69EFBEFBEFBEFBA69A69A69A69EFBEFBEFBEFBA69A69A69A69CB2CB2CB2CB2820820820820CB2CB2CB2CB2820820820820CB2CB2CB2CB2820820820820CB2CB2CB2CB282082082082000;
// synopsys translate_on

// Location: M9K_X27_Y7_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'hFFFFFFFFFFFF0FFF0FFFFFFFFFFFFFFFFFF83FF87FFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FF87FFFFF87BC0007FFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFE1E00000000001C3FFFFF87FFFFFFFFFFFFFFFFFFFFF0FFFFFE0E00000000001C3FFFFF87FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFC00000000000000000000000000001FFFFFFFFFFFFFFFFFFFF8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000FFFFFFFFFFFFFFFFFFFF0000000000000000000000000000007FFFFFFFFFFFFFFFFFFF0000000000000000000000000000007FFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFE3FFFE1F0F83C1F03FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFE3FFFE1F0F83C1F83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFC0FFFE1F0F83C1F83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFF007FFE1F0F83C1F83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFE003FFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFE1C1FFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFC0000001FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FE1FFF87FFC0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h000000FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FE1FFF87FFC0000000FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FE1FFF87FFC0000000FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FE3FFF87FFC7FFFFF0FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFC7FFFFF0FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFC7FC0FF0FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFC7F003F0FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFC7E001F0FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFC7C000F0FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFC783E070FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFC707F870FFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFFF83FFFFFFFFFFFFFFFFFFE00000000000070FFC38000000000003FFFFFFFFFFFFFFFFFFE00000000000071FFC38000000000003FFFFFFFFFFFFFFFFFFE00000000000071FFC38000000000003FFFFFFFFFFFFFFFFFFE00000000000021FFE00000000000003FFFFFFFFFFFFFFFFFFFFFFE0FFFFFFC01FFC00FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFC01FFC00FFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFC10FFC31FFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFF87F87FFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFF83F0FFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFC000FFFFFFFFC3FFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~0 (
// Equation(s):
// \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~0_combout  = (\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) # 
// (!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~0 .lut_mask = 16'hDC98;
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y2_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'hFFFFFFFFFFFFFC1FFFFFFFFFFFC0FFE3FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFE0FFE3FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFE07FE3F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFC03FE3F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFF801FE3F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFF060003F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFE0F0003F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFC1F0003F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFF83E01FFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFF07C21FFF83FFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'hFF0FFFFFFFFFE0F833FFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFE01F07FFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFF803E0FFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFE001C1FFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFC0C083FFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFC3F007FFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF87F80FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF8FFC3FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF8F3C3FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF0E1C7FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF0E;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h3C7FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF8F7C7FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF8FFC7FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF87F87FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFC3F0FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFC001FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFE003FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFF003FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFF1E3FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFF1E3FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFF1E3FFFFFFF83F;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFF1E3FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFF1E3FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFF1E3FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFF1E3FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFF1E3FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFF1E3FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFF1E3FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFF0FFF0FFFFFFFF1E3FFFFFFF83FF87FFFFFFFFFFFFFFFFFFFFF0FFF0FFFFFFFFFFFFFFFFFF83FF87FFFFFFFFFFFFFFFFFFFFF0FFF0FFFFFFFFFFFFFFFFFF83FF87FFFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'hFFFFFFFE00FFFFFF8000000000007FFFFFC01FFFFFFFFFFFFFFFFFFFFE00FFFFFF8000000000007FFFFFC01FFFFFFFFFFFFFFFFFFFFE007FFFFF8000000000007FFFFF801FFFFFFFFFFFFFFFFFFFFF007FFFFF8000000000007FFFFF803FFFFFFFFFFFFFFFFFFFFF007FFFFF8001FFFFE0007FFFFF803FFFFFFFFFFFFFFFFFFFFF003FFFFF8001FFFFE0007FFFFF003FFFFFFFFFFFFFFFFFFFFF801FFFFF8001FFFFE0007FFFFE007FFFFFFFFFFFFFFFFFFFFFC00FFFFF8001FFFFE0007FFFFC00FFFFFFFFFFFFFFFFFFFFFFE007FFFF8001FFFFE0007FFFFC00FFFFFFFFFFFFFFFFFFFFFFE003FFFF8001FFFFE0007FFFF001FFFFFFFFFFFFFFFFFFFFFFF001;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'hFFFF8001FFFFE0007FFFE003FFFFFFFFFFFFFFFFFFFFFFFC00FFFFC003FFFFF000FFFFC007FFFFFFFFFFFFFFFFFFFFFFFE003FFFF9FFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000007FFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'hF800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFF0007FFFFE3FFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFF0FFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFF1FFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFF0FFF7FF803FFFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFF0FFE3FF003FFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFF0FFE3FF03FFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFC0FFE3FE07FFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFC0FFE3FC0FFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~1 (
// Equation(s):
// \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~1_combout  = (\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~0_combout  & 
// ((\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) # (!\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~0_combout  & (\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout )))) 
// # (!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~0_combout ))

	.dataa(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~0_combout ),
	.datac(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.cin(gnd),
	.combout(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~1 .lut_mask = 16'hEC64;
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneive_lcell_comb \vga_ctrl_inst|vga_rgb~6 (
// Equation(s):
// \vga_ctrl_inst|vga_rgb~6_combout  = (\vga_ctrl_inst|vga_rgb[0]~1_combout  & ((\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout )) # 
// (!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~1_combout )))))

	.dataa(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datab(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~1_combout ),
	.datac(\vga_ctrl_inst|vga_rgb[0]~1_combout ),
	.datad(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|vga_rgb~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb~6 .lut_mask = 16'hA0C0;
defparam \vga_ctrl_inst|vga_rgb~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N29
dffeas \vga_ctrl_inst|vga_rgb[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|vga_rgb~6_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|vga_rgb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb[4] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|vga_rgb[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y4_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'hFFFFFFFE007FFFFF1FFFFFFFFFFE7FFFFFC01FFFFFFFFFFFFFFFFFFFFF007FFFFF1FFFFFFFFFFE7FFFFF802FFFFFFFFFFFFFFFFFFFFC80FFFFFF1FFF00003FFE3FFFFFC04FFFFFFFFFFFFFFFFFFFFC803FFFFF1FFC7FFF8FFE3FFFFF004FFFFFFFFFFFFFFFFFFFFF00BFFFFF1FFAFFFFD7FE3FFFFF403FFFFFFFFFFFFFFFFFFFFF807FFFFF1FF8FFFFC7FE3FFFFE807FFFFFFFFFFFFFFFFFFFFF002FFFFF1FF8FFFFC7FE3FFFFD007FFFFFFFFFFFFFFFFFFFFFE01FFFFF1FF8FFFFC7FE7FFFFE00FFFFFFFFFFFFFFFFFFFFFFD00FFFFF3FF8FFFFC7FE7FFFF801FFFFFFFFFFFFFFFFFFFFFFF005FFFF1FF9FFFFF7FE7FFFF803FFFFFFFFFFFFFFFFFFFFFFE800;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'hFFFF6FF7FFFFFBFDFFFFC005FFFFFFFFFFFFFFFFFFFFFFF8017FFFC813FFFFE20F7FFFA00FFFFFFFFFFFFFFFFFFFFFFFFF003FFFE00FFFFFF803FFFE003FFFFFFFFFFFFFFFFFFFFFFFFE8017FFFFFFFFFFFFFFFFFA001FFFFFFFFFFFFFFFFFFFFFFFFFA005FFFFFFFFFFFFFFFFEC017FFFFFFFFFFFFFFFFFFFFFFFFFD000FFFFFFFFFFFFFFFFE002FFFFFFFFFFFFFFFFFFFFFFFFFFF6007FFFFFFFFFFFFFFF800BFFFFFFFFFFFFFFFFFFFFFFFFFFFD800EFFFFFFFFFFFFFC006FFFFFFFFFFFFFFFFFFFFFFFFFFFFF20010FFFFFFFFFFD20013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00057FFFFFFFBA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000DA3FFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h16400077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003F7F000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF68000000000005BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAC00000000097FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA3C000734FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C7F8E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8FFFFFFFFFFFFFF0003FFFF9DFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFF1FF7FFFE81FFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFF0FFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFF0FFE7FF801FFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFF0FFE3FF807FFFFFFFFFFFFFFFFFFFFFFFFF907FFFFFFFFFFFD8FFE3FE00FFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFE0FFE3FC03FFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFC0FFE3FC0FFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y5_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'hFFFFFFFFFFFFFE1FFFFFFFFFFFC0FFE3F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFE17FE3F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFF4BFE3F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFC85FE3FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFB23813FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFF660FE3F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFEFF0003F47FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFF8001F47FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFBFE6147F47FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFF67FB0FFF07FFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'hFE07FFFFFFFFF5FB73FFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFA1DFEFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFE817EDFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFD005DBFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFE1E097FFFFF47FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFC7F9AFFFFFF47FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFF0BFC5FFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFF0FF8DFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFF1E1A7FFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFF0E3C7FFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFF0F;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h3C7FFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFF9FB87FFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFF07FC7FFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFF47F87FFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFF82D0FFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFC0C1FFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFC0FFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFF61BFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFF8CBFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFF1EBFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFF5EFFFFFFFF07F;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFDEFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFDEFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFF5EFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFF5EFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFF5EFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFF5EFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFDEFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFF4FFE07FFFFFFF1E3FFFFFFF07FF87FFFFFFFFFFFFFFFFFFFFF6FFE07FFFFFFFFFFFFFFFFF87FFB7FFFFFFFFFFFFFFFFFFFFF6FFE07FFFFFFFFFFFFFFFFF87FFB7FFFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFF1FFFFFFFFE001FFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFF403FFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFECFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFFFEFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE0000003EFF0000000FFFF80000007BDE0000001FFFFFFFFFFE3AAABC3EFF03FAAB6FFFF81F80007FFE02AABC1FFFFFFFFFFE0000003EDF0000082FFFF81000007FFE0000001FFFFFFFFFFE00000C3F5F0000000FFFF80000007C5E4000001FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBB49FDBB49FDBB49FDBB49D92900D92900D92900D92900FDBB49FDBB49FDBB49FDBB49D92900D92900D92900D92900FDBB49FDBB49FDBB49FDBB49D92900D92900D92900D92900FDBB49FDBB49FDBB49FDBB49D92900D92900D92900D9290000;
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~0 (
// Equation(s):
// \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~0_combout  = (\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) # (!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~0 .lut_mask = 16'hB9A8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'hFFFFFFFFFFFF0FFE07FFFFFFFFFFFFFFFFFC7FF87FFFFFFFFFFFFFFFFFFFFFFFFE0A96FFFFFFFFFFFFF1F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFCFFFFFFCFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0021D5BFFFFFDFFD82003FFFBFFFFFFFFFFFFFFFFFFFFF07FFFFD1E0000000000083FF7FF07FFFFFFFFFFFFFFFFFFFFF0CFF0C31E0000000000182203FF03FFFFFFFFFFFFFFFFFFFFE04FFFFE0C0000000000081FFFFB07FFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000FFFFFFFFFFFFFFFFFFFF8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h000000000000000000000000000017FFFFFFFFFFFFFFFFFFF8000000000000000000000000000007FFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFF1FFFC0E0787C3F07FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFF3FFFC1E07C7E3F83FFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFE1FFFE0E07C7E3F87FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFC37FFE0E0747E3FC1FFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFF807FFE1E0747E3FC1FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFF0C3FFE1F0F87C1FC3FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFC321FFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFF0FFDFFFF7FFBFE3C0FEFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFF0FE9FFF87FFC0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h000001FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFF0FFDFFFB7FFC0000001FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFF0FEDFFFB7FFC0000001FFFFFFFFFFC1FFFFFFFFFFFFFFFFFFF0FE1F6F87FFC8000011FFFFFFFFFFC1FFFFFFFFFFFFFFFFFFF0F7FFFFFFFFC8000009FFFFFFFFFFC1FFFFFFFFFFFFFFFFFFF0FBFFFFFFFFC8021009FFFFFFFFFFC1FFFFFFFFFFFFFFFFFFF0FFEFFFFFFFC8000C09FFFFFFFFFFC1FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFC8100009FFFFFFFFFFC1FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFC8200009FFFFFFFFFFC1FFFFFFFFFFFFFFFFFFF0FFFFFFFFFF8843F089FFFFFFFFFFC1FFFFFFFFFFFFFFFFFFF0FFFFFFFFFF88847809FFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'hFFFF81FFFFFFFFFFFFFFFFFFF0000000000008080448000000000001FFFFFFFFFFFFFFFFFFF0000000000007913870000000000003FFFFFFFFFFFFFFFFFFF0000000000006179630000000000003FFFFFFFFFFFFFFFFFFF000000000000E17DE38000000000001FFFFFFFFFFFFFFFFFFFFFFC0FFFFFF8017E401FFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFF8011F401FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFAE88240EFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFF0408FFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFF8060FFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFE001FFFFFFFF81FFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~1 (
// Equation(s):
// \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~1_combout  = (\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~0_combout  & 
// (\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # (!\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~0_combout  & ((\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))) 
// # (!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~0_combout ))))

	.dataa(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datab(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~0_combout ),
	.datad(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~1 .lut_mask = 16'hBCB0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC70038FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDAF80003C2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF54000000000ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF280000000000053FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF700000FC0FC00001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF98000967FFF9B400067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00012FFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h92000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60019FFFFFFFFFFE6001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0001FFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFD001FFFFFFFFFFFFFFFFF002FFFFFFFFFFFFFFFFFFFFFFFFFFA00DFFFFFFFFFFFFFFFFE4013FFFFFFFFFFFFFFFFFFFFFFFFE0037FFFFFFFFFFFFFFFFF9001FFFFFFFFFFFFFFFFFFFFFFFFF001FFFE007FFFFF801FFFE802FFFFFFFFFFFFFFFFFFFFFFFFC01FFFFEC33FFFFF13CFFFFE00FFFFFFFFFFFFFFFFFFFFFFFE800FFFF67F7FFFFD9FDFFFFC005FFFFFFFFFFFFFFFFFFFFFFF003FFFF1FF9FFFFC7FE7FFFF003FF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFE017FFFF1FF8FFFFC7FE7FFFFA017FFFFFFFFFFFFFFFFFFFFFE01FFFFF1FF8FFFFC7FE3FFFFE00FFFFFFFFFFFFFFFFFFFFFF802FFFFF1FFCFFFFC7FE3FFFFF007FFFFFFFFFFFFFFFFFFFFF807FFFFF1FF8FFFFC7FE3FFFFE807FFFFFFFFFFFFFFFFFFFFF00BFFFFF1FF8FFFFC7FE3FFFFF403FFFFFFFFFFFFFFFFFFFFC803FFFFF1FFCFFFFCFFE3FFFFF006FFFFFFFFFFFFFFFFFFFFC80FFFFFF1FFEFFFFDFFE7FFFFFC04FFFFFFFFFFFFFFFFFFFFF007FFFFF1FFFFFFFFFFE7FFFFF803FFFFFFFFFFFFFFFFFFFFE007FFFFF1FFF00001FFE7FFFFFE01FFFFFFFFFFFFFFFFFFFFE01FFFFFF1FFFFFFFFFFE7FFFFFE01FFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneive_lcell_comb \vga_ctrl_inst|vga_rgb~7 (
// Equation(s):
// \vga_ctrl_inst|vga_rgb~7_combout  = (\vga_ctrl_inst|vga_rgb[0]~1_combout  & ((\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ))) # 
// (!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~1_combout ))))

	.dataa(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~1_combout ),
	.datab(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datac(\vga_ctrl_inst|vga_rgb[0]~1_combout ),
	.datad(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|vga_rgb~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb~7 .lut_mask = 16'hC0A0;
defparam \vga_ctrl_inst|vga_rgb~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N27
dffeas \vga_ctrl_inst|vga_rgb[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|vga_rgb~7_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|vga_rgb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb[5] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|vga_rgb[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE300000031FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9800000000067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00000000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0000003F00000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000071FFFFE380002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80009FFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'hE40005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000BFFFFFFFFFFF4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000BFFFFFFFFFFFFF4002FFFFFFFFFFFFFFFFFFFFFFFFFFFFC005FFFFFFFFFFFFFFE800BFFFFFFFFFFFFFFFFFFFFFFFFFFF0017FFFFFFFFFFFFFFFA003FFFFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFC007FFFA3C1FFFFE0C07FFF800FFFFFFFFFFFFFFFFFFFFFFFF803FFFFDFFAFFFFF7FEBFFFF007FFFFFFFFFFFFFFFFFFFFFFF003FFFFBFFCFFFFEFFF3FFFF003FF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFE007FFFFBFFDFFFFEFFF3FFFF801FFFFFFFFFFFFFFFFFFFFFF801FFFFFBFFDFFFFEFFF7FFFFE007FFFFFFFFFFFFFFFFFFFFF403FFFFFBFFDFFFFEFFF7FFFFF00BFFFFFFFFFFFFFFFFFFFFF801FFFFFBFFDFFFFEFFF7FFFFF007FFFFFFFFFFFFFFFFFFFFE803FFFFFBFFDFFFFEFFF7FFFFF005FFFFFFFFFFFFFFFFFFFFE00FFFFFFBFFDFFFFEFFF7FFFFFC03FFFFFFFFFFFFFFFFFFFFF00FFFFFFBFFDFFFFEFFF3FFFFFC03FFFFFFFFFFFFFFFFFFFFC007FFFFFBFFC00000FFF3FFFFF800FFFFFFFFFFFFFFFFFFFFC007FFFFFBFFFFFFFFFFF3FFFFF800FFFFFFFFFFFFFFFFFFFFC007FFFFFBFFFFFFFFFFF3FFFFF800FFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFE1FFFFFFFFF001FFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFF00FFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFCDFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFE1FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC55543FEEFFC05549FFFFFE07FFFFBFFFD5543FFFFFFFFFFFFFFFFFFFEEFFFFFF7DFFFFFEFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF3FFEFFFFFFFFFFFFFFFFFFFFBFFBFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBEFBA69A69EFBEFBA69A69EFBEFBA69A69EFBEFBA69A69CB2CB2820820CB2CB2820820CB2CB2820820CB2CB2820820EFBEFBA69A69EFBEFBA69A69EFBEFBA69A69EFBEFBA69A69CB2CB2820820CB2CB2820820CB2CB2820820CB2CB282082014;
// synopsys translate_on

// Location: M9K_X15_Y6_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'hFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0568FFFFFFFFFFFF8E007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFF0FFEFFC1FFFFFFFFFFFD81FFBFF87FFFFFFFFFFFFFFFFFFFFE0FFFFFE1E0000000000081FFFFF87FFFFFFFFFFFFFFFFFFFFE07FFFFC1E0000000000181FFFFF83FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFC;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000FFFFFFFFFFFFFFFFFFFF800000000000000000000000000000FFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFE3FFFE1F0F83C1E03FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFF1FFFE0F0787C3F87FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFF1FFFC0F0787C3FC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFA1FFFC0F0787C3FC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFF803FFC0F0787C3FC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFF001FFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFC2D1FFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFC3D1FEFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFF80;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h000000FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFF80000000FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFF87FFFFF8FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFF80000000FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFF80000008FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFF8003F008FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFF80080408FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFF80000208FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFF80000108FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1FFFFFFFFFFC0000088FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFE1000000000000809008000000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h000043FFFFFFFFFFFFFFFFFFE0000000000007817870000000000003FFFFFFFFFFFFFFFFFFE000000000000F037478000000000003FFFFFFFFFFFFFFFFFFE000000000000F03BC78000000000003FFFFFFFFFFFFFFFFFFE000000000000703C838000000000003FFFFFFFFFFFFFFFFFFE000010000000003F000000000400003FFFFFFFFFFFFFFFFFFFFFFE1FFFFFFC003E000FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFEE01C04EFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFF80007FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFC0007FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFC001FFFFFFFF83FFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneive_lcell_comb \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs582w[0]~0 (
// Equation(s):
// \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs582w[0]~0_combout  = (\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ) # 
// (\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  & 
// ((!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs582w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs582w[0]~0 .lut_mask = 16'hF0CA;
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs582w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y3_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'hFFFFFFFFFFFFFC0FFFFFFFFFFFE1FFF3FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFF0FFF3F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFE87FF3FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFF43FF3F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFE0FE3F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFF0003F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFF8003F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFF4001F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFF8143F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFD1FFF87FFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'hFE0FFFFFFFFFEFFFFBFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFF3FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFF80FFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFE003FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFC0C1FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFC1E0FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFF87F0BFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFF07F87FFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFF8FFC7FFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFF9F3E7FFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFF9F;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h3E7FFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFF8FBC7FFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFF07FC3FFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFF83F0FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFF83F07FFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFE001FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFF003FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFF40BFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFF4C7FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFF87F;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'hFFFFFFFC007FFFFFBFFFFFFFFFFF3FFFFF800FFFFFFFFFFFFFFFFFFFFC007FFFFFBFFFFFFFFFFF3FFFFF801FFFFFFFFFFFFFFFFFFFFF00FFFFFFBFFFFFFFFFFF7FFFFFC03FFFFFFFFFFFFFFFFFFFFE00FFFFFFBFFF80007FFF7FFFFFC01FFFFFFFFFFFFFFFFFFFFE803FFFFFBFFDFFFFEFFF7FFFFF005FFFFFFFFFFFFFFFFFFFFF801FFFFFBFFDFFFFEFFF7FFFFF007FFFFFFFFFFFFFFFFFFFFFC03FFFFFBFFDFFFFEFFF7FFFFF00BFFFFFFFFFFFFFFFFFFFFF801FFFFFBFFDFFFFEFFF3FFFFE007FFFFFFFFFFFFFFFFFFFFFC00FFFFFBFFDFFFFEFFF3FFFF801FFFFFFFFFFFFFFFFFFFFFFF007FFFFBFFCFFFFDFFF3FFFF803FFFFFFFFFFFFFFFFFFFFFFF803;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'hFFFFDFFAFFFFD7FEBFFFF007FFFFFFFFFFFFFFFFFFFFFFF8007FFF87E1FFFFF1F0FFFF800FFFFFFFFFFFFFFFFFFFFFFFFC005FFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFF0017FFFFFFFFFFFFFFFA003FFFFFFFFFFFFFFFFFFFFFFFFFFFC002FFFFFFFFFFFFFFD000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0005FFFFFFFFFFFFE8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000BFFFFFFFFFFE40007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8000CFFFFFFFFCC0005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000039FFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'hE780002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000800000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00000000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC80000000004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3C00000F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFF8003FFFFD3FFFFFFFFFFFFFFFFFFFFFFFFE0BFFFFFFFFFFFFF8FF7FFFF83FFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFF9FFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFF9FFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFF9FFF3FF80FFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFE1FFF3FE01FFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFC1FFF3FE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFF81FFF3FE1FFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneive_lcell_comb \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs582w[0]~1 (
// Equation(s):
// \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs582w[0]~1_combout  = (\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs582w[0]~0_combout  & (((\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout 
// )) # (!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # (!\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs582w[0]~0_combout  & (\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout )))

	.dataa(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs582w[0]~0_combout ),
	.datab(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs582w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs582w[0]~1 .lut_mask = 16'hEA62;
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs582w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \vga_ctrl_inst|vga_rgb~8 (
// Equation(s):
// \vga_ctrl_inst|vga_rgb~8_combout  = (\vga_ctrl_inst|vga_rgb[0]~1_combout  & ((\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # 
// (!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs582w[0]~1_combout )))))

	.dataa(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datab(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs582w[0]~1_combout ),
	.datac(\vga_ctrl_inst|vga_rgb[0]~1_combout ),
	.datad(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|vga_rgb~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb~8 .lut_mask = 16'hA0C0;
defparam \vga_ctrl_inst|vga_rgb~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N9
dffeas \vga_ctrl_inst|vga_rgb[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|vga_rgb~8_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|vga_rgb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb[6] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|vga_rgb[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'hFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000E00000000003C0007FFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFE0C00000000001C3FFFFF83FFFFFFFFFFFFFFFFFFFFF0FFFFFE0C00000000000C3FFFFF87FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFC00000000000000000000000000001FFFFFFFFFFFFFFFFFFFF8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000FFFFFFFFFFFFFFFFFFFF0000000000000000000000000000007FFFFFFFFFFFFFFFFFFF0000000000000000000000000000007FFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFE3FFFE1F0F83C1F03FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFE3FFFE1F0F83C1F83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFC0FFFE1F0F83C1F83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFF007FFE1F0F83C1F83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFE003FFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFE1E1FFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFC0002001FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFC0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h000000FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFC0000000FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFC0000000FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFC7FFFFF8FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFC7FFFFF0FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFC7FC0FF0FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFC7F003F0FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFC7E001F0FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFC7C000F0FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFC7800070FFFFFFFFFF83FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFC7006070FFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hFFFF83FFFFFFFFFFFFFFFFFFE000000000000700F038000000000003FFFFFFFFFFFFFFFFFFE000000000000700F838000000000003FFFFFFFFFFFFFFFFFFE0000000000007007838000000000003FFFFFFFFFFFFFFFFFFE0000000000000003000000000000003FFFFFFFFFFFFFFFFFFFFFFE0FFFFFFC0000000FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFC0000000FFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFD1000031FFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFF80007FFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFF8000FFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFC000FFFFFFFFC3FFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y4_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'hFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFEFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFF001;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'hFFFFBFFDFFFFEFFF7FFFE003FFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000007FFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'hF800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFF0007FFFFE3FFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFF000FFFFF03FFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFF0FFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFF0FFF3FF803FFFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFF0FFE1FF003FFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFF0FFE1FF03FFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFC0FFE1FE07FFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFC0FFE1FC0FFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode194w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'hFFFFFFFFFFFFFC1FFFFFFFFFFFC0FFE1FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFE0FFE1FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFF07FE1F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFF83FE1F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFC1FE1F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFE0001F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFF0001F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFF8003F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFC0BFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFE1FFF83FFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'hFF0FFFFFFFFFFFFFF1FFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFC0FFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFF003FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFE001FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFC000FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF83F07FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF87F87FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF8FFC3FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF0F3C3FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF0E1C3FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF0E;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h1C3FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF0F7C3FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF8FF87FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF87F87FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFC1E0FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFC000FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFE001FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFF807FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFF3FFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFF83F;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y21_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFE0FFFFFFFFE003FFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFF807FFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFF3FFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFDBFDBFDBB49B49B49B49FDBFDBFDBFDBB49B49B49B49FDBFDBFDBFDBB49B49B49B49FDBFDBFDBFDBB49B49B49B49D92D92D92D92900900900900D92D92D92D92900900900900D92D92D92D92900900900900D92D92D92D9290090090090014;
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cycloneive_lcell_comb \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs630w[0]~0 (
// Equation(s):
// \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs630w[0]~0_combout  = (\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ) # 
// ((\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datab(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs630w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs630w[0]~0 .lut_mask = 16'hCBC8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs630w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneive_lcell_comb \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs630w[0]~1 (
// Equation(s):
// \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs630w[0]~1_combout  = (\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs630w[0]~0_combout  & 
// ((\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ))) # (!\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs630w[0]~0_combout  & (\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout )))) 
// # (!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs630w[0]~0_combout ))))

	.dataa(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datac(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs630w[0]~0_combout ),
	.cin(gnd),
	.combout(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs630w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs630w[0]~1 .lut_mask = 16'hCFA0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs630w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneive_ram_block \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_inst|altsyncram_component|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "rom_ip:rom_ip_inst|altsyncram:altsyncram_component|altsyncram_1ai1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40000;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFFC00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'hF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFF800FFFFDFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFF001FFFFBFFDFFFFEFFF7FFFE003FFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFF801FF;
defparam \rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneive_lcell_comb \vga_ctrl_inst|vga_rgb~9 (
// Equation(s):
// \vga_ctrl_inst|vga_rgb~9_combout  = (\vga_ctrl_inst|vga_rgb[0]~1_combout  & ((\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) # 
// (!\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs630w[0]~1_combout ))))

	.dataa(\rom_ip_inst|altsyncram_component|auto_generated|mux2|w_mux_outputs630w[0]~1_combout ),
	.datab(\rom_ip_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ctrl_inst|vga_rgb[0]~1_combout ),
	.datad(\rom_ip_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|vga_rgb~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb~9 .lut_mask = 16'hE020;
defparam \vga_ctrl_inst|vga_rgb~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N19
dffeas \vga_ctrl_inst|vga_rgb[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|vga_rgb~9_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|vga_rgb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb[7] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|vga_rgb[7] .power_up = "low";
// synopsys translate_on

endmodule
