From 20dd7d368e0c2f58420a8d2985679503c73f0c21 Mon Sep 17 00:00:00 2001
From: Greg Davill <greg.davill@gmail.com>
Date: Mon, 11 Jul 2022 11:31:36 +0930
Subject: [PATCH 2/3] cedar: update sun8i-v3s dts to support cedar

---
 arch/arm/boot/dts/sun8i-v3s.dtsi | 34 +++++++++++++++++++++++++++++---
 1 file changed, 31 insertions(+), 3 deletions(-)

diff --git a/arch/arm/boot/dts/sun8i-v3s.dtsi b/arch/arm/boot/dts/sun8i-v3s.dtsi
index c86d55504be6..9bc6f6d7205c 100644
--- a/arch/arm/boot/dts/sun8i-v3s.dtsi
+++ b/arch/arm/boot/dts/sun8i-v3s.dtsi
@@ -156,12 +156,40 @@ mixer0_out_tcon0: endpoint {
 		};
 
 		syscon: system-control@1c00000 {
-			compatible = "allwinner,sun8i-v3s-system-control",
-				     "allwinner,sun8i-h3-system-control";
-			reg = <0x01c00000 0xd0>;
+			compatible = "allwinner,sun8i-h3-system-control","syscon";
+			reg = <0x01c00000 0x1000>;
 			#address-cells = <1>;
 			#size-cells = <1>;
 			ranges;
+
+			sram_c: sram@1d00000 {
+				compatible = "mmio-sram";
+				reg = <0x01d00000 0x80000>;
+				#address-cells = <1>;
+				#size-cells = <1>;
+				ranges = <0 0x01d00000 0x80000>;
+
+				ve_sram: sram-section@0 {
+					compatible = "allwinner,sun8i-h3-sram-c1",
+					 "allwinner,sun4i-a10-sram-c1";
+					reg = <0x000000 0x80000>;
+				};
+			};
+		};
+
+		ve: video-engine@01c0e000 {
+			compatible = "allwinner,sunxi-cedar-ve";
+			reg = <0x01c0e000 0x1000>,
+			          <0x01c00000 0x10>,
+			          <0x01c20000 0x800>;
+			memory-region = <&cma_pool>;
+			syscon = <&syscon>;
+			clocks = <&ccu CLK_BUS_VE>, <&ccu CLK_VE>,
+			         <&ccu CLK_DRAM_VE>;
+			clock-names = "ahb", "mod", "ram";
+			resets = <&ccu RST_BUS_VE>;
+			interrupts = <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>;
+			allwinner,sram = <&ve_sram 1>;
 		};
 
 		nmi_intc: interrupt-controller@1c000d0 {
-- 
2.30.2

