
*** Running vivado
    with args -log SwitchDriver.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SwitchDriver.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source SwitchDriver.tcl -notrace
Command: synth_design -top SwitchDriver -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13756 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 280.555 ; gain = 70.383
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SwitchDriver' [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/project_4/SwitchDriver.v:1]
INFO: [Synth 8-638] synthesizing module 'clockDivider_1Hz' [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/project_2/EE 460M_Lab2_Starter_File.v:75]
INFO: [Synth 8-256] done synthesizing module 'clockDivider_1Hz' (1#1) [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/project_2/EE 460M_Lab2_Starter_File.v:75]
INFO: [Synth 8-638] synthesizing module 'clockDivider_2Hz' [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/project_2/EE 460M_Lab2_Starter_File.v:99]
INFO: [Synth 8-256] done synthesizing module 'clockDivider_2Hz' (2#1) [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/project_2/EE 460M_Lab2_Starter_File.v:99]
WARNING: [Synth 8-387] label required on module instance [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/project_4/SwitchDriver.v:17]
INFO: [Synth 8-638] synthesizing module 'clockDivider_Half_Hz' [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/project_2/EE 460M_Lab2_Starter_File.v:51]
INFO: [Synth 8-256] done synthesizing module 'clockDivider_Half_Hz' (3#1) [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/project_2/EE 460M_Lab2_Starter_File.v:51]
INFO: [Synth 8-638] synthesizing module 'clockDivider_16ms' [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/project_2/EE 460M_Lab2_Starter_File.v:147]
INFO: [Synth 8-256] done synthesizing module 'clockDivider_16ms' (4#1) [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/project_2/EE 460M_Lab2_Starter_File.v:147]
INFO: [Synth 8-638] synthesizing module 'SinglePulse' [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/project_4/SinglePulse.v:1]
INFO: [Synth 8-638] synthesizing module 'DFF_S' [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/project_4/FlipFlop.v:1]
INFO: [Synth 8-256] done synthesizing module 'DFF_S' (5#1) [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/project_4/FlipFlop.v:1]
INFO: [Synth 8-256] done synthesizing module 'SinglePulse' (6#1) [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/project_4/SinglePulse.v:1]
INFO: [Synth 8-638] synthesizing module 'ParkingMeter' [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/460M-HDL-Design/ParkingMeter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ParkingMeter' (7#1) [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/460M-HDL-Design/ParkingMeter.v:1]
INFO: [Synth 8-638] synthesizing module 'NumberDisplay' [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/460M-HDL-Design/ParkingMeter.v:128]
WARNING: [Synth 8-567] referenced signal 'clock1hz_n' should be on the sensitivity list [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/460M-HDL-Design/ParkingMeter.v:154]
WARNING: [Synth 8-567] referenced signal 'sw0' should be on the sensitivity list [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/460M-HDL-Design/ParkingMeter.v:154]
WARNING: [Synth 8-567] referenced signal 'sw1' should be on the sensitivity list [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/460M-HDL-Design/ParkingMeter.v:154]
WARNING: [Synth 8-567] referenced signal 'clk' should be on the sensitivity list [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/460M-HDL-Design/ParkingMeter.v:154]
WARNING: [Synth 8-567] referenced signal 'clock_half_n' should be on the sensitivity list [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/460M-HDL-Design/ParkingMeter.v:154]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/460M-HDL-Design/ParkingMeter.v:174]
WARNING: [Synth 8-567] referenced signal 'st' should be on the sensitivity list [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/460M-HDL-Design/ParkingMeter.v:189]
WARNING: [Synth 8-567] referenced signal 'nd' should be on the sensitivity list [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/460M-HDL-Design/ParkingMeter.v:189]
WARNING: [Synth 8-567] referenced signal 'rd' should be on the sensitivity list [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/460M-HDL-Design/ParkingMeter.v:189]
WARNING: [Synth 8-567] referenced signal 'th' should be on the sensitivity list [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/460M-HDL-Design/ParkingMeter.v:189]
WARNING: [Synth 8-5788] Register an_reg in module NumberDisplay is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/460M-HDL-Design/ParkingMeter.v:184]
INFO: [Synth 8-256] done synthesizing module 'NumberDisplay' (8#1) [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/460M-HDL-Design/ParkingMeter.v:128]
INFO: [Synth 8-256] done synthesizing module 'SwitchDriver' (9#1) [C:/Users/Erick/Desktop/project_4/project_4.srcs/sources_1/imports/project_4/SwitchDriver.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 317.980 ; gain = 107.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 317.980 ; gain = 107.809
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Erick/Desktop/project_4/project_4.srcs/constrs_1/imports/460M-HDL-Design/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Erick/Desktop/project_4/project_4.srcs/constrs_1/imports/460M-HDL-Design/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Erick/Desktop/project_4/project_4.srcs/constrs_1/imports/460M-HDL-Design/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SwitchDriver_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SwitchDriver_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 615.563 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 615.563 ; gain = 405.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 615.563 ; gain = 405.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 615.563 ; gain = 405.391
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "slowClk1" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slowClk2" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slowClk0" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slowClk3" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "segment_dis" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 615.563 ; gain = 405.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 10    
+---Registers : 
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 4     
	               14 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 11    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clockDivider_1Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clockDivider_2Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clockDivider_Half_Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clockDivider_16ms 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DFF_S 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ParkingMeter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 10    
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 11    
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module NumberDisplay 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "div/slowClk1" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nolabel_line17/slowClk0" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div4/slowClk3" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "a/clk_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "a/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dis/an_reg[0]_P )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dis/an_reg[1]_P )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dis/an_reg[2]_P )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dis/an_reg[3]_P )
WARNING: [Synth 8-3332] Sequential element (dis/an_reg[3]_P) is unused and will be removed from module SwitchDriver.
WARNING: [Synth 8-3332] Sequential element (dis/an_reg[2]_P) is unused and will be removed from module SwitchDriver.
WARNING: [Synth 8-3332] Sequential element (dis/an_reg[1]_P) is unused and will be removed from module SwitchDriver.
WARNING: [Synth 8-3332] Sequential element (dis/an_reg[0]_P) is unused and will be removed from module SwitchDriver.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 615.563 ; gain = 405.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 615.563 ; gain = 405.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 720.629 ; gain = 510.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 733.184 ; gain = 523.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 733.184 ; gain = 523.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 733.184 ; gain = 523.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 733.184 ; gain = 523.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 733.184 ; gain = 523.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 733.184 ; gain = 523.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 733.184 ; gain = 523.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    87|
|3     |LUT1   |   254|
|4     |LUT2   |    80|
|5     |LUT3   |    46|
|6     |LUT4   |    62|
|7     |LUT5   |    54|
|8     |LUT6   |   133|
|9     |FDCE   |     4|
|10    |FDRE   |   172|
|11    |LDC    |     4|
|12    |IBUF   |     7|
|13    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+---------------------+------+
|      |Instance         |Module               |Cells |
+------+-----------------+---------------------+------+
|1     |top              |                     |   915|
|2     |  a              |ParkingMeter         |   516|
|3     |  but1           |SinglePulse          |    15|
|4     |    A            |DFF_S_11             |     1|
|5     |    B            |DFF_S_12             |    13|
|6     |    C            |DFF_S_13             |     1|
|7     |  but2           |SinglePulse_0        |     4|
|8     |    A            |DFF_S_8              |     1|
|9     |    B            |DFF_S_9              |     2|
|10    |    C            |DFF_S_10             |     1|
|11    |  but3           |SinglePulse_1        |    15|
|12    |    A            |DFF_S_5              |     1|
|13    |    B            |DFF_S_6              |    13|
|14    |    C            |DFF_S_7              |     1|
|15    |  but4           |SinglePulse_2        |     6|
|16    |    A            |DFF_S                |     1|
|17    |    B            |DFF_S_3              |     4|
|18    |    C            |DFF_S_4              |     1|
|19    |  dis            |NumberDisplay        |   120|
|20    |  div            |clockDivider_1Hz     |    73|
|21    |  div4           |clockDivider_16ms    |    74|
|22    |  nolabel_line17 |clockDivider_Half_Hz |    73|
+------+-----------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 733.184 ; gain = 523.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 733.184 ; gain = 225.430
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 733.184 ; gain = 523.012
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 98 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 733.184 ; gain = 523.012
INFO: [Common 17-1381] The checkpoint 'C:/Users/Erick/Desktop/project_4/project_4.runs/synth_1/SwitchDriver.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 733.184 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 07 20:33:00 2018...
