// Seed: 1264207435
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  type_4(
      {id_1{1}}, 1
  );
  logic id_3;
  assign id_3 = id_3;
endmodule
