// Seed: 1670313776
module module_0 (
    input wor id_0,
    output tri0 id_1,
    input wire id_2,
    input supply1 id_3,
    output wor id_4,
    output supply1 id_5,
    output wand id_6,
    input wor id_7,
    output tri0 id_8
    , id_12,
    output wire id_9,
    input wire id_10
);
endmodule
module module_1 #(
    parameter id_13 = 32'd24
) (
    output tri1  id_0,
    output wor   id_1
    , id_10,
    output wire  id_2,
    output wand  id_3,
    output uwire id_4,
    input  wire  id_5,
    input  tri1  id_6,
    input  tri1  id_7,
    input  tri   id_8
);
  wire id_11;
  parameter id_12 = 1;
  wire _id_13 = id_12[-1&id_13];
  assign id_0 = 1;
  logic id_14;
  logic id_15;
  logic id_16 = -1;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_8,
      id_5,
      id_3,
      id_3,
      id_0,
      id_7,
      id_1,
      id_4,
      id_8
  );
endmodule
