#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Nov 27 02:57:36 2023
# Process ID: 157051
# Current directory: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/orig/neorv32.runs/synth_1
# Command line: vivado -log neorv32_cpu_cp_fpu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source neorv32_cpu_cp_fpu.tcl
# Log file: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/orig/neorv32.runs/synth_1/neorv32_cpu_cp_fpu.vds
# Journal file: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/orig/neorv32.runs/synth_1/vivado.jou
# Running On: binhkieudo-hotswap, OS: Linux, CPU Frequency: 1653.932 MHz, CPU Physical cores: 16, Host memory: 33036 MB
#-----------------------------------------------------------
source neorv32_cpu_cp_fpu.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/utils_1/imports/synth_1/neorv32_test_setup_approm.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/utils_1/imports/synth_1/neorv32_test_setup_approm.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top neorv32_cpu_cp_fpu -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Vivado_Tcl 4-1810] synth_design options have changed between reference and incremental; A full resynthesis will be run
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 157151
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2430.520 ; gain = 390.582 ; free physical = 436 ; free virtual = 74886
Synthesis current peak Physical Memory [PSS] (MB): peak = 1798.927; parent = 1611.705; children = 187.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3433.379; parent = 2430.523; children = 1002.855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_cp_fpu' [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:81]
INFO: [Synth 8-226] default block is never used [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:428]
INFO: [Synth 8-226] default block is never used [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:521]
INFO: [Synth 8-3491] module 'neorv32_cpu_cp_fpu_f2i' declared at '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:1650' bound to instance 'neorv32_cpu_cp_fpu_f2i_inst' of component 'neorv32_cpu_cp_fpu_f2i' [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:605]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_cp_fpu_f2i' [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:1671]
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_cp_fpu_f2i' (0#1) [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:1671]
INFO: [Synth 8-3491] module 'neorv32_cpu_cp_fpu_normalizer' declared at '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:1249' bound to instance 'neorv32_cpu_cp_fpu_normalizer_inst' of component 'neorv32_cpu_cp_fpu_normalizer' [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:1137]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_cp_fpu_normalizer' [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:1272]
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_cp_fpu_normalizer' (0#1) [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:1272]
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_cp_fpu' (0#1) [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:81]
WARNING: [Synth 8-7129] Port ctrl_i[rf_wb_en] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[rf_rs1][4] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[rf_rs1][3] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[rf_rs1][2] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[rf_rs1][1] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[rf_rs1][0] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[rf_rs2][4] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[rf_rs2][3] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[rf_rs2][2] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[rf_rs2][1] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[rf_rs2][0] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[rf_rs3][4] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[rf_rs3][3] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[rf_rs3][2] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[rf_rs3][1] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[rf_rs3][0] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[rf_rd][4] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[rf_rd][3] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[rf_rd][2] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[rf_rd][1] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[rf_rd][0] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[rf_mux][1] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[rf_mux][0] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[rf_zero_we] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[alu_op][2] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[alu_op][1] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[alu_op][0] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[alu_opa_mux] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[alu_opb_mux] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[alu_unsigned] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[alu_cp_trig][4] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[alu_cp_trig][3] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[alu_cp_trig][2] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[alu_cp_trig][1] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[alu_cp_trig][0] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[lsu_req_rd] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[lsu_req_wr] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[lsu_rw] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[lsu_mo_we] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[lsu_fence] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[lsu_fencei] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[lsu_priv] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[ir_funct12][6] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[ir_funct12][5] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[ir_funct12][4] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[ir_funct12][3] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[ir_funct12][2] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[ir_funct12][1] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[ir_opcode][6] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[ir_opcode][5] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[ir_opcode][4] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[ir_opcode][3] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[ir_opcode][2] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[ir_opcode][1] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[ir_opcode][0] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[cpu_priv] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[cpu_sleep] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_i[cpu_debug] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_wdata_i[31] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_wdata_i[30] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_wdata_i[29] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_wdata_i[28] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_wdata_i[27] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_wdata_i[26] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_wdata_i[25] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_wdata_i[24] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_wdata_i[23] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_wdata_i[22] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_wdata_i[21] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_wdata_i[20] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_wdata_i[19] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_wdata_i[18] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_wdata_i[17] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_wdata_i[16] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_wdata_i[15] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_wdata_i[14] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_wdata_i[13] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_wdata_i[12] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_wdata_i[11] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_wdata_i[10] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_wdata_i[9] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_wdata_i[8] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs3_i[31] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs3_i[30] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs3_i[29] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs3_i[28] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs3_i[27] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs3_i[26] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs3_i[25] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs3_i[24] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs3_i[23] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs3_i[22] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs3_i[21] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs3_i[20] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs3_i[19] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs3_i[18] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs3_i[17] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs3_i[16] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs3_i[15] in module neorv32_cpu_cp_fpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port rs3_i[14] in module neorv32_cpu_cp_fpu is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2515.488 ; gain = 475.551 ; free physical = 493 ; free virtual = 74949
Synthesis current peak Physical Memory [PSS] (MB): peak = 1798.927; parent = 1611.705; children = 187.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3518.348; parent = 2515.492; children = 1002.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2527.363 ; gain = 487.426 ; free physical = 489 ; free virtual = 74944
Synthesis current peak Physical Memory [PSS] (MB): peak = 1798.927; parent = 1611.705; children = 187.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3530.223; parent = 2527.367; children = 1002.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2535.367 ; gain = 495.430 ; free physical = 487 ; free virtual = 74942
Synthesis current peak Physical Memory [PSS] (MB): peak = 1798.927; parent = 1611.705; children = 187.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3538.227; parent = 2535.371; children = 1002.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2544.273 ; gain = 504.336 ; free physical = 477 ; free virtual = 74935
Synthesis current peak Physical Memory [PSS] (MB): peak = 1798.927; parent = 1611.705; children = 187.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3547.133; parent = 2544.277; children = 1002.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2544.273 ; gain = 504.336 ; free physical = 467 ; free virtual = 74926
Synthesis current peak Physical Memory [PSS] (MB): peak = 1798.927; parent = 1611.705; children = 187.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3547.133; parent = 2544.277; children = 1002.855
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ctrl_reg[state]' in module 'neorv32_cpu_cp_fpu_f2i'
INFO: [Synth 8-802] inferred FSM for state register 'ctrl_reg[state]' in module 'neorv32_cpu_cp_fpu_normalizer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
           s_prepare_f2i |                              001 |                              001
        s_normalize_busy |                              010 |                              010
                 s_round |                              011 |                              011
              s_finalize |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctrl_reg[state]' using encoding 'sequential' in module 'neorv32_cpu_cp_fpu_f2i'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                        000000001 |                             0000
          s_prepare_norm |                        000000010 |                             0011
           s_prepare_i2f |                        000000100 |                             0001
             s_check_i2f |                        000001000 |                             0010
        s_normalize_busy |                        000010000 |                             0101
                 s_round |                        000100000 |                             0110
         s_prepare_shift |                        001000000 |                             0100
                 s_check |                        010000000 |                             0111
              s_finalize |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctrl_reg[state]' using encoding 'one-hot' in module 'neorv32_cpu_cp_fpu_normalizer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2589.703 ; gain = 549.766 ; free physical = 334 ; free virtual = 74792
Synthesis current peak Physical Memory [PSS] (MB): peak = 1879.764; parent = 1692.638; children = 187.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3592.562; parent = 2589.707; children = 1002.855
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : synth_design options have changed between reference and incremental


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
	   3 Input   28 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 8     
	               28 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               23 Bit    Registers := 3     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input   48 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 5     
	   9 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 3     
	   5 Input   24 Bit        Muxes := 1     
	   3 Input   24 Bit        Muxes := 1     
	   5 Input   23 Bit        Muxes := 2     
	   2 Input   23 Bit        Muxes := 5     
	   9 Input   23 Bit        Muxes := 1     
	   9 Input   10 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 3     
	   9 Input    9 Bit        Muxes := 1     
	  16 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 5     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   5 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 6     
	   9 Input    5 Bit        Muxes := 2     
	   6 Input    5 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 45    
	   6 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 17    
	   9 Input    1 Bit        Muxes := 20    
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'multiplier_reg[product]' and it is trimmed from '48' to '31' bits. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:669]
WARNING: [Synth 8-3936] Found unconnected internal register 'multiplier_reg[buf_ff]' and it is trimmed from '48' to '31' bits. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:669]
WARNING: [Synth 8-3936] Found unconnected internal register 'multiplier_reg[product]' and it is trimmed from '48' to '17' bits. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:669]
DSP Report: Generating DSP multiplier_reg[buf_ff], operation Mode is: (A*B)'.
DSP Report: register multiplier_reg[buf_ff] is absorbed into DSP multiplier_reg[buf_ff].
DSP Report: operator multiplier_reg[buf_ff]0 is absorbed into DSP multiplier_reg[buf_ff].
DSP Report: operator multiplier_reg[buf_ff]0 is absorbed into DSP multiplier_reg[buf_ff].
DSP Report: Generating DSP multiplier_reg[product], operation Mode is: (PCIN>>17)+(A*B)'.
DSP Report: register multiplier_reg[product] is absorbed into DSP multiplier_reg[product].
DSP Report: register multiplier_reg[buf_ff] is absorbed into DSP multiplier_reg[product].
DSP Report: operator multiplier_reg[buf_ff]0 is absorbed into DSP multiplier_reg[product].
DSP Report: operator multiplier_reg[buf_ff]0 is absorbed into DSP multiplier_reg[product].
WARNING: [Synth 8-3917] design neorv32_cpu_cp_fpu has port csr_rdata_o[31] driven by constant 0
WARNING: [Synth 8-3917] design neorv32_cpu_cp_fpu has port csr_rdata_o[30] driven by constant 0
WARNING: [Synth 8-3917] design neorv32_cpu_cp_fpu has port csr_rdata_o[29] driven by constant 0
WARNING: [Synth 8-3917] design neorv32_cpu_cp_fpu has port csr_rdata_o[28] driven by constant 0
WARNING: [Synth 8-3917] design neorv32_cpu_cp_fpu has port csr_rdata_o[27] driven by constant 0
WARNING: [Synth 8-3917] design neorv32_cpu_cp_fpu has port csr_rdata_o[26] driven by constant 0
WARNING: [Synth 8-3917] design neorv32_cpu_cp_fpu has port csr_rdata_o[25] driven by constant 0
WARNING: [Synth 8-3917] design neorv32_cpu_cp_fpu has port csr_rdata_o[24] driven by constant 0
WARNING: [Synth 8-3917] design neorv32_cpu_cp_fpu has port csr_rdata_o[23] driven by constant 0
WARNING: [Synth 8-3917] design neorv32_cpu_cp_fpu has port csr_rdata_o[22] driven by constant 0
WARNING: [Synth 8-3917] design neorv32_cpu_cp_fpu has port csr_rdata_o[21] driven by constant 0
WARNING: [Synth 8-3917] design neorv32_cpu_cp_fpu has port csr_rdata_o[20] driven by constant 0
WARNING: [Synth 8-3917] design neorv32_cpu_cp_fpu has port csr_rdata_o[19] driven by constant 0
WARNING: [Synth 8-3917] design neorv32_cpu_cp_fpu has port csr_rdata_o[18] driven by constant 0
WARNING: [Synth 8-3917] design neorv32_cpu_cp_fpu has port csr_rdata_o[17] driven by constant 0
WARNING: [Synth 8-3917] design neorv32_cpu_cp_fpu has port csr_rdata_o[16] driven by constant 0
WARNING: [Synth 8-3917] design neorv32_cpu_cp_fpu has port csr_rdata_o[15] driven by constant 0
WARNING: [Synth 8-3917] design neorv32_cpu_cp_fpu has port csr_rdata_o[14] driven by constant 0
WARNING: [Synth 8-3917] design neorv32_cpu_cp_fpu has port csr_rdata_o[13] driven by constant 0
WARNING: [Synth 8-3917] design neorv32_cpu_cp_fpu has port csr_rdata_o[12] driven by constant 0
WARNING: [Synth 8-3917] design neorv32_cpu_cp_fpu has port csr_rdata_o[11] driven by constant 0
WARNING: [Synth 8-3917] design neorv32_cpu_cp_fpu has port csr_rdata_o[10] driven by constant 0
WARNING: [Synth 8-3917] design neorv32_cpu_cp_fpu has port csr_rdata_o[9] driven by constant 0
WARNING: [Synth 8-3917] design neorv32_cpu_cp_fpu has port csr_rdata_o[8] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2855.305 ; gain = 815.367 ; free physical = 261 ; free virtual = 74557
Synthesis current peak Physical Memory [PSS] (MB): peak = 2189.627; parent = 2002.558; children = 187.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3858.164; parent = 2855.309; children = 1002.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|neorv32_cpu_cp_fpu | (A*B)'            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|neorv32_cpu_cp_fpu | (PCIN>>17)+(A*B)' | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 1    | 
+-------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2855.305 ; gain = 815.367 ; free physical = 259 ; free virtual = 74555
Synthesis current peak Physical Memory [PSS] (MB): peak = 2190.231; parent = 2003.168; children = 187.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3858.164; parent = 2855.309; children = 1002.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2855.305 ; gain = 815.367 ; free physical = 265 ; free virtual = 74561
Synthesis current peak Physical Memory [PSS] (MB): peak = 2190.231; parent = 2003.168; children = 187.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3858.164; parent = 2855.309; children = 1002.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2855.305 ; gain = 815.367 ; free physical = 268 ; free virtual = 74564
Synthesis current peak Physical Memory [PSS] (MB): peak = 2190.231; parent = 2003.168; children = 187.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3858.164; parent = 2855.309; children = 1002.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2855.305 ; gain = 815.367 ; free physical = 267 ; free virtual = 74563
Synthesis current peak Physical Memory [PSS] (MB): peak = 2190.231; parent = 2003.168; children = 187.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3858.164; parent = 2855.309; children = 1002.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2855.305 ; gain = 815.367 ; free physical = 267 ; free virtual = 74563
Synthesis current peak Physical Memory [PSS] (MB): peak = 2190.231; parent = 2003.168; children = 187.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3858.164; parent = 2855.309; children = 1002.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2855.305 ; gain = 815.367 ; free physical = 267 ; free virtual = 74563
Synthesis current peak Physical Memory [PSS] (MB): peak = 2190.231; parent = 2003.168; children = 187.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3858.164; parent = 2855.309; children = 1002.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2855.305 ; gain = 815.367 ; free physical = 267 ; free virtual = 74564
Synthesis current peak Physical Memory [PSS] (MB): peak = 2190.231; parent = 2003.168; children = 187.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3858.164; parent = 2855.309; children = 1002.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2855.305 ; gain = 815.367 ; free physical = 267 ; free virtual = 74564
Synthesis current peak Physical Memory [PSS] (MB): peak = 2190.231; parent = 2003.168; children = 187.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3858.164; parent = 2855.309; children = 1002.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|neorv32_cpu_cp_fpu | multiplier_reg[latency][2] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|neorv32_cpu_cp_fpu | (A*B')'            | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|neorv32_cpu_cp_fpu | (PCIN>>17+(A*B)')' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 1    | 
+-------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    50|
|3     |DSP48E1 |     2|
|4     |LUT1    |    41|
|5     |LUT2    |   147|
|6     |LUT3    |   124|
|7     |LUT4    |    78|
|8     |LUT5    |   202|
|9     |LUT6    |   418|
|10    |SRL16E  |     1|
|11    |FDCE    |   365|
|12    |FDPE    |     2|
|13    |FDRE    |   220|
|14    |IBUF    |   100|
|15    |OBUF    |    65|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------------------+------------------------------+------+
|      |Instance                             |Module                        |Cells |
+------+-------------------------------------+------------------------------+------+
|1     |top                                  |                              |  1816|
|2     |  neorv32_cpu_cp_fpu_f2i_inst        |neorv32_cpu_cp_fpu_f2i        |   424|
|3     |  neorv32_cpu_cp_fpu_normalizer_inst |neorv32_cpu_cp_fpu_normalizer |   482|
+------+-------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2855.305 ; gain = 815.367 ; free physical = 267 ; free virtual = 74564
Synthesis current peak Physical Memory [PSS] (MB): peak = 2190.231; parent = 2003.168; children = 187.222
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3858.164; parent = 2855.309; children = 1002.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 250 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2855.305 ; gain = 815.367 ; free physical = 271 ; free virtual = 74569
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2855.312 ; gain = 815.367 ; free physical = 271 ; free virtual = 74569
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2855.312 ; gain = 0.000 ; free physical = 375 ; free virtual = 74673
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2973.047 ; gain = 0.000 ; free physical = 278 ; free virtual = 74579
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 27e4ba49
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 128 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 2973.047 ; gain = 948.051 ; free physical = 483 ; free virtual = 74785
INFO: [Common 17-1381] The checkpoint '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/orig/neorv32.runs/synth_1/neorv32_cpu_cp_fpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file neorv32_cpu_cp_fpu_utilization_synth.rpt -pb neorv32_cpu_cp_fpu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 02:58:16 2023...
