m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift3/simulation/modelsim
Euppgift_vhdl_3a
Z1 w1475447086
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z6 8C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift3/uppgift_vhdl_3a.vhd
Z7 FC:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift3/uppgift_vhdl_3a.vhd
l0
L34
VM9R2];jzQ?CAm]@YDW2]H0
!s100 ;GbE8f9V`KAWM7HTnSbmm3
Z8 OV;C;10.4d;61
31
Z9 !s110 1475447132
!i10b 1
Z10 !s108 1475447132.000000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift3/uppgift_vhdl_3a.vhd|
Z12 !s107 C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift3/uppgift_vhdl_3a.vhd|
!i113 1
Z13 o-93 -work work
Z14 tExplicit 1
Artl
R2
R3
R4
R5
DEx4 work 15 uppgift_vhdl_3a 0 22 M9R2];jzQ?CAm]@YDW2]H0
l76
L73
VVk_[VjRoMo0BVgAo>:3I51
!s100 ?dSl2YTcj`OQMmXinP4cK3
R8
31
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Euppgift_vhdl_3a_vhd_tst
Z15 w1475444730
R4
R5
R0
Z16 8C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift3/simulation/modelsim/uppgift_vhdl_3a.vht
Z17 FC:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift3/simulation/modelsim/uppgift_vhdl_3a.vht
l0
L31
VRaf>ol[MfYObU9;0iKg]@0
!s100 Bi7`<[[zmacM4f:lhKOF00
R8
31
R9
!i10b 1
R10
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift3/simulation/modelsim/uppgift_vhdl_3a.vht|
Z19 !s107 C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift3/simulation/modelsim/uppgift_vhdl_3a.vht|
!i113 1
R13
R14
Auppgift_vhdl_3a_arch
R4
R5
DEx4 work 23 uppgift_vhdl_3a_vhd_tst 0 22 Raf>ol[MfYObU9;0iKg]@0
l48
L33
VjR:W7E:AYEJNHI;F8fFIz1
!s100 OUbYncJ=hkGEc>boISC]C2
R8
31
R9
!i10b 1
R10
R18
R19
!i113 1
R13
R14
