<root><simulation><result_generated_time />2023-05-16 18:04:18<layer><layer_spec />{'B': 1, 'K': 256, 'C': 128, 'OY': 150, 'OX': 150, 'IY': 150, 'IX': 150, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />737280000<total_data_size_element />{'W': 32768, 'I': 2880000, 'O': 5760000}<total_data_reuse />{'W': 22500, 'I': 256.0, 'O': 128}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />57/57</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [256, 1, 1], 'I': [512, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OX', 2), ('OY', 2)]], [[('C', 16), ('K', 2)], [('C', 8)]], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('OX', 2), ('OY', 2), ('C', 8)]], [], []]<O />[[[('C', 16)], [('C', 8)]], [[('K', 2)], [('OX', 2), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('OY', 3), ('OX', 3), ('OX', 5)], [('K', 8), ('OX', 5), ('OY', 25)], []]<I />[[('K', 16), ('OY', 3), ('OX', 3), ('OX', 5), ('K', 8)], [('OX', 5)], [('OY', 25)]]<O />[[('K', 16)], [('OY', 3), ('OX', 3), ('OX', 5), ('K', 8), ('OX', 5)], [('OY', 25)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [4.0, 45, 125, 1], 'I': [2.0, 128.0, 1.0, 1.0], 'O': [128.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [128, 262144, 262144], 'I': [360, 921600, 23040000], 'O': [128, 1843200, 46080000], 'O_partial': [0, 0, 0], 'O_final': [128, 1843200, 46080000]}<actual_mem_utilization_individual />{'W': [0.25, 0.01, 0.0], 'I': [0.7, 0.03, 0.0], 'O': [0.25, 0.05, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.09, 0.0], 'I': [0.7, 0.09, 0.0], 'O': [0.25, 0.09, 0.0]}<effective_mem_size_bit />{'W': [128, 262144, 262144], 'I': [360, 921600, 23040000], 'O': [8, 614400, 1843200], 'O_partial': [0, 0, 0], 'O_final': [8, 614400, 1843200]}<total_unit_count />{'W': [1024, 256, 1, 1], 'I': [1024, 512, 1, 1], 'O': [1024, 8, 1, 1]}<unique_unit_count />{'W': [256, 256, 1, 1], 'I': [512, 512, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [128.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[184320000, 4096000], [4096000, 32768], [32768, 0]]<I />[[23040000, 2880000], [2880000, 2880000], [2880000, 0]]<O />[[(0, 5760000), (5760000, 0)], [(0, 5760000), (5760000, 0)], [(0, 5760000), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 5760000), (5760000, 0)], [(0, 5760000), (5760000, 0)], [(0, 5760000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[23040000, 512000], [64000, 512], [128, 0]]<I />[[2880000, 360000], [45000, 45000], [11250, 0]]<O />[[(0, 720000), (720000, 0)], [(0, 90000), (90000, 0)], [(0, 22500), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 720000], [720000, 0]), ([0, 90000], [90000, 0]), ([0, 22500], [0, 0])]</mem_access_count_word><mac_count><active />737280000<idle />0</mac_count></basic_info><energy><total_energy />1611782273.3<mem_energy_breakdown><W />[7928.7, 6785.4, 170.5]<I />[1099.0, 8918.4, 14983.3]<O />[504.4, 17836.9, 29966.6]</mem_energy_breakdown><MAC_energy><active_MAC />1611694080.0<idle_MAC />0.0<total />1611694080.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9967<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9967<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />722376<latency_cycle_without_data_loading />720000<ideal_computing_cycle />720000<data_loading><load_cycle_total />2376<load_cycle_individual />{'W': [64, 512, 0], 'I': [360, 1800, 0]}<load_cycle_combined />{'W': 512, 'I': 1800}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-719999], [-717282, -655344], [-720000, -720000]], 'I': [[-719999], [-88536, -44640], [-648000, -680400]], 'O': [[-720000], [-630000, -630000], [-630000, -697500]]}<mem_stall_cycle_shared />{'W': [[-719999], [-717282, 0], [0, 0]], 'I': [[-719999], [-88536, 0], [0, 0]], 'O': [[-720000], [-630000, -630000], [-630000, -697500]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 262144, 262144], 'I': [360, 921600, 23040000], 'O': [128, 1843200, 46080000], 'O_partial': [0, 0, 0], 'O_final': [128, 1843200, 46080000]}<data_size_each_level_total />{'W': [32768, 262144, 262144], 'I': [184320, 921600, 23040000], 'O': [1024, 1843200, 46080000]}<loop_cycles_each_level />{'W': [720, 720000, 720000], 'I': [5760, 28800, 720000], 'O': [16, 28800, 720000]}<top_ir_loop_size />{'W': [45, 125, 1], 'I': [8, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [45.5, 0.4], [0.4, 0.4]], 'I': [[8.0, 0.1], [32.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 8.0], [64.0, 64.0], [64.0, 64.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [2048.0, 45.5], [45.5, 0.4]], 'I': [[8.0, 0.5], [256.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 8.0], [64.0, 64.0], [64.0, 64.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [45.5, 0.4], [0.4, 0]], 'I': [[8.0, 0.5], [256.0, 32.0], [32.0, 0]], 'O': [[8.0, 8.0], [64.0, 64.0], [64.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [365.5, 96.4], [32.4, 64.0]], 'I': [[8.0, 0.5], [365.5, 96.4], [32.4, 64.0]], 'O': [[8.0, 8.0], [365.5, 96.4], [32.4, 64.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 720000], [720, 720, 1000], [720000, 720000, 1]], 'I': [[1, 1, 720000], [720, 5760, 125], [28800, 28800, 25]], 'O': [[1, 1, 720000], [16, 16, 45000], [28800, 28800, 25]]}<trans_time_real />{'W': [[0, 1, 720000], [[2, 720, 1000], [64, 720, 1000]], [[512, 720000, 1], [128, 720000, 1]]], 'I': [[0, 1, 720000], [[6, 5760, 125], [360, 5760, 125]], [[1800, 28800, 25], [450, 28800, 25]]], 'O': [[0, 1, 720000], [[2, 16, 45000], [2, 16, 45000]], [[3600, 28800, 25], [900, 28800, 25]]]}<single_stall_cycle />{'W': [[-1], [-718, -656], [-719488, -719872]], 'I': [[-1], [-714, -360], [-27000, -28350]], 'O': [[-1], [-14, -14], [-25200, -27900]]}<single_stall_count />{'W': [719999, 999, 0], 'I': [719999, 124, 24], 'O': [720000, 45000, 25]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [43200, 0], 'O': [90000, 0]}, 1: {'W': [63936, 0], 'I': [44640, 43200], 'O': [90000, 90000]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-676800, -720000], [-630000, -720000]], 1: [[-611424, -676800], [-630000, -630000]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.8<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>