Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : xc7a100t-3-fgg484

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\timeSwitcher.v" into library work
Parsing module <timeSwitcher>.
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\Splitter.v" into library work
Parsing module <Splitter>.
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\ShiftLeft2.v" into library work
Parsing module <ShiftLeft2>.
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\RegSel.v" into library work
Parsing module <RegSel>.
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\RegisterW.v" into library work
Parsing module <RegisterW>.
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\RegisterM.v" into library work
Parsing module <RegisterM>.
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\RegisterE.v" into library work
Parsing module <RegisterE>.
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\RegisterD.v" into library work
Parsing module <RegisterD>.
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\RegDataSel.v" into library work
Parsing module <RegDataSel>.
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\PCsel.v" into library work
Parsing module <PCsel>.
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\PC.v" into library work
Parsing module <PC>.
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\Mext.v" into library work
Parsing module <Mext>.
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\mALU.v" into library work
Parsing module <mALU>.
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\HazardControl.v" into library work
Parsing module <HazardControl>.
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\GRF.v" into library work
Parsing module <GRF>.
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\EXT26.v" into library work
Parsing module <EXT26>.
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\EXT16.v" into library work
Parsing module <EXT16>.
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\ETrueRD2.v" into library work
Parsing module <ETrueRD2>.
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\ETrueRD1.v" into library work
Parsing module <ETrueRD1>.
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\DTrueRD2.v" into library work
Parsing module <DTrueRD2>.
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\DTrueRD1.v" into library work
Parsing module <DTrueRD1>.
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\Controller.v" into library work
Parsing module <D_control>.
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\CMP.v" into library work
Parsing module <CMP>.
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\BE.v" into library work
Parsing module <BE>.
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\ALUsourceSel.v" into library work
Parsing module <ALUSel>.
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\ALUResultSel.v" into library work
Parsing module <ALUResultSel>.
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\ADDER.v" into library work
Parsing module <ADDER>.
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\ADD4.v" into library work
Parsing module <ADD4>.
Analyzing Verilog file "D:\ISE\homework\CPU_P6_final\vtest\mips.v" into library work
Parsing module <mips>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mips>.

Elaborating module <PCsel>.

Elaborating module <PC>.

Elaborating module <CMP>.
WARNING:HDLCompiler:413 - "D:\ISE\homework\CPU_P6_final\vtest\CMP.v" Line 31: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <ADD4>.

Elaborating module <RegisterD>.

Elaborating module <Splitter>.

Elaborating module <EXT16>.

Elaborating module <D_control>.
WARNING:HDLCompiler:413 - "D:\ISE\homework\CPU_P6_final\vtest\Controller.v" Line 170: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\homework\CPU_P6_final\vtest\Controller.v" Line 187: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\homework\CPU_P6_final\vtest\Controller.v" Line 206: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\homework\CPU_P6_final\vtest\Controller.v" Line 216: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\homework\CPU_P6_final\vtest\Controller.v" Line 227: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\homework\CPU_P6_final\vtest\Controller.v" Line 231: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\homework\CPU_P6_final\vtest\Controller.v" Line 241: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "D:\ISE\homework\CPU_P6_final\vtest\mips.v" Line 88: Assignment to MULTop ignored, since the identifier is never used

Elaborating module <RegSel>.
WARNING:HDLCompiler:413 - "D:\ISE\homework\CPU_P6_final\vtest\RegSel.v" Line 31: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <GRF>.

Elaborating module <ShiftLeft2>.

Elaborating module <ADDER>.

Elaborating module <EXT26>.

Elaborating module <timeSwitcher>.
WARNING:HDLCompiler:413 - "D:\ISE\homework\CPU_P6_final\vtest\timeSwitcher.v" Line 26: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <RegisterE>.

Elaborating module <ALUSel>.

Elaborating module <ALU>.

Elaborating module <RegisterM>.
WARNING:HDLCompiler:1127 - "D:\ISE\homework\CPU_P6_final\vtest\mips.v" Line 119: Assignment to Minstr ignored, since the identifier is never used

Elaborating module <RegisterW>.

Elaborating module <RegDataSel>.

Elaborating module <BE>.
WARNING:HDLCompiler:413 - "D:\ISE\homework\CPU_P6_final\vtest\BE.v" Line 35: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <Mext>.

Elaborating module <mALU>.
WARNING:HDLCompiler:413 - "D:\ISE\homework\CPU_P6_final\vtest\mALU.v" Line 127: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\homework\CPU_P6_final\vtest\mALU.v" Line 133: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\homework\CPU_P6_final\vtest\mALU.v" Line 139: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\homework\CPU_P6_final\vtest\mALU.v" Line 145: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\homework\CPU_P6_final\vtest\mALU.v" Line 157: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\homework\CPU_P6_final\vtest\mALU.v" Line 163: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\homework\CPU_P6_final\vtest\mALU.v" Line 169: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\homework\CPU_P6_final\vtest\mALU.v" Line 175: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\homework\CPU_P6_final\vtest\mALU.v" Line 181: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\homework\CPU_P6_final\vtest\mALU.v" Line 187: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\homework\CPU_P6_final\vtest\mALU.v" Line 193: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\homework\CPU_P6_final\vtest\mALU.v" Line 199: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\homework\CPU_P6_final\vtest\mALU.v" Line 205: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <ALUResultSel>.

Elaborating module <HazardControl>.

Elaborating module <DTrueRD1>.

Elaborating module <DTrueRD2>.

Elaborating module <ETrueRD1>.

Elaborating module <ETrueRD2>.
WARNING:HDLCompiler:634 - "D:\ISE\homework\CPU_P6_final\vtest\mips.v" Line 44: Net <Tuse[3]> does not have a driver.
ERROR:HDLCompiler:1401 - "D:\ISE\homework\CPU_P6_final\vtest\mips.v" Line 80: Signal DTuse[3] in unit mips is connected to following multiple drivers:
Driver 0: D_controller/Tuse[3] driven by output signal of instance Ground (D_controller).
Driver 1: regD/TuseOUT[3] driven by output signal TuseOUT[3] of instance Flip-flop (regD).
Driver 0: D_controller/Tuse[2] driven by output signal of instance Ground (D_controller).
Driver 1: regD/TuseOUT[2] driven by output signal TuseOUT[2] of instance Flip-flop (regD).
Driver 0: D_controller/Tuse[1] driven by output signal of instance Ground (D_controller).
Driver 1: regD/TuseOUT[1] driven by output signal TuseOUT[1] of instance Flip-flop (regD).
Driver 0: D_controller/Tuse[0] driven by output signal Tuse[0] of instance Inverter (D_controller).
Driver 1: regD/TuseOUT[0] driven by output signal TuseOUT[0] of instance Flip-flop (regD).
Module mips remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "D:\ISE\homework\CPU_P6_final\vtest\mips.v" Line 21: Empty module <mips> remains a black box.
--> 

Total memory usage is 4562168 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :   28 (   0 filtered)
Number of infos    :    0 (   0 filtered)

