// Seed: 3892096733
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_16;
  ;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wand  id_1,
    input  tri0  id_2,
    input  tri0  id_3,
    input  wand  id_4,
    output logic id_5
);
  assign id_5 = {id_2, id_2};
  always @(posedge -1) begin : LABEL_0
    id_5 <= id_0 | -1;
  end
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  logic [7:0] id_8;
  localparam [-1 'h0 : 1] id_9 = -1;
  assign id_8[1'd0] = -1;
endmodule
