Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 26 20:01:00 2024
| Host         : VM-2019 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Complete_MIPS_timing_summary_routed.rpt -pb Complete_MIPS_timing_summary_routed.pb -rpx Complete_MIPS_timing_summary_routed.rpx -warn_on_violation
| Design       : Complete_MIPS
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    4           
TIMING-18  Warning           Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (52)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (52)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: a7/counter_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: button1/a1/counter_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: button1/a1/counter_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: button1/a1/counter_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: button1/a1/counter_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: button1/a1/counter_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: button1/a1/counter_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: button1/a1/counter_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: button1/a1/counter_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: button1/a1/counter_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: button1/a1/counter_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: button1/a1/counter_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: button1/a1/counter_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: button1/a1/counter_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: button1/a1/counter_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: button1/a1/counter_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: button1/a1/counter_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: button1/a1/counter_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: button1/a1/counter_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: button1/a1/counter_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: button1/a1/counter_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: button1/a1/counter_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: button1/a1/counter_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: button1/a1/counter_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: button1/a1/counter_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: button1/a1/counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.254       -6.281                     71                 2350        0.252        0.000                      0                 2350        4.500        0.000                       0                  1207  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.254       -6.281                     71                 2350        0.252        0.000                      0                 2350        4.500        0.000                       0                  1207  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           71  Failing Endpoints,  Worst Slack       -0.254ns,  Total Violation       -6.281ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.254ns  (required time - arrival time)
  Source:                 MEM/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/Register/REG_reg[2][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.890ns  (logic 2.731ns (55.844%)  route 2.159ns (44.156%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns = ( 10.110 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.589    10.110    MEM/RAM_reg_0
    RAMB18_X1Y26         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454    12.564 r  MEM/RAM_reg/DOPADOP[1]
                         net (fo=2, routed)           0.759    13.323    CPU/Register/data_out[17]
    SLICE_X47Y67         LUT4 (Prop_lut4_I2_O)        0.124    13.447 r  CPU/Register/RAM_reg_i_39_replica/O
                         net (fo=1, routed)           0.619    14.065    CPU/Register/p_1_in[17]_repN
    SLICE_X47Y66         LUT3 (Prop_lut3_I0_O)        0.153    14.218 r  CPU/Register/REG[2][17]_i_1/O
                         net (fo=31, routed)          0.782    15.001    CPU/Register/reg_in[17]
    SLICE_X46Y66         FDRE                                         r  CPU/Register/REG_reg[2][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.431    14.772    CPU/Register/CLK_IBUF_BUFG
    SLICE_X46Y66         FDRE                                         r  CPU/Register/REG_reg[2][17]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X46Y66         FDRE (Setup_fdre_C_D)       -0.248    14.747    CPU/Register/REG_reg[2][17]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                         -15.001    
  -------------------------------------------------------------------
                         slack                                 -0.254    

Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 MEM/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/Register/REG_reg[29][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.919ns  (logic 2.731ns (55.516%)  route 2.188ns (44.484%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns = ( 10.110 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.589    10.110    MEM/RAM_reg_0
    RAMB18_X1Y26         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454    12.564 r  MEM/RAM_reg/DOPADOP[1]
                         net (fo=2, routed)           0.759    13.323    CPU/Register/data_out[17]
    SLICE_X47Y67         LUT4 (Prop_lut4_I2_O)        0.124    13.447 r  CPU/Register/RAM_reg_i_39_replica/O
                         net (fo=1, routed)           0.619    14.065    CPU/Register/p_1_in[17]_repN
    SLICE_X47Y66         LUT3 (Prop_lut3_I0_O)        0.153    14.218 r  CPU/Register/REG[2][17]_i_1/O
                         net (fo=31, routed)          0.811    15.030    CPU/Register/reg_in[17]
    SLICE_X46Y62         FDRE                                         r  CPU/Register/REG_reg[29][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.434    14.775    CPU/Register/CLK_IBUF_BUFG
    SLICE_X46Y62         FDRE                                         r  CPU/Register/REG_reg[29][17]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X46Y62         FDRE (Setup_fdre_C_D)       -0.219    14.779    CPU/Register/REG_reg[29][17]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                         -15.030    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.242ns  (required time - arrival time)
  Source:                 MEM/RAM_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/Register/REG_reg[20][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.048ns  (logic 2.702ns (53.531%)  route 2.346ns (46.469%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns = ( 10.113 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.592    10.113    MEM/RAM_reg_0
    RAMB18_X1Y26         RAMB18E1                                     r  MEM/RAM_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    12.567 r  MEM/RAM_reg/DOBDO[0]
                         net (fo=1, routed)           0.766    13.333    CPU/Register/data_out[18]
    SLICE_X48Y63         LUT4 (Prop_lut4_I2_O)        0.124    13.457 r  CPU/Register/RAM_reg_i_38/O
                         net (fo=3, routed)           0.601    14.058    CPU/Register/p_1_in[18]
    SLICE_X49Y63         LUT3 (Prop_lut3_I0_O)        0.124    14.182 r  CPU/Register/REG[2][18]_i_1/O
                         net (fo=31, routed)          0.979    15.161    CPU/Register/reg_in[18]
    SLICE_X45Y60         FDRE                                         r  CPU/Register/REG_reg[20][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.436    14.777    CPU/Register/CLK_IBUF_BUFG
    SLICE_X45Y60         FDRE                                         r  CPU/Register/REG_reg[20][18]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X45Y60         FDRE (Setup_fdre_C_D)       -0.081    14.919    CPU/Register/REG_reg[20][18]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -15.161    
  -------------------------------------------------------------------
                         slack                                 -0.242    

Slack (VIOLATED) :        -0.198ns  (required time - arrival time)
  Source:                 MEM/RAM_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/Register/REG_reg[24][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.000ns  (logic 2.702ns (54.043%)  route 2.298ns (45.957%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns = ( 10.113 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.592    10.113    MEM/RAM_reg_0
    RAMB18_X1Y26         RAMB18E1                                     r  MEM/RAM_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    12.567 r  MEM/RAM_reg/DOBDO[0]
                         net (fo=1, routed)           0.766    13.333    CPU/Register/data_out[18]
    SLICE_X48Y63         LUT4 (Prop_lut4_I2_O)        0.124    13.457 r  CPU/Register/RAM_reg_i_38/O
                         net (fo=3, routed)           0.601    14.058    CPU/Register/p_1_in[18]
    SLICE_X49Y63         LUT3 (Prop_lut3_I0_O)        0.124    14.182 r  CPU/Register/REG[2][18]_i_1/O
                         net (fo=31, routed)          0.931    15.113    CPU/Register/reg_in[18]
    SLICE_X43Y62         FDRE                                         r  CPU/Register/REG_reg[24][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.433    14.774    CPU/Register/CLK_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  CPU/Register/REG_reg[24][18]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X43Y62         FDRE (Setup_fdre_C_D)       -0.081    14.916    CPU/Register/REG_reg[24][18]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                         -15.113    
  -------------------------------------------------------------------
                         slack                                 -0.198    

Slack (VIOLATED) :        -0.185ns  (required time - arrival time)
  Source:                 MEM/RAM_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/Register/REG_reg[11][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.987ns  (logic 2.702ns (54.180%)  route 2.285ns (45.820%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns = ( 10.113 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.592    10.113    MEM/RAM_reg_0
    RAMB18_X1Y26         RAMB18E1                                     r  MEM/RAM_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    12.567 r  MEM/RAM_reg/DOBDO[0]
                         net (fo=1, routed)           0.766    13.333    CPU/Register/data_out[18]
    SLICE_X48Y63         LUT4 (Prop_lut4_I2_O)        0.124    13.457 r  CPU/Register/RAM_reg_i_38/O
                         net (fo=3, routed)           0.601    14.058    CPU/Register/p_1_in[18]
    SLICE_X49Y63         LUT3 (Prop_lut3_I0_O)        0.124    14.182 r  CPU/Register/REG[2][18]_i_1/O
                         net (fo=31, routed)          0.918    15.100    CPU/Register/reg_in[18]
    SLICE_X41Y62         FDRE                                         r  CPU/Register/REG_reg[11][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.433    14.774    CPU/Register/CLK_IBUF_BUFG
    SLICE_X41Y62         FDRE                                         r  CPU/Register/REG_reg[11][18]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X41Y62         FDRE (Setup_fdre_C_D)       -0.081    14.916    CPU/Register/REG_reg[11][18]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                         -15.100    
  -------------------------------------------------------------------
                         slack                                 -0.185    

Slack (VIOLATED) :        -0.177ns  (required time - arrival time)
  Source:                 MEM/RAM_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/Register/REG_reg[13][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.015ns  (logic 2.702ns (53.879%)  route 2.313ns (46.121%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns = ( 10.113 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.592    10.113    MEM/RAM_reg_0
    RAMB18_X1Y26         RAMB18E1                                     r  MEM/RAM_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    12.567 r  MEM/RAM_reg/DOBDO[0]
                         net (fo=1, routed)           0.766    13.333    CPU/Register/data_out[18]
    SLICE_X48Y63         LUT4 (Prop_lut4_I2_O)        0.124    13.457 r  CPU/Register/RAM_reg_i_38/O
                         net (fo=3, routed)           0.601    14.058    CPU/Register/p_1_in[18]
    SLICE_X49Y63         LUT3 (Prop_lut3_I0_O)        0.124    14.182 r  CPU/Register/REG[2][18]_i_1/O
                         net (fo=31, routed)          0.946    15.128    CPU/Register/reg_in[18]
    SLICE_X48Y55         FDRE                                         r  CPU/Register/REG_reg[13][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.441    14.782    CPU/Register/CLK_IBUF_BUFG
    SLICE_X48Y55         FDRE                                         r  CPU/Register/REG_reg[13][18]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X48Y55         FDRE (Setup_fdre_C_D)       -0.067    14.952    CPU/Register/REG_reg[13][18]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -15.128    
  -------------------------------------------------------------------
                         slack                                 -0.177    

Slack (VIOLATED) :        -0.171ns  (required time - arrival time)
  Source:                 MEM/RAM_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/Register/REG_reg[9][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.016ns  (logic 2.702ns (53.865%)  route 2.314ns (46.135%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns = ( 10.113 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.592    10.113    MEM/RAM_reg_0
    RAMB18_X1Y26         RAMB18E1                                     r  MEM/RAM_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    12.567 r  MEM/RAM_reg/DOBDO[0]
                         net (fo=1, routed)           0.766    13.333    CPU/Register/data_out[18]
    SLICE_X48Y63         LUT4 (Prop_lut4_I2_O)        0.124    13.457 r  CPU/Register/RAM_reg_i_38/O
                         net (fo=3, routed)           0.601    14.058    CPU/Register/p_1_in[18]
    SLICE_X49Y63         LUT3 (Prop_lut3_I0_O)        0.124    14.182 r  CPU/Register/REG[2][18]_i_1/O
                         net (fo=31, routed)          0.948    15.130    CPU/Register/reg_in[18]
    SLICE_X50Y59         FDRE                                         r  CPU/Register/REG_reg[9][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.440    14.781    CPU/Register/CLK_IBUF_BUFG
    SLICE_X50Y59         FDRE                                         r  CPU/Register/REG_reg[9][18]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X50Y59         FDRE (Setup_fdre_C_D)       -0.045    14.959    CPU/Register/REG_reg[9][18]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -15.130    
  -------------------------------------------------------------------
                         slack                                 -0.171    

Slack (VIOLATED) :        -0.166ns  (required time - arrival time)
  Source:                 MEM/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/Register/REG_reg[11][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.800ns  (logic 2.731ns (56.891%)  route 2.069ns (43.109%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns = ( 10.110 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.589    10.110    MEM/RAM_reg_0
    RAMB18_X1Y26         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454    12.564 r  MEM/RAM_reg/DOPADOP[1]
                         net (fo=2, routed)           0.759    13.323    CPU/Register/data_out[17]
    SLICE_X47Y67         LUT4 (Prop_lut4_I2_O)        0.124    13.447 r  CPU/Register/RAM_reg_i_39_replica/O
                         net (fo=1, routed)           0.619    14.065    CPU/Register/p_1_in[17]_repN
    SLICE_X47Y66         LUT3 (Prop_lut3_I0_O)        0.153    14.218 r  CPU/Register/REG[2][17]_i_1/O
                         net (fo=31, routed)          0.692    14.911    CPU/Register/reg_in[17]
    SLICE_X45Y72         FDRE                                         r  CPU/Register/REG_reg[11][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.424    14.765    CPU/Register/CLK_IBUF_BUFG
    SLICE_X45Y72         FDRE                                         r  CPU/Register/REG_reg[11][17]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X45Y72         FDRE (Setup_fdre_C_D)       -0.243    14.745    CPU/Register/REG_reg[11][17]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -14.911    
  -------------------------------------------------------------------
                         slack                                 -0.166    

Slack (VIOLATED) :        -0.147ns  (required time - arrival time)
  Source:                 MEM/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/Register/REG_reg[19][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.785ns  (logic 2.731ns (57.078%)  route 2.054ns (42.922%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns = ( 10.110 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.589    10.110    MEM/RAM_reg_0
    RAMB18_X1Y26         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454    12.564 r  MEM/RAM_reg/DOPADOP[1]
                         net (fo=2, routed)           0.759    13.323    CPU/Register/data_out[17]
    SLICE_X47Y67         LUT4 (Prop_lut4_I2_O)        0.124    13.447 r  CPU/Register/RAM_reg_i_39_replica/O
                         net (fo=1, routed)           0.619    14.065    CPU/Register/p_1_in[17]_repN
    SLICE_X47Y66         LUT3 (Prop_lut3_I0_O)        0.153    14.218 r  CPU/Register/REG[2][17]_i_1/O
                         net (fo=31, routed)          0.677    14.895    CPU/Register/reg_in[17]
    SLICE_X37Y66         FDRE                                         r  CPU/Register/REG_reg[19][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.428    14.769    CPU/Register/CLK_IBUF_BUFG
    SLICE_X37Y66         FDRE                                         r  CPU/Register/REG_reg[19][17]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X37Y66         FDRE (Setup_fdre_C_D)       -0.243    14.749    CPU/Register/REG_reg[19][17]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -14.895    
  -------------------------------------------------------------------
                         slack                                 -0.147    

Slack (VIOLATED) :        -0.143ns  (required time - arrival time)
  Source:                 MEM/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/Register/REG_reg[17][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.780ns  (logic 2.731ns (57.137%)  route 2.049ns (42.863%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns = ( 10.110 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.589    10.110    MEM/RAM_reg_0
    RAMB18_X1Y26         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454    12.564 r  MEM/RAM_reg/DOPADOP[1]
                         net (fo=2, routed)           0.759    13.323    CPU/Register/data_out[17]
    SLICE_X47Y67         LUT4 (Prop_lut4_I2_O)        0.124    13.447 r  CPU/Register/RAM_reg_i_39_replica/O
                         net (fo=1, routed)           0.619    14.065    CPU/Register/p_1_in[17]_repN
    SLICE_X47Y66         LUT3 (Prop_lut3_I0_O)        0.153    14.218 r  CPU/Register/REG[2][17]_i_1/O
                         net (fo=31, routed)          0.672    14.890    CPU/Register/reg_in[17]
    SLICE_X39Y67         FDRE                                         r  CPU/Register/REG_reg[17][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.427    14.768    CPU/Register/CLK_IBUF_BUFG
    SLICE_X39Y67         FDRE                                         r  CPU/Register/REG_reg[17][17]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X39Y67         FDRE (Setup_fdre_C_D)       -0.243    14.748    CPU/Register/REG_reg[17][17]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -14.890    
  -------------------------------------------------------------------
                         slack                                 -0.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 a7/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a7/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.552     1.435    a7/CLK
    SLICE_X49Y76         FDRE                                         r  a7/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  a7/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.684    a7/counter_reg_n_0_[15]
    SLICE_X49Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.792 r  a7/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.792    a7/counter_reg[12]_i_1_n_4
    SLICE_X49Y76         FDRE                                         r  a7/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.818     1.946    a7/CLK
    SLICE_X49Y76         FDRE                                         r  a7/counter_reg[15]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X49Y76         FDRE (Hold_fdre_C_D)         0.105     1.540    a7/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 a7/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a7/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.552     1.435    a7/CLK
    SLICE_X49Y73         FDRE                                         r  a7/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  a7/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.684    a7/counter_reg_n_0_[3]
    SLICE_X49Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.792 r  a7/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.792    a7/counter_reg[0]_i_1_n_4
    SLICE_X49Y73         FDRE                                         r  a7/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.818     1.946    a7/CLK
    SLICE_X49Y73         FDRE                                         r  a7/counter_reg[3]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X49Y73         FDRE (Hold_fdre_C_D)         0.105     1.540    a7/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 a7/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a7/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.551     1.434    a7/CLK
    SLICE_X49Y75         FDRE                                         r  a7/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  a7/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.683    a7/counter_reg_n_0_[11]
    SLICE_X49Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.791 r  a7/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.791    a7/counter_reg[8]_i_1_n_4
    SLICE_X49Y75         FDRE                                         r  a7/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.817     1.945    a7/CLK
    SLICE_X49Y75         FDRE                                         r  a7/counter_reg[11]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X49Y75         FDRE (Hold_fdre_C_D)         0.105     1.539    a7/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 a7/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a7/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.551     1.434    a7/CLK
    SLICE_X49Y74         FDRE                                         r  a7/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  a7/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.683    a7/counter_reg_n_0_[7]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.791 r  a7/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.791    a7/counter_reg[4]_i_1_n_4
    SLICE_X49Y74         FDRE                                         r  a7/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.817     1.945    a7/CLK
    SLICE_X49Y74         FDRE                                         r  a7/counter_reg[7]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X49Y74         FDRE (Hold_fdre_C_D)         0.105     1.539    a7/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CPU/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.189ns (44.801%)  route 0.233ns (55.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.564     1.447    CPU/CLK_IBUF_BUFG
    SLICE_X49Y55         FDRE                                         r  CPU/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CPU/FSM_sequential_state_reg[0]/Q
                         net (fo=32, routed)          0.233     1.821    CPU/Register/pc_reg[0][0]
    SLICE_X50Y56         LUT3 (Prop_lut3_I1_O)        0.048     1.869 r  CPU/Register/pc[6]_i_2/O
                         net (fo=1, routed)           0.000     1.869    CPU/Register_n_64
    SLICE_X50Y56         FDRE                                         r  CPU/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.834     1.962    CPU/CLK_IBUF_BUFG
    SLICE_X50Y56         FDRE                                         r  CPU/pc_reg[6]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X50Y56         FDRE (Hold_fdre_C_D)         0.131     1.615    CPU/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 a7/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a7/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.552     1.435    a7/CLK
    SLICE_X49Y76         FDRE                                         r  a7/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  a7/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.681    a7/counter_reg_n_0_[12]
    SLICE_X49Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.796 r  a7/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.796    a7/counter_reg[12]_i_1_n_7
    SLICE_X49Y76         FDRE                                         r  a7/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.818     1.946    a7/CLK
    SLICE_X49Y76         FDRE                                         r  a7/counter_reg[12]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X49Y76         FDRE (Hold_fdre_C_D)         0.105     1.540    a7/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 a7/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a7/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.554     1.437    a7/CLK
    SLICE_X49Y77         FDRE                                         r  a7/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  a7/counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.683    a7/counter_reg_n_0_[16]
    SLICE_X49Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.798 r  a7/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.798    a7/counter_reg[16]_i_1_n_7
    SLICE_X49Y77         FDRE                                         r  a7/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.820     1.948    a7/CLK
    SLICE_X49Y77         FDRE                                         r  a7/counter_reg[16]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X49Y77         FDRE (Hold_fdre_C_D)         0.105     1.542    a7/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 a7/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a7/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.551     1.434    a7/CLK
    SLICE_X49Y74         FDRE                                         r  a7/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  a7/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.680    a7/counter_reg_n_0_[4]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.795 r  a7/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.795    a7/counter_reg[4]_i_1_n_7
    SLICE_X49Y74         FDRE                                         r  a7/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.817     1.945    a7/CLK
    SLICE_X49Y74         FDRE                                         r  a7/counter_reg[4]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X49Y74         FDRE (Hold_fdre_C_D)         0.105     1.539    a7/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 a7/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a7/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.551     1.434    a7/CLK
    SLICE_X49Y75         FDRE                                         r  a7/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  a7/counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.680    a7/counter_reg_n_0_[8]
    SLICE_X49Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.795 r  a7/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.795    a7/counter_reg[8]_i_1_n_7
    SLICE_X49Y75         FDRE                                         r  a7/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.817     1.945    a7/CLK
    SLICE_X49Y75         FDRE                                         r  a7/counter_reg[8]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X49Y75         FDRE (Hold_fdre_C_D)         0.105     1.539    a7/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 a7/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a7/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.552     1.435    a7/CLK
    SLICE_X49Y76         FDRE                                         r  a7/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  a7/counter_reg[14]/Q
                         net (fo=1, routed)           0.109     1.686    a7/counter_reg_n_0_[14]
    SLICE_X49Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.797 r  a7/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.797    a7/counter_reg[12]_i_1_n_5
    SLICE_X49Y76         FDRE                                         r  a7/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.818     1.946    a7/CLK
    SLICE_X49Y76         FDRE                                         r  a7/counter_reg[14]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X49Y76         FDRE (Hold_fdre_C_D)         0.105     1.540    a7/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y26   MEM/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y26   MEM/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y65   b0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y65   b0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y64   b0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y64   b0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y65   b1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y65   b1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y69   b1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y65   b0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y65   b0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y65   b0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y65   b0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y64   b0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y64   b0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y64   b0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y64   b0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y65   b1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y65   b1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y65   b0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y65   b0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y65   b0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y65   b0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y64   b0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y64   b0_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y64   b0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y64   b0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y65   b1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y65   b1_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.799ns  (logic 4.476ns (41.450%)  route 6.323ns (58.550%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDCE                         0.000     0.000 r  a2/FSM_sequential_state_reg[0]/C
    SLICE_X57Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  a2/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          2.189     2.645    a2/state[0]
    SLICE_X37Y69         LUT6 (Prop_lut6_I4_O)        0.124     2.769 r  a2/segs_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.769    a2/segs_OBUF[5]_inst_i_3_n_0
    SLICE_X37Y69         MUXF7 (Prop_muxf7_I1_O)      0.217     2.986 r  a2/segs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.134     7.120    segs_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.679    10.799 r  segs_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.799    segs[5]
    V5                                                                r  segs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.618ns  (logic 4.493ns (42.319%)  route 6.125ns (57.681%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDCE                         0.000     0.000 r  a2/FSM_sequential_state_reg[0]/C
    SLICE_X57Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  a2/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          1.688     2.144    a2/state[0]
    SLICE_X38Y69         LUT6 (Prop_lut6_I4_O)        0.124     2.268 r  a2/segs_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.268    a2/segs_OBUF[6]_inst_i_2_n_0
    SLICE_X38Y69         MUXF7 (Prop_muxf7_I0_O)      0.209     2.477 r  a2/segs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.436     6.914    segs_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.704    10.618 r  segs_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.618    segs[6]
    U7                                                                r  segs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.590ns  (logic 4.502ns (42.514%)  route 6.088ns (57.486%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDCE                         0.000     0.000 r  a2/FSM_sequential_state_reg[0]/C
    SLICE_X57Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  a2/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          2.052     2.508    a2/state[0]
    SLICE_X38Y68         LUT6 (Prop_lut6_I4_O)        0.124     2.632 r  a2/segs_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.632    a2/segs_OBUF[2]_inst_i_3_n_0
    SLICE_X38Y68         MUXF7 (Prop_muxf7_I1_O)      0.214     2.846 r  a2/segs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.036     6.882    segs_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.708    10.590 r  segs_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.590    segs[2]
    U8                                                                r  segs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.453ns  (logic 4.496ns (43.012%)  route 5.957ns (56.988%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDCE                         0.000     0.000 r  a2/FSM_sequential_state_reg[0]/C
    SLICE_X57Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  a2/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          1.868     2.324    a2/state[0]
    SLICE_X39Y68         LUT6 (Prop_lut6_I4_O)        0.124     2.448 r  a2/segs_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.448    a2/segs_OBUF[1]_inst_i_2_n_0
    SLICE_X39Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     2.660 r  a2/segs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.089     6.749    segs_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.704    10.453 r  segs_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.453    segs[1]
    W6                                                                r  segs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.453ns  (logic 4.537ns (43.400%)  route 5.916ns (56.600%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDCE                         0.000     0.000 r  a2/FSM_sequential_state_reg[0]/C
    SLICE_X57Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  a2/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          1.856     2.312    a2/state[0]
    SLICE_X38Y68         LUT6 (Prop_lut6_I4_O)        0.124     2.436 r  a2/segs_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.436    a2/segs_OBUF[3]_inst_i_3_n_0
    SLICE_X38Y68         MUXF7 (Prop_muxf7_I1_O)      0.247     2.683 r  a2/segs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.060     6.743    segs_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.710    10.453 r  segs_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.453    segs[3]
    V8                                                                r  segs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.370ns  (logic 4.483ns (43.227%)  route 5.887ns (56.773%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDCE                         0.000     0.000 r  a2/FSM_sequential_state_reg[0]/C
    SLICE_X57Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  a2/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          1.998     2.454    a2/state[0]
    SLICE_X37Y68         LUT6 (Prop_lut6_I4_O)        0.124     2.578 r  a2/segs_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.578    a2/segs_OBUF[0]_inst_i_3_n_0
    SLICE_X37Y68         MUXF7 (Prop_muxf7_I1_O)      0.217     2.795 r  a2/segs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.889     6.684    segs_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.686    10.370 r  segs_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.370    segs[0]
    W7                                                                r  segs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.065ns  (logic 4.519ns (44.899%)  route 5.546ns (55.101%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDCE                         0.000     0.000 r  a2/FSM_sequential_state_reg[0]/C
    SLICE_X57Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  a2/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          1.464     1.920    a2/state[0]
    SLICE_X39Y68         LUT6 (Prop_lut6_I4_O)        0.124     2.044 r  a2/segs_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.044    a2/segs_OBUF[4]_inst_i_3_n_0
    SLICE_X39Y68         MUXF7 (Prop_muxf7_I1_O)      0.245     2.289 r  a2/segs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.081     6.371    segs_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.694    10.065 r  segs_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.065    segs[4]
    U5                                                                r  segs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.380ns  (logic 4.339ns (51.780%)  route 4.041ns (48.220%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDCE                         0.000     0.000 r  a2/FSM_sequential_state_reg[1]/C
    SLICE_X57Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  a2/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.691     1.147    a2/state[1]
    SLICE_X57Y67         LUT2 (Prop_lut2_I1_O)        0.152     1.299 r  a2/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.350     4.649    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.731     8.380 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.380    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.325ns  (logic 4.079ns (48.998%)  route 4.246ns (51.002%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDCE                         0.000     0.000 r  a2/FSM_sequential_state_reg[1]/C
    SLICE_X57Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  a2/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.891     1.347    a2/state[1]
    SLICE_X57Y67         LUT2 (Prop_lut2_I0_O)        0.124     1.471 r  a2/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.355     4.826    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     8.325 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.325    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.241ns  (logic 4.320ns (52.423%)  route 3.921ns (47.577%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDCE                         0.000     0.000 r  a2/FSM_sequential_state_reg[1]/C
    SLICE_X57Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  a2/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.692     1.148    a2/state[1]
    SLICE_X57Y67         LUT2 (Prop_lut2_I1_O)        0.152     1.300 r  a2/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.229     4.529    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     8.241 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.241    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button1/out1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            button1/out2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE                         0.000     0.000 r  button1/out1_reg/C
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button1/out1_reg/Q
                         net (fo=1, routed)           0.174     0.315    button1/out1
    SLICE_X40Y47         FDRE                                         r  button1/out2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            a2/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.590ns  (logic 0.192ns (32.557%)  route 0.398ns (67.443%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDCE                         0.000     0.000 r  a2/FSM_sequential_state_reg[0]/C
    SLICE_X57Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  a2/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.168     0.309    a2/state[0]
    SLICE_X57Y67         LUT1 (Prop_lut1_I0_O)        0.051     0.360 r  a2/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.229     0.590    a2/next_state[0]
    SLICE_X57Y67         FDCE                                         r  a2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            a2/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.186ns (31.184%)  route 0.410ns (68.816%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDCE                         0.000     0.000 r  a2/FSM_sequential_state_reg[0]/C
    SLICE_X57Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  a2/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.179     0.320    a2/state[0]
    SLICE_X57Y67         LUT2 (Prop_lut2_I1_O)        0.045     0.365 r  a2/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.231     0.596    a2/next_state[1]
    SLICE_X57Y67         FDCE                                         r  a2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 br1
                            (input port)
  Destination:            button1/out1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.537ns  (logic 0.219ns (14.263%)  route 1.318ns (85.737%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  br1 (IN)
                         net (fo=0)                   0.000     0.000    br1
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  br1_IBUF_inst/O
                         net (fo=1, routed)           1.318     1.537    button1/br1_IBUF
    SLICE_X40Y47         FDRE                                         r  button1/out1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            a2/FSM_sequential_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 0.210ns (9.122%)  route 2.087ns (90.878%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=31, routed)          2.087     2.297    a2/AR[0]
    SLICE_X57Y67         FDCE                                         f  a2/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            a2/FSM_sequential_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 0.210ns (9.122%)  route 2.087ns (90.878%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=31, routed)          2.087     2.297    a2/AR[0]
    SLICE_X57Y67         FDCE                                         f  a2/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.539ns  (logic 1.390ns (54.758%)  route 1.148ns (45.242%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDCE                         0.000     0.000 r  a2/FSM_sequential_state_reg[0]/C
    SLICE_X57Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  a2/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.181     0.322    a2/state[0]
    SLICE_X57Y67         LUT2 (Prop_lut2_I0_O)        0.045     0.367 r  a2/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.967     1.334    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     2.539 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.539    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.646ns  (logic 1.386ns (52.382%)  route 1.260ns (47.618%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDCE                         0.000     0.000 r  a2/FSM_sequential_state_reg[0]/C
    SLICE_X57Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  a2/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.168     0.309    a2/state[0]
    SLICE_X57Y67         LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  a2/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.092     1.446    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.646 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.646    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.685ns  (logic 1.456ns (54.242%)  route 1.229ns (45.758%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDCE                         0.000     0.000 r  a2/FSM_sequential_state_reg[0]/C
    SLICE_X57Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  a2/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.179     0.320    a2/state[0]
    SLICE_X57Y67         LUT2 (Prop_lut2_I0_O)        0.042     0.362 r  a2/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.049     1.412    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     2.685 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.685    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.754ns  (logic 1.475ns (53.549%)  route 1.279ns (46.451%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDCE                         0.000     0.000 r  a2/FSM_sequential_state_reg[0]/C
    SLICE_X57Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  a2/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.181     0.322    a2/state[0]
    SLICE_X57Y67         LUT2 (Prop_lut2_I0_O)        0.043     0.365 r  a2/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.098     1.463    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.291     2.754 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.754    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.352ns  (logic 4.991ns (43.969%)  route 6.361ns (56.031%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.548     5.069    CLK_IBUF_BUFG
    SLICE_X37Y64         FDRE                                         r  b0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.419     5.488 r  b0_reg[3]/Q
                         net (fo=7, routed)           0.961     6.448    b0[3]
    SLICE_X37Y67         LUT4 (Prop_lut4_I0_O)        0.327     6.775 r  segs_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.964     7.739    a2/segs_OBUF[6]_inst_i_1_1
    SLICE_X38Y69         LUT6 (Prop_lut6_I5_O)        0.332     8.071 r  a2/segs_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.071    a2/segs_OBUF[6]_inst_i_2_n_0
    SLICE_X38Y69         MUXF7 (Prop_muxf7_I0_O)      0.209     8.280 r  a2/segs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.436    12.717    segs_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.704    16.421 r  segs_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.421    segs[6]
    U7                                                                r  segs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.034ns  (logic 4.964ns (44.992%)  route 6.069ns (55.008%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.546     5.067    CLK_IBUF_BUFG
    SLICE_X37Y65         FDRE                                         r  b0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.419     5.486 r  b0_reg[1]/Q
                         net (fo=7, routed)           0.981     6.466    b0[1]
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.327     6.793 r  segs_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.955     7.748    a2/segs_OBUF[5]_inst_i_1_1
    SLICE_X37Y69         LUT6 (Prop_lut6_I5_O)        0.327     8.075 r  a2/segs_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.075    a2/segs_OBUF[5]_inst_i_2_n_0
    SLICE_X37Y69         MUXF7 (Prop_muxf7_I0_O)      0.212     8.287 r  a2/segs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.134    12.421    segs_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.679    16.101 r  segs_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.101    segs[5]
    V5                                                                r  segs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.816ns  (logic 4.996ns (46.194%)  route 5.819ns (53.806%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.544     5.065    CLK_IBUF_BUFG
    SLICE_X36Y67         FDRE                                         r  b2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.419     5.484 r  b2_reg[3]/Q
                         net (fo=7, routed)           0.992     6.475    b2[3]
    SLICE_X37Y68         LUT4 (Prop_lut4_I0_O)        0.329     6.804 r  segs_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.739     7.544    a2/segs_OBUF[1]_inst_i_1_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.327     7.871 r  a2/segs_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.871    a2/segs_OBUF[1]_inst_i_3_n_0
    SLICE_X39Y68         MUXF7 (Prop_muxf7_I1_O)      0.217     8.088 r  a2/segs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.089    12.176    segs_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.704    15.880 r  segs_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.880    segs[1]
    W6                                                                r  segs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.778ns  (logic 4.793ns (44.466%)  route 5.985ns (55.534%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.548     5.069    CLK_IBUF_BUFG
    SLICE_X37Y64         FDRE                                         r  b0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.419     5.488 r  b0_reg[3]/Q
                         net (fo=7, routed)           0.961     6.448    b0[3]
    SLICE_X37Y67         LUT4 (Prop_lut4_I0_O)        0.299     6.747 r  segs_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.965     7.712    a2/segs_OBUF[3]_inst_i_1_1
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  a2/segs_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.836    a2/segs_OBUF[3]_inst_i_2_n_0
    SLICE_X38Y68         MUXF7 (Prop_muxf7_I0_O)      0.241     8.077 r  a2/segs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.060    12.137    segs_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.710    15.847 r  segs_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.847    segs[3]
    V8                                                                r  segs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.602ns  (logic 4.772ns (45.009%)  route 5.830ns (54.991%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.546     5.067    CLK_IBUF_BUFG
    SLICE_X37Y65         FDRE                                         r  b0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.419     5.486 f  b0_reg[1]/Q
                         net (fo=7, routed)           0.981     6.466    b0[1]
    SLICE_X37Y67         LUT4 (Prop_lut4_I1_O)        0.297     6.763 r  segs_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.768     7.532    a2/segs_OBUF[4]_inst_i_1_1
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.656 r  a2/segs_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.656    a2/segs_OBUF[4]_inst_i_2_n_0
    SLICE_X39Y68         MUXF7 (Prop_muxf7_I0_O)      0.238     7.894 r  a2/segs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.081    11.975    segs_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.694    15.669 r  segs_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.669    segs[4]
    U5                                                                r  segs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.433ns  (logic 4.970ns (47.632%)  route 5.464ns (52.368%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.548     5.069    CLK_IBUF_BUFG
    SLICE_X37Y64         FDRE                                         r  b0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.419     5.488 r  b0_reg[3]/Q
                         net (fo=7, routed)           1.166     6.654    b0[3]
    SLICE_X37Y67         LUT4 (Prop_lut4_I0_O)        0.327     6.981 r  segs_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.409     7.390    a2/segs_OBUF[0]_inst_i_1_1
    SLICE_X37Y68         LUT6 (Prop_lut6_I5_O)        0.326     7.716 r  a2/segs_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.716    a2/segs_OBUF[0]_inst_i_2_n_0
    SLICE_X37Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     7.928 r  a2/segs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.889    11.817    segs_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.686    15.502 r  segs_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.502    segs[0]
    W7                                                                r  segs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.431ns  (logic 4.757ns (45.604%)  route 5.674ns (54.396%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.546     5.067    CLK_IBUF_BUFG
    SLICE_X37Y65         FDRE                                         r  b0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.419     5.486 r  b0_reg[1]/Q
                         net (fo=7, routed)           0.986     6.471    b0[1]
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.297     6.768 r  segs_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.653     7.421    a2/segs_OBUF[2]_inst_i_1_2
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.545 r  a2/segs_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.545    a2/segs_OBUF[2]_inst_i_2_n_0
    SLICE_X38Y68         MUXF7 (Prop_muxf7_I0_O)      0.209     7.754 r  a2/segs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.036    11.790    segs_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.708    15.498 r  segs_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.498    segs[2]
    U8                                                                r  segs[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.149ns  (logic 1.566ns (49.725%)  route 1.583ns (50.275%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.553     1.436    CLK_IBUF_BUFG
    SLICE_X37Y69         FDRE                                         r  b3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  b3_reg[1]/Q
                         net (fo=7, routed)           0.179     1.743    a2/Q[1]
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.098     1.841 r  a2/segs_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.841    a2/segs_OBUF[0]_inst_i_3_n_0
    SLICE_X37Y68         MUXF7 (Prop_muxf7_I1_O)      0.065     1.906 r  a2/segs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.404     3.310    segs_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.275     4.585 r  segs_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.585    segs[0]
    W7                                                                r  segs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.164ns  (logic 1.549ns (48.961%)  route 1.615ns (51.039%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.553     1.436    CLK_IBUF_BUFG
    SLICE_X37Y69         FDRE                                         r  b3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  b3_reg[0]/Q
                         net (fo=7, routed)           0.151     1.728    a2/Q[0]
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.773 r  a2/segs_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.773    a2/segs_OBUF[2]_inst_i_3_n_0
    SLICE_X38Y68         MUXF7 (Prop_muxf7_I1_O)      0.064     1.837 r  a2/segs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.464     3.301    segs_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.299     4.600 r  segs_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.600    segs[2]
    U8                                                                r  segs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.166ns  (logic 1.543ns (48.719%)  route 1.624ns (51.281%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.553     1.436    CLK_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  b3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  b3_reg[2]/Q
                         net (fo=7, routed)           0.119     1.720    a2/Q[2]
    SLICE_X37Y69         LUT6 (Prop_lut6_I1_O)        0.045     1.765 r  a2/segs_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.765    a2/segs_OBUF[5]_inst_i_3_n_0
    SLICE_X37Y69         MUXF7 (Prop_muxf7_I1_O)      0.065     1.830 r  a2/segs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.504     3.334    segs_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.269     4.602 r  segs_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.602    segs[5]
    V5                                                                r  segs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.167ns  (logic 1.544ns (48.758%)  route 1.623ns (51.242%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.553     1.436    CLK_IBUF_BUFG
    SLICE_X37Y69         FDRE                                         r  b3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  b3_reg[0]/Q
                         net (fo=7, routed)           0.146     1.723    a2/Q[0]
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.768 r  a2/segs_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.768    a2/segs_OBUF[1]_inst_i_3_n_0
    SLICE_X39Y68         MUXF7 (Prop_muxf7_I1_O)      0.065     1.833 r  a2/segs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.477     3.310    segs_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.293     4.603 r  segs_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.603    segs[1]
    W6                                                                r  segs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.168ns  (logic 1.541ns (48.634%)  route 1.627ns (51.366%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.553     1.436    CLK_IBUF_BUFG
    SLICE_X36Y69         FDRE                                         r  b1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  b1_reg[2]/Q
                         net (fo=7, routed)           0.148     1.725    a2/segs_OBUF[2]_inst_i_1_0[2]
    SLICE_X39Y68         LUT6 (Prop_lut6_I2_O)        0.045     1.770 r  a2/segs_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.770    a2/segs_OBUF[4]_inst_i_2_n_0
    SLICE_X39Y68         MUXF7 (Prop_muxf7_I0_O)      0.071     1.841 r  a2/segs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.479     3.321    segs_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.284     4.605 r  segs_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.605    segs[4]
    U5                                                                r  segs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.173ns  (logic 1.558ns (49.122%)  route 1.614ns (50.878%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.553     1.436    CLK_IBUF_BUFG
    SLICE_X36Y69         FDRE                                         r  b1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  b1_reg[2]/Q
                         net (fo=7, routed)           0.148     1.725    a2/segs_OBUF[2]_inst_i_1_0[2]
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.770 r  a2/segs_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.770    a2/segs_OBUF[3]_inst_i_2_n_0
    SLICE_X38Y68         MUXF7 (Prop_muxf7_I0_O)      0.073     1.843 r  a2/segs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.466     3.309    segs_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.299     4.609 r  segs_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.609    segs[3]
    V8                                                                r  segs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.346ns  (logic 1.585ns (47.382%)  route 1.761ns (52.618%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.553     1.436    CLK_IBUF_BUFG
    SLICE_X37Y69         FDRE                                         r  b3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  b3_reg[1]/Q
                         net (fo=7, routed)           0.135     1.700    a2/Q[1]
    SLICE_X38Y69         LUT6 (Prop_lut6_I3_O)        0.098     1.798 r  a2/segs_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.798    a2/segs_OBUF[6]_inst_i_3_n_0
    SLICE_X38Y69         MUXF7 (Prop_muxf7_I1_O)      0.064     1.862 r  a2/segs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.625     3.487    segs_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.295     4.782 r  segs_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.782    segs[6]
    U7                                                                r  segs[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            a7/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.045ns  (logic 1.441ns (20.459%)  route 5.604ns (79.541%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=31, routed)          5.604     7.045    a7/clear
    SLICE_X49Y75         FDRE                                         r  a7/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.424     4.765    a7/CLK
    SLICE_X49Y75         FDRE                                         r  a7/counter_reg[10]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            a7/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.045ns  (logic 1.441ns (20.459%)  route 5.604ns (79.541%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=31, routed)          5.604     7.045    a7/clear
    SLICE_X49Y75         FDRE                                         r  a7/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.424     4.765    a7/CLK
    SLICE_X49Y75         FDRE                                         r  a7/counter_reg[11]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            a7/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.045ns  (logic 1.441ns (20.459%)  route 5.604ns (79.541%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=31, routed)          5.604     7.045    a7/clear
    SLICE_X49Y75         FDRE                                         r  a7/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.424     4.765    a7/CLK
    SLICE_X49Y75         FDRE                                         r  a7/counter_reg[8]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            a7/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.045ns  (logic 1.441ns (20.459%)  route 5.604ns (79.541%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=31, routed)          5.604     7.045    a7/clear
    SLICE_X49Y75         FDRE                                         r  a7/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.424     4.765    a7/CLK
    SLICE_X49Y75         FDRE                                         r  a7/counter_reg[9]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            a7/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.034ns  (logic 1.441ns (20.490%)  route 5.593ns (79.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=31, routed)          5.593     7.034    a7/clear
    SLICE_X49Y77         FDRE                                         r  a7/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.427     4.768    a7/CLK
    SLICE_X49Y77         FDRE                                         r  a7/counter_reg[16]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            a7/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.034ns  (logic 1.441ns (20.490%)  route 5.593ns (79.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=31, routed)          5.593     7.034    a7/clear
    SLICE_X49Y77         FDRE                                         r  a7/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.427     4.768    a7/CLK
    SLICE_X49Y77         FDRE                                         r  a7/counter_reg[17]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            a7/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.034ns  (logic 1.441ns (20.490%)  route 5.593ns (79.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=31, routed)          5.593     7.034    a7/clear
    SLICE_X49Y77         FDRE                                         r  a7/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.427     4.768    a7/CLK
    SLICE_X49Y77         FDRE                                         r  a7/counter_reg[18]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            a7/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.922ns  (logic 1.441ns (20.822%)  route 5.481ns (79.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=31, routed)          5.481     6.922    a7/clear
    SLICE_X49Y74         FDRE                                         r  a7/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.424     4.765    a7/CLK
    SLICE_X49Y74         FDRE                                         r  a7/counter_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            a7/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.922ns  (logic 1.441ns (20.822%)  route 5.481ns (79.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=31, routed)          5.481     6.922    a7/clear
    SLICE_X49Y74         FDRE                                         r  a7/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.424     4.765    a7/CLK
    SLICE_X49Y74         FDRE                                         r  a7/counter_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            a7/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.922ns  (logic 1.441ns (20.822%)  route 5.481ns (79.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=31, routed)          5.481     6.922    a7/clear
    SLICE_X49Y74         FDRE                                         r  a7/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        1.424     4.765    a7/CLK
    SLICE_X49Y74         FDRE                                         r  a7/counter_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button1/out2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            b0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.185ns (24.537%)  route 0.569ns (75.463%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE                         0.000     0.000 r  button1/out2_reg/C
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button1/out2_reg/Q
                         net (fo=16, routed)          0.569     0.710    CPU/Register/deb_br1
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.044     0.754 r  CPU/Register/b0[1]_i_1/O
                         net (fo=1, routed)           0.000     0.754    CPU_n_42
    SLICE_X37Y65         FDRE                                         r  b0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.823     1.951    CLK_IBUF_BUFG
    SLICE_X37Y65         FDRE                                         r  b0_reg[1]/C

Slack:                    inf
  Source:                 button1/out2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            b0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.637%)  route 0.569ns (75.363%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE                         0.000     0.000 r  button1/out2_reg/C
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button1/out2_reg/Q
                         net (fo=16, routed)          0.569     0.710    CPU/Register/deb_br1
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.045     0.755 r  CPU/Register/b0[0]_i_1/O
                         net (fo=1, routed)           0.000     0.755    CPU_n_43
    SLICE_X37Y65         FDRE                                         r  b0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.823     1.951    CLK_IBUF_BUFG
    SLICE_X37Y65         FDRE                                         r  b0_reg[0]/C

Slack:                    inf
  Source:                 button1/out2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            b1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.185ns (23.893%)  route 0.589ns (76.107%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE                         0.000     0.000 r  button1/out2_reg/C
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button1/out2_reg/Q
                         net (fo=16, routed)          0.589     0.730    CPU/Register/deb_br1
    SLICE_X38Y65         LUT3 (Prop_lut3_I1_O)        0.044     0.774 r  CPU/Register/b1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.774    CPU_n_46
    SLICE_X38Y65         FDRE                                         r  b1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.823     1.951    CLK_IBUF_BUFG
    SLICE_X38Y65         FDRE                                         r  b1_reg[1]/C

Slack:                    inf
  Source:                 button1/out2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            b1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.186ns (23.991%)  route 0.589ns (76.009%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE                         0.000     0.000 r  button1/out2_reg/C
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button1/out2_reg/Q
                         net (fo=16, routed)          0.589     0.730    CPU/Register/deb_br1
    SLICE_X38Y65         LUT3 (Prop_lut3_I1_O)        0.045     0.775 r  CPU/Register/b1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.775    CPU_n_47
    SLICE_X38Y65         FDRE                                         r  b1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.823     1.951    CLK_IBUF_BUFG
    SLICE_X38Y65         FDRE                                         r  b1_reg[0]/C

Slack:                    inf
  Source:                 button1/out2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            b0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.184ns (22.829%)  route 0.622ns (77.171%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE                         0.000     0.000 r  button1/out2_reg/C
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button1/out2_reg/Q
                         net (fo=16, routed)          0.622     0.763    CPU/Register/deb_br1
    SLICE_X37Y64         LUT3 (Prop_lut3_I1_O)        0.043     0.806 r  CPU/Register/b0[3]_i_1/O
                         net (fo=1, routed)           0.000     0.806    CPU_n_40
    SLICE_X37Y64         FDRE                                         r  b0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.824     1.952    CLK_IBUF_BUFG
    SLICE_X37Y64         FDRE                                         r  b0_reg[3]/C

Slack:                    inf
  Source:                 button1/out2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            b0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.186ns (23.020%)  route 0.622ns (76.980%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE                         0.000     0.000 r  button1/out2_reg/C
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button1/out2_reg/Q
                         net (fo=16, routed)          0.622     0.763    CPU/Register/deb_br1
    SLICE_X37Y64         LUT3 (Prop_lut3_I1_O)        0.045     0.808 r  CPU/Register/b0[2]_i_1/O
                         net (fo=1, routed)           0.000     0.808    CPU_n_41
    SLICE_X37Y64         FDRE                                         r  b0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.824     1.952    CLK_IBUF_BUFG
    SLICE_X37Y64         FDRE                                         r  b0_reg[2]/C

Slack:                    inf
  Source:                 button1/out2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            b2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.185ns (21.360%)  route 0.681ns (78.640%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE                         0.000     0.000 r  button1/out2_reg/C
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button1/out2_reg/Q
                         net (fo=16, routed)          0.681     0.822    CPU/Register/deb_br1
    SLICE_X36Y67         LUT3 (Prop_lut3_I1_O)        0.044     0.866 r  CPU/Register/b2[3]_i_1/O
                         net (fo=1, routed)           0.000     0.866    CPU_n_48
    SLICE_X36Y67         FDRE                                         r  b2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.821     1.949    CLK_IBUF_BUFG
    SLICE_X36Y67         FDRE                                         r  b2_reg[3]/C

Slack:                    inf
  Source:                 button1/out2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            b2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.186ns (21.451%)  route 0.681ns (78.549%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE                         0.000     0.000 r  button1/out2_reg/C
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button1/out2_reg/Q
                         net (fo=16, routed)          0.681     0.822    CPU/Register/deb_br1
    SLICE_X36Y67         LUT3 (Prop_lut3_I1_O)        0.045     0.867 r  CPU/Register/b2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.867    CPU_n_49
    SLICE_X36Y67         FDRE                                         r  b2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.821     1.949    CLK_IBUF_BUFG
    SLICE_X36Y67         FDRE                                         r  b2_reg[2]/C

Slack:                    inf
  Source:                 button1/out2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            b1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.186ns (19.888%)  route 0.749ns (80.112%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE                         0.000     0.000 r  button1/out2_reg/C
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button1/out2_reg/Q
                         net (fo=16, routed)          0.749     0.890    CPU/Register/deb_br1
    SLICE_X36Y69         LUT3 (Prop_lut3_I1_O)        0.045     0.935 r  CPU/Register/b1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.935    CPU_n_45
    SLICE_X36Y69         FDRE                                         r  b1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.819     1.947    CLK_IBUF_BUFG
    SLICE_X36Y69         FDRE                                         r  b1_reg[2]/C

Slack:                    inf
  Source:                 button1/out2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            b1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.186ns (19.888%)  route 0.749ns (80.112%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE                         0.000     0.000 r  button1/out2_reg/C
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button1/out2_reg/Q
                         net (fo=16, routed)          0.749     0.890    CPU/Register/deb_br1
    SLICE_X36Y69         LUT3 (Prop_lut3_I1_O)        0.045     0.935 r  CPU/Register/b1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.935    CPU_n_44
    SLICE_X36Y69         FDRE                                         r  b1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1206, routed)        0.819     1.947    CLK_IBUF_BUFG
    SLICE_X36Y69         FDRE                                         r  b1_reg[3]/C





