# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH --trace-fst -Wno-fatal -Wno-BLKANDNBLK --top-module syn_tb +1800-2009ext+.v +1800-2009ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/syn_tb.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v --exe /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/sim_main.cpp mult_gemini_post_synth.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_13_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis2/cells_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_13_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis2/simlib.v"
S  17339896  5659309  1673588627   236191010  1667557670           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/01_13_2023_09_15_01/bin/HDL_simulator/verilator/bin/verilator_bin"
S      8283  5749771  1673588860   755415057  1673587573           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/01_13_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis2/cells_sim.v"
S     62207  5749566  1673588860   806717916  1673587755           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/01_13_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis2/simlib.v"
S     26823  2308004  1673608033   834934156  1672895109           0 "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v"
S      1239  2299637  1673607962   432517821  1673607962   432517821 "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/syn_tb.v"
S      7719  2308467  1673608243   255268987  1673608243   255268987 "mult_gemini_post_synth.v"
T      4623  2299660  1673608287   933141305  1673608287   933141305 "obj_dir/Vsyn_tb.cpp"
T      2972  2299615  1673608287   931241623  1673608287   931241623 "obj_dir/Vsyn_tb.h"
T      2182  2299616  1673608287   955173702  1673608287   955173702 "obj_dir/Vsyn_tb.mk"
T       762  2299621  1673608287   926558069  1673608287   926558069 "obj_dir/Vsyn_tb__Syms.cpp"
T      1100  2299622  1673608287   928573688  1673608287   928573688 "obj_dir/Vsyn_tb__Syms.h"
T     17015  2299623  1673608287   951358135  1673608287   951358135 "obj_dir/Vsyn_tb__Trace__0.cpp"
T     36555  2299624  1673608287   948561692  1673608287   948561692 "obj_dir/Vsyn_tb__Trace__0__Slow.cpp"
T      7279  2299625  1673608287   935051043  1673608287   935051043 "obj_dir/Vsyn_tb___024root.h"
T      3803  2299626  1673608287   943282532  1673608287   943282532 "obj_dir/Vsyn_tb___024root__DepSet_h019489bf__0.cpp"
T       863  2299627  1673608287   939249620  1673608287   939249620 "obj_dir/Vsyn_tb___024root__DepSet_h019489bf__0__Slow.cpp"
T     25124  2299628  1673608287   945533655  1673608287   945533655 "obj_dir/Vsyn_tb___024root__DepSet_h4f24fecf__0.cpp"
T     24661  2299629  1673608287   941588463  1673608287   941588463 "obj_dir/Vsyn_tb___024root__DepSet_h4f24fecf__0__Slow.cpp"
T       644  2299630  1673608287   937251322  1673608287   937251322 "obj_dir/Vsyn_tb___024root__Slow.cpp"
T      1144  2299631  1673608287   958872214  1673608287   958872214 "obj_dir/Vsyn_tb__ver.d"
T         0        0  1673608287   961543781  1673608287   961502435 "obj_dir/Vsyn_tb__verFiles.dat"
T      1762  2299662  1673608287   953077626  1673608287   953077626 "obj_dir/Vsyn_tb_classes.mk"
