[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/Wand/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 83
LIB: work
FILE f<10>:${SURELOG_DIR}/tests/Wand/dut.sv
n<> u<82> t<Top_level_rule> c<1> l<1:2> el<11:1>
  n<> u<1> t<Null_rule> p<82> s<81> l<1:2> el<1:2>
  n<> u<81> t<Source_text> p<82> c<80> l<1:2> el<10:11>
    n<> u<80> t<Description> p<81> c<79> l<1:2> el<10:11>
      n<> u<79> t<Module_declaration> p<80> c<6> l<1:2> el<10:11>
        n<> u<6> t<Module_nonansi_header> p<79> c<2> s<18> l<1:2> el<1:25>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:2> el<1:8>
          n<test_wand_wor> u<3> t<StringConst> p<6> s<5> l<1:9> el<1:22>
          n<> u<5> t<List_of_ports> p<6> c<4> l<1:22> el<1:24>
            n<> u<4> t<Port> p<5> l<1:23> el<1:23>
        n<> u<18> t<Module_item> p<79> c<17> s<30> l<3:4> el<3:11>
          n<> u<17> t<Non_port_module_item> p<18> c<16> l<3:4> el<3:11>
            n<> u<16> t<Module_or_generate_item> p<17> c<15> l<3:4> el<3:11>
              n<> u<15> t<Module_common_item> p<16> c<14> l<3:4> el<3:11>
                n<> u<14> t<Module_or_generate_item_declaration> p<15> c<13> l<3:4> el<3:11>
                  n<> u<13> t<Package_or_generate_item_declaration> p<14> c<12> l<3:4> el<3:11>
                    n<> u<12> t<Net_declaration> p<13> c<7> l<3:4> el<3:11>
                      n<> u<7> t<NetType_Wand> p<12> s<8> l<3:4> el<3:8>
                      n<> u<8> t<Data_type_or_implicit> p<12> s<11> l<3:9> el<3:9>
                      n<> u<11> t<List_of_net_decl_assignments> p<12> c<10> l<3:9> el<3:10>
                        n<> u<10> t<Net_decl_assignment> p<11> c<9> l<3:9> el<3:10>
                          n<a> u<9> t<StringConst> p<10> l<3:9> el<3:10>
        n<> u<30> t<Module_item> p<79> c<29> s<45> l<4:4> el<4:11>
          n<> u<29> t<Non_port_module_item> p<30> c<28> l<4:4> el<4:11>
            n<> u<28> t<Module_or_generate_item> p<29> c<27> l<4:4> el<4:11>
              n<> u<27> t<Module_common_item> p<28> c<26> l<4:4> el<4:11>
                n<> u<26> t<Module_or_generate_item_declaration> p<27> c<25> l<4:4> el<4:11>
                  n<> u<25> t<Package_or_generate_item_declaration> p<26> c<24> l<4:4> el<4:11>
                    n<> u<24> t<Net_declaration> p<25> c<19> l<4:4> el<4:11>
                      n<> u<19> t<NetType_Wor> p<24> s<20> l<4:4> el<4:7>
                      n<> u<20> t<Data_type_or_implicit> p<24> s<23> l<4:9> el<4:9>
                      n<> u<23> t<List_of_net_decl_assignments> p<24> c<22> l<4:9> el<4:10>
                        n<> u<22> t<Net_decl_assignment> p<23> c<21> l<4:9> el<4:10>
                          n<b> u<21> t<StringConst> p<22> l<4:9> el<4:10>
        n<> u<45> t<Module_item> p<79> c<44> s<61> l<5:4> el<5:13>
          n<> u<44> t<Non_port_module_item> p<45> c<43> l<5:4> el<5:13>
            n<> u<43> t<Module_or_generate_item> p<44> c<42> l<5:4> el<5:13>
              n<> u<42> t<Module_common_item> p<43> c<41> l<5:4> el<5:13>
                n<> u<41> t<Module_or_generate_item_declaration> p<42> c<40> l<5:4> el<5:13>
                  n<> u<40> t<Package_or_generate_item_declaration> p<41> c<39> l<5:4> el<5:13>
                    n<> u<39> t<Data_declaration> p<40> c<38> l<5:4> el<5:13>
                      n<> u<38> t<Variable_declaration> p<39> c<32> l<5:4> el<5:13>
                        n<> u<32> t<Data_type> p<38> c<31> s<37> l<5:4> el<5:7>
                          n<> u<31> t<IntVec_TypeReg> p<32> l<5:4> el<5:7>
                        n<> u<37> t<List_of_variable_decl_assignments> p<38> c<34> l<5:8> el<5:12>
                          n<> u<34> t<Variable_decl_assignment> p<37> c<33> s<36> l<5:8> el<5:9>
                            n<c> u<33> t<StringConst> p<34> l<5:8> el<5:9>
                          n<> u<36> t<Variable_decl_assignment> p<37> c<35> l<5:11> el<5:12>
                            n<d> u<35> t<StringConst> p<36> l<5:11> el<5:12>
        n<> u<61> t<Module_item> p<79> c<60> s<77> l<7:4> el<7:17>
          n<> u<60> t<Non_port_module_item> p<61> c<59> l<7:4> el<7:17>
            n<> u<59> t<Module_or_generate_item> p<60> c<58> l<7:4> el<7:17>
              n<> u<58> t<Module_common_item> p<59> c<57> l<7:4> el<7:17>
                n<> u<57> t<Continuous_assign> p<58> c<56> l<7:4> el<7:17>
                  n<> u<56> t<List_of_net_assignments> p<57> c<55> l<7:11> el<7:16>
                    n<> u<55> t<Net_assignment> p<56> c<50> l<7:11> el<7:16>
                      n<> u<50> t<Net_lvalue> p<55> c<47> s<54> l<7:11> el<7:12>
                        n<> u<47> t<Ps_or_hierarchical_identifier> p<50> c<46> s<49> l<7:11> el<7:12>
                          n<a> u<46> t<StringConst> p<47> l<7:11> el<7:12>
                        n<> u<49> t<Constant_select> p<50> c<48> l<7:13> el<7:13>
                          n<> u<48> t<Constant_bit_select> p<49> l<7:13> el<7:13>
                      n<> u<54> t<Expression> p<55> c<53> l<7:15> el<7:16>
                        n<> u<53> t<Primary> p<54> c<52> l<7:15> el<7:16>
                          n<> u<52> t<Primary_literal> p<53> c<51> l<7:15> el<7:16>
                            n<c> u<51> t<StringConst> p<52> l<7:15> el<7:16>
        n<> u<77> t<Module_item> p<79> c<76> s<78> l<8:4> el<8:17>
          n<> u<76> t<Non_port_module_item> p<77> c<75> l<8:4> el<8:17>
            n<> u<75> t<Module_or_generate_item> p<76> c<74> l<8:4> el<8:17>
              n<> u<74> t<Module_common_item> p<75> c<73> l<8:4> el<8:17>
                n<> u<73> t<Continuous_assign> p<74> c<72> l<8:4> el<8:17>
                  n<> u<72> t<List_of_net_assignments> p<73> c<71> l<8:11> el<8:16>
                    n<> u<71> t<Net_assignment> p<72> c<66> l<8:11> el<8:16>
                      n<> u<66> t<Net_lvalue> p<71> c<63> s<70> l<8:11> el<8:12>
                        n<> u<63> t<Ps_or_hierarchical_identifier> p<66> c<62> s<65> l<8:11> el<8:12>
                          n<b> u<62> t<StringConst> p<63> l<8:11> el<8:12>
                        n<> u<65> t<Constant_select> p<66> c<64> l<8:13> el<8:13>
                          n<> u<64> t<Constant_bit_select> p<65> l<8:13> el<8:13>
                      n<> u<70> t<Expression> p<71> c<69> l<8:15> el<8:16>
                        n<> u<69> t<Primary> p<70> c<68> l<8:15> el<8:16>
                          n<> u<68> t<Primary_literal> p<69> c<67> l<8:15> el<8:16>
                            n<d> u<67> t<StringConst> p<68> l<8:15> el<8:16>
        n<> u<78> t<ENDMODULE> p<79> l<10:2> el<10:11>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/Wand/dut.sv:1:2: No timescale set for "test_wand_wor".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/Wand/dut.sv:1:2: Compile module "work@test_wand_wor".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ContAssign                                             2
Design                                                 1
LogicNet                                               4
LogicTypespec                                          4
Module                                                 1
RefObj                                                 4
RefTypespec                                            4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Wand/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/Wand/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/Wand/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|uhdmallModules:
\_Module: work@test_wand_wor (work@test_wand_wor), file:${SURELOG_DIR}/tests/Wand/dut.sv, line:1:2, endln:10:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@test_wand_wor
  |vpiDefName:work@test_wand_wor
  |vpiNet:
  \_LogicNet: (work@test_wand_wor.a), line:3:9, endln:3:10
    |vpiParent:
    \_Module: work@test_wand_wor (work@test_wand_wor), file:${SURELOG_DIR}/tests/Wand/dut.sv, line:1:2, endln:10:11
    |vpiTypespec:
    \_RefTypespec: (work@test_wand_wor.a)
      |vpiParent:
      \_LogicNet: (work@test_wand_wor.a), line:3:9, endln:3:10
      |vpiFullName:work@test_wand_wor.a
      |vpiActual:
      \_LogicTypespec: , line:3:4, endln:3:8
    |vpiName:a
    |vpiFullName:work@test_wand_wor.a
    |vpiNetType:2
  |vpiNet:
  \_LogicNet: (work@test_wand_wor.b), line:4:9, endln:4:10
    |vpiParent:
    \_Module: work@test_wand_wor (work@test_wand_wor), file:${SURELOG_DIR}/tests/Wand/dut.sv, line:1:2, endln:10:11
    |vpiTypespec:
    \_RefTypespec: (work@test_wand_wor.b)
      |vpiParent:
      \_LogicNet: (work@test_wand_wor.b), line:4:9, endln:4:10
      |vpiFullName:work@test_wand_wor.b
      |vpiActual:
      \_LogicTypespec: , line:4:4, endln:4:7
    |vpiName:b
    |vpiFullName:work@test_wand_wor.b
    |vpiNetType:3
  |vpiNet:
  \_LogicNet: (work@test_wand_wor.c), line:5:8, endln:5:9
    |vpiParent:
    \_Module: work@test_wand_wor (work@test_wand_wor), file:${SURELOG_DIR}/tests/Wand/dut.sv, line:1:2, endln:10:11
    |vpiTypespec:
    \_RefTypespec: (work@test_wand_wor.c)
      |vpiParent:
      \_LogicNet: (work@test_wand_wor.c), line:5:8, endln:5:9
      |vpiFullName:work@test_wand_wor.c
      |vpiActual:
      \_LogicTypespec: , line:5:4, endln:5:7
    |vpiName:c
    |vpiFullName:work@test_wand_wor.c
    |vpiNetType:48
  |vpiNet:
  \_LogicNet: (work@test_wand_wor.d), line:5:11, endln:5:12
    |vpiParent:
    \_Module: work@test_wand_wor (work@test_wand_wor), file:${SURELOG_DIR}/tests/Wand/dut.sv, line:1:2, endln:10:11
    |vpiTypespec:
    \_RefTypespec: (work@test_wand_wor.d)
      |vpiParent:
      \_LogicNet: (work@test_wand_wor.d), line:5:11, endln:5:12
      |vpiFullName:work@test_wand_wor.d
      |vpiActual:
      \_LogicTypespec: , line:5:4, endln:5:7
    |vpiName:d
    |vpiFullName:work@test_wand_wor.d
    |vpiNetType:48
  |vpiContAssign:
  \_ContAssign: , line:7:11, endln:7:16
    |vpiParent:
    \_Module: work@test_wand_wor (work@test_wand_wor), file:${SURELOG_DIR}/tests/Wand/dut.sv, line:1:2, endln:10:11
    |vpiRhs:
    \_RefObj: (work@test_wand_wor.c), line:7:15, endln:7:16
      |vpiParent:
      \_ContAssign: , line:7:11, endln:7:16
      |vpiName:c
      |vpiFullName:work@test_wand_wor.c
      |vpiActual:
      \_LogicNet: (work@test_wand_wor.c), line:5:8, endln:5:9
    |vpiLhs:
    \_RefObj: (work@test_wand_wor.a), line:7:11, endln:7:12
      |vpiParent:
      \_ContAssign: , line:7:11, endln:7:16
      |vpiName:a
      |vpiFullName:work@test_wand_wor.a
      |vpiActual:
      \_LogicNet: (work@test_wand_wor.a), line:3:9, endln:3:10
  |vpiContAssign:
  \_ContAssign: , line:8:11, endln:8:16
    |vpiParent:
    \_Module: work@test_wand_wor (work@test_wand_wor), file:${SURELOG_DIR}/tests/Wand/dut.sv, line:1:2, endln:10:11
    |vpiRhs:
    \_RefObj: (work@test_wand_wor.d), line:8:15, endln:8:16
      |vpiParent:
      \_ContAssign: , line:8:11, endln:8:16
      |vpiName:d
      |vpiFullName:work@test_wand_wor.d
      |vpiActual:
      \_LogicNet: (work@test_wand_wor.d), line:5:11, endln:5:12
    |vpiLhs:
    \_RefObj: (work@test_wand_wor.b), line:8:11, endln:8:12
      |vpiParent:
      \_ContAssign: , line:8:11, endln:8:16
      |vpiName:b
      |vpiFullName:work@test_wand_wor.b
      |vpiActual:
      \_LogicNet: (work@test_wand_wor.b), line:4:9, endln:4:10
\_weaklyReferenced:
\_LogicTypespec: , line:3:4, endln:3:8
\_LogicTypespec: , line:4:4, endln:4:7
\_LogicTypespec: , line:5:4, endln:5:7
\_LogicTypespec: , line:5:4, endln:5:7
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
