Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Fri Aug 14 20:37:09 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 101 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 153 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.399        0.000                      0                 7198        0.042        0.000                      0                 7198        2.927        0.000                       0                  3252  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.399        0.000                      0                 7198        0.042        0.000                      0                 7198        2.927        0.000                       0                  3252  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 fsm11/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_00/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 0.824ns (17.979%)  route 3.759ns (82.021%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.035     0.035    fsm11/clk
    SLICE_X22Y92         FDRE                                         r  fsm11/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y92         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm11/out_reg[1]/Q
                         net (fo=17, routed)          0.367     0.498    fsm11/fsm11_out[1]
    SLICE_X21Y92         LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.662 r  fsm11/x_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.456     1.118    cond_computed6/out_reg[0]_4
    SLICE_X20Y96         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     1.184 r  cond_computed6/out[0]_i_2__13/O
                         net (fo=4, routed)           0.197     1.381    cond_computed4/mem_reg[0][1][0]_1
    SLICE_X19Y97         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     1.447 f  cond_computed4/mem[7][0][31]_i_7__0/O
                         net (fo=42, routed)          0.303     1.750    cond_computed4/A0_0_write_en
    SLICE_X22Y97         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     1.898 r  cond_computed4/mem[7][0][31]_i_8__0/O
                         net (fo=8, routed)           0.238     2.136    j00/out_reg[0]_0
    SLICE_X24Y94         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.167     2.303 r  j00/out[31]_i_8__0/O
                         net (fo=36, routed)          1.297     3.600    A0_0/out_reg[0]_2
    SLICE_X31Y118        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117     3.717 r  A0_0/out[20]_i_1__0/O
                         net (fo=3, routed)           0.901     4.618    A_read1_00/A0_0_read_data[20]
    SLICE_X26Y86         FDRE                                         r  A_read1_00/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3315, unset)         0.025     7.025    A_read1_00/clk
    SLICE_X26Y86         FDRE                                         r  A_read1_00/out_reg[20]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X26Y86         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    A_read1_00/out_reg[20]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 fsm11/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.936ns (20.504%)  route 3.629ns (79.496%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.035     0.035    fsm11/clk
    SLICE_X22Y92         FDRE                                         r  fsm11/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y92         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm11/out_reg[1]/Q
                         net (fo=17, routed)          0.367     0.498    fsm11/fsm11_out[1]
    SLICE_X21Y92         LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.662 r  fsm11/x_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.456     1.118    cond_computed6/out_reg[0]_4
    SLICE_X20Y96         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     1.184 r  cond_computed6/out[0]_i_2__13/O
                         net (fo=4, routed)           0.197     1.381    cond_computed4/mem_reg[0][1][0]_1
    SLICE_X19Y97         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     1.447 f  cond_computed4/mem[7][0][31]_i_7__0/O
                         net (fo=42, routed)          0.303     1.750    cond_computed4/A0_0_write_en
    SLICE_X22Y97         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     1.898 r  cond_computed4/mem[7][0][31]_i_8__0/O
                         net (fo=8, routed)           0.238     2.136    j00/out_reg[0]_0
    SLICE_X24Y94         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.167     2.303 r  j00/out[31]_i_8__0/O
                         net (fo=36, routed)          1.326     3.629    A0_0/out_reg[0]_2
    SLICE_X30Y128        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     3.745 r  A0_0/out[31]_i_2__0/O
                         net (fo=3, routed)           0.683     4.428    A0_0/A0_0_read_data[31]
    SLICE_X26Y95         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     4.541 r  A0_0/out[31]_i_2__3/O
                         net (fo=1, routed)           0.059     4.600    A_sh_read0_0/D[31]
    SLICE_X26Y95         FDRE                                         r  A_sh_read0_0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3315, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X26Y95         FDRE                                         r  A_sh_read0_0/out_reg[31]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X26Y95         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.600    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 fsm11/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_00/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 0.947ns (20.795%)  route 3.607ns (79.205%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.035     0.035    fsm11/clk
    SLICE_X22Y92         FDRE                                         r  fsm11/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y92         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm11/out_reg[1]/Q
                         net (fo=17, routed)          0.367     0.498    fsm11/fsm11_out[1]
    SLICE_X21Y92         LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.662 f  fsm11/x_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.456     1.118    cond_computed6/out_reg[0]_4
    SLICE_X20Y96         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     1.184 f  cond_computed6/out[0]_i_2__13/O
                         net (fo=4, routed)           0.197     1.381    cond_computed4/mem_reg[0][1][0]_1
    SLICE_X19Y97         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     1.447 r  cond_computed4/mem[7][0][31]_i_7__0/O
                         net (fo=42, routed)          0.340     1.787    i00/mem_reg[0][1][0]_4
    SLICE_X24Y94         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     1.964 r  i00/mem[7][0][31]_i_5__0/O
                         net (fo=288, routed)         1.038     3.002    A0_0/A0_0_addr0[1]
    SLICE_X33Y127        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     3.115 r  A0_0/out[18]_i_13__0/O
                         net (fo=1, routed)           0.011     3.126    A0_0/out[18]_i_13__0_n_0
    SLICE_X33Y127        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.209 r  A0_0/out_reg[18]_i_5__0/O
                         net (fo=1, routed)           0.281     3.490    A0_0/out_reg[18]_i_5__0_n_0
    SLICE_X31Y127        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.182     3.672 r  A0_0/out[18]_i_1__0/O
                         net (fo=3, routed)           0.917     4.589    A_read0_00/A0_0_read_data[18]
    SLICE_X27Y85         FDRE                                         r  A_read0_00/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3315, unset)         0.025     7.025    A_read0_00/clk
    SLICE_X27Y85         FDRE                                         r  A_read0_00/out_reg[18]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X27Y85         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    A_read0_00/out_reg[18]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.589    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.444ns  (required time - arrival time)
  Source:                 fsm11/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_00/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.824ns (18.154%)  route 3.715ns (81.846%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.035     0.035    fsm11/clk
    SLICE_X22Y92         FDRE                                         r  fsm11/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y92         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm11/out_reg[1]/Q
                         net (fo=17, routed)          0.367     0.498    fsm11/fsm11_out[1]
    SLICE_X21Y92         LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.662 r  fsm11/x_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.456     1.118    cond_computed6/out_reg[0]_4
    SLICE_X20Y96         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     1.184 r  cond_computed6/out[0]_i_2__13/O
                         net (fo=4, routed)           0.197     1.381    cond_computed4/mem_reg[0][1][0]_1
    SLICE_X19Y97         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     1.447 f  cond_computed4/mem[7][0][31]_i_7__0/O
                         net (fo=42, routed)          0.303     1.750    cond_computed4/A0_0_write_en
    SLICE_X22Y97         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     1.898 r  cond_computed4/mem[7][0][31]_i_8__0/O
                         net (fo=8, routed)           0.238     2.136    j00/out_reg[0]_0
    SLICE_X24Y94         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.167     2.303 r  j00/out[31]_i_8__0/O
                         net (fo=36, routed)          1.297     3.600    A0_0/out_reg[0]_2
    SLICE_X31Y118        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117     3.717 r  A0_0/out[20]_i_1__0/O
                         net (fo=3, routed)           0.857     4.574    A_read0_00/A0_0_read_data[20]
    SLICE_X29Y88         FDRE                                         r  A_read0_00/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3315, unset)         0.026     7.026    A_read0_00/clk
    SLICE_X29Y88         FDRE                                         r  A_read0_00/out_reg[20]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y88         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    A_read0_00/out_reg[20]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.574    
  -------------------------------------------------------------------
                         slack                                  2.444    

Slack (MET) :             2.492ns  (required time - arrival time)
  Source:                 fsm11/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_00/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 0.824ns (18.352%)  route 3.666ns (81.648%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.035     0.035    fsm11/clk
    SLICE_X22Y92         FDRE                                         r  fsm11/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y92         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm11/out_reg[1]/Q
                         net (fo=17, routed)          0.367     0.498    fsm11/fsm11_out[1]
    SLICE_X21Y92         LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.662 r  fsm11/x_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.456     1.118    cond_computed6/out_reg[0]_4
    SLICE_X20Y96         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     1.184 r  cond_computed6/out[0]_i_2__13/O
                         net (fo=4, routed)           0.197     1.381    cond_computed4/mem_reg[0][1][0]_1
    SLICE_X19Y97         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     1.447 f  cond_computed4/mem[7][0][31]_i_7__0/O
                         net (fo=42, routed)          0.303     1.750    cond_computed4/A0_0_write_en
    SLICE_X22Y97         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     1.898 r  cond_computed4/mem[7][0][31]_i_8__0/O
                         net (fo=8, routed)           0.238     2.136    j00/out_reg[0]_0
    SLICE_X24Y94         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.167     2.303 r  j00/out[31]_i_8__0/O
                         net (fo=36, routed)          1.245     3.548    A0_0/out_reg[0]_2
    SLICE_X31Y116        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117     3.665 r  A0_0/out[17]_i_1__0/O
                         net (fo=3, routed)           0.860     4.525    A_read1_00/A0_0_read_data[17]
    SLICE_X25Y84         FDRE                                         r  A_read1_00/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3315, unset)         0.025     7.025    A_read1_00/clk
    SLICE_X25Y84         FDRE                                         r  A_read1_00/out_reg[17]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y84         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    A_read1_00/out_reg[17]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.525    
  -------------------------------------------------------------------
                         slack                                  2.492    

Slack (MET) :             2.496ns  (required time - arrival time)
  Source:                 fsm11/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_00/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.947ns (21.115%)  route 3.538ns (78.885%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.035     0.035    fsm11/clk
    SLICE_X22Y92         FDRE                                         r  fsm11/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y92         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm11/out_reg[1]/Q
                         net (fo=17, routed)          0.367     0.498    fsm11/fsm11_out[1]
    SLICE_X21Y92         LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.662 f  fsm11/x_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.456     1.118    cond_computed6/out_reg[0]_4
    SLICE_X20Y96         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     1.184 f  cond_computed6/out[0]_i_2__13/O
                         net (fo=4, routed)           0.197     1.381    cond_computed4/mem_reg[0][1][0]_1
    SLICE_X19Y97         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     1.447 r  cond_computed4/mem[7][0][31]_i_7__0/O
                         net (fo=42, routed)          0.340     1.787    i00/mem_reg[0][1][0]_4
    SLICE_X24Y94         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     1.964 r  i00/mem[7][0][31]_i_5__0/O
                         net (fo=288, routed)         1.038     3.002    A0_0/A0_0_addr0[1]
    SLICE_X33Y127        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     3.115 r  A0_0/out[18]_i_13__0/O
                         net (fo=1, routed)           0.011     3.126    A0_0/out[18]_i_13__0_n_0
    SLICE_X33Y127        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.209 r  A0_0/out_reg[18]_i_5__0/O
                         net (fo=1, routed)           0.281     3.490    A0_0/out_reg[18]_i_5__0_n_0
    SLICE_X31Y127        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.182     3.672 r  A0_0/out[18]_i_1__0/O
                         net (fo=3, routed)           0.848     4.520    A_read1_00/A0_0_read_data[18]
    SLICE_X27Y85         FDRE                                         r  A_read1_00/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3315, unset)         0.024     7.024    A_read1_00/clk
    SLICE_X27Y85         FDRE                                         r  A_read1_00/out_reg[18]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X27Y85         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    A_read1_00/out_reg[18]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                  2.496    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 fsm11/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_00/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 0.823ns (18.366%)  route 3.658ns (81.634%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.035     0.035    fsm11/clk
    SLICE_X22Y92         FDRE                                         r  fsm11/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y92         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm11/out_reg[1]/Q
                         net (fo=17, routed)          0.367     0.498    fsm11/fsm11_out[1]
    SLICE_X21Y92         LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.662 r  fsm11/x_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.456     1.118    cond_computed6/out_reg[0]_4
    SLICE_X20Y96         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     1.184 r  cond_computed6/out[0]_i_2__13/O
                         net (fo=4, routed)           0.197     1.381    cond_computed4/mem_reg[0][1][0]_1
    SLICE_X19Y97         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     1.447 f  cond_computed4/mem[7][0][31]_i_7__0/O
                         net (fo=42, routed)          0.303     1.750    cond_computed4/A0_0_write_en
    SLICE_X22Y97         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     1.898 r  cond_computed4/mem[7][0][31]_i_8__0/O
                         net (fo=8, routed)           0.238     2.136    j00/out_reg[0]_0
    SLICE_X24Y94         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.167     2.303 r  j00/out[31]_i_8__0/O
                         net (fo=36, routed)          1.326     3.629    A0_0/out_reg[0]_2
    SLICE_X30Y128        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     3.745 r  A0_0/out[31]_i_2__0/O
                         net (fo=3, routed)           0.771     4.516    A_read1_00/A0_0_read_data[31]
    SLICE_X25Y87         FDRE                                         r  A_read1_00/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3315, unset)         0.024     7.024    A_read1_00/clk
    SLICE_X25Y87         FDRE                                         r  A_read1_00/out_reg[31]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X25Y87         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    A_read1_00/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.516    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 fsm11/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_00/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 0.773ns (17.254%)  route 3.707ns (82.746%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.035     0.035    fsm11/clk
    SLICE_X22Y92         FDRE                                         r  fsm11/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y92         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm11/out_reg[1]/Q
                         net (fo=17, routed)          0.367     0.498    fsm11/fsm11_out[1]
    SLICE_X21Y92         LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.662 r  fsm11/x_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.456     1.118    cond_computed6/out_reg[0]_4
    SLICE_X20Y96         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     1.184 r  cond_computed6/out[0]_i_2__13/O
                         net (fo=4, routed)           0.197     1.381    cond_computed4/mem_reg[0][1][0]_1
    SLICE_X19Y97         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     1.447 f  cond_computed4/mem[7][0][31]_i_7__0/O
                         net (fo=42, routed)          0.303     1.750    cond_computed4/A0_0_write_en
    SLICE_X22Y97         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     1.898 r  cond_computed4/mem[7][0][31]_i_8__0/O
                         net (fo=8, routed)           0.238     2.136    j00/out_reg[0]_0
    SLICE_X24Y94         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.167     2.303 r  j00/out[31]_i_8__0/O
                         net (fo=36, routed)          1.447     3.750    A0_0/out_reg[0]_2
    SLICE_X31Y126        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     3.816 r  A0_0/out[23]_i_1__0/O
                         net (fo=3, routed)           0.699     4.515    A_read0_00/A0_0_read_data[23]
    SLICE_X29Y88         FDRE                                         r  A_read0_00/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3315, unset)         0.026     7.026    A_read0_00/clk
    SLICE_X29Y88         FDRE                                         r  A_read0_00/out_reg[23]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y88         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027     7.018    A_read0_00/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.515    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.504ns  (required time - arrival time)
  Source:                 fsm11/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_10/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 0.997ns (22.269%)  route 3.480ns (77.731%))
  Logic Levels:           7  (LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.035     0.035    fsm11/clk
    SLICE_X22Y92         FDRE                                         r  fsm11/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y92         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm11/out_reg[1]/Q
                         net (fo=17, routed)          0.367     0.498    fsm11/fsm11_out[1]
    SLICE_X21Y92         LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.662 f  fsm11/x_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.347     1.009    fsm0/out_reg[0]_8
    SLICE_X20Y96         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     1.186 f  fsm0/out[0]_i_2__12/O
                         net (fo=4, routed)           0.117     1.303    cond_computed5/out_reg[0]_1
    SLICE_X21Y97         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     1.439 r  cond_computed5/mem[7][0][31]_i_7/O
                         net (fo=41, routed)          0.348     1.787    i00/mem_reg[0][1][0]_1
    SLICE_X24Y94         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.038     1.825 r  i00/mem[7][0][31]_i_5/O
                         net (fo=288, routed)         1.155     2.980    A0_1/A0_1_addr0[1]
    SLICE_X19Y131        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     3.094 r  A0_1/out[27]_i_8/O
                         net (fo=1, routed)           0.027     3.121    A0_1/out[27]_i_8_n_0
    SLICE_X19Y131        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.211 r  A0_1/out_reg[27]_i_3/O
                         net (fo=1, routed)           0.253     3.464    A0_1/out_reg[27]_i_3_n_0
    SLICE_X20Y132        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     3.646 r  A0_1/out[27]_i_1/O
                         net (fo=3, routed)           0.866     4.512    A_read0_10/A0_1_read_data[27]
    SLICE_X27Y91         FDRE                                         r  A_read0_10/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3315, unset)         0.024     7.024    A_read0_10/clk
    SLICE_X27Y91         FDRE                                         r  A_read0_10/out_reg[27]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X27Y91         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    A_read0_10/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                  2.504    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 fsm11/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_10/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.943ns (21.129%)  route 3.520ns (78.871%))
  Logic Levels:           7  (LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.035     0.035    fsm11/clk
    SLICE_X22Y92         FDRE                                         r  fsm11/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y92         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm11/out_reg[1]/Q
                         net (fo=17, routed)          0.367     0.498    fsm11/fsm11_out[1]
    SLICE_X21Y92         LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.662 f  fsm11/x_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.347     1.009    fsm0/out_reg[0]_8
    SLICE_X20Y96         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     1.186 f  fsm0/out[0]_i_2__12/O
                         net (fo=4, routed)           0.117     1.303    cond_computed5/out_reg[0]_1
    SLICE_X21Y97         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     1.439 r  cond_computed5/mem[7][0][31]_i_7/O
                         net (fo=41, routed)          0.348     1.787    i00/mem_reg[0][1][0]_1
    SLICE_X24Y94         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.038     1.825 r  i00/mem[7][0][31]_i_5/O
                         net (fo=288, routed)         1.152     2.977    A0_1/A0_1_addr0[1]
    SLICE_X18Y128        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     3.075 r  A0_1/out[28]_i_7/O
                         net (fo=1, routed)           0.011     3.086    A0_1/out[28]_i_7_n_0
    SLICE_X18Y128        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.169 r  A0_1/out_reg[28]_i_2/O
                         net (fo=1, routed)           0.219     3.388    A0_1/out_reg[28]_i_2_n_0
    SLICE_X19Y126        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     3.539 r  A0_1/out[28]_i_1/O
                         net (fo=3, routed)           0.959     4.498    A_read0_10/A0_1_read_data[28]
    SLICE_X27Y92         FDRE                                         r  A_read0_10/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3315, unset)         0.025     7.025    A_read0_10/clk
    SLICE_X27Y92         FDRE                                         r  A_read0_10/out_reg[28]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X27Y92         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    A_read0_10/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.498    
  -------------------------------------------------------------------
                         slack                                  2.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe0/out_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.037ns (38.947%)  route 0.058ns (61.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X29Y81         FDRE                                         r  mult_pipe0/out_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y81         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe0/out_tmp_reg[1]/Q
                         net (fo=1, routed)           0.058     0.108    mult_pipe0/p_1_in[1]
    SLICE_X30Y81         FDRE                                         r  mult_pipe0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.019     0.019    mult_pipe0/clk
    SLICE_X30Y81         FDRE                                         r  mult_pipe0/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y81         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t_00/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.012     0.012    bin_read0_0/clk
    SLICE_X30Y81         FDRE                                         r  bin_read0_0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read0_0/out_reg[1]/Q
                         net (fo=1, routed)           0.056     0.107    t_00/out_reg[1]_1
    SLICE_X30Y82         FDRE                                         r  t_00/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.018     0.018    t_00/clk
    SLICE_X30Y82         FDRE                                         r  t_00/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y82         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    t_00/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_computed16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed16/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.012     0.012    cond_computed16/clk
    SLICE_X23Y97         FDRE                                         r  cond_computed16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y97         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed16/out_reg[0]/Q
                         net (fo=4, routed)           0.025     0.076    fsm9/cond_computed16_out
    SLICE_X23Y97         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  fsm9/out[0]_i_1__99/O
                         net (fo=1, routed)           0.015     0.106    cond_computed16/out_reg[0]_0
    SLICE_X23Y97         FDRE                                         r  cond_computed16/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.018     0.018    cond_computed16/clk
    SLICE_X23Y97         FDRE                                         r  cond_computed16/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y97         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed16/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_stored5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.012     0.012    cond_stored5/clk
    SLICE_X21Y97         FDRE                                         r  cond_stored5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y97         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored5/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    fsm0/cond_stored5_out
    SLICE_X21Y97         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.091 r  fsm0/out[0]_i_1__58/O
                         net (fo=1, routed)           0.015     0.106    cond_stored5/out_reg[0]_0
    SLICE_X21Y97         FDRE                                         r  cond_stored5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.018     0.018    cond_stored5/clk
    SLICE_X21Y97         FDRE                                         r  cond_stored5/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y97         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.012     0.012    mult_pipe0/clk
    SLICE_X32Y82         FDRE                                         r  mult_pipe0/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe0/out_reg[13]/Q
                         net (fo=1, routed)           0.057     0.108    bin_read0_0/out[13]
    SLICE_X32Y81         FDRE                                         r  bin_read0_0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.018     0.018    bin_read0_0/clk
    SLICE_X32Y81         FDRE                                         r  bin_read0_0/out_reg[13]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y81         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read0_0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_stored12/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored12/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.012     0.012    cond_stored12/clk
    SLICE_X21Y92         FDRE                                         r  cond_stored12/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y92         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored12/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    fsm10/cond_stored12_out
    SLICE_X21Y92         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.093 r  fsm10/out[0]_i_1__88/O
                         net (fo=1, routed)           0.015     0.108    cond_stored12/out_reg[0]_0
    SLICE_X21Y92         FDRE                                         r  cond_stored12/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.018     0.018    cond_stored12/clk
    SLICE_X21Y92         FDRE                                         r  cond_stored12/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y92         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored12/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_stored13/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored13/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.012     0.012    cond_stored13/clk
    SLICE_X26Y93         FDRE                                         r  cond_stored13/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored13/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    fsm10/cond_stored13_out
    SLICE_X26Y93         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.093 r  fsm10/out[0]_i_1__92/O
                         net (fo=1, routed)           0.015     0.108    cond_stored13/out_reg[0]_0
    SLICE_X26Y93         FDRE                                         r  cond_stored13/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.018     0.018    cond_stored13/clk
    SLICE_X26Y93         FDRE                                         r  cond_stored13/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y93         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored13/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_stored14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored14/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.012     0.012    cond_stored14/clk
    SLICE_X25Y93         FDRE                                         r  cond_stored14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y93         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored14/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    fsm10/cond_stored14_out
    SLICE_X25Y93         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.093 r  fsm10/out[0]_i_1__94/O
                         net (fo=1, routed)           0.015     0.108    cond_stored14/out_reg[0]_0
    SLICE_X25Y93         FDRE                                         r  cond_stored14/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.018     0.018    cond_stored14/clk
    SLICE_X25Y93         FDRE                                         r  cond_stored14/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y93         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored14/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X20Y80         FDRE                                         r  mult_pipe2/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y80         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe2/out_reg[4]/Q
                         net (fo=1, routed)           0.059     0.111    bin_read2_0/Q[4]
    SLICE_X21Y80         FDRE                                         r  bin_read2_0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.019     0.019    bin_read2_0/clk
    SLICE_X21Y80         FDRE                                         r  bin_read2_0/out_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y80         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read2_0/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t_00/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.776%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.013     0.013    bin_read0_0/clk
    SLICE_X29Y84         FDRE                                         r  bin_read0_0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bin_read0_0/out_reg[5]/Q
                         net (fo=1, routed)           0.060     0.111    t_00/out_reg[5]_1
    SLICE_X30Y84         FDRE                                         r  t_00/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3315, unset)         0.019     0.019    t_00/clk
    SLICE_X30Y84         FDRE                                         r  t_00/out_reg[5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y84         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    t_00/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X29Y91  x0/mem_reg_0_3_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X29Y91  x0/mem_reg_0_3_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X29Y91  x0/mem_reg_0_3_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X29Y91  x0/mem_reg_0_3_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X29Y91  x0/mem_reg_0_3_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X29Y91  x0/mem_reg_0_3_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X29Y91  x0/mem_reg_0_3_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X29Y91  x0/mem_reg_0_3_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X29Y91  x0/mem_reg_0_3_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X29Y91  x0/mem_reg_0_3_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X29Y91  x0/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X29Y91  x0/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X29Y91  x0/mem_reg_0_3_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X29Y91  x0/mem_reg_0_3_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X29Y91  x0/mem_reg_0_3_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X29Y91  x0/mem_reg_0_3_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X29Y91  x0/mem_reg_0_3_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X29Y91  x0/mem_reg_0_3_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X29Y91  x0/mem_reg_0_3_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X29Y91  x0/mem_reg_0_3_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X29Y91  x0/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X29Y91  x0/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X29Y91  x0/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X29Y91  x0/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X29Y91  x0/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X29Y91  x0/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X29Y91  x0/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X29Y91  x0/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X29Y91  x0/mem_reg_0_3_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X29Y91  x0/mem_reg_0_3_13_13/SP/CLK



