
ubuntu-preinstalled/setpriv:     file format elf32-littlearm


Disassembly of section .init:

00001238 <.init>:
    1238:	push	{r3, lr}
    123c:	bl	3028 <strspn@plt+0x19c4>
    1240:	pop	{r3, pc}

Disassembly of section .plt:

00001244 <calloc@plt-0x14>:
    1244:	push	{lr}		; (str lr, [sp, #-4]!)
    1248:	ldr	lr, [pc, #4]	; 1254 <calloc@plt-0x4>
    124c:	add	lr, pc, lr
    1250:	ldr	pc, [lr, #8]!
    1254:	andeq	r5, r1, r4, lsl ip

00001258 <calloc@plt>:
    1258:	add	ip, pc, #0, 12
    125c:	add	ip, ip, #86016	; 0x15000
    1260:	ldr	pc, [ip, #3092]!	; 0xc14

00001264 <raise@plt>:
    1264:	add	ip, pc, #0, 12
    1268:	add	ip, ip, #86016	; 0x15000
    126c:	ldr	pc, [ip, #3084]!	; 0xc0c

00001270 <getpwnam@plt>:
    1270:	add	ip, pc, #0, 12
    1274:	add	ip, ip, #86016	; 0x15000
    1278:	ldr	pc, [ip, #3076]!	; 0xc04

0000127c <strcmp@plt>:
    127c:	add	ip, pc, #0, 12
    1280:	add	ip, ip, #86016	; 0x15000
    1284:	ldr	pc, [ip, #3068]!	; 0xbfc

00001288 <__cxa_finalize@plt>:
    1288:	add	ip, pc, #0, 12
    128c:	add	ip, ip, #86016	; 0x15000
    1290:	ldr	pc, [ip, #3060]!	; 0xbf4

00001294 <strtol@plt>:
    1294:	add	ip, pc, #0, 12
    1298:	add	ip, ip, #86016	; 0x15000
    129c:	ldr	pc, [ip, #3052]!	; 0xbec

000012a0 <getpwuid@plt>:
    12a0:	add	ip, pc, #0, 12
    12a4:	add	ip, ip, #86016	; 0x15000
    12a8:	ldr	pc, [ip, #3044]!	; 0xbe4

000012ac <strcspn@plt>:
    12ac:	add	ip, pc, #0, 12
    12b0:	add	ip, ip, #86016	; 0x15000
    12b4:	ldr	pc, [ip, #3036]!	; 0xbdc

000012b8 <clearenv@plt>:
    12b8:	add	ip, pc, #0, 12
    12bc:	add	ip, ip, #86016	; 0x15000
    12c0:	ldr	pc, [ip, #3028]!	; 0xbd4

000012c4 <__isoc99_fscanf@plt>:
    12c4:	add	ip, pc, #0, 12
    12c8:	add	ip, ip, #86016	; 0x15000
    12cc:	ldr	pc, [ip, #3020]!	; 0xbcc

000012d0 <read@plt>:
    12d0:	add	ip, pc, #0, 12
    12d4:	add	ip, ip, #86016	; 0x15000
    12d8:	ldr	pc, [ip, #3012]!	; 0xbc4

000012dc <getuid@plt>:
    12dc:	add	ip, pc, #0, 12
    12e0:	add	ip, ip, #86016	; 0x15000
    12e4:	ldr	pc, [ip, #3004]!	; 0xbbc

000012e8 <free@plt>:
    12e8:	add	ip, pc, #0, 12
    12ec:	add	ip, ip, #86016	; 0x15000
    12f0:	ldr	pc, [ip, #2996]!	; 0xbb4

000012f4 <getresgid@plt>:
    12f4:	add	ip, pc, #0, 12
    12f8:	add	ip, ip, #86016	; 0x15000
    12fc:	ldr	pc, [ip, #2988]!	; 0xbac

00001300 <ferror@plt>:
    1300:	add	ip, pc, #0, 12
    1304:	add	ip, ip, #86016	; 0x15000
    1308:	ldr	pc, [ip, #2980]!	; 0xba4

0000130c <strndup@plt>:
    130c:			; <UNDEFINED> instruction: 0xe7fd4778
    1310:	add	ip, pc, #0, 12
    1314:	add	ip, ip, #86016	; 0x15000
    1318:	ldr	pc, [ip, #2968]!	; 0xb98

0000131c <_exit@plt>:
    131c:	add	ip, pc, #0, 12
    1320:	add	ip, ip, #86016	; 0x15000
    1324:	ldr	pc, [ip, #2960]!	; 0xb90

00001328 <memcpy@plt>:
    1328:	add	ip, pc, #0, 12
    132c:	add	ip, ip, #86016	; 0x15000
    1330:	ldr	pc, [ip, #2952]!	; 0xb88

00001334 <execvp@plt>:
    1334:	add	ip, pc, #0, 12
    1338:	add	ip, ip, #86016	; 0x15000
    133c:	ldr	pc, [ip, #2944]!	; 0xb80

00001340 <__strtoull_internal@plt>:
    1340:	add	ip, pc, #0, 12
    1344:	add	ip, ip, #86016	; 0x15000
    1348:	ldr	pc, [ip, #2936]!	; 0xb78

0000134c <capng_name_to_capability@plt>:
    134c:	add	ip, pc, #0, 12
    1350:	add	ip, ip, #86016	; 0x15000
    1354:	ldr	pc, [ip, #2928]!	; 0xb70

00001358 <capng_capability_to_name@plt>:
    1358:	add	ip, pc, #0, 12
    135c:	add	ip, ip, #86016	; 0x15000
    1360:	ldr	pc, [ip, #2920]!	; 0xb68

00001364 <dcgettext@plt>:
    1364:	add	ip, pc, #0, 12
    1368:	add	ip, ip, #86016	; 0x15000
    136c:	ldr	pc, [ip, #2912]!	; 0xb60

00001370 <strdup@plt>:
    1370:			; <UNDEFINED> instruction: 0xe7fd4778
    1374:	add	ip, pc, #0, 12
    1378:	add	ip, ip, #86016	; 0x15000
    137c:	ldr	pc, [ip, #2900]!	; 0xb54

00001380 <__stack_chk_fail@plt>:
    1380:	add	ip, pc, #0, 12
    1384:	add	ip, ip, #86016	; 0x15000
    1388:	ldr	pc, [ip, #2892]!	; 0xb4c

0000138c <initgroups@plt>:
    138c:	add	ip, pc, #0, 12
    1390:	add	ip, ip, #86016	; 0x15000
    1394:	ldr	pc, [ip, #2884]!	; 0xb44

00001398 <textdomain@plt>:
    1398:	add	ip, pc, #0, 12
    139c:	add	ip, ip, #86016	; 0x15000
    13a0:	ldr	pc, [ip, #2876]!	; 0xb3c

000013a4 <strcasecmp@plt>:
    13a4:	add	ip, pc, #0, 12
    13a8:	add	ip, ip, #86016	; 0x15000
    13ac:	ldr	pc, [ip, #2868]!	; 0xb34

000013b0 <err@plt>:
    13b0:	add	ip, pc, #0, 12
    13b4:	add	ip, ip, #86016	; 0x15000
    13b8:	ldr	pc, [ip, #2860]!	; 0xb2c

000013bc <capng_update@plt>:
    13bc:			; <UNDEFINED> instruction: 0xe7fd4778
    13c0:	add	ip, pc, #0, 12
    13c4:	add	ip, ip, #86016	; 0x15000
    13c8:	ldr	pc, [ip, #2848]!	; 0xb20

000013cc <setgroups@plt>:
    13cc:	add	ip, pc, #0, 12
    13d0:	add	ip, ip, #86016	; 0x15000
    13d4:	ldr	pc, [ip, #2840]!	; 0xb18

000013d8 <strcpy@plt>:
    13d8:	add	ip, pc, #0, 12
    13dc:	add	ip, ip, #86016	; 0x15000
    13e0:	ldr	pc, [ip, #2832]!	; 0xb10

000013e4 <__fpending@plt>:
    13e4:	add	ip, pc, #0, 12
    13e8:	add	ip, ip, #86016	; 0x15000
    13ec:	ldr	pc, [ip, #2824]!	; 0xb08

000013f0 <open64@plt>:
    13f0:	add	ip, pc, #0, 12
    13f4:	add	ip, ip, #86016	; 0x15000
    13f8:	ldr	pc, [ip, #2816]!	; 0xb00

000013fc <getenv@plt>:
    13fc:	add	ip, pc, #0, 12
    1400:	add	ip, ip, #86016	; 0x15000
    1404:	ldr	pc, [ip, #2808]!	; 0xaf8

00001408 <puts@plt>:
    1408:	add	ip, pc, #0, 12
    140c:	add	ip, ip, #86016	; 0x15000
    1410:	ldr	pc, [ip, #2800]!	; 0xaf0

00001414 <malloc@plt>:
    1414:	add	ip, pc, #0, 12
    1418:	add	ip, ip, #86016	; 0x15000
    141c:	ldr	pc, [ip, #2792]!	; 0xae8

00001420 <__libc_start_main@plt>:
    1420:	add	ip, pc, #0, 12
    1424:	add	ip, ip, #86016	; 0x15000
    1428:	ldr	pc, [ip, #2784]!	; 0xae0

0000142c <strsep@plt>:
    142c:	add	ip, pc, #0, 12
    1430:	add	ip, ip, #86016	; 0x15000
    1434:	ldr	pc, [ip, #2776]!	; 0xad8

00001438 <__gmon_start__@plt>:
    1438:	add	ip, pc, #0, 12
    143c:	add	ip, ip, #86016	; 0x15000
    1440:	ldr	pc, [ip, #2768]!	; 0xad0

00001444 <getopt_long@plt>:
    1444:	add	ip, pc, #0, 12
    1448:	add	ip, ip, #86016	; 0x15000
    144c:	ldr	pc, [ip, #2760]!	; 0xac8

00001450 <__ctype_b_loc@plt>:
    1450:	add	ip, pc, #0, 12
    1454:	add	ip, ip, #86016	; 0x15000
    1458:	ldr	pc, [ip, #2752]!	; 0xac0

0000145c <exit@plt>:
    145c:	add	ip, pc, #0, 12
    1460:	add	ip, ip, #86016	; 0x15000
    1464:	ldr	pc, [ip, #2744]!	; 0xab8

00001468 <strtoul@plt>:
    1468:	add	ip, pc, #0, 12
    146c:	add	ip, ip, #86016	; 0x15000
    1470:	ldr	pc, [ip, #2736]!	; 0xab0

00001474 <strlen@plt>:
    1474:	add	ip, pc, #0, 12
    1478:	add	ip, ip, #86016	; 0x15000
    147c:	ldr	pc, [ip, #2728]!	; 0xaa8

00001480 <__libc_current_sigrtmax@plt>:
    1480:	add	ip, pc, #0, 12
    1484:	add	ip, ip, #86016	; 0x15000
    1488:	ldr	pc, [ip, #2720]!	; 0xaa0

0000148c <strchr@plt>:
    148c:	add	ip, pc, #0, 12
    1490:	add	ip, ip, #86016	; 0x15000
    1494:	ldr	pc, [ip, #2712]!	; 0xa98

00001498 <setenv@plt>:
    1498:	add	ip, pc, #0, 12
    149c:	add	ip, ip, #86016	; 0x15000
    14a0:	ldr	pc, [ip, #2704]!	; 0xa90

000014a4 <warnx@plt>:
    14a4:	add	ip, pc, #0, 12
    14a8:	add	ip, ip, #86016	; 0x15000
    14ac:	ldr	pc, [ip, #2696]!	; 0xa88

000014b0 <__errno_location@plt>:
    14b0:	add	ip, pc, #0, 12
    14b4:	add	ip, ip, #86016	; 0x15000
    14b8:	ldr	pc, [ip, #2688]!	; 0xa80

000014bc <strncasecmp@plt>:
    14bc:	add	ip, pc, #0, 12
    14c0:	add	ip, ip, #86016	; 0x15000
    14c4:	ldr	pc, [ip, #2680]!	; 0xa78

000014c8 <__cxa_atexit@plt>:
    14c8:			; <UNDEFINED> instruction: 0xe7fd4778
    14cc:	add	ip, pc, #0, 12
    14d0:	add	ip, ip, #86016	; 0x15000
    14d4:	ldr	pc, [ip, #2668]!	; 0xa6c

000014d8 <__isoc99_sscanf@plt>:
    14d8:	add	ip, pc, #0, 12
    14dc:	add	ip, ip, #86016	; 0x15000
    14e0:	ldr	pc, [ip, #2660]!	; 0xa64

000014e4 <__vasprintf_chk@plt>:
    14e4:	add	ip, pc, #0, 12
    14e8:	add	ip, ip, #86016	; 0x15000
    14ec:	ldr	pc, [ip, #2652]!	; 0xa5c

000014f0 <memset@plt>:
    14f0:	add	ip, pc, #0, 12
    14f4:	add	ip, ip, #86016	; 0x15000
    14f8:	ldr	pc, [ip, #2644]!	; 0xa54

000014fc <putchar@plt>:
    14fc:	add	ip, pc, #0, 12
    1500:	add	ip, ip, #86016	; 0x15000
    1504:	ldr	pc, [ip, #2636]!	; 0xa4c

00001508 <fgetc@plt>:
    1508:	add	ip, pc, #0, 12
    150c:	add	ip, ip, #86016	; 0x15000
    1510:	ldr	pc, [ip, #2628]!	; 0xa44

00001514 <__printf_chk@plt>:
    1514:	add	ip, pc, #0, 12
    1518:	add	ip, ip, #86016	; 0x15000
    151c:	ldr	pc, [ip, #2620]!	; 0xa3c

00001520 <prctl@plt>:
    1520:	add	ip, pc, #0, 12
    1524:	add	ip, ip, #86016	; 0x15000
    1528:	ldr	pc, [ip, #2612]!	; 0xa34

0000152c <strtod@plt>:
    152c:	add	ip, pc, #0, 12
    1530:	add	ip, ip, #86016	; 0x15000
    1534:	ldr	pc, [ip, #2604]!	; 0xa2c

00001538 <write@plt>:
    1538:	add	ip, pc, #0, 12
    153c:	add	ip, ip, #86016	; 0x15000
    1540:	ldr	pc, [ip, #2596]!	; 0xa24

00001544 <__fprintf_chk@plt>:
    1544:	add	ip, pc, #0, 12
    1548:	add	ip, ip, #86016	; 0x15000
    154c:	ldr	pc, [ip, #2588]!	; 0xa1c

00001550 <access@plt>:
    1550:	add	ip, pc, #0, 12
    1554:	add	ip, ip, #86016	; 0x15000
    1558:	ldr	pc, [ip, #2580]!	; 0xa14

0000155c <fclose@plt>:
    155c:	add	ip, pc, #0, 12
    1560:	add	ip, ip, #86016	; 0x15000
    1564:	ldr	pc, [ip, #2572]!	; 0xa0c

00001568 <setlocale@plt>:
    1568:	add	ip, pc, #0, 12
    156c:	add	ip, ip, #86016	; 0x15000
    1570:	ldr	pc, [ip, #2564]!	; 0xa04

00001574 <getresuid@plt>:
    1574:	add	ip, pc, #0, 12
    1578:	add	ip, ip, #86016	; 0x15000
    157c:	ldr	pc, [ip, #2556]!	; 0x9fc

00001580 <errx@plt>:
    1580:	add	ip, pc, #0, 12
    1584:	add	ip, ip, #86016	; 0x15000
    1588:	ldr	pc, [ip, #2548]!	; 0x9f4

0000158c <capng_apply@plt>:
    158c:	add	ip, pc, #0, 12
    1590:	add	ip, ip, #86016	; 0x15000
    1594:	ldr	pc, [ip, #2540]!	; 0x9ec

00001598 <warn@plt>:
    1598:	add	ip, pc, #0, 12
    159c:	add	ip, ip, #86016	; 0x15000
    15a0:	ldr	pc, [ip, #2532]!	; 0x9e4

000015a4 <fputc@plt>:
    15a4:	add	ip, pc, #0, 12
    15a8:	add	ip, ip, #86016	; 0x15000
    15ac:	ldr	pc, [ip, #2524]!	; 0x9dc

000015b0 <setresuid@plt>:
    15b0:	add	ip, pc, #0, 12
    15b4:	add	ip, ip, #86016	; 0x15000
    15b8:	ldr	pc, [ip, #2516]!	; 0x9d4

000015bc <localeconv@plt>:
    15bc:	add	ip, pc, #0, 12
    15c0:	add	ip, ip, #86016	; 0x15000
    15c4:	ldr	pc, [ip, #2508]!	; 0x9cc

000015c8 <getgroups@plt>:
    15c8:	add	ip, pc, #0, 12
    15cc:	add	ip, ip, #86016	; 0x15000
    15d0:	ldr	pc, [ip, #2500]!	; 0x9c4

000015d4 <__strtoll_internal@plt>:
    15d4:	add	ip, pc, #0, 12
    15d8:	add	ip, ip, #86016	; 0x15000
    15dc:	ldr	pc, [ip, #2492]!	; 0x9bc

000015e0 <fopen64@plt>:
    15e0:	add	ip, pc, #0, 12
    15e4:	add	ip, ip, #86016	; 0x15000
    15e8:	ldr	pc, [ip, #2484]!	; 0x9b4

000015ec <capng_have_capability@plt>:
    15ec:	add	ip, pc, #0, 12
    15f0:	add	ip, ip, #86016	; 0x15000
    15f4:	ldr	pc, [ip, #2476]!	; 0x9ac

000015f8 <bindtextdomain@plt>:
    15f8:	add	ip, pc, #0, 12
    15fc:	add	ip, ip, #86016	; 0x15000
    1600:	ldr	pc, [ip, #2468]!	; 0x9a4

00001604 <__libc_current_sigrtmin@plt>:
    1604:	add	ip, pc, #0, 12
    1608:	add	ip, ip, #86016	; 0x15000
    160c:	ldr	pc, [ip, #2460]!	; 0x99c

00001610 <fputs@plt>:
    1610:	add	ip, pc, #0, 12
    1614:	add	ip, ip, #86016	; 0x15000
    1618:	ldr	pc, [ip, #2452]!	; 0x994

0000161c <strncmp@plt>:
    161c:	add	ip, pc, #0, 12
    1620:	add	ip, ip, #86016	; 0x15000
    1624:	ldr	pc, [ip, #2444]!	; 0x98c

00001628 <abort@plt>:
    1628:	add	ip, pc, #0, 12
    162c:	add	ip, ip, #86016	; 0x15000
    1630:	ldr	pc, [ip, #2436]!	; 0x984

00001634 <close@plt>:
    1634:	add	ip, pc, #0, 12
    1638:	add	ip, ip, #86016	; 0x15000
    163c:	ldr	pc, [ip, #2428]!	; 0x97c

00001640 <setresgid@plt>:
    1640:	add	ip, pc, #0, 12
    1644:	add	ip, ip, #86016	; 0x15000
    1648:	ldr	pc, [ip, #2420]!	; 0x974

0000164c <getgrnam@plt>:
    164c:	add	ip, pc, #0, 12
    1650:	add	ip, ip, #86016	; 0x15000
    1654:	ldr	pc, [ip, #2412]!	; 0x96c

00001658 <__snprintf_chk@plt>:
    1658:	add	ip, pc, #0, 12
    165c:	add	ip, ip, #86016	; 0x15000
    1660:	ldr	pc, [ip, #2404]!	; 0x964

00001664 <strspn@plt>:
    1664:	add	ip, pc, #0, 12
    1668:	add	ip, ip, #86016	; 0x15000
    166c:	ldr	pc, [ip, #2396]!	; 0x95c

Disassembly of section .text:

00001670 <.text>:
    1670:	svcmi	0x00f0e92d
    1674:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    1678:	strmi	r8, [r0], r4, lsl #22
    167c:	blcs	ffa3fa00 <strspn@plt+0xffa3e39c>
    1680:			; <UNDEFINED> instruction: 0xf8df2006
    1684:	strcs	r3, [r0], #-3048	; 0xfffff418
    1688:			; <UNDEFINED> instruction: 0xf8df447a
    168c:	adclt	r1, r7, r4, ror #23
    1690:	blpl	ff83fa14 <strspn@plt+0xff83e3b0>
    1694:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    1698:			; <UNDEFINED> instruction: 0xf8df447d
    169c:	ldmdavs	fp, {r2, r3, r4, r6, r7, r8, r9, fp, sp, pc}
    16a0:			; <UNDEFINED> instruction: 0xf04f9325
    16a4:	strtls	r0, [r4], #-768	; 0xfffffd00
    16a8:	ldrbtmi	r9, [sl], #1029	; 0x405
    16ac:			; <UNDEFINED> instruction: 0xf7ff9423
    16b0:			; <UNDEFINED> instruction: 0xf8dfef5c
    16b4:	strtmi	r1, [r8], -r8, asr #23
    16b8:	ldrbtmi	r4, [r9], #-1574	; 0xfffff9da
    16bc:	svc	0x009cf7ff
    16c0:			; <UNDEFINED> instruction: 0xf7ff4628
    16c4:			; <UNDEFINED> instruction: 0xf8dfee6a
    16c8:	ldrbtmi	r0, [r8], #-3000	; 0xfffff448
    16cc:	stc2l	0, cr15, [ip], {3}
    16d0:	stmdage	lr, {r2, r4, r6, r9, sp}
    16d4:			; <UNDEFINED> instruction: 0xf7ff4621
    16d8:			; <UNDEFINED> instruction: 0xf8dfef0c
    16dc:			; <UNDEFINED> instruction: 0xf8df3ba8
    16e0:	ldrbtmi	r2, [fp], #-2984	; 0xfffff458
    16e4:			; <UNDEFINED> instruction: 0xf8df9303
    16e8:	ldrbtmi	r3, [sl], #-2980	; 0xfffff45c
    16ec:	ldrbtmi	r9, [fp], #-1028	; 0xfffffbfc
    16f0:	bcs	43cf18 <strspn@plt+0x43b8b4>
    16f4:	bcc	fe43cf1c <strspn@plt+0xfe43b8b8>
    16f8:	blcc	fe53fa7c <strspn@plt+0xfe53e418>
    16fc:	mcr	4, 0, r4, cr9, cr11, {3}
    1700:	vmov	r3, s16
    1704:	strcs	r3, [r0], #-2576	; 0xfffff5f0
    1708:	bcs	fe43cf70 <strspn@plt+0xfe43b90c>
    170c:	strbmi	r4, [r0], -r9, asr #12
    1710:			; <UNDEFINED> instruction: 0xf7ff9400
    1714:	mcrrne	14, 9, lr, r5, cr8
    1718:	msrhi	CPSR_sc, #0
    171c:	ldcle	8, cr2, [r1, #-536]	; 0xfffffde8
    1720:	blcs	1c3faa4 <strspn@plt+0x1c3e440>
    1724:	ldrbtmi	r2, [sl], #-903	; 0xfffffc79
    1728:			; <UNDEFINED> instruction: 0xf0004298
    172c:			; <UNDEFINED> instruction: 0xf8528297
    1730:	addsmi	r3, r8, #4, 30
    1734:			; <UNDEFINED> instruction: 0x2100bfb4
    1738:	blcs	9b44 <strspn@plt+0x84e0>
    173c:	tstcs	r0, r8, lsl #30
    1740:	mvnsle	r2, r0, lsl #18
    1744:			; <UNDEFINED> instruction: 0x36013856
    1748:	vtst.8	d2, d0, d29
    174c:	ldm	pc, {r6, r8, r9, sl, pc}^	; <UNPREDICTABLE>
    1750:	rsbeq	pc, pc, #16
    1754:			; <UNDEFINED> instruction: 0x073e073e
    1758:			; <UNDEFINED> instruction: 0x073e073e
    175c:			; <UNDEFINED> instruction: 0x073e073e
    1760:			; <UNDEFINED> instruction: 0x073e073e
    1764:			; <UNDEFINED> instruction: 0x073e073e
    1768:			; <UNDEFINED> instruction: 0x073e073e
    176c:	rsbeq	r0, fp, #16252928	; 0xf80000
    1770:			; <UNDEFINED> instruction: 0x073e073e
    1774:	smmlareq	r6, lr, r7, r0
    1778:			; <UNDEFINED> instruction: 0x073e073e
    177c:			; <UNDEFINED> instruction: 0x073e073e
    1780:			; <UNDEFINED> instruction: 0x073e073e
    1784:			; <UNDEFINED> instruction: 0x073e073e
    1788:			; <UNDEFINED> instruction: 0x073e073e
    178c:			; <UNDEFINED> instruction: 0x073e073e
    1790:			; <UNDEFINED> instruction: 0x073e073e
    1794:			; <UNDEFINED> instruction: 0x073e073e
    1798:			; <UNDEFINED> instruction: 0x073e073e
    179c:			; <UNDEFINED> instruction: 0x073e073e
    17a0:			; <UNDEFINED> instruction: 0x073e073e
    17a4:	rsbeq	r0, r1, #16252928	; 0xf80000
    17a8:	eoreq	r0, r3, #536870916	; 0x20000004
    17ac:	mvneq	r0, r8, lsl #4
    17b0:			; <UNDEFINED> instruction: 0x01a301c1
    17b4:			; <UNDEFINED> instruction: 0x018d0199
    17b8:	smlawbeq	r3, r3, r1, r0
    17bc:	tsteq	sp, r8, lsl r1
    17c0:	ldrdeq	r0, [r2, -sp]
    17c4:	subseq	r0, fp, fp, ror r0
    17c8:	subeq	r0, r5, r0, asr r0
    17cc:			; <UNDEFINED> instruction: 0xf89d003e
    17d0:			; <UNDEFINED> instruction: 0xf0433039
    17d4:			; <UNDEFINED> instruction: 0xf88d0304
    17d8:			; <UNDEFINED> instruction: 0xe7923039
    17dc:	blcs	2846c <strspn@plt+0x26e08>
    17e0:	adcshi	pc, r9, #65	; 0x41
    17e4:	bcc	fec3fb68 <strspn@plt+0xfec3e504>
    17e8:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    17ec:			; <UNDEFINED> instruction: 0x9322681b
    17f0:	blls	87b614 <strspn@plt+0x879fb0>
    17f4:			; <UNDEFINED> instruction: 0xf0412b00
    17f8:			; <UNDEFINED> instruction: 0xf8df82aa
    17fc:	bls	d0274 <strspn@plt+0xcec10>
    1800:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1804:	ldrb	r9, [ip, -r1, lsr #6]!
    1808:	stccs	12, cr9, [r0], {32}
    180c:	sbchi	pc, r8, #65	; 0x41
    1810:			; <UNDEFINED> instruction: 0xf8df9a03
    1814:			; <UNDEFINED> instruction: 0xf8df3a84
    1818:	ldmpl	r3, {r2, r7, r9, fp, ip}^
    181c:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    1820:			; <UNDEFINED> instruction: 0xf7ff4628
    1824:	strmi	lr, [r7], -ip, lsr #26
    1828:			; <UNDEFINED> instruction: 0xf0002800
    182c:			; <UNDEFINED> instruction: 0xf8df8272
    1830:			; <UNDEFINED> instruction: 0x46281a70
    1834:			; <UNDEFINED> instruction: 0xf7ff4479
    1838:	stmdacs	r0, {r1, r5, r8, sl, fp, sp, lr, pc}
    183c:	strthi	pc, [r6], #-64	; 0xffffffc0
    1840:	mvnscc	pc, #79	; 0x4f
    1844:	ldrb	r9, [ip, -r0, lsr #6]
    1848:	mlascc	r9, sp, r8, pc	; <UNPREDICTABLE>
    184c:			; <UNDEFINED> instruction: 0xf101071f
    1850:			; <UNDEFINED> instruction: 0xf8df8293
    1854:	bls	d016c <strspn@plt+0xceb08>
    1858:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    185c:			; <UNDEFINED> instruction: 0xf7ffb120
    1860:	stmdacs	r0, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
    1864:	andhi	pc, r5, #1
    1868:			; <UNDEFINED> instruction: 0xf89d2500
    186c:	andls	r4, sp, r9, lsr r0
    1870:	strtmi	r4, [sl], -fp, lsr #12
    1874:	andscs	r4, fp, r9, lsr #12
    1878:			; <UNDEFINED> instruction: 0xf0449500
    187c:			; <UNDEFINED> instruction: 0xf88d0408
    1880:			; <UNDEFINED> instruction: 0xf7ff4039
    1884:	adcmi	lr, r8, #1248	; 0x4e0
    1888:	vmov.i32	d25, #31	; 0x0000001f
    188c:			; <UNDEFINED> instruction: 0xf030823e
    1890:			; <UNDEFINED> instruction: 0xf041033f
    1894:			; <UNDEFINED> instruction: 0xf8df82ab
    1898:	svcge	0x000dba0c
    189c:	strd	r4, [r3], -fp
    18a0:			; <UNDEFINED> instruction: 0xf0412d2d
    18a4:	tstls	pc, #152, 2	; 0x26
    18a8:			; <UNDEFINED> instruction: 0x46384659
    18ac:	ldc	7, cr15, [lr, #1020]!	; 0x3fc
    18b0:			; <UNDEFINED> instruction: 0xf0002800
    18b4:			; <UNDEFINED> instruction: 0xf9908223
    18b8:			; <UNDEFINED> instruction: 0xf1a55000
    18bc:			; <UNDEFINED> instruction: 0xf013032b
    18c0:	movwls	r0, #9213	; 0x23fd
    18c4:	cmnhi	r7, r1, asr #32	; <UNPREDICTABLE>
    18c8:	ldrbmi	r1, [r1], -r4, asr #24
    18cc:			; <UNDEFINED> instruction: 0xf7ff4620
    18d0:			; <UNDEFINED> instruction: 0x4603ecd6
    18d4:	rscle	r2, r3, r0, lsl #16
    18d8:	bne	43d144 <strspn@plt+0x43bae0>
    18dc:			; <UNDEFINED> instruction: 0xf7ff4620
    18e0:	stmdacs	r0, {r1, r2, r3, r6, r7, sl, fp, sp, lr, pc}
    18e4:	andhi	pc, r2, #0
    18e8:	ldmibne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    18ec:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    18f0:	stcl	7, cr15, [r4], {255}	; 0xff
    18f4:			; <UNDEFINED> instruction: 0xf0002800
    18f8:			; <UNDEFINED> instruction: 0xf8df81fb
    18fc:			; <UNDEFINED> instruction: 0x462019b0
    1900:			; <UNDEFINED> instruction: 0xf7ff4479
    1904:	stmdacs	r0, {r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    1908:	mvnshi	pc, r0
    190c:	stmibne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1910:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1914:	ldc	7, cr15, [r2], #1020	; 0x3fc
    1918:			; <UNDEFINED> instruction: 0xf0002800
    191c:			; <UNDEFINED> instruction: 0xf8df81ed
    1920:			; <UNDEFINED> instruction: 0x46201994
    1924:			; <UNDEFINED> instruction: 0xf7ff4479
    1928:	stmdacs	r0, {r1, r3, r5, r7, sl, fp, sp, lr, pc}
    192c:	andshi	pc, r7, #1
    1930:	stmibne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1934:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1938:	stc	7, cr15, [r0], #1020	; 0x3fc
    193c:			; <UNDEFINED> instruction: 0xf0412800
    1940:	eorcs	r8, r0, #1879048196	; 0x70000004
    1944:	fstmdbxcs	fp!, {d9-d23}	;@ Deprecated
    1948:	tstmi	r3, #4, 30
    194c:	adcle	r9, fp, pc, lsl r3
    1950:	movweq	lr, #10787	; 0x2a23
    1954:	blls	7bb7f8 <strspn@plt+0x7ba194>
    1958:			; <UNDEFINED> instruction: 0xf0412b00
    195c:			; <UNDEFINED> instruction: 0xf8df8235
    1960:	bls	cfe48 <strspn@plt+0xce7e4>
    1964:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1968:			; <UNDEFINED> instruction: 0xe6ca931e
    196c:	blcs	285e8 <strspn@plt+0x26f84>
    1970:	mvnshi	pc, r1, asr #32
    1974:	stmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1978:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    197c:	tstls	sp, #1769472	; 0x1b0000
    1980:	blls	73b484 <strspn@plt+0x739e20>
    1984:			; <UNDEFINED> instruction: 0xf0412b00
    1988:			; <UNDEFINED> instruction: 0xf8df8181
    198c:	bls	cfdc4 <strspn@plt+0xce760>
    1990:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1994:	ssat	r9, #21, ip, lsl #6
    1998:	mlascc	r8, sp, r8, pc	; <UNPREDICTABLE>
    199c:			; <UNDEFINED> instruction: 0xf101065b
    19a0:			; <UNDEFINED> instruction: 0xf8df8221
    19a4:	bls	cfd7c <strspn@plt+0xce718>
    19a8:	ldmdavs	sp, {r0, r1, r4, r6, r7, fp, ip, lr}
    19ac:			; <UNDEFINED> instruction: 0xf0002d00
    19b0:			; <UNDEFINED> instruction: 0x4628837f
    19b4:	ldcl	7, cr15, [lr], {255}	; 0xff
    19b8:	stmdacs	r0, {r2, r9, sl, lr}
    19bc:	cmphi	r9, r1	; <UNPREDICTABLE>
    19c0:	mlascc	r8, sp, r8, pc	; <UNPREDICTABLE>
    19c4:			; <UNDEFINED> instruction: 0xf8df2200
    19c8:	svcge	0x000db8f4
    19cc:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    19d0:	ldrbtmi	r9, [fp], #1037	; 0x40d
    19d4:			; <UNDEFINED> instruction: 0xf88d921a
    19d8:	and	r3, r2, r8, lsr r0
    19dc:	movwcc	r9, #6938	; 0x1b1a
    19e0:			; <UNDEFINED> instruction: 0x4659931a
    19e4:			; <UNDEFINED> instruction: 0xf7ff4638
    19e8:	stmdacs	r0, {r1, r5, r8, sl, fp, sp, lr, pc}
    19ec:			; <UNDEFINED> instruction: 0x4629d1f6
    19f0:			; <UNDEFINED> instruction: 0xf7ff4620
    19f4:	ldcls	12, cr14, [sl, #-968]	; 0xfffffc38
    19f8:	strls	r2, [sp], #-260	; 0xfffffefc
    19fc:			; <UNDEFINED> instruction: 0xf7ff4628
    1a00:	ldmdblt	r0, {r2, r3, r5, sl, fp, sp, lr, pc}
    1a04:			; <UNDEFINED> instruction: 0xf0412d00
    1a08:			; <UNDEFINED> instruction: 0xf8df81fb
    1a0c:	mcr	8, 0, r3, cr9, cr4, {5}
    1a10:			; <UNDEFINED> instruction: 0xf8df8a90
    1a14:	strcs	r5, [r0], #-2224	; 0xfffff750
    1a18:	andsls	r4, fp, fp, ror r4
    1a1c:			; <UNDEFINED> instruction: 0x9602447d
    1a20:	mul	fp, r8, r6
    1a24:	strbmi	r2, [r1], -r5, lsl #4
    1a28:			; <UNDEFINED> instruction: 0xf7ff2000
    1a2c:	mrcls	12, 0, lr, cr11, cr12, {4}
    1a30:	ldrbmi	r4, [r8], -r1, lsl #12
    1a34:	blx	1abda42 <strspn@plt+0x1abc3de>
    1a38:	strcc	r5, [r4], #-304	; 0xfffffed0
    1a3c:	ldrtmi	r4, [r8], -r9, lsr #12
    1a40:	ldcl	7, cr15, [r4], #1020	; 0x3fc
    1a44:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    1a48:	stmdals	sp, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
    1a4c:	bhi	fe43d2b8 <strspn@plt+0xfe43bc54>
    1a50:			; <UNDEFINED> instruction: 0xf7ff9e02
    1a54:	ldrb	lr, [r4], -sl, asr #24
    1a58:	mlascc	r9, sp, r8, pc	; <UNPREDICTABLE>
    1a5c:			; <UNDEFINED> instruction: 0xf101079a
    1a60:			; <UNDEFINED> instruction: 0xf043818f
    1a64:			; <UNDEFINED> instruction: 0xf88d0302
    1a68:			; <UNDEFINED> instruction: 0xe64a3039
    1a6c:	mlascc	r8, sp, r9, pc	; <UNPREDICTABLE>
    1a70:	vqdmlsl.s<illegal width 8>	q9, d1, d0
    1a74:			; <UNDEFINED> instruction: 0xf89d818d
    1a78:			; <UNDEFINED> instruction: 0xf0433038
    1a7c:			; <UNDEFINED> instruction: 0xf88d0380
    1a80:			; <UNDEFINED> instruction: 0xe63e3038
    1a84:	mlascc	r9, sp, r8, pc	; <UNPREDICTABLE>
    1a88:			; <UNDEFINED> instruction: 0xf10107d9
    1a8c:			; <UNDEFINED> instruction: 0xf043817d
    1a90:			; <UNDEFINED> instruction: 0xf88d0301
    1a94:			; <UNDEFINED> instruction: 0xe6343039
    1a98:	mlascc	r8, sp, r8, pc	; <UNPREDICTABLE>
    1a9c:	andseq	pc, r8, r3, lsl r0	; <UNPREDICTABLE>
    1aa0:	rscshi	pc, r0, r1, asr #32
    1aa4:	tsteq	r8, #35	; 0x23	; <UNPREDICTABLE>
    1aa8:	ubfxne	pc, pc, #17, #13
    1aac:	tsteq	r8, #67	; 0x43	; <UNPREDICTABLE>
    1ab0:	eorscc	pc, r8, sp, lsl #17
    1ab4:	andcs	r9, r5, #3072	; 0xc00
    1ab8:			; <UNDEFINED> instruction: 0xf8df585b
    1abc:	ldrbtmi	r1, [r9], #-2060	; 0xfffff7f4
    1ac0:			; <UNDEFINED> instruction: 0xf7ff681c
    1ac4:			; <UNDEFINED> instruction: 0x4601ec50
    1ac8:			; <UNDEFINED> instruction: 0xf0014620
    1acc:	stmib	sp, {r0, r1, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}^
    1ad0:			; <UNDEFINED> instruction: 0xe6160011
    1ad4:	mlascc	r8, sp, r8, pc	; <UNPREDICTABLE>
    1ad8:	andeq	pc, r6, r3, lsl r0	; <UNPREDICTABLE>
    1adc:	sbchi	pc, lr, r1, asr #32
    1ae0:	movweq	pc, #24611	; 0x6023	; <UNPREDICTABLE>
    1ae4:	sbfxne	pc, pc, #17, #17
    1ae8:	movweq	pc, #24643	; 0x6043	; <UNPREDICTABLE>
    1aec:	eorscc	pc, r8, sp, lsl #17
    1af0:	andcs	r9, r5, #3072	; 0xc00
    1af4:			; <UNDEFINED> instruction: 0xf8df585b
    1af8:	ldrbtmi	r1, [r9], #-2004	; 0xfffff82c
    1afc:			; <UNDEFINED> instruction: 0xf7ff681d
    1b00:			; <UNDEFINED> instruction: 0x4604ec32
    1b04:			; <UNDEFINED> instruction: 0xf7ff4628
    1b08:	stmdacs	r0, {r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    1b0c:	tsthi	lr, r0	; <UNPREDICTABLE>
    1b10:	stmib	sp, {r0, r1, r7, fp, sp, lr}^
    1b14:	strmi	r3, [r1], -pc, lsl #6
    1b18:			; <UNDEFINED> instruction: 0xf001a813
    1b1c:			; <UNDEFINED> instruction: 0xf89dfd3b
    1b20:			; <UNDEFINED> instruction: 0xf0433038
    1b24:			; <UNDEFINED> instruction: 0xf88d0320
    1b28:	strb	r3, [sl, #56]!	; 0x38
    1b2c:	mlascc	r8, sp, r8, pc	; <UNPREDICTABLE>
    1b30:	andseq	pc, r0, r3, lsl r0	; <UNPREDICTABLE>
    1b34:	teqhi	r0, r1, asr #32	; <UNPREDICTABLE>
    1b38:	smmlsmi	ip, pc, r8, pc	; <UNPREDICTABLE>
    1b3c:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    1b40:	eorscc	pc, r8, sp, lsl #17
    1b44:	blls	ca360 <strspn@plt+0xc8cfc>
    1b48:			; <UNDEFINED> instruction: 0x1784f8df
    1b4c:	ldrbtmi	r5, [r9], #-2331	; 0xfffff6e5
    1b50:			; <UNDEFINED> instruction: 0xf7ff681c
    1b54:	strmi	lr, [r1], -r8, lsl #24
    1b58:			; <UNDEFINED> instruction: 0xf0014620
    1b5c:			; <UNDEFINED> instruction: 0x9012fad7
    1b60:			; <UNDEFINED> instruction: 0xf89de5cf
    1b64:			; <UNDEFINED> instruction: 0xf0133038
    1b68:			; <UNDEFINED> instruction: 0xf0410008
    1b6c:			; <UNDEFINED> instruction: 0xf8df8121
    1b70:			; <UNDEFINED> instruction: 0xf0434728
    1b74:			; <UNDEFINED> instruction: 0xf88d0308
    1b78:	andcs	r3, r5, #56	; 0x38
    1b7c:			; <UNDEFINED> instruction: 0xf8df9b03
    1b80:	ldmdbpl	fp, {r2, r4, r6, r8, r9, sl, ip}
    1b84:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    1b88:	bl	ffb3fb8c <strspn@plt+0xffb3e528>
    1b8c:	strtmi	r4, [r0], -r1, lsl #12
    1b90:	blx	fef3db9c <strspn@plt+0xfef3c538>
    1b94:	ldr	r9, [r4, #17]!
    1b98:	mlascc	r8, sp, r8, pc	; <UNPREDICTABLE>
    1b9c:	andeq	pc, r4, r3, lsl r0	; <UNPREDICTABLE>
    1ba0:	tsthi	r2, r1, asr #32	; <UNPREDICTABLE>
    1ba4:	usatmi	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    1ba8:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    1bac:	eorscc	pc, r8, sp, lsl #17
    1bb0:	blls	ca3cc <strspn@plt+0xc8d68>
    1bb4:			; <UNDEFINED> instruction: 0x1720f8df
    1bb8:	ldrbtmi	r5, [r9], #-2331	; 0xfffff6e5
    1bbc:			; <UNDEFINED> instruction: 0xf7ff681d
    1bc0:			; <UNDEFINED> instruction: 0x4604ebd2
    1bc4:			; <UNDEFINED> instruction: 0xf7ff4628
    1bc8:	stmdacs	r0, {r2, r4, r6, r8, r9, fp, sp, lr, pc}
    1bcc:	tsthi	r4, r0	; <UNPREDICTABLE>
    1bd0:	andsls	r6, r0, r0, lsl #17
    1bd4:			; <UNDEFINED> instruction: 0xf89de595
    1bd8:			; <UNDEFINED> instruction: 0xf0133038
    1bdc:			; <UNDEFINED> instruction: 0xf0410002
    1be0:			; <UNDEFINED> instruction: 0xf8df80ef
    1be4:			; <UNDEFINED> instruction: 0xf04346b4
    1be8:			; <UNDEFINED> instruction: 0xf88d0302
    1bec:	andcs	r3, r5, #56	; 0x38
    1bf0:			; <UNDEFINED> instruction: 0xf8df9b03
    1bf4:	ldmdbpl	fp, {r3, r5, r6, r7, r9, sl, ip}
    1bf8:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    1bfc:	bl	fecbfc00 <strspn@plt+0xfecbe59c>
    1c00:	strtmi	r4, [r8], -r4, lsl #12
    1c04:	bl	d3fc08 <strspn@plt+0xd3e5a4>
    1c08:			; <UNDEFINED> instruction: 0xf0002800
    1c0c:	stmvs	r3, {r2, r4, r7, pc}
    1c10:	str	r9, [r0, pc, lsl #6]
    1c14:	mlascc	r8, sp, r8, pc	; <UNPREDICTABLE>
    1c18:			; <UNDEFINED> instruction: 0xf10107d8
    1c1c:			; <UNDEFINED> instruction: 0xf04380cd
    1c20:			; <UNDEFINED> instruction: 0xf88d0301
    1c24:	strb	r3, [ip, #-56]!	; 0xffffffc8
    1c28:	movwcc	r9, #6916	; 0x1b04
    1c2c:	strb	r9, [r8, #-772]!	; 0xfffffcfc
    1c30:	ssatne	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    1c34:	andcs	r2, r0, r5, lsl #4
    1c38:			; <UNDEFINED> instruction: 0xf7ff4479
    1c3c:			; <UNDEFINED> instruction: 0x9c03eb94
    1c40:	ssatcs	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    1c44:	ssatcc	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    1c48:	ldrbtmi	r5, [fp], #-2210	; 0xfffff75e
    1c4c:			; <UNDEFINED> instruction: 0x46016812
    1c50:			; <UNDEFINED> instruction: 0xf7ff2001
    1c54:	andcs	lr, r0, r0, ror #24
    1c58:	stc	7, cr15, [r0], {255}	; 0xff
    1c5c:	stmdblt	fp, {r0, r1, r5, r8, r9, fp, ip, pc}
    1c60:	strb	r9, [pc, #-35]!	; 1c45 <strspn@plt+0x5e1>
    1c64:			; <UNDEFINED> instruction: 0xf43f4298
    1c68:			; <UNDEFINED> instruction: 0xf8dfad6d
    1c6c:	andcs	r3, r5, #128, 12	; 0x8000000
    1c70:	andcs	r9, r0, r3, lsl #24
    1c74:			; <UNDEFINED> instruction: 0x1678f8df
    1c78:			; <UNDEFINED> instruction: 0x5678f8df
    1c7c:	ldrbtmi	r5, [r9], #-2279	; 0xfffff719
    1c80:			; <UNDEFINED> instruction: 0x8674f8df
    1c84:			; <UNDEFINED> instruction: 0xf8df447d
    1c88:	strcs	r9, [pc], #-1652	; 1c90 <strspn@plt+0x62c>
    1c8c:			; <UNDEFINED> instruction: 0xf7ff683e
    1c90:	stmdbls	r3, {r1, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    1c94:			; <UNDEFINED> instruction: 0xf8df44f8
    1c98:	ldrbtmi	r3, [r9], #1612	; 0x64c
    1c9c:	smlabtcs	r1, fp, r8, r5
    1ca0:			; <UNDEFINED> instruction: 0x4602681b
    1ca4:			; <UNDEFINED> instruction: 0xf7ff4630
    1ca8:			; <UNDEFINED> instruction: 0xf8dfec4e
    1cac:	ldrbtmi	r6, [lr], #-1620	; 0xfffff9ac
    1cb0:	bleq	13fe0c <strspn@plt+0x13e7a8>
    1cb4:			; <UNDEFINED> instruction: 0xf8dfb198
    1cb8:	ldrtmi	r2, [r3], -ip, asr #12
    1cbc:	and	r4, r4, sl, ror r4
    1cc0:	svccc	0x0010f852
    1cc4:			; <UNDEFINED> instruction: 0xf0002b00
    1cc8:	ldmvs	r1, {r3, r5, r7, r9, sl, pc}^
    1ccc:	mvnsle	r4, r8, lsl #5
    1cd0:			; <UNDEFINED> instruction: 0x46426838
    1cd4:			; <UNDEFINED> instruction: 0xf7ff2101
    1cd8:	stccc	12, cr14, [r1], {54}	; 0x36
    1cdc:	ldmdavs	r9!, {r3, r5, r6, r7, r8, ip, lr, pc}
    1ce0:			; <UNDEFINED> instruction: 0xf7ff200a
    1ce4:	andcs	lr, r1, r0, ror #24
    1ce8:	bl	fee3fcec <strspn@plt+0xfee3e688>
    1cec:	strt	r2, [r9], -r1, lsl #4
    1cf0:	strt	r2, [r7], -r2, lsl #4
    1cf4:	strt	r2, [r5], -r4, lsl #4
    1cf8:	strt	r2, [r3], -r8, lsl #4
    1cfc:	stmdals	sp, {r0, r1, r2, r3, r4, r8, r9, fp, ip, pc}
    1d00:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    1d04:			; <UNDEFINED> instruction: 0xf7ff931f
    1d08:	ldrbt	lr, [sl], #2800	; 0xaf0
    1d0c:	movwls	r2, #21249	; 0x5301
    1d10:	stmdbge	r0!, {r0, r1, r2, r4, r5, r6, r7, sl, sp, lr, pc}
    1d14:			; <UNDEFINED> instruction: 0xf7ff2002
    1d18:	stmdacs	r0, {r2, sl, fp, sp, lr, pc}
    1d1c:	cfldrdge	mvd15, [r1], #252	; 0xfc
    1d20:	strbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1d24:	andcs	r4, r5, #56, 12	; 0x3800000
    1d28:			; <UNDEFINED> instruction: 0xf7ff4479
    1d2c:			; <UNDEFINED> instruction: 0x4601eb1c
    1d30:			; <UNDEFINED> instruction: 0xf7ff207f
    1d34:	strtmi	lr, [r1], -r6, lsr #24
    1d38:			; <UNDEFINED> instruction: 0xf0024628
    1d3c:	andls	pc, pc, sp, asr #19
    1d40:	b	febbfd44 <strspn@plt+0xfebbe6e0>
    1d44:			; <UNDEFINED> instruction: 0xf43f2800
    1d48:	usat	sl, #4, ip, asr #25
    1d4c:	strtmi	r4, [r8], -r1, lsr #12
    1d50:			; <UNDEFINED> instruction: 0xf9c2f002
    1d54:			; <UNDEFINED> instruction: 0xf7ff900f
    1d58:	blls	3fc7f0 <strspn@plt+0x3fb18c>
    1d5c:	stmdacs	r0, {r4, r8, r9, ip, pc}
    1d60:	cfstrdge	mvd15, [pc], {63}	; 0x3f
    1d64:	blls	13b8c8 <strspn@plt+0x13a264>
    1d68:	suble	r2, sl, r0, lsl #22
    1d6c:			; <UNDEFINED> instruction: 0xf04042b3
    1d70:			; <UNDEFINED> instruction: 0xf8df8791
    1d74:	bls	cf3dc <strspn@plt+0xcdd78>
    1d78:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1d7c:	vmls.f<illegal width 8>	d20, d0, d3[0]
    1d80:	bge	223bac <strspn@plt+0x222548>
    1d84:	stmdage	r6, {r0, r1, r2, r8, fp, sp, pc}
    1d88:	bl	ffd3fd8c <strspn@plt+0xffd3e728>
    1d8c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1d90:	orrshi	pc, r3, #64	; 0x40
    1d94:	ldrbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1d98:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1d9c:	b	ff8bfda0 <strspn@plt+0xff8be73c>
    1da0:	strmi	r9, [r1], -r6, lsl #20
    1da4:			; <UNDEFINED> instruction: 0xf7ff2001
    1da8:			; <UNDEFINED> instruction: 0xf8dfebb6
    1dac:	andcs	r1, r5, #104, 10	; 0x1a000000
    1db0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    1db4:	b	ff5bfdb8 <strspn@plt+0xff5be754>
    1db8:	strmi	r9, [r1], -r7, lsl #20
    1dbc:			; <UNDEFINED> instruction: 0xf7ff2001
    1dc0:	blls	13cc70 <strspn@plt+0x13b60c>
    1dc4:	vqrdmulh.s<illegal width 8>	d2, d0, d2
    1dc8:	bge	2e3438 <strspn@plt+0x2e1dd4>
    1dcc:	stmdage	r9, {r1, r3, r8, fp, sp, pc}
    1dd0:	b	fe43fdd4 <strspn@plt+0xfe43e770>
    1dd4:			; <UNDEFINED> instruction: 0xf0402800
    1dd8:			; <UNDEFINED> instruction: 0xf8df8381
    1ddc:	andcs	r1, r1, ip, lsr r5
    1de0:	ldrbtmi	r9, [r9], #-2569	; 0xfffff5f7
    1de4:	bl	fe5bfde8 <strspn@plt+0xfe5be784>
    1de8:	ldrne	pc, [r0, #-2271]!	; 0xfffff721
    1dec:	andcs	r9, r1, sl, lsl #20
    1df0:			; <UNDEFINED> instruction: 0xf7ff4479
    1df4:	cmn	sl, #144, 22	; 0x24000
    1df8:	strtmi	r4, [r8], -r1, lsr #12
    1dfc:			; <UNDEFINED> instruction: 0xf96cf002
    1e00:	blls	17b9a4 <strspn@plt+0x17a340>
    1e04:			; <UNDEFINED> instruction: 0xf0002b00
    1e08:	mcrcs	1, 0, r8, cr1, cr5, {2}
    1e0c:	ldrbhi	pc, [sl, -r0, asr #32]	; <UNPREDICTABLE>
    1e10:	ldrbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    1e14:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    1e18:	strbmi	r6, [r3, #-2075]	; 0xfffff7e5
    1e1c:	ldrbhi	pc, [r2, -r0, asr #5]	; <UNPREDICTABLE>
    1e20:	ldrbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    1e24:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    1e28:			; <UNDEFINED> instruction: 0xf0001c65
    1e2c:			; <UNDEFINED> instruction: 0xf8df85d6
    1e30:	mcrls	4, 0, r5, cr4, cr4, {7}
    1e34:	and	r4, r2, sp, ror r4
    1e38:	b	ff9bfe3c <strspn@plt+0xff9be7d8>
    1e3c:	adcmi	r3, r6, #1048576	; 0x100000
    1e40:	tsthi	r5, r0, lsl #6	; <UNPREDICTABLE>
    1e44:			; <UNDEFINED> instruction: 0xf7ff4630
    1e48:	stmdacs	r0, {r3, r7, r9, fp, sp, lr, pc}
    1e4c:			; <UNDEFINED> instruction: 0x4629d1f4
    1e50:			; <UNDEFINED> instruction: 0xf7ff2205
    1e54:	ldrtmi	lr, [r1], -r8, lsl #21
    1e58:	bl	93fe5c <strspn@plt+0x93e7f8>
    1e5c:			; <UNDEFINED> instruction: 0xf8dfe7ee
    1e60:	ldrtmi	r1, [r0], -r8, asr #9
    1e64:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1e68:	b	1f3fe6c <strspn@plt+0x1f3e808>
    1e6c:	andcs	r4, r1, r1, lsl #12
    1e70:	bl	143fe74 <strspn@plt+0x143e810>
    1e74:			; <UNDEFINED> instruction: 0xf7ff200a
    1e78:	strtmi	lr, [r8], -r2, asr #22
    1e7c:	b	d3fe80 <strspn@plt+0xd3e81c>
    1e80:	eorcs	r2, r7, r0, lsl #6
    1e84:			; <UNDEFINED> instruction: 0x4619461a
    1e88:			; <UNDEFINED> instruction: 0xf7ff9300
    1e8c:	vmlsne.f64	d14, d2, d10
    1e90:	orrshi	pc, r3, #192, 4
    1e94:	ldrne	pc, [r4], #2271	; 0x8df
    1e98:	ldrbtmi	r2, [r9], #-1
    1e9c:	bl	ebfea0 <strspn@plt+0xebe83c>
    1ea0:	blcs	68ab8 <strspn@plt+0x67454>
    1ea4:	cmphi	sl, #64	; 0x40	; <UNPREDICTABLE>
    1ea8:	strcc	pc, [r4], #2271	; 0x8df
    1eac:	ldmpl	r4, {r0, r1, r9, fp, ip, pc}^
    1eb0:	strne	pc, [r0], #2271	; 0x8df
    1eb4:	andcs	r2, r0, r5, lsl #4
    1eb8:			; <UNDEFINED> instruction: 0xf7ff4479
    1ebc:			; <UNDEFINED> instruction: 0x4601ea54
    1ec0:			; <UNDEFINED> instruction: 0xf7ff2001
    1ec4:	stmdavs	r0!, {r3, r5, r8, r9, fp, sp, lr, pc}
    1ec8:			; <UNDEFINED> instruction: 0xf0012104
    1ecc:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    1ed0:	ldrbhi	pc, [r1]	; <UNPREDICTABLE>
    1ed4:			; <UNDEFINED> instruction: 0xf7ff200a
    1ed8:			; <UNDEFINED> instruction: 0xf8dfeb12
    1edc:	andcs	r1, r5, #92, 8	; 0x5c000000
    1ee0:	ldrbtmi	r2, [r9], #-0
    1ee4:	b	fbfee8 <strspn@plt+0xfbe884>
    1ee8:	andcs	r4, r1, r1, lsl #12
    1eec:	bl	4bfef0 <strspn@plt+0x4be88c>
    1ef0:	tstcs	r0, r0, lsr #16
    1ef4:			; <UNDEFINED> instruction: 0xf9e4f001
    1ef8:			; <UNDEFINED> instruction: 0xf0002800
    1efc:	ble	2a3624 <strspn@plt+0x2a1fc0>
    1f00:	ldrtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1f04:	andcs	r2, r0, r5, lsl #4
    1f08:			; <UNDEFINED> instruction: 0xf7ff4479
    1f0c:	strmi	lr, [r1], -ip, lsr #20
    1f10:			; <UNDEFINED> instruction: 0xf7ff2001
    1f14:	andcs	lr, sl, r0, lsl #22
    1f18:	b	ffc3ff1c <strspn@plt+0xffc3e8b8>
    1f1c:	strtne	pc, [r0], #-2271	; 0xfffff721
    1f20:	andcs	r2, r0, r5, lsl #4
    1f24:			; <UNDEFINED> instruction: 0xf7ff4479
    1f28:			; <UNDEFINED> instruction: 0x4601ea1e
    1f2c:			; <UNDEFINED> instruction: 0xf7ff2001
    1f30:	stmdavs	r0!, {r1, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    1f34:			; <UNDEFINED> instruction: 0xf0012108
    1f38:	stmdacs	r0, {r0, r1, r6, r7, r8, fp, ip, sp, lr, pc}
    1f3c:	strhi	pc, [r5]
    1f40:	andcs	r2, sl, r0, lsl #8
    1f44:	b	ff6bff48 <strspn@plt+0xff6be8e4>
    1f48:	strtmi	r4, [r3], -r2, lsr #12
    1f4c:	andscs	r4, fp, r1, lsr #12
    1f50:	strcs	r9, [r1, #-1024]	; 0xfffffc00
    1f54:			; <UNDEFINED> instruction: 0xf7ff950c
    1f58:	andcs	lr, r5, #228, 20	; 0xe4000
    1f5c:	andls	r4, sp, r0, lsr #5
    1f60:	vsubhn.i16	d20, q0, q8
    1f64:	ldmibmi	r7!, {r5, r7, r8, sl, pc}^
    1f68:	ldrbtmi	sl, [r9], #-3085	; 0xfffff3f3
    1f6c:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f70:	strtmi	r4, [r8], -r1, lsl #12
    1f74:	b	ff3bff78 <strspn@plt+0xff3be914>
    1f78:	ldrbeq	r9, [r8, sp, lsl #22]
    1f7c:	blmi	ffcb73a0 <strspn@plt+0xffcb5d3c>
    1f80:	strtmi	sl, [sl], -ip, lsl #16
    1f84:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
    1f88:			; <UNDEFINED> instruction: 0xf950f001
    1f8c:	ldreq	r9, [r9, sp, lsl #22]
    1f90:	blmi	ffbb73b4 <strspn@plt+0xffbb5d50>
    1f94:	andcs	sl, r2, #12, 16	; 0xc0000
    1f98:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
    1f9c:			; <UNDEFINED> instruction: 0xf946f001
    1fa0:	ldrbeq	r9, [sl, -sp, lsl #22]
    1fa4:	blmi	ffab73c8 <strspn@plt+0xffab5d64>
    1fa8:	andcs	sl, r4, #12, 16	; 0xc0000
    1fac:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
    1fb0:			; <UNDEFINED> instruction: 0xf93cf001
    1fb4:	ldreq	r9, [pc, -sp, lsl #22]
    1fb8:	blmi	ff9b73dc <strspn@plt+0xff9b5d78>
    1fbc:	andcs	sl, r8, #12, 16	; 0xc0000
    1fc0:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
    1fc4:			; <UNDEFINED> instruction: 0xf932f001
    1fc8:	ldrmi	r9, [sl], -sp, lsl #22
    1fcc:			; <UNDEFINED> instruction: 0xf0230696
    1fd0:	movwls	r0, #54032	; 0xd310
    1fd4:	blmi	ff8373f8 <strspn@plt+0xff835d94>
    1fd8:	eorcs	sl, r0, #12, 16	; 0xc0000
    1fdc:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
    1fe0:			; <UNDEFINED> instruction: 0xf924f001
    1fe4:	cmplt	fp, sp, lsl #22
    1fe8:	blcs	28c20 <strspn@plt+0x275bc>
    1fec:	ldrhi	pc, [r0, #-0]
    1ff0:	movwls	r2, #49920	; 0xc300
    1ff4:	ldrdcs	r4, [r1], -r9
    1ff8:	ldrbtmi	r9, [r9], #-2573	; 0xfffff5f3
    1ffc:	b	fe2c0000 <strspn@plt+0xfe2be99c>
    2000:	blcs	28c38 <strspn@plt+0x275d4>
    2004:	sbcshi	pc, pc, #0
    2008:	andcs	r4, r5, #3489792	; 0x354000
    200c:	ldrbtmi	r2, [r9], #-0
    2010:	stmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2014:	andcs	r4, r1, r1, lsl #12
    2018:	b	1f4001c <strspn@plt+0x1f3e9b8>
    201c:	andcs	r4, r2, r1, lsr #12
    2020:	b	1fc0024 <strspn@plt+0x1fbe9c0>
    2024:			; <UNDEFINED> instruction: 0xf0402800
    2028:	stmibmi	lr, {r0, r2, r8, sl, pc}^
    202c:	ldrbtmi	r2, [r9], #-1
    2030:	b	1c40034 <strspn@plt+0x1c3e9d0>
    2034:	stmdacs	r0, {r0, r2, r3, fp, ip, pc}
    2038:	strbhi	pc, [r6, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
    203c:	ldrbtmi	r4, [r8], #-2250	; 0xfffff736
    2040:	stmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2044:	smlabtcs	r0, r9, r8, r4
    2048:			; <UNDEFINED> instruction: 0xf7ff4478
    204c:	stmdacs	r0, {r1, r7, r9, fp, sp, lr, pc}
    2050:	strhi	pc, [r7, #-0]
    2054:	smlabtcs	r0, r6, r8, r4
    2058:			; <UNDEFINED> instruction: 0xf7ff4478
    205c:	ldmdblt	r0!, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    2060:	andcs	r4, r5, #196, 18	; 0x310000
    2064:			; <UNDEFINED> instruction: 0xf7ff4479
    2068:			; <UNDEFINED> instruction: 0xf001e97e
    206c:	bmi	ff0c01e8 <strspn@plt+0xff0beb84>
    2070:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    2074:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2078:	subsmi	r9, sl, r5, lsr #22
    207c:	ldrhi	pc, [r8], -r0, asr #32
    2080:	eorlt	r2, r7, r0
    2084:	blhi	13d380 <strspn@plt+0x13bd1c>
    2088:	svchi	0x00f0e8bd
    208c:			; <UNDEFINED> instruction: 0xf0024628
    2090:	stmdacs	r0, {r0, r9, sl, fp, ip, sp, lr, pc}
    2094:			; <UNDEFINED> instruction: 0xf6bf9020
    2098:	ldmibmi	r8!, {r2, r4, r5, r8, r9, fp, sp, pc}
    209c:	strtmi	r2, [r0], -r5, lsl #4
    20a0:			; <UNDEFINED> instruction: 0xf7ff4479
    20a4:	strtmi	lr, [sl], -r0, ror #18
    20a8:	andcs	r4, r1, r1, lsl #12
    20ac:	b	1a400b0 <strspn@plt+0x1a3ea4c>
    20b0:	str	r4, [r5], #1580	; 0x62c
    20b4:	bls	d4f10 <strspn@plt+0xd38ac>
    20b8:	stmdavs	fp!, {r0, r2, r4, r6, r7, fp, ip, lr}
    20bc:	vmls.f<illegal width 8>	d4, d0, d3[0]
    20c0:			; <UNDEFINED> instruction: 0xf89d85ed
    20c4:			; <UNDEFINED> instruction: 0xf8bd3038
    20c8:			; <UNDEFINED> instruction: 0xf0132038
    20cc:			; <UNDEFINED> instruction: 0xf0400f18
    20d0:	vcge.s8	q12, q8, <illegal reg q8.5>
    20d4:	andsmi	r2, r1, r2, lsl #2
    20d8:	svcvc	0x0000f5b1
    20dc:	ldrhi	pc, [r5]
    20e0:	andvc	pc, r8, #33554432	; 0x2000000
    20e4:	svcvc	0x0000f5b2
    20e8:	strhi	pc, [r4]
    20ec:	mlascs	r9, sp, r8, pc	; <UNPREDICTABLE>
    20f0:	ldrle	r0, [pc, #-1872]!	; 19a8 <strspn@plt+0x344>
    20f4:			; <UNDEFINED> instruction: 0xf1400699
    20f8:	cfldr32ge	mvfx8, [r3], {69}	; 0x45
    20fc:	ldrbtmi	r4, [pc], #-4000	; 2104 <strspn@plt+0xaa0>
    2100:			; <UNDEFINED> instruction: 0xf7ff4638
    2104:	stmdacs	r0, {r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    2108:	strhi	pc, [r7, #-0]!
    210c:			; <UNDEFINED> instruction: 0xfff0f000
    2110:			; <UNDEFINED> instruction: 0xf7ff4606
    2114:			; <UNDEFINED> instruction: 0x4638e8d2
    2118:			; <UNDEFINED> instruction: 0xf0014631
    211c:	ldrtmi	pc, [r0], -r7, lsr #20	; <UNPREDICTABLE>
    2120:	stmia	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2124:			; <UNDEFINED> instruction: 0xb12169a1
    2128:	mulcc	r0, r1, r9
    212c:			; <UNDEFINED> instruction: 0xf0402b00
    2130:	ldmibmi	r4, {r2, r3, r6, r8, sl, pc}
    2134:	ldrbtmi	r4, [r9], #-2196	; 0xfffff76c
    2138:			; <UNDEFINED> instruction: 0xf0014478
    213c:	ldmmi	r3, {r0, r1, r2, r4, r9, fp, ip, sp, lr, pc}
    2140:	ldrbtmi	r6, [r8], #-2401	; 0xfffff69f
    2144:	blx	4be150 <strspn@plt+0x4bcaec>
    2148:	stmdavs	r1!, {r0, r4, r7, fp, lr}
    214c:			; <UNDEFINED> instruction: 0xf0014478
    2150:	ldmmi	r0, {r0, r2, r3, r9, fp, ip, sp, lr, pc}
    2154:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
    2158:	blx	23e164 <strspn@plt+0x23cb00>
    215c:	blcs	1c3f0 <strspn@plt+0x1ad8c>
    2160:	ldrbthi	pc, [r1], #0	; <UNPREDICTABLE>
    2164:	stmmi	sp, {r2, r3, r7, r8, fp, lr}
    2168:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    216c:			; <UNDEFINED> instruction: 0xf9fef001
    2170:	mlascc	r8, sp, r8, pc	; <UNPREDICTABLE>
    2174:			; <UNDEFINED> instruction: 0xf10007da
    2178:	svcls	0x002183ac
    217c:	stmmi	r8, {r0, r1, r2, r3, r7, r8, r9, ip, sp, pc}
    2180:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    2184:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2188:	stmdacs	r0, {r2, r9, sl, lr}
    218c:	ldrhi	pc, [r9, #64]!	; 0x40
    2190:	andsge	pc, r0, #14614528	; 0xdf0000
    2194:	ldrbtmi	r2, [sl], #258	; 0x102
    2198:			; <UNDEFINED> instruction: 0xf7ff4650
    219c:	mcrrne	9, 2, lr, r3, cr10	; <UNPREDICTABLE>
    21a0:			; <UNDEFINED> instruction: 0xf0004606
    21a4:	ldrtmi	r8, [r8], -r8, lsr #11
    21a8:	stmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    21ac:			; <UNDEFINED> instruction: 0xf7ff4680
    21b0:	ldrtmi	lr, [r9], -r0, lsl #19
    21b4:	andvs	r4, r4, r2, asr #12
    21b8:			; <UNDEFINED> instruction: 0xf7ff4630
    21bc:	strbmi	lr, [r0, #-2494]	; 0xfffff642
    21c0:	ldrhi	pc, [r3, #64]	; 0x40
    21c4:			; <UNDEFINED> instruction: 0xf7ff4630
    21c8:	cmplt	r0, r6, lsr sl
    21cc:			; <UNDEFINED> instruction: 0x46204976
    21d0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    21d4:	stmia	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    21d8:			; <UNDEFINED> instruction: 0x46014652
    21dc:			; <UNDEFINED> instruction: 0xf7ff207f
    21e0:	cdpls	8, 2, cr14, cr2, cr8, {7}
    21e4:			; <UNDEFINED> instruction: 0xf0002e00
    21e8:	ldmdami	r0!, {r0, r2, r3, r5, r6, r7, pc}^
    21ec:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    21f0:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    21f4:			; <UNDEFINED> instruction: 0xf0402800
    21f8:	svcmi	0x006d8516
    21fc:	ldrbtmi	r4, [pc], #-2413	; 2204 <strspn@plt+0xba0>
    2200:			; <UNDEFINED> instruction: 0x46384479
    2204:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2208:	stmdacs	r0, {r2, r9, sl, lr}
    220c:	strhi	pc, [r1, #-0]
    2210:	ldrtmi	r4, [r3], -r9, ror #20
    2214:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    2218:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    221c:			; <UNDEFINED> instruction: 0xf7ff4620
    2220:	strmi	lr, [r7], -r2, ror #17
    2224:			; <UNDEFINED> instruction: 0xf7ff4620
    2228:	strmi	lr, [r6], -ip, ror #16
    222c:			; <UNDEFINED> instruction: 0xf7ff4620
    2230:			; <UNDEFINED> instruction: 0x4604e996
    2234:			; <UNDEFINED> instruction: 0xf0402e00
    2238:	stmdacs	r0, {r0, r2, r3, r6, r8, sl, pc}
    223c:	sbchi	pc, r2, r0
    2240:			; <UNDEFINED> instruction: 0xf7ffb92f
    2244:	stmdavs	r3, {r1, r2, r4, r5, r8, fp, sp, lr, pc}
    2248:			; <UNDEFINED> instruction: 0xf0002b09
    224c:	ldmdbmi	fp, {r0, r1, r3, r4, r5, r7, pc}^
    2250:	andcs	r2, r0, r5, lsl #4
    2254:			; <UNDEFINED> instruction: 0xf7ff4479
    2258:	bmi	167c478 <strspn@plt+0x167ae14>
    225c:			; <UNDEFINED> instruction: 0x4601447a
    2260:			; <UNDEFINED> instruction: 0xf7ff207f
    2264:	svclt	0x0000e8a6
    2268:	ldrdeq	r5, [r1], -ip
    226c:	andeq	r0, r0, r0, ror r1
    2270:			; <UNDEFINED> instruction: 0x000045ba
    2274:	andeq	r3, r0, ip, asr fp
    2278:			; <UNDEFINED> instruction: 0x00003ab2
    227c:	andeq	r3, r0, r6, lsr #22
    2280:	andeq	r1, r0, r7, lsr pc
    2284:	andeq	r5, r1, r2, lsl #15
    2288:	ldrdeq	r5, [r1], -r2
    228c:	ldrdeq	r4, [r0], -r2
    2290:	andeq	r3, r0, r0, lsl #29
    2294:	andeq	r4, r0, r6, asr #24
    2298:	muleq	r0, r4, r1
    229c:	andeq	r3, r0, ip, lsl #24
    22a0:	andeq	r3, r0, r0, lsr #24
    22a4:	andeq	r3, r0, r0, lsl #18
    22a8:	muleq	r0, r6, ip
    22ac:	muleq	r0, r4, ip
    22b0:	muleq	r0, r2, ip
    22b4:	muleq	r0, r8, ip
    22b8:			; <UNDEFINED> instruction: 0x00003cba
    22bc:	andeq	r3, r0, sl, asr #15
    22c0:	andeq	r3, r0, ip, asr #19
    22c4:	andeq	r3, r0, r0, lsl #15
    22c8:	andeq	r3, r0, r6, ror r8
    22cc:			; <UNDEFINED> instruction: 0x000037ba
    22d0:			; <UNDEFINED> instruction: 0x000037b6
    22d4:	andeq	r3, r0, r8, asr r7
    22d8:	andeq	r3, r0, sl, asr #13
    22dc:	andeq	r3, r0, r4, ror #12
    22e0:	andeq	r4, r0, r4, asr #32
    22e4:	andeq	r0, r0, ip, lsl #3
    22e8:	andeq	r4, r0, lr, lsr r0
    22ec:	andeq	r0, r0, r8, ror r1
    22f0:	andeq	r3, r0, r2, lsl #11
    22f4:	andeq	r4, r0, r8, ror #13
    22f8:	andeq	r4, r0, r4, lsl #12
    22fc:	andeq	r3, r0, sl, lsl #11
    2300:	andeq	r3, r0, sl, lsr #10
    2304:	andeq	r4, r1, r0, lsl #28
    2308:	andeq	r3, r0, r8, lsl #14
    230c:	andeq	r0, r0, r4, ror r1
    2310:	andeq	r3, r0, lr, asr pc
    2314:	andeq	r3, r0, r2, asr pc
    2318:	andeq	r3, r0, lr, asr #30
    231c:	andeq	r3, r0, ip, asr #30
    2320:	andeq	r5, r1, r0, ror #3
    2324:	andeq	r4, r0, r0, lsl #2
    2328:	andeq	r3, r0, lr, lsr #30
    232c:	andeq	r3, r0, r6, lsl #30
    2330:	andeq	r0, r0, r4, lsl #3
    2334:	andeq	r3, r0, r0, asr pc
    2338:	andeq	r3, r0, r2, asr #30
    233c:	andeq	r3, r0, r4, lsr pc
    2340:	andeq	r3, r0, r8, lsr #30
    2344:	strdeq	r3, [r0], -lr
    2348:	strdeq	r3, [r0], -r6
    234c:	andeq	r3, r0, sl, ror #11
    2350:	andeq	r3, r0, r6, ror #11
    2354:	andeq	r3, r0, r2, ror #11
    2358:	andeq	r3, r0, r2, lsl r6
    235c:	andeq	r3, r0, lr, ror lr
    2360:	andeq	r3, r0, r2, ror lr
    2364:	andeq	r3, r0, r2, ror lr
    2368:	andeq	r3, r0, r6, asr sp
    236c:	andeq	r3, r0, r4, ror lr
    2370:	andeq	r3, r0, r4, lsl #29
    2374:	muleq	r0, r8, lr
    2378:	strdeq	r4, [r1], -r2
    237c:			; <UNDEFINED> instruction: 0x000033bc
    2380:	andeq	r3, r0, sl, lsr pc
    2384:	andeq	r3, r0, r2, lsl pc
    2388:	andeq	r3, r0, r8, lsl #30
    238c:	andeq	r3, r0, lr, lsl #30
    2390:	andeq	r3, r0, ip, lsl #30
    2394:	andeq	r3, r0, sl, lsl #30
    2398:	andeq	r3, r0, r0, lsl #30
    239c:	andeq	r3, r0, lr, lsl pc
    23a0:	andeq	r3, r0, sl, lsr sp
    23a4:	andeq	r3, r0, sl, ror pc
    23a8:	andeq	r3, r0, sl, ror #30
    23ac:	andeq	r3, r0, lr, ror #25
    23b0:	andeq	r3, r0, r2, lsl pc
    23b4:	andeq	r3, r0, r8, ror #30
    23b8:	andeq	r3, r0, r6, asr pc
    23bc:	ldrdeq	r3, [r0], -r4
    23c0:			; <UNDEFINED> instruction: 0x00003eb4
    23c4:	tstcs	r1, r0, lsl #8
    23c8:	strtmi	r4, [r2], -r3, lsr #12
    23cc:	strls	r2, [r0], #-8
    23d0:	stmia	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    23d4:			; <UNDEFINED> instruction: 0xf0003001
    23d8:			; <UNDEFINED> instruction: 0x200884b0
    23dc:			; <UNDEFINED> instruction: 0xffe2f000
    23e0:			; <UNDEFINED> instruction: 0xf0002007
    23e4:	ldrdcs	pc, [r6], -pc	; <UNPREDICTABLE>
    23e8:			; <UNDEFINED> instruction: 0xffdcf000
    23ec:			; <UNDEFINED> instruction: 0xf7ff2010
    23f0:	strmi	lr, [r6], -lr, asr #17
    23f4:			; <UNDEFINED> instruction: 0xf0402800
    23f8:			; <UNDEFINED> instruction: 0xf89d8496
    23fc:			; <UNDEFINED> instruction: 0xf0133038
    2400:			; <UNDEFINED> instruction: 0xf0400f06
    2404:			; <UNDEFINED> instruction: 0xf01382bc
    2408:			; <UNDEFINED> instruction: 0xf0400f18
    240c:			; <UNDEFINED> instruction: 0xf013829b
    2410:			; <UNDEFINED> instruction: 0xf0400440
    2414:			; <UNDEFINED> instruction: 0xf89d82d8
    2418:			; <UNDEFINED> instruction: 0xf0133039
    241c:			; <UNDEFINED> instruction: 0xf0400602
    2420:	ldrbeq	r8, [sl, r0, lsr #7]
    2424:			; <UNDEFINED> instruction: 0x83b5f100
    2428:			; <UNDEFINED> instruction: 0xf100071b
    242c:	ldmdbls	lr, {r0, r2, r3, r5, r6, r8, r9, pc}
    2430:	andcs	fp, r8, r9, ror #2
    2434:			; <UNDEFINED> instruction: 0xffecf000
    2438:	ldmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    243c:	strmi	r2, [r3], -r1, lsl #4
    2440:	andsvs	r2, sl, r0, lsr #32
    2444:	stmia	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2448:			; <UNDEFINED> instruction: 0xf0402800
    244c:	ldmdbls	ip, {r1, r2, r4, r5, r6, r7, r8, r9, pc}
    2450:	andcs	fp, r4, r1, asr #2
    2454:			; <UNDEFINED> instruction: 0xffdcf000
    2458:			; <UNDEFINED> instruction: 0xf7ff2010
    245c:	stmdacs	r0, {r3, r4, r7, fp, sp, lr, pc}
    2460:	ldrbhi	pc, [sp], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    2464:	tstlt	r1, sp, lsl r9
    2468:			; <UNDEFINED> instruction: 0xf0002010
    246c:	stmdbls	r0!, {r0, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2470:	b	86e95c <strspn@plt+0x86d2f8>
    2474:	andcs	r7, r1, r1, ror #3
    2478:	ldmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    247c:			; <UNDEFINED> instruction: 0xf0402800
    2480:	stmdavs	fp!, {r3, r4, r6, r8, r9, pc}
    2484:	orreq	lr, r3, r9, lsl #22
    2488:	eoreq	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    248c:	svc	0x0052f7fe
    2490:	stmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2494:	ldmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2498:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    249c:	andcs	r6, r0, r3, lsl #16
    24a0:	svclt	0x000c2b02
    24a4:	ldrbtcs	r2, [lr], #-1151	; 0xfffffb81
    24a8:	svc	0x005cf7fe
    24ac:			; <UNDEFINED> instruction: 0xf859682b
    24b0:	strmi	r2, [r1], -r3, lsr #32
    24b4:			; <UNDEFINED> instruction: 0xf7fe4620
    24b8:			; <UNDEFINED> instruction: 0xf8dfef7c
    24bc:	andcs	r1, r5, #84, 18	; 0x150000
    24c0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    24c4:	svc	0x004ef7fe
    24c8:	stmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    24cc:	stmdbge	sl, {r0, r1, r3, r9, fp, sp, pc}
    24d0:			; <UNDEFINED> instruction: 0xf7fea809
    24d4:	stmdacs	r0, {r4, r8, r9, sl, fp, sp, lr, pc}
    24d8:	bicshi	pc, r2, r0
    24dc:	ldmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    24e0:	andcs	r2, r0, r5, lsl #4
    24e4:			; <UNDEFINED> instruction: 0xf7fe4479
    24e8:			; <UNDEFINED> instruction: 0xf7ffef3e
    24ec:	tstcs	r0, r6, asr r8
    24f0:			; <UNDEFINED> instruction: 0xf7ff4608
    24f4:	cdpne	8, 0, cr14, cr4, cr10, {3}
    24f8:	sbcshi	pc, pc, #192, 4
    24fc:	ldrtmi	r0, [r0], -r6, lsr #1
    2500:	svc	0x0088f7fe
    2504:	ldmdblt	r0, {r0, r2, r9, sl, lr}
    2508:			; <UNDEFINED> instruction: 0xf0402e00
    250c:	strtmi	r8, [r0], -sp, ror #6
    2510:			; <UNDEFINED> instruction: 0xf7ff4629
    2514:	mcrne	8, 0, lr, cr6, cr10, {2}
    2518:	rschi	pc, ip, #192, 4
    251c:	ldmne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2520:	andcs	r2, r0, r5, lsl #4
    2524:			; <UNDEFINED> instruction: 0xf7fe4479
    2528:			; <UNDEFINED> instruction: 0x4601ef1e
    252c:			; <UNDEFINED> instruction: 0xf7fe2001
    2530:	mcrcs	15, 0, lr, cr0, cr2, {7}
    2534:	cfldrsge	mvf15, [r3], {63}	; 0x3f
    2538:	stmiavc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    253c:	ldrbtmi	r2, [pc], #-1024	; 2544 <strspn@plt+0xee0>
    2540:	eorcs	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    2544:	strcc	r4, [r1], #-1593	; 0xfffff9c7
    2548:			; <UNDEFINED> instruction: 0xf7fe2001
    254c:	adcmi	lr, r6, #228, 30	; 0x390
    2550:	ldcge	7, cr15, [r0], {127}	; 0x7f
    2554:			; <UNDEFINED> instruction: 0xf7fe202c
    2558:	ubfx	lr, r2, #31, #18
    255c:	stmiane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2560:	andcs	r2, r0, r5, lsl #4
    2564:			; <UNDEFINED> instruction: 0xf7fe4479
    2568:			; <UNDEFINED> instruction: 0x4601eefe
    256c:			; <UNDEFINED> instruction: 0xf7fe2001
    2570:			; <UNDEFINED> instruction: 0xf8dfefd2
    2574:	bls	d083c <strspn@plt+0xcf1d8>
    2578:	ldmpl	r4, {r0, r8, sp}^
    257c:			; <UNDEFINED> instruction: 0xf0006820
    2580:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    2584:	eorshi	pc, r9, #0
    2588:			; <UNDEFINED> instruction: 0xf7fe200a
    258c:			; <UNDEFINED> instruction: 0xf8dfefb8
    2590:	andcs	r1, r5, #152, 16	; 0x980000
    2594:	ldrbtmi	r2, [r9], #-0
    2598:	mcr	7, 7, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    259c:	andcs	r4, r1, r1, lsl #12
    25a0:	svc	0x00b8f7fe
    25a4:	tstcs	r2, r0, lsr #16
    25a8:	cdp2	0, 8, cr15, cr10, cr0, {0}
    25ac:			; <UNDEFINED> instruction: 0xf0002800
    25b0:	andcs	r8, sl, r9, lsl r2
    25b4:	svc	0x00a2f7fe
    25b8:			; <UNDEFINED> instruction: 0xf8dfe47a
    25bc:	ldrbtmi	r0, [r8], #-2160	; 0xfffff790
    25c0:	svc	0x00eaf7fe
    25c4:	andcs	lr, sl, ip, ror #8
    25c8:	svc	0x0098f7fe
    25cc:	cfstr32ls	mvfx14, [r3, #-152]	; 0xffffff68
    25d0:			; <UNDEFINED> instruction: 0xf8df2205
    25d4:	andcs	r3, r0, ip, asr r8
    25d8:	ldmdane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    25dc:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    25e0:			; <UNDEFINED> instruction: 0xf7fe681c
    25e4:			; <UNDEFINED> instruction: 0xf8dfeec0
    25e8:	tstcs	r1, r0, asr r8
    25ec:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    25f0:	strtmi	r4, [r0], -r2, lsl #12
    25f4:	svc	0x00a6f7fe
    25f8:			; <UNDEFINED> instruction: 0xf7fe2001
    25fc:	stcls	15, cr14, [r3, #-192]	; 0xffffff40
    2600:			; <UNDEFINED> instruction: 0xf8df2205
    2604:	andcs	r3, r0, r0, lsr #16
    2608:	ldmdane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    260c:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    2610:			; <UNDEFINED> instruction: 0xf7fe681c
    2614:	strtmi	lr, [r1], -r8, lsr #29
    2618:	svc	0x00faf7fe
    261c:	stmdane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2620:	andcs	r2, r0, r5, lsl #4
    2624:			; <UNDEFINED> instruction: 0xf7fe4479
    2628:			; <UNDEFINED> instruction: 0xf8dfee9e
    262c:	tstcs	r1, ip, lsl #16
    2630:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2634:	strtmi	r4, [r0], -r2, lsl #12
    2638:	svc	0x0084f7fe
    263c:	andcs	r4, sl, r1, lsr #12
    2640:	svc	0x00b0f7fe
    2644:	ubfxne	pc, pc, #17, #29
    2648:	andcs	r2, r0, r5, lsl #4
    264c:			; <UNDEFINED> instruction: 0xf7fe4479
    2650:	strtmi	lr, [r1], -sl, lsl #29
    2654:	svc	0x00dcf7fe
    2658:	ubfxne	pc, pc, #17, #13
    265c:	andcs	r2, r0, r5, lsl #4
    2660:			; <UNDEFINED> instruction: 0xf7fe4479
    2664:	strtmi	lr, [r1], -r0, lsl #29
    2668:	svc	0x00d2f7fe
    266c:			; <UNDEFINED> instruction: 0x17dcf8df
    2670:	andcs	r2, r0, r5, lsl #4
    2674:			; <UNDEFINED> instruction: 0xf7fe4479
    2678:			; <UNDEFINED> instruction: 0x4621ee76
    267c:	svc	0x00c8f7fe
    2680:			; <UNDEFINED> instruction: 0x17ccf8df
    2684:	andcs	r2, r0, r5, lsl #4
    2688:			; <UNDEFINED> instruction: 0xf7fe4479
    268c:	strtmi	lr, [r1], -ip, ror #28
    2690:	svc	0x00bef7fe
    2694:	sbfxne	pc, pc, #17, #29
    2698:	andcs	r2, r0, r5, lsl #4
    269c:			; <UNDEFINED> instruction: 0xf7fe4479
    26a0:	strtmi	lr, [r1], -r2, ror #28
    26a4:	svc	0x00b4f7fe
    26a8:	sbfxne	pc, pc, #17, #13
    26ac:	andcs	r2, r0, r5, lsl #4
    26b0:			; <UNDEFINED> instruction: 0xf7fe4479
    26b4:			; <UNDEFINED> instruction: 0x4621ee58
    26b8:	svc	0x00aaf7fe
    26bc:			; <UNDEFINED> instruction: 0x179cf8df
    26c0:	andcs	r2, r0, r5, lsl #4
    26c4:			; <UNDEFINED> instruction: 0xf7fe4479
    26c8:	strtmi	lr, [r1], -lr, asr #28
    26cc:	svc	0x00a0f7fe
    26d0:			; <UNDEFINED> instruction: 0x178cf8df
    26d4:	andcs	r2, r0, r5, lsl #4
    26d8:			; <UNDEFINED> instruction: 0xf7fe4479
    26dc:	strtmi	lr, [r1], -r4, asr #28
    26e0:	svc	0x0096f7fe
    26e4:			; <UNDEFINED> instruction: 0x177cf8df
    26e8:	andcs	r2, r0, r5, lsl #4
    26ec:			; <UNDEFINED> instruction: 0xf7fe4479
    26f0:			; <UNDEFINED> instruction: 0x4621ee3a
    26f4:	svc	0x008cf7fe
    26f8:			; <UNDEFINED> instruction: 0x176cf8df
    26fc:	andcs	r2, r0, r5, lsl #4
    2700:			; <UNDEFINED> instruction: 0xf7fe4479
    2704:			; <UNDEFINED> instruction: 0x4621ee30
    2708:	svc	0x0082f7fe
    270c:	smmlsne	ip, pc, r8, pc	; <UNPREDICTABLE>
    2710:	andcs	r2, r0, r5, lsl #4
    2714:			; <UNDEFINED> instruction: 0xf7fe4479
    2718:	strtmi	lr, [r1], -r6, lsr #28
    271c:	svc	0x0078f7fe
    2720:			; <UNDEFINED> instruction: 0x174cf8df
    2724:	andcs	r2, r0, r5, lsl #4
    2728:			; <UNDEFINED> instruction: 0xf7fe4479
    272c:			; <UNDEFINED> instruction: 0x4621ee1c
    2730:	svc	0x006ef7fe
    2734:			; <UNDEFINED> instruction: 0x173cf8df
    2738:	andcs	r2, r0, r5, lsl #4
    273c:			; <UNDEFINED> instruction: 0xf7fe4479
    2740:			; <UNDEFINED> instruction: 0x4621ee12
    2744:	svc	0x0064f7fe
    2748:			; <UNDEFINED> instruction: 0x172cf8df
    274c:	andcs	r2, r0, r5, lsl #4
    2750:			; <UNDEFINED> instruction: 0xf7fe4479
    2754:	strtmi	lr, [r1], -r8, lsl #28
    2758:	svc	0x005af7fe
    275c:			; <UNDEFINED> instruction: 0x171cf8df
    2760:	andcs	r2, r0, r5, lsl #4
    2764:			; <UNDEFINED> instruction: 0xf7fe4479
    2768:			; <UNDEFINED> instruction: 0x4621edfe
    276c:	svc	0x0050f7fe
    2770:			; <UNDEFINED> instruction: 0x170cf8df
    2774:	andcs	r2, r0, r5, lsl #4
    2778:			; <UNDEFINED> instruction: 0xf7fe4479
    277c:			; <UNDEFINED> instruction: 0x4621edf4
    2780:	svc	0x0046f7fe
    2784:	usatne	pc, #28, pc, asr #17	; <UNPREDICTABLE>
    2788:	andcs	r2, r0, r5, lsl #4
    278c:			; <UNDEFINED> instruction: 0xf7fe4479
    2790:	strtmi	lr, [r1], -sl, ror #27
    2794:	svc	0x003cf7fe
    2798:	usatne	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    279c:	andcs	r2, r0, r5, lsl #4
    27a0:			; <UNDEFINED> instruction: 0xf7fe4479
    27a4:	strtmi	lr, [r1], -r0, ror #27
    27a8:	svc	0x0032f7fe
    27ac:			; <UNDEFINED> instruction: 0x16dcf8df
    27b0:	andcs	r2, r0, r5, lsl #4
    27b4:			; <UNDEFINED> instruction: 0xf7fe4479
    27b8:			; <UNDEFINED> instruction: 0x4621edd6
    27bc:	svc	0x0028f7fe
    27c0:			; <UNDEFINED> instruction: 0x16ccf8df
    27c4:	andcs	r2, r0, r5, lsl #4
    27c8:			; <UNDEFINED> instruction: 0xf7fe4479
    27cc:	strtmi	lr, [r1], -ip, asr #27
    27d0:	svc	0x001ef7fe
    27d4:	ssatne	pc, #29, pc, asr #17	; <UNPREDICTABLE>
    27d8:	andcs	r2, r0, r5, lsl #4
    27dc:			; <UNDEFINED> instruction: 0xf7fe4479
    27e0:	strtmi	lr, [r1], -r2, asr #27
    27e4:	svc	0x0014f7fe
    27e8:	ssatne	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    27ec:	andcs	r2, r0, r5, lsl #4
    27f0:			; <UNDEFINED> instruction: 0xf7fe4479
    27f4:			; <UNDEFINED> instruction: 0x4621edb8
    27f8:	svc	0x000af7fe
    27fc:	andcs	r4, sl, r1, lsr #12
    2800:	mrc	7, 6, APSR_nzcv, cr0, cr14, {7}
    2804:			; <UNDEFINED> instruction: 0x1694f8df
    2808:	andcs	r2, r0, r5, lsl #4
    280c:			; <UNDEFINED> instruction: 0xf7fe4479
    2810:			; <UNDEFINED> instruction: 0xf8dfedaa
    2814:	andcs	r1, r5, #140, 12	; 0x8c00000
    2818:			; <UNDEFINED> instruction: 0x46034479
    281c:	movwls	r2, #8192	; 0x2000
    2820:	stc	7, cr15, [r0, #1016]!	; 0x3f8
    2824:			; <UNDEFINED> instruction: 0x167cf8df
    2828:			; <UNDEFINED> instruction: 0x267cf8df
    282c:	tstls	r0, r9, ror r4
    2830:			; <UNDEFINED> instruction: 0x1678f8df
    2834:	blls	93a24 <strspn@plt+0x923c0>
    2838:	andls	r4, r1, r9, ror r4
    283c:			; <UNDEFINED> instruction: 0xf7fe2001
    2840:	strtmi	lr, [r1], -sl, ror #28
    2844:			; <UNDEFINED> instruction: 0xf7fe200a
    2848:			; <UNDEFINED> instruction: 0xf8dfeeae
    284c:	andcs	r1, r5, #100, 12	; 0x6400000
    2850:	ldrbtmi	r2, [r9], #-0
    2854:	stc	7, cr15, [r6, #1016]	; 0x3f8
    2858:			; <UNDEFINED> instruction: 0xf7fe4621
    285c:			; <UNDEFINED> instruction: 0xf8dfeeda
    2860:	andcs	r1, r5, #84, 12	; 0x5400000
    2864:	ldrbtmi	r2, [r9], #-0
    2868:	ldcl	7, cr15, [ip, #-1016]!	; 0xfffffc08
    286c:			; <UNDEFINED> instruction: 0x2648f8df
    2870:			; <UNDEFINED> instruction: 0x4601447a
    2874:			; <UNDEFINED> instruction: 0xf7fe2001
    2878:	andcs	lr, r0, lr, asr #28
    287c:	stcl	7, cr15, [lr, #1016]!	; 0x3f8
    2880:			; <UNDEFINED> instruction: 0x1638f8df
    2884:	bls	24a890 <strspn@plt+0x24922c>
    2888:			; <UNDEFINED> instruction: 0xf7fe4479
    288c:			; <UNDEFINED> instruction: 0xf8dfee44
    2890:	bls	288158 <strspn@plt+0x286af4>
    2894:	ldrbtmi	r2, [r9], #-1
    2898:	mrc	7, 1, APSR_nzcv, cr12, cr14, {7}
    289c:	blcs	a94b4 <strspn@plt+0xa7e50>
    28a0:	mcrge	7, 1, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    28a4:			; <UNDEFINED> instruction: 0x161cf8df
    28a8:	bls	2ca8b4 <strspn@plt+0x2c9250>
    28ac:			; <UNDEFINED> instruction: 0xf7fe4479
    28b0:			; <UNDEFINED> instruction: 0xe61cee32
    28b4:	svcvc	0x0070f412
    28b8:	cfstrsge	mvf15, [fp], {127}	; 0x7f
    28bc:			; <UNDEFINED> instruction: 0x1608f8df
    28c0:	stmdals	r5, {r0, r2, r9, sp}
    28c4:			; <UNDEFINED> instruction: 0xf7fe4479
    28c8:	strmi	lr, [r1], -lr, asr #26
    28cc:			; <UNDEFINED> instruction: 0xf7fe2001
    28d0:	strcs	lr, [r0], #-3672	; 0xfffff1a8
    28d4:	strtmi	r2, [r3], -r1, lsl #2
    28d8:	eorcs	r4, r6, r2, lsr #12
    28dc:			; <UNDEFINED> instruction: 0xf7fe9400
    28e0:	andcc	lr, r1, r0, lsr #28
    28e4:	cfstrdge	mvd15, [r9], {127}	; 0x7f
    28e8:	strbne	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    28ec:	andcs	r4, r5, #32, 12	; 0x2000000
    28f0:			; <UNDEFINED> instruction: 0xf7fe4479
    28f4:			; <UNDEFINED> instruction: 0x4601ed38
    28f8:			; <UNDEFINED> instruction: 0xf7fe2001
    28fc:			; <UNDEFINED> instruction: 0xf8dfed5a
    2900:	andcs	r1, r5, #208, 10	; 0x34000000
    2904:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    2908:	stc	7, cr15, [ip, #-1016]!	; 0xfffffc08
    290c:	strmi	r9, [r1], -r8, lsl #20
    2910:			; <UNDEFINED> instruction: 0xf7fe2001
    2914:	bge	2fe11c <strspn@plt+0x2fcab8>
    2918:	stmdage	r9, {r1, r3, r8, fp, sp, pc}
    291c:	stcl	7, cr15, [sl], #1016	; 0x3f8
    2920:			; <UNDEFINED> instruction: 0xf47f2800
    2924:			; <UNDEFINED> instruction: 0xf8dfaddb
    2928:	andcs	r1, r1, ip, lsr #11
    292c:	ldrbtmi	r9, [r9], #-2569	; 0xfffff5f7
    2930:	ldcl	7, cr15, [r0, #1016]!	; 0x3f8
    2934:	strne	pc, [r0, #2271]!	; 0x8df
    2938:	andcs	r9, r1, sl, lsl #20
    293c:			; <UNDEFINED> instruction: 0xf7fe4479
    2940:	str	lr, [pc, sl, ror #27]!
    2944:	stmdbge	ip, {r0, r2, r3, r9, fp, sp, pc}
    2948:			; <UNDEFINED> instruction: 0xf7fea80b
    294c:	stmdacs	r0, {r2, r4, r6, r7, sl, fp, sp, lr, pc}
    2950:			; <UNDEFINED> instruction: 0x81b4f040
    2954:	mlascc	r8, sp, r8, pc	; <UNPREDICTABLE>
    2958:	svclt	0x00440718
    295c:	andls	r9, fp, #69632	; 0x11000
    2960:	svclt	0x004406d9
    2964:	movwls	r9, #51986	; 0xcb12
    2968:	andeq	lr, fp, #3620864	; 0x374000
    296c:			; <UNDEFINED> instruction: 0xf7fe4611
    2970:	stmdacs	r0, {r3, r5, r6, r9, sl, fp, sp, lr, pc}
    2974:	orrshi	pc, lr, r0, asr #32
    2978:	mlascc	r8, sp, r8, pc	; <UNPREDICTABLE>
    297c:	bge	37bea0 <strspn@plt+0x37a83c>
    2980:	stmdage	fp, {r2, r3, r8, fp, sp, pc}
    2984:	ldcl	7, cr15, [r6, #1016]!	; 0x3f8
    2988:			; <UNDEFINED> instruction: 0xf0402800
    298c:			; <UNDEFINED> instruction: 0xf89d8168
    2990:			; <UNDEFINED> instruction: 0x079e3038
    2994:	bls	3f26ac <strspn@plt+0x3f1048>
    2998:	ldrbeq	r9, [ip, -fp, lsl #4]
    299c:	blls	4326b4 <strspn@plt+0x431050>
    29a0:	ldmib	sp, {r2, r3, r8, r9, ip, pc}^
    29a4:	ldrmi	r0, [r1], -fp, lsl #4
    29a8:	mcr	7, 0, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    29ac:	stmdacs	r0, {r2, r9, sl, lr}
    29b0:	cmphi	r1, r0, asr #32	; <UNPREDICTABLE>
    29b4:			; <UNDEFINED> instruction: 0xf7fe2010
    29b8:	stmdacs	r0, {r1, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    29bc:	cmphi	r1, r0, asr #32	; <UNPREDICTABLE>
    29c0:	mlascc	r8, sp, r8, pc	; <UNPREDICTABLE>
    29c4:	ldmib	sp, {r0, r1, r2, r3, r4, r8, sl, sp, lr, pc}^
    29c8:			; <UNDEFINED> instruction: 0xf7fe011a
    29cc:	stmdacs	r0, {r8, sl, fp, sp, lr, pc}
    29d0:	cmnhi	ip, r0, asr #32	; <UNPREDICTABLE>
    29d4:	mlascc	r9, sp, r8, pc	; <UNPREDICTABLE>
    29d8:			; <UNDEFINED> instruction: 0xf000e526
    29dc:	strmi	pc, [r4], -r5, asr #24
    29e0:	blt	9809e4 <strspn@plt+0x97f380>
    29e4:	ldrbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    29e8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    29ec:	ldc	7, cr15, [sl], #1016	; 0x3f8
    29f0:	andcs	r4, r1, r1, lsl #12
    29f4:	stc	7, cr15, [lr, #1016]	; 0x3f8
    29f8:			; <UNDEFINED> instruction: 0xf8dfe5db
    29fc:	andcs	r1, r5, #228, 8	; 0xe4000000
    2a00:			; <UNDEFINED> instruction: 0xf7fe4479
    2a04:			; <UNDEFINED> instruction: 0x4601ecb0
    2a08:			; <UNDEFINED> instruction: 0xf7fe2001
    2a0c:	ldr	lr, [fp, #3460]!	; 0xd84
    2a10:			; <UNDEFINED> instruction: 0xf7fe202c
    2a14:			; <UNDEFINED> instruction: 0xf7ffed74
    2a18:			; <UNDEFINED> instruction: 0xf1a0baed
    2a1c:	blcs	17436a8 <strspn@plt+0x1742044>
    2a20:	ldmdbge	fp, {r0, r1, r2, r3, r4, r5, r9, sl, ip, sp, lr, pc}^
    2a24:	strbmi	r4, [sl], -r3, lsl #12
    2a28:	tstcs	r1, r8, lsr r8
    2a2c:	stc	7, cr15, [sl, #1016]	; 0x3f8
    2a30:	ldmdblt	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a34:	strtne	pc, [ip], #2271	; 0x8df
    2a38:	andcs	r2, r0, r5, lsl #4
    2a3c:			; <UNDEFINED> instruction: 0xf7fe4479
    2a40:			; <UNDEFINED> instruction: 0xf7feec92
    2a44:			; <UNDEFINED> instruction: 0xf7ffedaa
    2a48:			; <UNDEFINED> instruction: 0xf8dfbafd
    2a4c:	andcs	r1, r5, #156, 8	; 0x9c000000
    2a50:			; <UNDEFINED> instruction: 0xf7fe4479
    2a54:	strmi	lr, [r1], -r8, lsl #25
    2a58:			; <UNDEFINED> instruction: 0xf7fe2001
    2a5c:			; <UNDEFINED> instruction: 0xf7ffed5c
    2a60:			; <UNDEFINED> instruction: 0xf8dfba6f
    2a64:	andcs	r1, r5, #136, 8	; 0x88000000
    2a68:			; <UNDEFINED> instruction: 0xf7fe4479
    2a6c:			; <UNDEFINED> instruction: 0xf000ec7c
    2a70:			; <UNDEFINED> instruction: 0xf7fffb5b
    2a74:			; <UNDEFINED> instruction: 0xf8dfbaef
    2a78:	andcs	r1, r5, #120, 8	; 0x78000000
    2a7c:			; <UNDEFINED> instruction: 0xf7fe4479
    2a80:			; <UNDEFINED> instruction: 0x4601ec72
    2a84:			; <UNDEFINED> instruction: 0xf7fe2001
    2a88:			; <UNDEFINED> instruction: 0xf7ffed46
    2a8c:			; <UNDEFINED> instruction: 0xf8dfba23
    2a90:	andcs	r1, r5, #100, 8	; 0x64000000
    2a94:			; <UNDEFINED> instruction: 0xf7fe4479
    2a98:	strmi	lr, [r1], -r6, ror #24
    2a9c:			; <UNDEFINED> instruction: 0xf7fe2001
    2aa0:			; <UNDEFINED> instruction: 0xf7ffed3a
    2aa4:			; <UNDEFINED> instruction: 0xf8dfba38
    2aa8:	cfstrsge	mvf1, [sp], {80}	; 0x50
    2aac:			; <UNDEFINED> instruction: 0xf7fe4479
    2ab0:			; <UNDEFINED> instruction: 0xf7feec5a
    2ab4:			; <UNDEFINED> instruction: 0xf7ffecf8
    2ab8:			; <UNDEFINED> instruction: 0xf8dfbab1
    2abc:	ldrbtmi	r0, [r8], #-1088	; 0xfffffbc0
    2ac0:	stcl	7, cr15, [sl, #-1016]!	; 0xfffffc08
    2ac4:	ldmiblt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ac8:			; <UNDEFINED> instruction: 0xf97cf002
    2acc:	stmdals	sp, {r4, r5, r8, ip, sp, pc}
    2ad0:			; <UNDEFINED> instruction: 0xf978f002
    2ad4:	ldc	7, cr15, [r8], {254}	; 0xfe
    2ad8:	blt	fed40adc <strspn@plt+0xfed3f478>
    2adc:	bcs	29318 <strspn@plt+0x27cb4>
    2ae0:	bge	feb3fbe4 <strspn@plt+0xfeb3e580>
    2ae4:	ldrne	pc, [r8], #-2271	; 0xfffff721
    2ae8:	ldrbtmi	r2, [r9], #-1
    2aec:	ldc	7, cr15, [r2, #-1016]	; 0xfffffc08
    2af0:	blt	fea40af4 <strspn@plt+0xfea3f490>
    2af4:			; <UNDEFINED> instruction: 0xf7fe4628
    2af8:			; <UNDEFINED> instruction: 0xf8dfebf8
    2afc:	ldrbtmi	r0, [r8], #-1032	; 0xfffffbf8
    2b00:	stcl	7, cr15, [sl, #-1016]	; 0xfffffc08
    2b04:	ldmiblt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b08:	ldmdbls	pc, {sl, sp}	; <UNPREDICTABLE>
    2b0c:	strtmi	r4, [r2], -r3, lsr #12
    2b10:	strls	r2, [r0], #-28	; 0xffffffe4
    2b14:	stc	7, cr15, [r4, #-1016]	; 0xfffffc08
    2b18:			; <UNDEFINED> instruction: 0xf43f2800
    2b1c:	ldmibmi	sl!, {r3, r7, sl, fp, sp, pc}^
    2b20:	andcs	r4, r5, #32, 12	; 0x2000000
    2b24:			; <UNDEFINED> instruction: 0xf7fe4479
    2b28:			; <UNDEFINED> instruction: 0x4601ec1e
    2b2c:			; <UNDEFINED> instruction: 0xf7fe207f
    2b30:	ldmibmi	r6!, {r6, sl, fp, sp, lr, pc}^
    2b34:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2b38:			; <UNDEFINED> instruction: 0xf7fe2000
    2b3c:			; <UNDEFINED> instruction: 0x4601ec14
    2b40:			; <UNDEFINED> instruction: 0xf7fe207f
    2b44:	ldmibmi	r2!, {r1, r2, r4, r5, sl, fp, sp, lr, pc}^
    2b48:	ldrbtmi	r4, [r9], #-2290	; 0xfffff70e
    2b4c:			; <UNDEFINED> instruction: 0xf0004478
    2b50:			; <UNDEFINED> instruction: 0xf89dfd0d
    2b54:			; <UNDEFINED> instruction: 0xf7ff3038
    2b58:			; <UNDEFINED> instruction: 0xf7febb0d
    2b5c:			; <UNDEFINED> instruction: 0xf7ffebae
    2b60:	ldmdbls	r6, {r0, r5, r6, r7, r9, fp, ip, sp, pc}
    2b64:			; <UNDEFINED> instruction: 0xf7fe9813
    2b68:	stmdacs	r0, {r1, r4, sl, fp, sp, lr, pc}
    2b6c:	svcge	0x0032f43f
    2b70:	strtmi	r4, [r0], -r9, ror #19
    2b74:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2b78:	bl	ffd40b78 <strspn@plt+0xffd3f514>
    2b7c:	rsbscs	r4, pc, r1, lsl #12
    2b80:	ldc	7, cr15, [r6], {254}	; 0xfe
    2b84:	bl	feac0b84 <strspn@plt+0xfeabf520>
    2b88:	bl	fe2c0b88 <strspn@plt+0xfe2bf524>
    2b8c:			; <UNDEFINED> instruction: 0xf7ff4604
    2b90:	stmdbge	sp, {r0, r2, r4, r5, r7, r9, fp, ip, sp, pc}
    2b94:			; <UNDEFINED> instruction: 0x960d4630
    2b98:	ldc	7, cr15, [r8], {254}	; 0xfe
    2b9c:			; <UNDEFINED> instruction: 0xf43f2800
    2ba0:	ldmibmi	lr, {r0, r3, r4, r8, r9, sl, fp, sp, pc}^
    2ba4:	andcs	r4, r5, #48, 12	; 0x3000000
    2ba8:			; <UNDEFINED> instruction: 0xf7fe4479
    2bac:			; <UNDEFINED> instruction: 0x4601ebdc
    2bb0:			; <UNDEFINED> instruction: 0xf7fe207f
    2bb4:	ldmibmi	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    2bb8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2bbc:			; <UNDEFINED> instruction: 0xf7fe2000
    2bc0:			; <UNDEFINED> instruction: 0x4601ebd2
    2bc4:			; <UNDEFINED> instruction: 0xf7fe2001
    2bc8:	ldmmi	r6, {r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}^
    2bcc:			; <UNDEFINED> instruction: 0xf0004478
    2bd0:			; <UNDEFINED> instruction: 0xf7fffccd
    2bd4:	ldmibmi	r4, {r2, r4, r5, r7, r9, fp, ip, sp, pc}^
    2bd8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2bdc:	bl	ff0c0bdc <strspn@plt+0xff0bf578>
    2be0:	andcs	r4, r1, r1, lsl #12
    2be4:	stcl	7, cr15, [ip], {254}	; 0xfe
    2be8:			; <UNDEFINED> instruction: 0x463249d0
    2bec:	ldrbtmi	r2, [r9], #-1
    2bf0:	bl	ff7c0bf0 <strspn@plt+0xff7bf58c>
    2bf4:	andcs	r4, r5, #3375104	; 0x338000
    2bf8:	ldrbtmi	r2, [r9], #-0
    2bfc:	bl	fecc0bfc <strspn@plt+0xfecbf598>
    2c00:	strmi	r9, [r1], -pc, lsl #20
    2c04:			; <UNDEFINED> instruction: 0xf7fe2001
    2c08:	stmibmi	sl, {r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}^
    2c0c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2c10:	stmibmi	r9, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    2c14:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2c18:	bl	fe940c18 <strspn@plt+0xfe93f5b4>
    2c1c:			; <UNDEFINED> instruction: 0x4601463a
    2c20:			; <UNDEFINED> instruction: 0xf7fe207f
    2c24:	stmibmi	r5, {r1, r2, r6, r7, r8, r9, fp, sp, lr, pc}^
    2c28:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2c2c:			; <UNDEFINED> instruction: 0xf7fe2000
    2c30:			; <UNDEFINED> instruction: 0x4601eb9a
    2c34:			; <UNDEFINED> instruction: 0xf7fe207f
    2c38:	stmibmi	r1, {r2, r5, r7, sl, fp, sp, lr, pc}^
    2c3c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2c40:	stmibmi	r0, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    2c44:	andcs	r4, r5, #32, 12	; 0x2000000
    2c48:			; <UNDEFINED> instruction: 0xf7fe4479
    2c4c:	strmi	lr, [r1], -ip, lsl #23
    2c50:			; <UNDEFINED> instruction: 0xf7fe207f
    2c54:	ldmibmi	ip!, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    2c58:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2c5c:	ldmibmi	fp!, {r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    2c60:	andcs	r4, r5, #48, 12	; 0x3000000
    2c64:			; <UNDEFINED> instruction: 0xf7fe4479
    2c68:			; <UNDEFINED> instruction: 0x4601eb7e
    2c6c:			; <UNDEFINED> instruction: 0xf7fe207f
    2c70:	ldmibmi	r7!, {r5, r7, r8, r9, fp, sp, lr, pc}
    2c74:	ldrbtmi	r2, [r9], #-1
    2c78:	bl	fe6c0c78 <strspn@plt+0xfe6bf614>
    2c7c:	andcs	r4, r5, #2965504	; 0x2d4000
    2c80:			; <UNDEFINED> instruction: 0xe79b4479
    2c84:	andcs	r4, r5, #180, 18	; 0x2d0000
    2c88:			; <UNDEFINED> instruction: 0xe7974479
    2c8c:	andcs	r4, r5, #2932736	; 0x2cc000
    2c90:			; <UNDEFINED> instruction: 0xe7934479
    2c94:	andcs	r4, r5, #2916352	; 0x2c8000
    2c98:			; <UNDEFINED> instruction: 0xe78f4479
    2c9c:	andcs	r4, r5, #2899968	; 0x2c4000
    2ca0:	ldrbtmi	r9, [r9], #-2053	; 0xfffff7fb
    2ca4:	bl	17c0ca4 <strspn@plt+0x17bf640>
    2ca8:	andcs	r4, r1, r1, lsl #12
    2cac:	stcl	7, cr15, [r8], #-1016	; 0xfffffc08
    2cb0:	bl	19c0cb0 <strspn@plt+0x19bf64c>
    2cb4:	andcs	r4, r5, #172, 18	; 0x2b0000
    2cb8:			; <UNDEFINED> instruction: 0xe73d4479
    2cbc:	andcs	r4, r5, #2801664	; 0x2ac000
    2cc0:			; <UNDEFINED> instruction: 0xe7394479
    2cc4:	andcs	r4, r5, #2785280	; 0x2a8000
    2cc8:			; <UNDEFINED> instruction: 0xe7774479
    2ccc:	andcs	r4, r5, #2768896	; 0x2a4000
    2cd0:			; <UNDEFINED> instruction: 0xe7314479
    2cd4:			; <UNDEFINED> instruction: 0xf47f2800
    2cd8:			; <UNDEFINED> instruction: 0xf7feaaba
    2cdc:	stmdavs	r3, {r1, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    2ce0:	svclt	0x00182b20
    2ce4:			; <UNDEFINED> instruction: 0xf7ff6004
    2ce8:	stmibmi	r3!, {r1, r4, r5, r7, r9, fp, ip, sp, pc}
    2cec:	andcs	r4, r5, #32, 12	; 0x2000000
    2cf0:			; <UNDEFINED> instruction: 0xf7ff4479
    2cf4:	stmibmi	r1!, {r0, r1, r2, r3, r5, r6, r9, fp, ip, sp, pc}
    2cf8:	andcs	r4, r5, #32, 12	; 0x2000000
    2cfc:			; <UNDEFINED> instruction: 0xf7ff4479
    2d00:	ldmibmi	pc, {r0, r3, r5, r6, r9, fp, ip, sp, pc}	; <UNPREDICTABLE>
    2d04:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2d08:	ldmibmi	lr, {r4, r7, r8, r9, sl, sp, lr, pc}
    2d0c:	andcs	r4, r5, #40, 12	; 0x2800000
    2d10:			; <UNDEFINED> instruction: 0xf7fe4479
    2d14:	strmi	lr, [r1], -r8, lsr #22
    2d18:			; <UNDEFINED> instruction: 0xf7fe207f
    2d1c:	ldmibmi	sl, {r1, r3, r6, r8, r9, fp, sp, lr, pc}
    2d20:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2d24:	ldmibmi	r9, {r3, r8, r9, sl, sp, lr, pc}
    2d28:	andcs	r4, r5, #32, 12	; 0x2000000
    2d2c:			; <UNDEFINED> instruction: 0xf7fe4479
    2d30:			; <UNDEFINED> instruction: 0x4601eb1a
    2d34:			; <UNDEFINED> instruction: 0xf7fe207f
    2d38:	ldmibmi	r5, {r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    2d3c:	andcs	r4, r5, #32, 12	; 0x2000000
    2d40:			; <UNDEFINED> instruction: 0xf7fe4479
    2d44:			; <UNDEFINED> instruction: 0x4601eb10
    2d48:			; <UNDEFINED> instruction: 0xf7fe2001
    2d4c:	ldmibmi	r1, {r1, r4, r5, r8, r9, fp, sp, lr, pc}
    2d50:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2d54:	ldmibmi	r0, {r1, r4, r5, r8, r9, sl, sp, lr, pc}
    2d58:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2d5c:	stmibmi	pc, {r1, r2, r3, r5, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    2d60:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2d64:	b	fffc0d64 <strspn@plt+0xfffbf700>
    2d68:	andcs	r4, r1, r1, lsl #12
    2d6c:	stc	7, cr15, [r8], {254}	; 0xfe
    2d70:	andcs	r4, r5, #2277376	; 0x22c000
    2d74:			; <UNDEFINED> instruction: 0xe7214479
    2d78:	andcs	r4, r5, #2260992	; 0x228000
    2d7c:			; <UNDEFINED> instruction: 0xe71d4479
    2d80:	andcs	r4, r5, #2244608	; 0x224000
    2d84:			; <UNDEFINED> instruction: 0xe7194479
    2d88:	andcs	r4, r5, #136, 18	; 0x220000
    2d8c:			; <UNDEFINED> instruction: 0xe7154479
    2d90:	andcs	r4, r5, #2211840	; 0x21c000
    2d94:			; <UNDEFINED> instruction: 0xe7114479
    2d98:	andcs	r4, r5, #2195456	; 0x218000
    2d9c:	smlsdx	sp, r9, r4, r4
    2da0:	andcs	r4, r5, #2179072	; 0x214000
    2da4:	smlsdx	r9, r9, r4, r4
    2da8:	andcs	r4, r5, #132, 18	; 0x210000
    2dac:	smlsdx	r5, r9, r4, r4
    2db0:	andcs	r4, r5, #2146304	; 0x20c000
    2db4:	smlsdx	r1, r9, r4, r4
    2db8:	andcs	r4, r5, #2129920	; 0x208000
    2dbc:	uxtah	r4, sp, r9, ror #8
    2dc0:	andcs	r4, r5, #2113536	; 0x204000
    2dc4:	uxtah	r4, r9, r9, ror #8
    2dc8:	andcs	r4, r5, #128, 18	; 0x200000
    2dcc:	uxtah	r4, r5, r9, ror #8
    2dd0:	andcs	r4, r5, #2080768	; 0x1fc000
    2dd4:	ldrbtmi	r9, [r9], #-2050	; 0xfffff7fe
    2dd8:	b	ff140dd8 <strspn@plt+0xff13f774>
    2ddc:	andcs	r4, r1, r1, lsl #12
    2de0:	bl	ff3c0de0 <strspn@plt+0xff3bf77c>
    2de4:	andcs	r4, r5, #2015232	; 0x1ec000
    2de8:	uxtab	r4, r7, r9, ror #8
    2dec:			; <UNDEFINED> instruction: 0x4628497a
    2df0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2df4:	b	fedc0df4 <strspn@plt+0xfedbf790>
    2df8:	rsbscs	r4, pc, r1, lsl #12
    2dfc:	bl	ff040dfc <strspn@plt+0xff03f798>
    2e00:	andcs	r4, r4, #1933312	; 0x1d8000
    2e04:	ldrbtmi	r2, [r9], #-1
    2e08:	b	ff4c0e08 <strspn@plt+0xff4bf7a4>
    2e0c:	andeq	r3, r0, r6, ror #27
    2e10:	andeq	r3, r0, sl, asr r8
    2e14:	andeq	r3, r0, r0, ror r8
    2e18:	andeq	r3, r0, r8, asr r8
    2e1c:	andeq	r3, r0, lr, asr r8
    2e20:	andeq	r3, r0, ip, ror #16
    2e24:	andeq	r0, r0, r4, lsl #3
    2e28:	andeq	r3, r0, r6, asr r8
    2e2c:	strdeq	r3, [r0], -r6
    2e30:	andeq	r0, r0, r8, ror r1
    2e34:			; <UNDEFINED> instruction: 0x000036ba
    2e38:	andeq	r0, r0, ip, lsl #3
    2e3c:	andeq	r3, r0, r6, asr r0
    2e40:	andeq	r3, r0, ip, asr #32
    2e44:	andeq	r3, r0, r0, asr r0
    2e48:	andeq	r3, r0, r0, ror r0
    2e4c:	andeq	r3, r0, r8, rrx
    2e50:	muleq	r0, r8, r0
    2e54:	andeq	r3, r0, r4, asr #1
    2e58:	andeq	r3, r0, r8, ror #1
    2e5c:	andeq	r3, r0, r0, lsl r1
    2e60:	andeq	r3, r0, r8, lsr r1
    2e64:	andeq	r3, r0, r0, asr r1
    2e68:	andeq	r3, r0, ip, ror #2
    2e6c:	andeq	r3, r0, r4, lsl #3
    2e70:	andeq	r3, r0, r0, lsr #3
    2e74:	andeq	r3, r0, r8, asr #3
    2e78:	strdeq	r3, [r0], -r0
    2e7c:	andeq	r3, r0, r8, lsl r2
    2e80:	andeq	r3, r0, ip, lsr r2
    2e84:	andeq	r3, r0, r8, ror #4
    2e88:	muleq	r0, ip, r2
    2e8c:			; <UNDEFINED> instruction: 0x000032b8
    2e90:	andeq	r3, r0, r8, lsl #6
    2e94:	andeq	r3, r0, r4, lsr #6
    2e98:	andeq	r3, r0, r4, asr #6
    2e9c:			; <UNDEFINED> instruction: 0x000033b0
    2ea0:			; <UNDEFINED> instruction: 0x000033b8
    2ea4:	ldrdeq	r3, [r0], -r4
    2ea8:	andeq	r3, r0, ip, lsr #7
    2eac:			; <UNDEFINED> instruction: 0x000033b4
    2eb0:			; <UNDEFINED> instruction: 0x000033be
    2eb4:	andeq	r3, r0, lr, ror #7
    2eb8:	andeq	r3, r0, r0, lsl #8
    2ebc:	andeq	r3, r0, r8, lsr #9
    2ec0:	andeq	r3, r0, r6, lsr #9
    2ec4:	muleq	r0, ip, r4
    2ec8:	andeq	r3, r0, r4, lsr #13
    2ecc:	andeq	r3, r0, r0, ror #15
    2ed0:	andeq	r3, r0, sl, lsl #8
    2ed4:	andeq	r3, r0, r2, lsl #8
    2ed8:	andeq	r3, r0, r0, lsl #8
    2edc:	andeq	r3, r0, sl, lsr #7
    2ee0:	muleq	r0, r4, r3
    2ee4:	andeq	r3, r0, ip, asr #8
    2ee8:	andeq	r3, r0, r4, asr #6
    2eec:	andeq	r3, r0, r4, ror #8
    2ef0:	andeq	r3, r0, r8, lsl r3
    2ef4:	andeq	r3, r0, r0, lsl #6
    2ef8:	andeq	r2, r0, r0, asr #20
    2efc:	andeq	r3, r0, sl, lsr #5
    2f00:	andeq	r3, r0, lr, asr #7
    2f04:	andeq	r3, r0, sl, ror #4
    2f08:	strdeq	r3, [r0], -r4
    2f0c:	andeq	r3, r0, sl, lsr #14
    2f10:	andeq	r3, r0, r6, asr #10
    2f14:	andeq	r3, r0, ip, lsr r5
    2f18:	andeq	r3, r0, lr, lsl #13
    2f1c:	andeq	r3, r0, r8, asr #12
    2f20:	andeq	r2, r0, sl, lsl #19
    2f24:	andeq	r3, r0, r4, ror r4
    2f28:	andeq	r2, r0, r2, lsl #19
    2f2c:	ldrdeq	r2, [r0], -sl
    2f30:	andeq	r3, r0, sl, ror #7
    2f34:	andeq	r3, r0, sl, lsr #7
    2f38:	muleq	r0, sl, r4
    2f3c:	andeq	r3, r0, r6, lsr #10
    2f40:	strdeq	r3, [r0], -sl
    2f44:	andeq	r3, r0, ip, ror r5
    2f48:	andeq	r3, r0, r6, asr r5
    2f4c:	strheq	r3, [r0], -r8
    2f50:	andeq	r2, r0, sl, lsl #8
    2f54:	andeq	r2, r0, ip, lsl r6
    2f58:	muleq	r0, r4, r6
    2f5c:	andeq	r2, r0, r0, ror #15
    2f60:	andeq	r3, r0, r0, lsr r0
    2f64:	andeq	r3, r0, lr, lsr #5
    2f68:	andeq	r3, r0, r4, lsr #10
    2f6c:	muleq	r0, r4, r0
    2f70:	andeq	r3, r0, r8, asr #4
    2f74:	andeq	r3, r0, r0, lsr #10
    2f78:	andeq	r3, r0, r8, lsr r4
    2f7c:			; <UNDEFINED> instruction: 0x000023b4
    2f80:	strdeq	r3, [r0], -r2
    2f84:	ldrdeq	r2, [r0], -ip
    2f88:	andeq	r3, r0, sl, lsr #10
    2f8c:	andeq	r3, r0, ip, ror #8
    2f90:	andeq	r3, r0, r4, lsr r4
    2f94:	andeq	r2, r0, sl, asr #17
    2f98:	andeq	r2, r0, r6, ror #17
    2f9c:	andeq	r2, r0, r6, ror #16
    2fa0:	andeq	r2, r0, r8, lsl r7
    2fa4:	andeq	r2, r0, r0, asr r7
    2fa8:	andeq	r2, r0, r8, lsl #12
    2fac:	andeq	r2, r0, r0, asr #11
    2fb0:	ldrdeq	r2, [r0], -r8
    2fb4:	andeq	r2, r0, r8, asr r5
    2fb8:	andeq	r2, r0, r0, ror #12
    2fbc:	andeq	r2, r0, r8, asr #9
    2fc0:	andeq	r2, r0, r8, lsl r5
    2fc4:	andeq	r2, r0, r0, ror r4
    2fc8:	andeq	r2, r0, r8, lsl #9
    2fcc:	andeq	r2, r0, r0, ror #13
    2fd0:	andeq	r2, r0, lr, lsr #16
    2fd4:	andeq	r2, r0, r4, asr #11
    2fd8:	andeq	r2, r0, lr, lsl r7
    2fdc:	andeq	r2, r0, r2, asr #11
    2fe0:	bleq	3f124 <strspn@plt+0x3dac0>
    2fe4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2fe8:	strbtmi	fp, [sl], -r2, lsl #24
    2fec:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2ff0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2ff4:	ldrmi	sl, [sl], #776	; 0x308
    2ff8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2ffc:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    3000:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    3004:			; <UNDEFINED> instruction: 0xf85a4b06
    3008:	stmdami	r6, {r0, r1, ip, sp}
    300c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    3010:	b	1c1010 <strspn@plt+0x1bf9ac>
    3014:	bl	241014 <strspn@plt+0x23f9b0>
    3018:	andeq	r3, r1, r0, asr lr
    301c:	andeq	r0, r0, r4, ror #2
    3020:	andeq	r0, r0, r0, lsl #3
    3024:	andeq	r0, r0, r8, lsl #3
    3028:	ldr	r3, [pc, #20]	; 3044 <strspn@plt+0x19e0>
    302c:	ldr	r2, [pc, #20]	; 3048 <strspn@plt+0x19e4>
    3030:	add	r3, pc, r3
    3034:	ldr	r2, [r3, r2]
    3038:	cmp	r2, #0
    303c:	bxeq	lr
    3040:	b	1438 <__gmon_start__@plt>
    3044:	andeq	r3, r1, r0, lsr lr
    3048:	andeq	r0, r0, ip, ror r1
    304c:	blmi	1d506c <strspn@plt+0x1d3a08>
    3050:	bmi	1d4238 <strspn@plt+0x1d2bd4>
    3054:	addmi	r4, r3, #2063597568	; 0x7b000000
    3058:	andle	r4, r3, sl, ror r4
    305c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3060:	ldrmi	fp, [r8, -r3, lsl #2]
    3064:	svclt	0x00004770
    3068:			; <UNDEFINED> instruction: 0x00013fbc
    306c:			; <UNDEFINED> instruction: 0x00013fb8
    3070:	andeq	r3, r1, ip, lsl #28
    3074:	andeq	r0, r0, ip, ror #2
    3078:	stmdbmi	r9, {r3, fp, lr}
    307c:	bmi	254264 <strspn@plt+0x252c00>
    3080:	bne	25426c <strspn@plt+0x252c08>
    3084:	svceq	0x00cb447a
    3088:			; <UNDEFINED> instruction: 0x01a1eb03
    308c:	andle	r1, r3, r9, asr #32
    3090:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3094:	ldrmi	fp, [r8, -r3, lsl #2]
    3098:	svclt	0x00004770
    309c:	muleq	r1, r0, pc	; <UNPREDICTABLE>
    30a0:	andeq	r3, r1, ip, lsl #31
    30a4:	andeq	r3, r1, r0, ror #27
    30a8:	muleq	r0, r0, r1
    30ac:	blmi	2b04d4 <strspn@plt+0x2aee70>
    30b0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    30b4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    30b8:	blmi	27166c <strspn@plt+0x270008>
    30bc:	ldrdlt	r5, [r3, -r3]!
    30c0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    30c4:			; <UNDEFINED> instruction: 0xf7fe6818
    30c8:			; <UNDEFINED> instruction: 0xf7ffe8e0
    30cc:	blmi	1c2fd0 <strspn@plt+0x1c196c>
    30d0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    30d4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    30d8:	andeq	r3, r1, sl, asr pc
    30dc:			; <UNDEFINED> instruction: 0x00013db0
    30e0:	andeq	r0, r0, r8, ror #2
    30e4:	andeq	r3, r1, lr, lsr pc
    30e8:	andeq	r3, r1, sl, lsr pc
    30ec:	svclt	0x0000e7c4
    30f0:	tstlt	r0, r8, lsl #10
    30f4:	ldmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    30f8:	stfltd	f3, [r8, #-0]
    30fc:	andcs	r4, r1, r2, lsl #18
    3100:			; <UNDEFINED> instruction: 0xf7fe4479
    3104:	svclt	0x0000e956
    3108:	andeq	r1, r0, r0, lsl #31
    310c:			; <UNDEFINED> instruction: 0x460db538
    3110:			; <UNDEFINED> instruction: 0xf7fe4604
    3114:			; <UNDEFINED> instruction: 0xb108ea9c
    3118:	ldclt	8, cr6, [r8, #-512]!	; 0xfffffe00
    311c:	strtmi	r4, [r0], -r9, lsr #12
    3120:	ldrhtmi	lr, [r8], -sp
    3124:	svclt	0x00d8f000
    3128:	mvnsmi	lr, sp, lsr #18
    312c:	ldmdami	r7!, {r1, r2, r9, sl, lr}
    3130:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    3134:	addlt	r4, r2, r6, lsr ip
    3138:	ldrbtmi	r4, [r8], #-2614	; 0xfffff5ca
    313c:			; <UNDEFINED> instruction: 0xf50d447c
    3140:	movwcc	r5, #17280	; 0x4380
    3144:	stmpl	r2, {r8, sp}
    3148:	ldmdavs	r2, {r5, r9, sl, lr}
    314c:			; <UNDEFINED> instruction: 0xf04f601a
    3150:			; <UNDEFINED> instruction: 0xf7fe0200
    3154:	mcrrne	9, 4, lr, r3, cr14	; <UNPREDICTABLE>
    3158:			; <UNDEFINED> instruction: 0x466fd035
    315c:	andeq	pc, r1, #268435460	; 0x10000004
    3160:			; <UNDEFINED> instruction: 0x46054639
    3164:	ldm	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3168:			; <UNDEFINED> instruction: 0xf7fe4604
    316c:	strmi	lr, [r2], -r2, lsr #19
    3170:			; <UNDEFINED> instruction: 0xf8d24628
    3174:	ldrmi	r8, [r5], -r0
    3178:	b	1741178 <strspn@plt+0x173fb14>
    317c:	blle	d8e184 <strspn@plt+0xd8cb20>
    3180:	svcpl	0x0080f5b4
    3184:	movwcs	sp, #2601	; 0xa29
    3188:	ldmiblt	r4!, {r0, r1, r3, r4, r5, r8, sl, ip, lr}
    318c:	ldrtmi	r4, [fp], -r2, lsr #18
    3190:	andcs	r4, r1, r2, lsr r6
    3194:			; <UNDEFINED> instruction: 0xf7fe4479
    3198:	stmdbmi	r0!, {r1, r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    319c:	orrpl	pc, r0, #54525952	; 0x3400000
    31a0:	movwcc	r4, #18972	; 0x4a1c
    31a4:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    31a8:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    31ac:	qsuble	r4, r1, sl
    31b0:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    31b4:	pop	{r1, ip, sp, pc}
    31b8:	stfccd	f0, [r1], {240}	; 0xf0
    31bc:	bcs	298eac <strspn@plt+0x297848>
    31c0:	ldrpl	fp, [fp, #-3848]!	; 0xfffff0f8
    31c4:	ldmdbmi	r6, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    31c8:	andcs	r2, r0, r5, lsl #4
    31cc:			; <UNDEFINED> instruction: 0xf7fe4479
    31d0:	strtmi	lr, [r1], -sl, asr #17
    31d4:	stmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    31d8:	ldmdbmi	r2, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    31dc:	andcs	r2, r0, r5, lsl #4
    31e0:			; <UNDEFINED> instruction: 0xf7fe4479
    31e4:	ldrtmi	lr, [r1], -r0, asr #17
    31e8:	ldmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    31ec:	stmdbmi	lr, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    31f0:			; <UNDEFINED> instruction: 0xf8c52205
    31f4:	andcs	r8, r0, r0
    31f8:			; <UNDEFINED> instruction: 0xf7fe4479
    31fc:			; <UNDEFINED> instruction: 0x4631e8b4
    3200:	stmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3204:			; <UNDEFINED> instruction: 0xf7fee7c9
    3208:	svclt	0x0000e8bc
    320c:	andeq	r3, r1, sl, lsr #26
    3210:	andeq	r1, r0, ip, asr pc
    3214:	andeq	r0, r0, r0, ror r1
    3218:	andeq	r1, r0, ip, asr #30
    321c:	andeq	r3, r1, r0, asr #25
    3220:	andeq	r1, r0, r4, ror #29
    3224:	strdeq	r1, [r0], -r0
    3228:	andeq	r1, r0, r8, asr #29
    322c:			; <UNDEFINED> instruction: 0x461fb5f8
    3230:	strmi	r6, [ip], -r3, lsl #16
    3234:	ldrmi	r4, [r5], -sl, lsl #28
    3238:	smclt	13390	; 0x344e
    323c:	andvs	r2, r2, r0, lsl #4
    3240:	ldrtmi	r4, [r8], -r8, lsl #20
    3244:	ldmdavs	r9, {r0, r1, r4, r5, r7, fp, ip, lr}
    3248:	stmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    324c:	b	8dd2e0 <strspn@plt+0x8dbc7c>
    3250:	eorvs	r0, r3, r5, lsl #6
    3254:	strdcs	fp, [ip], -r8	; <UNPREDICTABLE>
    3258:	ldmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    325c:	svclt	0x0000e7f0
    3260:	andeq	r3, r1, ip, lsr #24
    3264:	andeq	r0, r0, r4, lsl #3
    3268:	ldmdami	r1, {r4, r8, fp, lr}
    326c:	ldrbtmi	fp, [r9], #-1336	; 0xfffffac8
    3270:			; <UNDEFINED> instruction: 0xf7fe4478
    3274:			; <UNDEFINED> instruction: 0xb190e9b6
    3278:	strmi	r4, [r4], -lr, lsl #26
    327c:	ldrbtmi	r4, [sp], #-2318	; 0xfffff6f2
    3280:			; <UNDEFINED> instruction: 0x462a4479
    3284:	ldmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3288:	strtmi	r4, [r0], -r3, lsl #12
    328c:			; <UNDEFINED> instruction: 0xf7fe461c
    3290:			; <UNDEFINED> instruction: 0x2c01e966
    3294:	eorcs	fp, r5, r6, lsl pc
    3298:	eorvs	r6, r8, r8, lsr #16
    329c:	blmi	1f2784 <strspn@plt+0x1f1120>
    32a0:	ldrmi	r2, [r0], -r5, lsr #4
    32a4:	andsvs	r4, sl, fp, ror r4
    32a8:	svclt	0x0000bd38
    32ac:	andeq	r2, r0, sl, ror #3
    32b0:	andeq	r1, r0, r8, ror lr
    32b4:	andeq	r3, r1, r6, lsl #27
    32b8:	andeq	r1, r0, r4, lsr #29
    32bc:	andeq	r3, r1, r0, ror #26
    32c0:	push	{r0, r2, r4, r5, r8, r9, fp, lr}
    32c4:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    32c8:	strmi	fp, [r1], r5, lsl #1
    32cc:	pkhbtmi	r6, r8, lr, lsl #16
    32d0:	subsle	r1, fp, r3, ror ip
    32d4:	blle	174eadc <strspn@plt+0x174d478>
    32d8:	ldrdlt	pc, [r0], #143	; 0x8f
    32dc:			; <UNDEFINED> instruction: 0xf8df2700
    32e0:			; <UNDEFINED> instruction: 0xf108a0c0
    32e4:	ldrbtmi	r3, [fp], #1535	; 0x5ff
    32e8:	ldrbtmi	r4, [sl], #1596	; 0x63c
    32ec:	stmdale	r9, {r0, r1, r2, r3, r8, sl, fp, sp}
    32f0:			; <UNDEFINED> instruction: 0xf005e8df
    32f4:	smladne	r8, r7, r7, r1
    32f8:	strne	r0, [r8, -r8, lsl #16]
    32fc:	stmdaeq	r8, {r3, fp}
    3300:	cdpcs	8, 0, cr0, cr8, cr8, {0}
    3304:	ldrbmi	r2, [r1], -r5, lsl #4
    3308:			; <UNDEFINED> instruction: 0xf7fe2000
    330c:			; <UNDEFINED> instruction: 0xf7fee82c
    3310:	cmplt	r4, #13238272	; 0xca0000
    3314:	adcsmi	r3, r4, #16777216	; 0x1000000
    3318:	ldrtmi	sp, [r8], -r8, ror #27
    331c:	pop	{r0, r2, ip, sp, pc}
    3320:	qsub8mi	r8, r1, r0
    3324:			; <UNDEFINED> instruction: 0xf7fe4640
    3328:	svceq	0x00c3e962
    332c:	svclt	0x00182c00
    3330:	ldmiblt	r3, {r8, r9, sp}^
    3334:	mvnle	r2, r1, lsl #16
    3338:			; <UNDEFINED> instruction: 0xf7fe4620
    333c:	strmi	lr, [r3], -lr, lsl #16
    3340:	strhlt	fp, [fp, #151]!	; 0x97
    3344:			; <UNDEFINED> instruction: 0x46494618
    3348:	stmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    334c:	strb	r3, [r1, r1, lsl #14]!
    3350:	strtmi	r2, [r2], -r0, lsl #6
    3354:	mrscs	r9, SP_irq
    3358:			; <UNDEFINED> instruction: 0xf7fe202f
    335c:	svceq	0x00c3e8e2
    3360:	svclt	0x00182c00
    3364:	blcs	bf6c <strspn@plt+0xa908>
    3368:			; <UNDEFINED> instruction: 0xf04fd0e4
    336c:			; <UNDEFINED> instruction: 0xe7d437ff
    3370:	strbmi	r9, [r9], -r3
    3374:			; <UNDEFINED> instruction: 0xf7fe202c
    3378:	blls	fd7d8 <strspn@plt+0xfc174>
    337c:	mvnle	r2, r0, lsl #22
    3380:	ldrbmi	r4, [r9], -r2, lsr #12
    3384:			; <UNDEFINED> instruction: 0xf7fe2001
    3388:	ldrb	lr, [pc, r6, asr #17]
    338c:			; <UNDEFINED> instruction: 0xff6cf7ff
    3390:	ldr	r4, [pc, r6, lsl #12]
    3394:	strb	r2, [r0, r0, lsl #14]
    3398:	andeq	r3, r1, lr, lsr sp
    339c:	andeq	r1, r0, sl, lsr lr
    33a0:	andeq	r1, r0, lr, lsl lr
    33a4:			; <UNDEFINED> instruction: 0x4604b510
    33a8:	andcs	r4, r2, r1, lsr #12
    33ac:	ldmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    33b0:	vldrlt.16	s22, [r0, #-0]	; <UNPREDICTABLE>
    33b4:	strtmi	r2, [r2], -r1, lsl #2
    33b8:	pop	{r3, r9, sl, lr}
    33bc:			; <UNDEFINED> instruction: 0xf7fd4010
    33c0:	svclt	0x0000bffd
    33c4:	ldrlt	r2, [r0, #-2320]	; 0xfffff6f0
    33c8:	andle	fp, sp, r2, lsl #1
    33cc:			; <UNDEFINED> instruction: 0xf0331f0b
    33d0:	andsle	r0, r6, r4, lsl #6
    33d4:	andcs	r4, r5, #212992	; 0x34000
    33d8:	ldrbtmi	r2, [r9], #-0
    33dc:	svc	0x00c2f7fd
    33e0:	andcs	r4, r1, r1, lsl #12
    33e4:	stmia	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    33e8:			; <UNDEFINED> instruction: 0xf04f2801
    33ec:			; <UNDEFINED> instruction: 0xf04f0300
    33f0:	movwls	r0, #47	; 0x2f
    33f4:	tstcs	r2, ip, lsl #30
    33f8:			; <UNDEFINED> instruction: 0xf7fe2103
    33fc:	mullt	r2, r2, r8
    3400:	andlt	fp, r2, r0, lsl sp
    3404:			; <UNDEFINED> instruction: 0x4010e8bd
    3408:	svclt	0x00d8f7fd
    340c:	andeq	r1, r0, lr, asr #26
    3410:	blmi	1315d44 <strspn@plt+0x13146e0>
    3414:	push	{r1, r3, r4, r5, r6, sl, lr}
    3418:			; <UNDEFINED> instruction: 0x46064ff0
    341c:	ldrdlt	r5, [r5], r3
    3420:	svcmi	0x00494608
    3424:	movwls	r6, #14363	; 0x381b
    3428:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    342c:	mcr2	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    3430:			; <UNDEFINED> instruction: 0x9118f8df
    3434:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    3438:			; <UNDEFINED> instruction: 0xa114f8df
    343c:	ldrbtmi	r4, [r9], #1151	; 0x47f
    3440:	strdls	r4, [r1], -sl
    3444:			; <UNDEFINED> instruction: 0x46404639
    3448:	svc	0x00f0f7fd
    344c:			; <UNDEFINED> instruction: 0xf990b1f8
    3450:	blcs	acf458 <strspn@plt+0xacddf4>
    3454:	blcs	b77540 <strspn@plt+0xb75edc>
    3458:	strcs	sp, [r0, #-348]	; 0xfffffea4
    345c:	bleq	7f864 <strspn@plt+0x7e200>
    3460:	ldrbmi	r4, [r8], -r9, asr #12
    3464:	svc	0x000af7fd
    3468:	mvnslt	r4, r4, lsl #12
    346c:			; <UNDEFINED> instruction: 0xf7fd4658
    3470:	stmdacs	r0, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    3474:	andls	r4, r2, r2, lsl #12
    3478:	ldrtmi	sp, [r1], -r9, lsr #22
    347c:			; <UNDEFINED> instruction: 0xf7ff4628
    3480:	ldrtmi	pc, [r9], -r1, lsr #31	; <UNPREDICTABLE>
    3484:			; <UNDEFINED> instruction: 0xf7fd4640
    3488:	stmdacs	r0, {r1, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    348c:	stmdals	r1, {r0, r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
    3490:	svc	0x002af7fd
    3494:	blmi	ad5d58 <strspn@plt+0xad46f4>
    3498:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    349c:	blls	dd50c <strspn@plt+0xdbea8>
    34a0:	qdaddle	r4, sl, fp
    34a4:	pop	{r0, r2, ip, sp, pc}
    34a8:	blmi	ae7470 <strspn@plt+0xae5e0c>
    34ac:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    34b0:	eorle	r1, r8, r2, asr #24
    34b4:	ldcle	8, cr2, [r7], #-148	; 0xffffff6c
    34b8:	ldrtmi	r4, [r1], -r2, lsr #12
    34bc:	strtmi	r3, [r8], -r1, lsl #8
    34c0:			; <UNDEFINED> instruction: 0xff80f7ff
    34c4:	mvnsle	r2, r6, lsr #24
    34c8:	strcs	lr, [r1, #-1980]	; 0xfffff844
    34cc:	bge	bd3ec <strspn@plt+0xbbd88>
    34d0:			; <UNDEFINED> instruction: 0x46584651
    34d4:	stmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    34d8:	tstle	r9, r1, lsl #16
    34dc:	bcs	29cec <strspn@plt+0x28688>
    34e0:	blmi	7ba100 <strspn@plt+0x7b8a9c>
    34e4:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    34e8:	andle	r1, pc, r3, asr #24
    34ec:	ble	ff113f34 <strspn@plt+0xff1128d0>
    34f0:	andcs	r4, r5, #442368	; 0x6c000
    34f4:	ldrbtmi	r2, [r9], #-0
    34f8:	svc	0x0034f7fd
    34fc:			; <UNDEFINED> instruction: 0x4601465a
    3500:			; <UNDEFINED> instruction: 0xf7fe2001
    3504:			; <UNDEFINED> instruction: 0xf7ffe83e
    3508:	ldrb	pc, [r3, pc, lsr #29]	; <UNPREDICTABLE>
    350c:	mcr2	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    3510:	strb	r9, [fp, r2, lsl #20]!
    3514:	andcs	r4, r5, #311296	; 0x4c000
    3518:	ldrbtmi	r2, [r9], #-0
    351c:	svc	0x0022f7fd
    3520:	andcs	r4, r1, r1, lsl #12
    3524:	stmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3528:	andcs	r4, r5, #245760	; 0x3c000
    352c:	ldrbtmi	r2, [r9], #-0
    3530:	svc	0x0018f7fd
    3534:	rsbscs	r4, pc, r1, lsl #12
    3538:	stmda	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    353c:	svc	0x0020f7fd
    3540:	andeq	r3, r1, r0, asr sl
    3544:	andeq	r0, r0, r0, ror r1
    3548:	andeq	r1, r0, r0, ror #26
    354c:	andeq	r1, r0, lr, lsl sp
    3550:	andeq	r1, r0, r0, ror #25
    3554:	andeq	r3, r1, ip, asr #19
    3558:	andeq	r3, r1, r8, asr fp
    355c:	andeq	r3, r1, r0, lsr #22
    3560:	andeq	r1, r0, lr, lsl #25
    3564:	andeq	r1, r0, sl, lsr #24
    3568:	andeq	r1, r0, r2, lsr ip
    356c:	andcs	fp, r1, #16, 10	; 0x4000000
    3570:			; <UNDEFINED> instruction: 0xf7fd4604
    3574:	stmdblt	r0, {r1, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    3578:	stmdbmi	r5, {r4, r8, sl, fp, ip, sp, pc}
    357c:	andcs	r2, r0, r5, lsl #4
    3580:			; <UNDEFINED> instruction: 0xf7fd4479
    3584:			; <UNDEFINED> instruction: 0x4622eef0
    3588:	andcs	r4, r1, r1, lsl #12
    358c:	svc	0x0010f7fd
    3590:	andeq	r1, r0, r0, lsr #24
    3594:			; <UNDEFINED> instruction: 0x460eb570
    3598:			; <UNDEFINED> instruction: 0x460468b2
    359c:			; <UNDEFINED> instruction: 0x462568f3
    35a0:	stmdavs	r9, {r3, fp, sp, lr}^
    35a4:	ldmdbvs	r0!, {r0, r1, r2, r3, r8, sl, lr, pc}
    35a8:	ldmibvs	r2!, {r0, r4, r5, r6, r8, fp, sp, lr}
    35ac:	stmdavs	r0!, {r0, r1, r2, r8, sl, lr, pc}
    35b0:			; <UNDEFINED> instruction: 0xf7fdb110
    35b4:	mvnslt	lr, r0, ror #29
    35b8:	eorvs	r6, r0, r3, ror #16
    35bc:	ldrmi	fp, [r8], -r3, lsr #2
    35c0:	mrc	7, 6, APSR_nzcv, cr8, cr13, {7}
    35c4:	lslslt	r4, r3, #12
    35c8:	rsbvs	r6, r3, r0, lsr #18
    35cc:			; <UNDEFINED> instruction: 0xf7fdb110
    35d0:	ldrdlt	lr, [r0, r2]
    35d4:			; <UNDEFINED> instruction: 0x61206963
    35d8:	ldrmi	fp, [r8], -r3, lsr #2
    35dc:	mcr	7, 6, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    35e0:	cmplt	r0, r3, lsl #12
    35e4:	cmnvs	r3, r0, lsr #19
    35e8:			; <UNDEFINED> instruction: 0xf7fdb110
    35ec:	tstlt	r0, r4, asr #29
    35f0:	strtmi	r6, [r0], -r0, lsr #3
    35f4:	stmdbmi	r2, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    35f8:	ldrbtmi	r2, [r9], #-1
    35fc:	mrc	7, 6, APSR_nzcv, cr8, cr13, {7}
    3600:	andeq	r1, r0, r6, lsl #21
    3604:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    3608:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    360c:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3610:			; <UNDEFINED> instruction: 0xf7fd4620
    3614:	strmi	lr, [r7], -r8, ror #29
    3618:			; <UNDEFINED> instruction: 0xf7fd4620
    361c:			; <UNDEFINED> instruction: 0x4606ee72
    3620:			; <UNDEFINED> instruction: 0xf7fd4620
    3624:			; <UNDEFINED> instruction: 0x4604ef9c
    3628:			; <UNDEFINED> instruction: 0xb128bb66
    362c:	svc	0x0040f7fd
    3630:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    3634:	tstle	r7, r9, lsl #22
    3638:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    363c:			; <UNDEFINED> instruction: 0x4620681c
    3640:	mrc	7, 6, APSR_nzcv, cr0, cr13, {7}
    3644:	strtmi	r4, [r0], -r6, lsl #12
    3648:	mrc	7, 2, APSR_nzcv, cr10, cr13, {7}
    364c:	strtmi	r4, [r0], -r5, lsl #12
    3650:	svc	0x0084f7fd
    3654:	bllt	f54e6c <strspn@plt+0xf53808>
    3658:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    365c:	svc	0x0028f7fd
    3660:	blcs	25d674 <strspn@plt+0x25c010>
    3664:	ldfltp	f5, [r8, #44]!	; 0x2c
    3668:	rscle	r2, r5, r0, lsr #22
    366c:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    3670:	andcs	r2, r0, r5, lsl #4
    3674:			; <UNDEFINED> instruction: 0xf7fd4479
    3678:			; <UNDEFINED> instruction: 0xf7fdee76
    367c:	andcs	lr, r1, lr, lsl #31
    3680:	mcr	7, 2, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3684:	svc	0x0014f7fd
    3688:	stccs	8, cr6, [r0], {3}
    368c:	blcs	837e44 <strspn@plt+0x8367e0>
    3690:	andvs	fp, r4, r8, lsl pc
    3694:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    3698:	andcs	r2, r0, r5, lsl #4
    369c:			; <UNDEFINED> instruction: 0xf7fd4479
    36a0:			; <UNDEFINED> instruction: 0xf7fdee62
    36a4:	strb	lr, [sl, r0, lsl #30]!
    36a8:	mvnle	r2, r0, lsl #16
    36ac:	svc	0x0000f7fd
    36b0:	blcs	81d6c4 <strspn@plt+0x81c060>
    36b4:	andvs	fp, r4, r8, lsl pc
    36b8:	svclt	0x0000e7e1
    36bc:	andeq	r3, r1, sl, asr r8
    36c0:	andeq	r0, r0, r4, lsl #3
    36c4:	andeq	r0, r0, r8, ror r1
    36c8:	andeq	r1, r0, r8, asr fp
    36cc:	andeq	r1, r0, r0, lsr fp
    36d0:	andvs	r2, fp, r0, lsl #6
    36d4:			; <UNDEFINED> instruction: 0xb328b410
    36d8:	mulmi	r0, r0, r9
    36dc:	tstle	ip, pc, lsr #24
    36e0:	mulcc	r1, r0, r9
    36e4:	andcc	r4, r1, r4, lsl #12
    36e8:	rscsle	r2, r9, pc, lsr #22
    36ec:	andvs	r2, fp, r1, lsl #6
    36f0:	mulcc	r1, r4, r9
    36f4:	svclt	0x00182b2f
    36f8:	andle	r2, sl, r0, lsl #22
    36fc:			; <UNDEFINED> instruction: 0xf1c04603
    3700:	ldmdane	sl, {r1}
    3704:			; <UNDEFINED> instruction: 0xf913600a
    3708:	bcs	f314 <strspn@plt+0xdcb0>
    370c:	bcs	bf3374 <strspn@plt+0xbf1d10>
    3710:			; <UNDEFINED> instruction: 0x4620d1f7
    3714:	blmi	141890 <strspn@plt+0x14022c>
    3718:	stccs	7, cr4, [r0], {112}	; 0x70
    371c:			; <UNDEFINED> instruction: 0x4604d0f9
    3720:	strb	r3, [r3, r1]!
    3724:	ldrb	r4, [r4, r4, lsl #12]!
    3728:			; <UNDEFINED> instruction: 0x460eb570
    372c:	mulne	r0, r0, r9
    3730:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    3734:	cmplt	r1, r8, lsl #12
    3738:			; <UNDEFINED> instruction: 0x4630295c
    373c:			; <UNDEFINED> instruction: 0xf7fdd008
    3740:	ldmdblt	r8!, {r1, r2, r5, r7, r9, sl, fp, sp, lr, pc}^
    3744:	strpl	r3, [r9, -r1, lsl #8]!
    3748:	stmdbcs	r0, {r5, r9, sl, lr}
    374c:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    3750:			; <UNDEFINED> instruction: 0xf993192b
    3754:			; <UNDEFINED> instruction: 0xb12b3001
    3758:	strpl	r3, [r9, -r2, lsl #8]!
    375c:	stmdbcs	r0, {r5, r9, sl, lr}
    3760:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    3764:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    3768:	mvnsmi	lr, sp, lsr #18
    376c:	bmi	8d4fcc <strspn@plt+0x8d3968>
    3770:	blmi	8ef980 <strspn@plt+0x8ee31c>
    3774:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    3778:	strmi	r4, [r8], r4, lsl #12
    377c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3780:			; <UNDEFINED> instruction: 0xf04f9301
    3784:	strls	r0, [r0, -r0, lsl #6]
    3788:	mrc	7, 4, APSR_nzcv, cr2, cr13, {7}
    378c:	tstlt	r4, r7
    3790:	mulcc	r0, r4, r9
    3794:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    3798:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    379c:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    37a0:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    37a4:	mcr	7, 7, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    37a8:	ldrtmi	r4, [fp], -r5, lsl #12
    37ac:			; <UNDEFINED> instruction: 0x46694632
    37b0:			; <UNDEFINED> instruction: 0xf7fd4620
    37b4:	stmdavs	fp!, {r1, r2, r6, r7, r8, sl, fp, sp, lr, pc}
    37b8:	blls	31e0c <strspn@plt+0x307a8>
    37bc:	rscle	r4, sl, r3, lsr #5
    37c0:			; <UNDEFINED> instruction: 0xf993b11b
    37c4:	blcs	f7cc <strspn@plt+0xe168>
    37c8:	bmi	437f64 <strspn@plt+0x436900>
    37cc:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    37d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    37d4:	subsmi	r9, sl, r1, lsl #22
    37d8:	andlt	sp, r2, sp, lsl #2
    37dc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    37e0:	blcs	896014 <strspn@plt+0x8949b0>
    37e4:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    37e8:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    37ec:	strbmi	r4, [r2], -r3, lsr #12
    37f0:			; <UNDEFINED> instruction: 0xf7fd4479
    37f4:			; <UNDEFINED> instruction: 0xf7fdedde
    37f8:	svclt	0x0000edc4
    37fc:	andeq	r3, r1, lr, ror #13
    3800:	andeq	r0, r0, r0, ror r1
    3804:	andeq	r3, r1, sl, ror #16
    3808:	andeq	r2, r0, ip, asr #24
    380c:	muleq	r1, r6, r6
    3810:	andeq	r3, r1, r4, lsr #16
    3814:	strdeq	r2, [r0], -ip
    3818:	addlt	fp, r3, r0, lsl #10
    381c:	tstls	r0, r7, lsl #24
    3820:			; <UNDEFINED> instruction: 0xf7fd9001
    3824:	ldrbtmi	lr, [ip], #-3654	; 0xfffff1ba
    3828:	ldmib	sp, {r1, r5, r8, sp}^
    382c:	andvs	r2, r1, r0, lsl #6
    3830:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    3834:			; <UNDEFINED> instruction: 0xf7fd4479
    3838:	svclt	0x0000edbc
    383c:	andeq	r3, r1, r2, ror #15
    3840:			; <UNDEFINED> instruction: 0x00002bb8
    3844:			; <UNDEFINED> instruction: 0x4604b538
    3848:			; <UNDEFINED> instruction: 0xf7ff460d
    384c:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3850:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    3854:	lfmlt	f5, 1, [r8, #-0]
    3858:	strtmi	r4, [r0], -r9, lsr #12
    385c:			; <UNDEFINED> instruction: 0xffdcf7ff
    3860:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    3864:			; <UNDEFINED> instruction: 0x47706018
    3868:	andeq	r3, r1, r6, lsr #15
    386c:	svcmi	0x00f0e92d
    3870:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    3874:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    3878:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    387c:			; <UNDEFINED> instruction: 0xf8df2500
    3880:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    3884:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    3888:	movwls	r6, #55323	; 0xd81b
    388c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3890:	strmi	lr, [r0, #-2505]	; 0xfffff637
    3894:	strmi	r9, [r5], -r2, lsl #4
    3898:	mcr	7, 0, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    389c:	stccs	6, cr4, [r0, #-16]
    38a0:	adchi	pc, r9, r0
    38a4:	mulvs	r0, r5, r9
    38a8:			; <UNDEFINED> instruction: 0xf0002e00
    38ac:			; <UNDEFINED> instruction: 0xf7fd80a4
    38b0:			; <UNDEFINED> instruction: 0x462aedd0
    38b4:	strmi	r6, [r2], r1, lsl #16
    38b8:			; <UNDEFINED> instruction: 0xf912e001
    38bc:	rscslt	r6, r3, #1, 30
    38c0:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    38c4:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    38c8:	mcrcs	1, 1, sp, cr13, cr7, {7}
    38cc:	addshi	pc, r3, r0
    38d0:	bleq	c3fd0c <strspn@plt+0xc3e6a8>
    38d4:	ldrmi	r4, [sl], -r8, lsr #12
    38d8:	ldrbmi	r6, [r9], -r3, lsr #32
    38dc:			; <UNDEFINED> instruction: 0xf7fd930c
    38e0:	mcrls	13, 0, lr, cr12, cr0, {1}
    38e4:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    38e8:	smlabteq	r0, sp, r9, lr
    38ec:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    38f0:			; <UNDEFINED> instruction: 0xf0402d00
    38f4:	mcrcs	0, 0, r8, cr0, cr3, {4}
    38f8:	tsthi	r6, r0	; <UNPREDICTABLE>
    38fc:	mulpl	r0, r6, r9
    3900:			; <UNDEFINED> instruction: 0xf0002d00
    3904:	andcs	r8, r0, #12, 2
    3908:	cdp	3, 0, cr2, cr8, cr0, {0}
    390c:			; <UNDEFINED> instruction: 0x4657ba10
    3910:	andsls	pc, r8, sp, asr #17
    3914:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3918:			; <UNDEFINED> instruction: 0x469246b1
    391c:			; <UNDEFINED> instruction: 0xf999469b
    3920:	bcs	1a4b92c <strspn@plt+0x1a4a2c8>
    3924:	addhi	pc, sp, r0
    3928:	msreq	CPSR_, r2, lsr #32
    392c:			; <UNDEFINED> instruction: 0xf0402942
    3930:			; <UNDEFINED> instruction: 0xf99980e9
    3934:	bcs	b944 <strspn@plt+0xa2e0>
    3938:	bicshi	pc, r3, r0
    393c:	mrc	7, 1, APSR_nzcv, cr14, cr13, {7}
    3940:	subsle	r2, r8, r0, lsl #16
    3944:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    3948:			; <UNDEFINED> instruction: 0x4630d055
    394c:	ldc	7, cr15, [r2, #1012]	; 0x3f4
    3950:	movweq	lr, #47706	; 0xba5a
    3954:	cmple	lr, r5, lsl #12
    3958:	mulne	r0, r9, r9
    395c:	suble	r2, sl, r0, lsl #18
    3960:			; <UNDEFINED> instruction: 0x462a4630
    3964:			; <UNDEFINED> instruction: 0xf7fd4649
    3968:	stmdacs	r0, {r1, r3, r4, r6, r9, sl, fp, sp, lr, pc}
    396c:			; <UNDEFINED> instruction: 0xf919d143
    3970:	strbmi	ip, [sp], #-5
    3974:	svceq	0x0030f1bc
    3978:			; <UNDEFINED> instruction: 0xf108d10a
    397c:	bl	fea05988 <strspn@plt+0xfea04324>
    3980:	bl	14459c <strspn@plt+0x142f38>
    3984:			; <UNDEFINED> instruction: 0xf9150803
    3988:			; <UNDEFINED> instruction: 0xf1bccf01
    398c:	rscsle	r0, r8, r0, lsr pc
    3990:			; <UNDEFINED> instruction: 0xf833683b
    3994:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    3998:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    399c:	ldrle	r4, [lr, #1705]!	; 0x6a9
    39a0:	strtmi	r2, [r8], -r0, lsl #6
    39a4:	bne	43f20c <strspn@plt+0x43dba8>
    39a8:	eorvs	r4, r3, sl, lsl r6
    39ac:			; <UNDEFINED> instruction: 0xf7fd930c
    39b0:			; <UNDEFINED> instruction: 0xf8ddecc8
    39b4:	strmi	r9, [r9, #48]!	; 0x30
    39b8:	strmi	r6, [r2], r5, lsr #16
    39bc:			; <UNDEFINED> instruction: 0xf000468b
    39c0:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    39c4:	adchi	pc, r6, r0
    39c8:	mvnscc	pc, #16, 2
    39cc:			; <UNDEFINED> instruction: 0xf1419304
    39d0:	movwls	r3, #21503	; 0x53ff
    39d4:	ldrdeq	lr, [r4, -sp]
    39d8:	mvnscc	pc, #79	; 0x4f
    39dc:	andeq	pc, r2, #111	; 0x6f
    39e0:	svclt	0x0008428b
    39e4:			; <UNDEFINED> instruction: 0xd3274282
    39e8:	svceq	0x0000f1b9
    39ec:			; <UNDEFINED> instruction: 0xf999d003
    39f0:	bcs	b9f8 <strspn@plt+0xa394>
    39f4:	tstcs	r6, #-1073741788	; 0xc0000024
    39f8:	ldreq	pc, [r5, #-111]	; 0xffffff91
    39fc:	bmi	ff49ba90 <strspn@plt+0xff49a42c>
    3a00:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    3a04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3a08:	subsmi	r9, sl, sp, lsl #22
    3a0c:	orrshi	pc, r6, r0, asr #32
    3a10:	andlt	r4, pc, r8, lsr #12
    3a14:	blhi	bed10 <strspn@plt+0xbd6ac>
    3a18:	svchi	0x00f0e8bd
    3a1c:			; <UNDEFINED> instruction: 0xf1109b01
    3a20:			; <UNDEFINED> instruction: 0xf04f37ff
    3a24:			; <UNDEFINED> instruction: 0xf06f31ff
    3a28:			; <UNDEFINED> instruction: 0xf1430002
    3a2c:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    3a30:	adcsmi	fp, r8, #8, 30
    3a34:	svcge	0x005ff4bf
    3a38:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    3a3c:	rsbmi	sp, fp, #913408	; 0xdf000
    3a40:			; <UNDEFINED> instruction: 0xf999e7dc
    3a44:			; <UNDEFINED> instruction: 0xf0222002
    3a48:	bcs	10842d0 <strspn@plt+0x1082c6c>
    3a4c:	svcge	0x0076f47f
    3a50:	mulcs	r3, r9, r9
    3a54:			; <UNDEFINED> instruction: 0xf47f2a00
    3a58:			; <UNDEFINED> instruction: 0x464eaf71
    3a5c:	orrvs	pc, r0, #1325400064	; 0x4f000000
    3a60:			; <UNDEFINED> instruction: 0x9018f8dd
    3a64:	blge	13e1a0 <strspn@plt+0x13cb3c>
    3a68:	ldcmi	3, cr9, [r8, #24]!
    3a6c:	mulne	r0, r6, r9
    3a70:			; <UNDEFINED> instruction: 0x4628447d
    3a74:			; <UNDEFINED> instruction: 0xf7fd9109
    3a78:	stmdbls	r9, {r1, r3, r8, sl, fp, sp, lr, pc}
    3a7c:			; <UNDEFINED> instruction: 0xf0002800
    3a80:	blne	10e3f6c <strspn@plt+0x10e2908>
    3a84:			; <UNDEFINED> instruction: 0xf1039309
    3a88:			; <UNDEFINED> instruction: 0xf1be0e01
    3a8c:			; <UNDEFINED> instruction: 0xf0000f00
    3a90:	blls	1a3fc0 <strspn@plt+0x1a295c>
    3a94:	mrscs	r2, (UNDEF: 0)
    3a98:	blvc	ff8fe3dc <strspn@plt+0xff8fcd78>
    3a9c:	blls	5550c <strspn@plt+0x53ea8>
    3aa0:			; <UNDEFINED> instruction: 0xf0402b00
    3aa4:	b	1423f6c <strspn@plt+0x1422908>
    3aa8:	cmple	r7, r1, lsl #6
    3aac:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    3ab0:	rdfnee	f0, f5, f0
    3ab4:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    3ab8:	and	r4, r4, ip, lsr #13
    3abc:	movweq	lr, #23124	; 0x5a54
    3ac0:	ldfccp	f7, [pc], #48	; 3af8 <strspn@plt+0x2494>
    3ac4:	blx	37fa6 <strspn@plt+0x36942>
    3ac8:			; <UNDEFINED> instruction: 0xf1bcf20b
    3acc:	blx	293ad2 <strspn@plt+0x29246e>
    3ad0:	blx	fe80c2de <strspn@plt+0xfe80ac7a>
    3ad4:	strmi	r0, [sl], #-266	; 0xfffffef6
    3ad8:			; <UNDEFINED> instruction: 0xf0004611
    3adc:	strcs	r8, [r0], #-252	; 0xffffff04
    3ae0:	bcs	cee8 <strspn@plt+0xb884>
    3ae4:	blx	fe837e96 <strspn@plt+0xfe836832>
    3ae8:			; <UNDEFINED> instruction: 0xf04f670a
    3aec:	blx	fea872f6 <strspn@plt+0xfea85c92>
    3af0:	ldrtmi	r2, [lr], -r2, lsl #6
    3af4:	bl	10ca154 <strspn@plt+0x10c8af0>
    3af8:	blcs	4738 <strspn@plt+0x30d4>
    3afc:	strcs	sp, [r1], #-222	; 0xffffff22
    3b00:	ldrb	r2, [fp, r0, lsl #10]
    3b04:			; <UNDEFINED> instruction: 0xf47f2a00
    3b08:			; <UNDEFINED> instruction: 0xe7a6af19
    3b0c:			; <UNDEFINED> instruction: 0xf43f2d00
    3b10:			; <UNDEFINED> instruction: 0xe791af72
    3b14:	movweq	lr, #47706	; 0xba5a
    3b18:	svcge	0x0066f47f
    3b1c:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    3b20:	stmib	r9, {sl, ip, sp}^
    3b24:	strb	r3, [sl, -r0, lsl #8]!
    3b28:	strcc	lr, [r0], #-2525	; 0xfffff623
    3b2c:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    3b30:	strb	r3, [r4, -r0, lsl #8]!
    3b34:			; <UNDEFINED> instruction: 0x4e0ae9dd
    3b38:	smlabteq	r0, sp, r9, lr
    3b3c:	streq	pc, [r1, #-111]!	; 0xffffff91
    3b40:	tstlt	r3, r2, lsl #22
    3b44:			; <UNDEFINED> instruction: 0xf8c39b02
    3b48:	ldmib	sp, {sp, lr, pc}^
    3b4c:	strmi	r1, [fp], -r4, lsl #4
    3b50:	svclt	0x00144313
    3b54:	movwcs	r2, #769	; 0x301
    3b58:	svceq	0x0000f1be
    3b5c:	movwcs	fp, #3848	; 0xf08
    3b60:			; <UNDEFINED> instruction: 0xf0002b00
    3b64:	blls	263e38 <strspn@plt+0x2627d4>
    3b68:			; <UNDEFINED> instruction: 0xf8cd2001
    3b6c:	tstcs	r0, r4, lsr #32
    3b70:	ldfccp	f7, [pc], #12	; 3b84 <strspn@plt+0x2520>
    3b74:	strtmi	r9, [r8], r6, lsl #22
    3b78:	b	13e8b88 <strspn@plt+0x13e7524>
    3b7c:	ldrmi	r7, [sl], r3, ror #23
    3b80:	b	153bb98 <strspn@plt+0x153a534>
    3b84:			; <UNDEFINED> instruction: 0xf10c0305
    3b88:			; <UNDEFINED> instruction: 0xd11d3cff
    3b8c:	vqdmulh.s<illegal width 8>	d15, d11, d0
    3b90:	svccc	0x00fff1bc
    3b94:	andcs	pc, r1, #10240	; 0x2800
    3b98:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    3b9c:	ldrmi	r4, [r1], -sl, lsl #8
    3ba0:	strcs	sp, [r0], #-18	; 0xffffffee
    3ba4:	bcs	cfac <strspn@plt+0xb948>
    3ba8:	blx	fe837f5e <strspn@plt+0xfe8368fa>
    3bac:			; <UNDEFINED> instruction: 0xf04f670a
    3bb0:	blx	fea873ba <strspn@plt+0xfea85d56>
    3bb4:	ldrtmi	r2, [lr], -r2, lsl #6
    3bb8:	bl	10ca218 <strspn@plt+0x10c8bb4>
    3bbc:	blcs	47fc <strspn@plt+0x3198>
    3bc0:	strcs	sp, [r1], #-223	; 0xffffff21
    3bc4:	ldrb	r2, [ip, r0, lsl #10]
    3bc8:	smlabteq	r6, sp, r9, lr
    3bcc:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    3bd0:			; <UNDEFINED> instruction: 0xf04f0104
    3bd4:			; <UNDEFINED> instruction: 0x9c020a0a
    3bd8:	bleq	3fd1c <strspn@plt+0x3e6b8>
    3bdc:			; <UNDEFINED> instruction: 0xf8dd2900
    3be0:	svclt	0x00088024
    3be4:	tstle	r1, #720896	; 0xb0000
    3be8:	movweq	lr, #43802	; 0xab1a
    3bec:	andeq	lr, fp, #76800	; 0x12c00
    3bf0:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    3bf4:	movweq	lr, #43795	; 0xab13
    3bf8:	andeq	lr, fp, #67584	; 0x10800
    3bfc:	beq	fe850 <strspn@plt+0xfd1ec>
    3c00:	bleq	be910 <strspn@plt+0xbd2ac>
    3c04:	svclt	0x0008458b
    3c08:	mvnle	r4, #545259520	; 0x20800000
    3c0c:	svceq	0x0000f1b8
    3c10:	tstcs	r0, r2, lsl r0
    3c14:	movweq	lr, #43802	; 0xab1a
    3c18:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    3c1c:	andeq	lr, fp, #76800	; 0x12c00
    3c20:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    3c24:	movweq	lr, #43795	; 0xab13
    3c28:	andeq	lr, fp, #67584	; 0x10800
    3c2c:	beq	fe880 <strspn@plt+0xfd21c>
    3c30:	bleq	be940 <strspn@plt+0xbd2dc>
    3c34:	mvnle	r4, r8, lsl #11
    3c38:	strcs	r2, [r0, -r1, lsl #12]
    3c3c:	strmi	lr, [r9, #-2509]	; 0xfffff633
    3c40:	strmi	lr, [r4, #-2525]	; 0xfffff623
    3c44:	andsls	pc, r0, sp, asr #17
    3c48:	strtmi	r4, [r9], -r0, lsr #12
    3c4c:	movwcs	r2, #522	; 0x20a
    3c50:			; <UNDEFINED> instruction: 0xf93cf001
    3c54:	strtmi	r4, [r9], -r0, lsr #12
    3c58:	strmi	lr, [r2, #-2509]	; 0xfffff633
    3c5c:			; <UNDEFINED> instruction: 0x46994690
    3c60:	movwcs	r2, #522	; 0x20a
    3c64:			; <UNDEFINED> instruction: 0xf932f001
    3c68:	bl	11ca33c <strspn@plt+0x11c8cd8>
    3c6c:	ldmne	fp, {r0, r1, r2, sl, fp}^
    3c70:			; <UNDEFINED> instruction: 0x0c0ceb4c
    3c74:	bl	130a2e8 <strspn@plt+0x1308c84>
    3c78:	ldrtmi	r0, [r2], -r7, lsl #24
    3c7c:			; <UNDEFINED> instruction: 0x463b18de
    3c80:	streq	lr, [ip, -ip, asr #22]
    3c84:	strmi	r4, [sp], -r4, lsl #12
    3c88:	svceq	0x0000f1b8
    3c8c:			; <UNDEFINED> instruction: 0x4650d014
    3c90:			; <UNDEFINED> instruction: 0xf0014659
    3c94:			; <UNDEFINED> instruction: 0x4642f91b
    3c98:			; <UNDEFINED> instruction: 0xf001464b
    3c9c:			; <UNDEFINED> instruction: 0x460bf917
    3ca0:	ldmib	sp, {r1, r9, sl, lr}^
    3ca4:			; <UNDEFINED> instruction: 0xf0010106
    3ca8:	blls	420f4 <strspn@plt+0x40a90>
    3cac:	movwls	r1, #2075	; 0x81b
    3cb0:	bl	106a8bc <strspn@plt+0x1069258>
    3cb4:	movwls	r0, #4867	; 0x1303
    3cb8:	movwcs	lr, #10717	; 0x29dd
    3cbc:	svclt	0x00082b00
    3cc0:	sbcle	r2, r1, #40960	; 0xa000
    3cc4:	strmi	lr, [r9, #-2525]	; 0xfffff623
    3cc8:			; <UNDEFINED> instruction: 0x9010f8dd
    3ccc:	movwcs	lr, #2525	; 0x9dd
    3cd0:	movwcs	lr, #2505	; 0x9c9
    3cd4:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    3cd8:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    3cdc:	smlabteq	r0, sp, r9, lr
    3ce0:	strbmi	lr, [lr], -lr, lsr #14
    3ce4:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    3ce8:			; <UNDEFINED> instruction: 0x9018f8dd
    3cec:	blge	13e428 <strspn@plt+0x13cdc4>
    3cf0:	ldrt	r9, [sl], r6, lsl #6
    3cf4:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    3cf8:			; <UNDEFINED> instruction: 0xf7fd4628
    3cfc:	stmdacs	r0, {r3, r6, r7, r8, r9, fp, sp, lr, pc}
    3d00:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    3d04:	blls	3d6e8 <strspn@plt+0x3c084>
    3d08:	stcls	7, cr2, [r6, #-0]
    3d0c:	blx	fe89557e <strspn@plt+0xfe893f1a>
    3d10:	ldrmi	r2, [lr], -r5, lsl #6
    3d14:	blx	ff8ea922 <strspn@plt+0xff8e92be>
    3d18:	svccs	0x00006705
    3d1c:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    3d20:	tstcs	r0, r1
    3d24:	blls	bd828 <strspn@plt+0xbc1c4>
    3d28:	blcs	15704 <strspn@plt+0x140a0>
    3d2c:	svcge	0x000af47f
    3d30:	strcc	lr, [r0], #-2525	; 0xfffff623
    3d34:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    3d38:	strbt	r3, [r0], -r0, lsl #8
    3d3c:	bl	841d38 <strspn@plt+0x8406d4>
    3d40:	andeq	r3, r1, r2, ror #11
    3d44:	andeq	r0, r0, r0, ror r1
    3d48:	andeq	r3, r1, r2, ror #8
    3d4c:	andeq	r2, r0, r8, lsl #19
    3d50:	andeq	r2, r0, lr, lsl #14
    3d54:			; <UNDEFINED> instruction: 0xf7ff2200
    3d58:	svclt	0x0000bd89
    3d5c:	mvnsmi	lr, sp, lsr #18
    3d60:	strmi	r4, [r7], -r8, lsl #13
    3d64:			; <UNDEFINED> instruction: 0x4605b1d8
    3d68:			; <UNDEFINED> instruction: 0xf7fde007
    3d6c:	rsclt	lr, r4, #116736	; 0x1c800
    3d70:			; <UNDEFINED> instruction: 0xf8336803
    3d74:	ldreq	r3, [fp, #-20]	; 0xffffffec
    3d78:	strtmi	sp, [lr], -r4, lsl #10
    3d7c:	blmi	821d8 <strspn@plt+0x80b74>
    3d80:	mvnsle	r2, r0, lsl #24
    3d84:	svceq	0x0000f1b8
    3d88:			; <UNDEFINED> instruction: 0xf8c8d001
    3d8c:	adcsmi	r6, lr, #0
    3d90:			; <UNDEFINED> instruction: 0xf996d908
    3d94:	andcs	r3, r1, r0
    3d98:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    3d9c:	strdlt	r8, [r9, -r0]
    3da0:	andeq	pc, r0, r8, asr #17
    3da4:	ldmfd	sp!, {sp}
    3da8:	svclt	0x000081f0
    3dac:	mvnsmi	lr, sp, lsr #18
    3db0:	strmi	r4, [r7], -r8, lsl #13
    3db4:			; <UNDEFINED> instruction: 0x4605b1d8
    3db8:			; <UNDEFINED> instruction: 0xf7fde007
    3dbc:	rsclt	lr, r4, #75776	; 0x12800
    3dc0:			; <UNDEFINED> instruction: 0xf8336803
    3dc4:	ldrbeq	r3, [fp], #20
    3dc8:	strtmi	sp, [lr], -r4, lsl #10
    3dcc:	blmi	82228 <strspn@plt+0x80bc4>
    3dd0:	mvnsle	r2, r0, lsl #24
    3dd4:	svceq	0x0000f1b8
    3dd8:			; <UNDEFINED> instruction: 0xf8c8d001
    3ddc:	adcsmi	r6, lr, #0
    3de0:			; <UNDEFINED> instruction: 0xf996d908
    3de4:	andcs	r3, r1, r0
    3de8:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    3dec:	strdlt	r8, [r9, -r0]
    3df0:	andeq	pc, r0, r8, asr #17
    3df4:	ldmfd	sp!, {sp}
    3df8:	svclt	0x000081f0
    3dfc:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    3e00:	strdlt	fp, [r2], r0
    3e04:	bmi	76ea28 <strspn@plt+0x76d3c4>
    3e08:	cfstrsge	mvf4, [sl], {121}	; 0x79
    3e0c:	blvc	141f60 <strspn@plt+0x1408fc>
    3e10:	stmpl	sl, {r1, r2, r9, sl, lr}
    3e14:	andls	r6, r1, #1179648	; 0x120000
    3e18:	andeq	pc, r0, #79	; 0x4f
    3e1c:	and	r9, r5, r0, lsl #6
    3e20:	ldrtmi	r4, [r0], -r9, lsr #12
    3e24:	b	ac1e20 <strspn@plt+0xac07bc>
    3e28:	cmnlt	r0, r8, lsl #8
    3e2c:	stcne	8, cr15, [r8], {84}	; 0x54
    3e30:			; <UNDEFINED> instruction: 0xf854b1b1
    3e34:	strls	r5, [r0], #-3076	; 0xfffff3fc
    3e38:			; <UNDEFINED> instruction: 0x4630b195
    3e3c:	b	7c1e38 <strspn@plt+0x7c07d4>
    3e40:	mvnle	r2, r0, lsl #16
    3e44:	bmi	38be50 <strspn@plt+0x38a7ec>
    3e48:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    3e4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3e50:	subsmi	r9, sl, r1, lsl #22
    3e54:	andlt	sp, r2, sp, lsl #2
    3e58:	ldrhtmi	lr, [r0], #141	; 0x8d
    3e5c:	ldrbmi	fp, [r0, -r3]!
    3e60:	ldrtmi	r4, [r3], -r8, lsl #16
    3e64:	ldrtmi	r4, [sl], -r8, lsl #18
    3e68:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    3e6c:			; <UNDEFINED> instruction: 0xf7fd6800
    3e70:			; <UNDEFINED> instruction: 0xf7fdeb88
    3e74:	svclt	0x0000ea86
    3e78:	andeq	r3, r1, ip, asr r0
    3e7c:	andeq	r0, r0, r0, ror r1
    3e80:	andeq	r3, r1, sl, lsl r0
    3e84:	andeq	r3, r1, r0, lsr #3
    3e88:	andeq	r2, r0, r2, lsl #11
    3e8c:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    3e90:	subslt	r4, r4, #16777216	; 0x1000000
    3e94:	and	r4, r3, r3, lsl #12
    3e98:	mulle	r8, r4, r2
    3e9c:	andle	r4, r5, fp, lsl #5
    3ea0:	mulcs	r0, r3, r9
    3ea4:	movwcc	r4, #5656	; 0x1618
    3ea8:	mvnsle	r2, r0, lsl #20
    3eac:			; <UNDEFINED> instruction: 0xf85d2000
    3eb0:	ldrbmi	r4, [r0, -r4, lsl #22]!
    3eb4:	ldrbmi	r4, [r0, -r8, lsl #12]!
    3eb8:	andcs	fp, sl, #56, 10	; 0xe000000
    3ebc:	strmi	r4, [sp], -r4, lsl #12
    3ec0:	stc2l	7, cr15, [r0], {255}	; 0xff
    3ec4:	svccc	0x0080f5b0
    3ec8:	addlt	sp, r0, #268435456	; 0x10000000
    3ecc:			; <UNDEFINED> instruction: 0x4629bd38
    3ed0:			; <UNDEFINED> instruction: 0xf7ff4620
    3ed4:	svclt	0x0000fca1
    3ed8:	andscs	fp, r0, #56, 10	; 0xe000000
    3edc:	strmi	r4, [sp], -r4, lsl #12
    3ee0:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    3ee4:	svccc	0x0080f5b0
    3ee8:	addlt	sp, r0, #268435456	; 0x10000000
    3eec:			; <UNDEFINED> instruction: 0x4629bd38
    3ef0:			; <UNDEFINED> instruction: 0xf7ff4620
    3ef4:	svclt	0x0000fc91
    3ef8:	strt	r2, [r3], #522	; 0x20a
    3efc:	strt	r2, [r1], #528	; 0x210
    3f00:	blmi	8d6790 <strspn@plt+0x8d512c>
    3f04:	ldrblt	r4, [r0, #1146]!	; 0x47a
    3f08:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    3f0c:	strmi	r2, [r4], -r0, lsl #12
    3f10:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    3f14:			; <UNDEFINED> instruction: 0xf04f9301
    3f18:	strls	r0, [r0], -r0, lsl #6
    3f1c:	b	ff241f18 <strspn@plt+0xff2408b4>
    3f20:	tstlt	r4, r6
    3f24:	mulcc	r0, r4, r9
    3f28:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    3f2c:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    3f30:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    3f34:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    3f38:	bl	8c1f34 <strspn@plt+0x8c08d0>
    3f3c:	ldrtmi	r4, [r3], -r5, lsl #12
    3f40:	strbtmi	r2, [r9], -sl, lsl #4
    3f44:			; <UNDEFINED> instruction: 0xf7fd4620
    3f48:	stmdavs	fp!, {r1, r2, r6, r8, r9, fp, sp, lr, pc}
    3f4c:	blls	32580 <strspn@plt+0x30f1c>
    3f50:	rscle	r4, sl, r3, lsr #5
    3f54:			; <UNDEFINED> instruction: 0xf993b11b
    3f58:	blcs	ff60 <strspn@plt+0xe8fc>
    3f5c:	bmi	3f86f8 <strspn@plt+0x3f7094>
    3f60:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    3f64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3f68:	subsmi	r9, sl, r1, lsl #22
    3f6c:	andlt	sp, r3, ip, lsl #2
    3f70:	bmi	2f3738 <strspn@plt+0x2f20d4>
    3f74:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    3f78:	bicsle	r6, r6, r0, lsl r8
    3f7c:	strtmi	r4, [r3], -r9, lsl #18
    3f80:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    3f84:	b	541f80 <strspn@plt+0x54091c>
    3f88:	ldmib	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f8c:	andeq	r2, r1, r0, ror #30
    3f90:	andeq	r0, r0, r0, ror r1
    3f94:	ldrdeq	r3, [r1], -r6
    3f98:			; <UNDEFINED> instruction: 0x000024b8
    3f9c:	andeq	r2, r1, r2, lsl #30
    3fa0:	muleq	r1, r2, r0
    3fa4:	andeq	r2, r0, sl, ror #8
    3fa8:			; <UNDEFINED> instruction: 0x4606b5f8
    3fac:			; <UNDEFINED> instruction: 0xf7ff460f
    3fb0:			; <UNDEFINED> instruction: 0xf110ffa7
    3fb4:			; <UNDEFINED> instruction: 0xf1414400
    3fb8:	cfstr32cs	mvfx0, [r1, #-0]
    3fbc:	stccs	15, cr11, [r0], {8}
    3fc0:	lfmlt	f5, 3, [r8]
    3fc4:	b	1d41fc0 <strspn@plt+0x1d4095c>
    3fc8:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    3fcc:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    3fd0:	andvs	r4, r4, sl, lsr r6
    3fd4:	stmdbmi	r3, {r3, fp, sp, lr}
    3fd8:			; <UNDEFINED> instruction: 0xf7fd4479
    3fdc:	svclt	0x0000e9ea
    3fe0:	andeq	r3, r1, sl, lsr r0
    3fe4:	andeq	r2, r0, r4, lsl r4
    3fe8:			; <UNDEFINED> instruction: 0x4605b538
    3fec:			; <UNDEFINED> instruction: 0xf7ff460c
    3ff0:			; <UNDEFINED> instruction: 0xf500ffdb
    3ff4:			; <UNDEFINED> instruction: 0xf5b34300
    3ff8:	andle	r3, r1, #128, 30	; 0x200
    3ffc:	lfmlt	f3, 1, [r8, #-0]
    4000:	b	15c1ffc <strspn@plt+0x15c0998>
    4004:	strtmi	r4, [r2], -r5, lsl #18
    4008:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    400c:	andvs	r4, r4, fp, lsr #12
    4010:	stmdbmi	r3, {r3, fp, sp, lr}
    4014:			; <UNDEFINED> instruction: 0xf7fd4479
    4018:	svclt	0x0000e9cc
    401c:	strdeq	r2, [r1], -lr
    4020:	ldrdeq	r2, [r0], -r8
    4024:			; <UNDEFINED> instruction: 0xf7ff220a
    4028:	svclt	0x0000bb9f
    402c:			; <UNDEFINED> instruction: 0xf7ff2210
    4030:	svclt	0x0000bb9b
    4034:	blmi	8968c0 <strspn@plt+0x89525c>
    4038:	ldrblt	r4, [r0, #1146]!	; 0x47a
    403c:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    4040:	strmi	r2, [r4], -r0, lsl #12
    4044:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    4048:			; <UNDEFINED> instruction: 0xf04f9301
    404c:	strls	r0, [r0], -r0, lsl #6
    4050:	b	bc204c <strspn@plt+0xbc09e8>
    4054:	tstlt	r4, r6
    4058:	mulcc	r0, r4, r9
    405c:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    4060:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    4064:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    4068:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    406c:	b	fe242068 <strspn@plt+0xfe240a04>
    4070:	strbtmi	r4, [r9], -r5, lsl #12
    4074:			; <UNDEFINED> instruction: 0xf7fd4620
    4078:	stmdavs	fp!, {r1, r3, r4, r6, r9, fp, sp, lr, pc}
    407c:	blls	326b0 <strspn@plt+0x3104c>
    4080:	rscle	r4, ip, r3, lsr #5
    4084:			; <UNDEFINED> instruction: 0xf993b11b
    4088:	blcs	10090 <strspn@plt+0xea2c>
    408c:	bmi	3f8830 <strspn@plt+0x3f71cc>
    4090:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    4094:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4098:	subsmi	r9, sl, r1, lsl #22
    409c:	andlt	sp, r3, ip, lsl #2
    40a0:	bmi	2f3868 <strspn@plt+0x2f2204>
    40a4:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    40a8:	bicsle	r6, r8, r0, lsl r8
    40ac:	strtmi	r4, [r3], -r9, lsl #18
    40b0:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    40b4:	ldmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    40b8:	stmdb	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    40bc:	andeq	r2, r1, ip, lsr #28
    40c0:	andeq	r0, r0, r0, ror r1
    40c4:	andeq	r2, r1, r2, lsr #31
    40c8:	andeq	r2, r0, r4, lsl #7
    40cc:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    40d0:	andeq	r2, r1, r2, ror #30
    40d4:	andeq	r2, r0, sl, lsr r3
    40d8:	blmi	8d6968 <strspn@plt+0x8d5304>
    40dc:	ldrblt	r4, [r0, #1146]!	; 0x47a
    40e0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    40e4:	strmi	r2, [r4], -r0, lsl #12
    40e8:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    40ec:			; <UNDEFINED> instruction: 0xf04f9301
    40f0:	strls	r0, [r0], -r0, lsl #6
    40f4:	ldmib	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    40f8:	tstlt	r4, r6
    40fc:	mulcc	r0, r4, r9
    4100:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    4104:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    4108:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    410c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    4110:	b	dc210c <strspn@plt+0xdc0aa8>
    4114:	andcs	r4, sl, #5242880	; 0x500000
    4118:	strtmi	r4, [r0], -r9, ror #12
    411c:	ldm	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4120:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    4124:	adcmi	r9, r3, #0, 22
    4128:	tstlt	fp, fp, ror #1
    412c:	mulcc	r0, r3, r9
    4130:	mvnle	r2, r0, lsl #22
    4134:	blmi	316978 <strspn@plt+0x315314>
    4138:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    413c:	blls	5e1ac <strspn@plt+0x5cb48>
    4140:	qaddle	r4, sl, ip
    4144:	ldcllt	0, cr11, [r0, #12]!
    4148:	blcs	89697c <strspn@plt+0x895318>
    414c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    4150:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    4154:	ldrtmi	r4, [sl], -r3, lsr #12
    4158:			; <UNDEFINED> instruction: 0xf7fd4479
    415c:			; <UNDEFINED> instruction: 0xf7fde92a
    4160:	svclt	0x0000e910
    4164:	andeq	r2, r1, r8, lsl #27
    4168:	andeq	r0, r0, r0, ror r1
    416c:	strdeq	r2, [r1], -lr
    4170:	andeq	r2, r0, r0, ror #5
    4174:	andeq	r2, r1, ip, lsr #26
    4178:			; <UNDEFINED> instruction: 0x00012ebc
    417c:	muleq	r0, r4, r2
    4180:	blmi	8d6a10 <strspn@plt+0x8d53ac>
    4184:	ldrblt	r4, [r0, #1146]!	; 0x47a
    4188:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    418c:	strmi	r2, [r4], -r0, lsl #12
    4190:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    4194:			; <UNDEFINED> instruction: 0xf04f9301
    4198:	strls	r0, [r0], -r0, lsl #6
    419c:	stmib	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    41a0:	tstlt	r4, r6
    41a4:	mulcc	r0, r4, r9
    41a8:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    41ac:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    41b0:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    41b4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    41b8:	stmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    41bc:	andcs	r4, sl, #5242880	; 0x500000
    41c0:	strtmi	r4, [r0], -r9, ror #12
    41c4:	ldmdb	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    41c8:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    41cc:	adcmi	r9, r3, #0, 22
    41d0:	tstlt	fp, fp, ror #1
    41d4:	mulcc	r0, r3, r9
    41d8:	mvnle	r2, r0, lsl #22
    41dc:	blmi	316a20 <strspn@plt+0x3153bc>
    41e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    41e4:	blls	5e254 <strspn@plt+0x5cbf0>
    41e8:	qaddle	r4, sl, ip
    41ec:	ldcllt	0, cr11, [r0, #12]!
    41f0:	blcs	896a24 <strspn@plt+0x8953c0>
    41f4:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    41f8:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    41fc:	ldrtmi	r4, [sl], -r3, lsr #12
    4200:			; <UNDEFINED> instruction: 0xf7fd4479
    4204:			; <UNDEFINED> instruction: 0xf7fde8d6
    4208:	svclt	0x0000e8bc
    420c:	andeq	r2, r1, r0, ror #25
    4210:	andeq	r0, r0, r0, ror r1
    4214:	andeq	r2, r1, r6, asr lr
    4218:	andeq	r2, r0, r8, lsr r2
    421c:	andeq	r2, r1, r4, lsl #25
    4220:	andeq	r2, r1, r4, lsl lr
    4224:	andeq	r2, r0, ip, ror #3
    4228:	blmi	656a90 <strspn@plt+0x65542c>
    422c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    4230:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    4234:	strbtmi	r4, [r9], -ip, lsl #12
    4238:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    423c:			; <UNDEFINED> instruction: 0xf04f9303
    4240:			; <UNDEFINED> instruction: 0xf7ff0300
    4244:	orrslt	pc, r0, r7, lsl #27
    4248:	ldmdb	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    424c:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    4250:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    4254:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    4258:	strtmi	r4, [r2], -fp, lsr #12
    425c:			; <UNDEFINED> instruction: 0xf7fd4479
    4260:	stmdbmi	lr, {r3, r5, r7, fp, sp, lr, pc}
    4264:	strtmi	r4, [r2], -fp, lsr #12
    4268:			; <UNDEFINED> instruction: 0xf7fd4479
    426c:	bmi	33e89c <strspn@plt+0x33d238>
    4270:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    4274:	ldrdeq	lr, [r0, -sp]
    4278:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    427c:	subsmi	r9, sl, r3, lsl #22
    4280:	andlt	sp, r5, r1, lsl #2
    4284:			; <UNDEFINED> instruction: 0xf7fdbd30
    4288:	svclt	0x0000e87c
    428c:	andeq	r2, r1, r8, lsr ip
    4290:	andeq	r0, r0, r0, ror r1
    4294:			; <UNDEFINED> instruction: 0x00012dba
    4298:	muleq	r0, r0, r1
    429c:	andeq	r2, r0, r4, lsl #3
    42a0:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    42a4:			; <UNDEFINED> instruction: 0x460cb510
    42a8:			; <UNDEFINED> instruction: 0xf7ff4611
    42ac:	ldc	14, cr15, [pc, #780]	; 45c0 <strspn@plt+0x2f5c>
    42b0:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    42b4:	vcvt.f64.s32	d7, s0
    42b8:	vstr	d21, [r4, #924]	; 0x39c
    42bc:	vadd.f32	s14, s0, s0
    42c0:	vnmul.f64	d0, d0, d5
    42c4:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    42c8:	vstr	d0, [r4, #768]	; 0x300
    42cc:	vldrlt	s0, [r0, #-4]
    42d0:	andeq	r0, r0, r0
    42d4:	smlawbmi	lr, r0, r4, r8
    42d8:	rsbsmi	pc, r0, #0, 8
    42dc:			; <UNDEFINED> instruction: 0xf5b24603
    42e0:			; <UNDEFINED> instruction: 0xf1014f80
    42e4:	push	{r2, sl, fp}
    42e8:	svclt	0x00044ff0
    42ec:			; <UNDEFINED> instruction: 0xf04f460a
    42f0:			; <UNDEFINED> instruction: 0xf1010a64
    42f4:			; <UNDEFINED> instruction: 0xf1010901
    42f8:			; <UNDEFINED> instruction: 0xf1010802
    42fc:			; <UNDEFINED> instruction: 0xf1010e03
    4300:			; <UNDEFINED> instruction: 0xf1010705
    4304:			; <UNDEFINED> instruction: 0xf1010606
    4308:			; <UNDEFINED> instruction: 0xf1010507
    430c:			; <UNDEFINED> instruction: 0xf1010408
    4310:	svclt	0x00080009
    4314:	blge	2c2324 <strspn@plt+0x2c0cc0>
    4318:			; <UNDEFINED> instruction: 0xf5b2d03f
    431c:	svclt	0x00024f20
    4320:			; <UNDEFINED> instruction: 0xf04f460a
    4324:			; <UNDEFINED> instruction: 0xf8020a6c
    4328:	eorsle	sl, r6, sl, lsl #22
    432c:	svcpl	0x0000f5b2
    4330:	strmi	fp, [sl], -r2, lsl #30
    4334:	beq	1900478 <strspn@plt+0x18fee14>
    4338:	blge	2c2348 <strspn@plt+0x2c0ce4>
    433c:			; <UNDEFINED> instruction: 0xf5b2d02d
    4340:	svclt	0x00024fc0
    4344:			; <UNDEFINED> instruction: 0xf04f460a
    4348:			; <UNDEFINED> instruction: 0xf8020a62
    434c:	eorle	sl, r4, sl, lsl #22
    4350:	svcmi	0x0040f5b2
    4354:	strmi	fp, [sl], -r2, lsl #30
    4358:	beq	1d0049c <strspn@plt+0x1cfee38>
    435c:	blge	2c236c <strspn@plt+0x2c0d08>
    4360:			; <UNDEFINED> instruction: 0xf5b2d01b
    4364:	svclt	0x00025f80
    4368:			; <UNDEFINED> instruction: 0xf04f460a
    436c:			; <UNDEFINED> instruction: 0xf8020a70
    4370:	andsle	sl, r2, sl, lsl #22
    4374:	svcmi	0x0000f5b2
    4378:	strmi	fp, [sl], -r2, lsl #30
    437c:	beq	b804c0 <strspn@plt+0xb7ee5c>
    4380:	blge	2c2390 <strspn@plt+0x2c0d2c>
    4384:	strmi	sp, [r2], -r9
    4388:	strtmi	r4, [ip], -r0, lsr #12
    438c:			; <UNDEFINED> instruction: 0x463e4635
    4390:	ldrbtmi	r4, [r4], r7, ror #12
    4394:	strbmi	r4, [r8], r6, asr #13
    4398:			; <UNDEFINED> instruction: 0xf4134689
    439c:			; <UNDEFINED> instruction: 0xf0037f80
    43a0:	svclt	0x00140a40
    43a4:	bleq	1cc04e8 <strspn@plt+0x1cbee84>
    43a8:	bleq	b804ec <strspn@plt+0xb7ee88>
    43ac:	svceq	0x0080f013
    43b0:	andlt	pc, r0, r9, lsl #17
    43b4:			; <UNDEFINED> instruction: 0xf04fbf14
    43b8:			; <UNDEFINED> instruction: 0xf04f0977
    43bc:			; <UNDEFINED> instruction: 0xf413092d
    43c0:			; <UNDEFINED> instruction: 0xf8886f00
    43c4:	eorsle	r9, pc, r0
    43c8:	svceq	0x0000f1ba
    43cc:			; <UNDEFINED> instruction: 0xf04fbf14
    43d0:			; <UNDEFINED> instruction: 0xf04f0873
    43d4:			; <UNDEFINED> instruction: 0xf0130853
    43d8:			; <UNDEFINED> instruction: 0xf88e0f20
    43dc:	svclt	0x00148000
    43e0:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    43e4:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    43e8:	svceq	0x0010f013
    43ec:	and	pc, r0, ip, lsl #17
    43f0:	stceq	0, cr15, [r8], {3}
    43f4:			; <UNDEFINED> instruction: 0xf04fbf14
    43f8:			; <UNDEFINED> instruction: 0xf04f0e77
    43fc:			; <UNDEFINED> instruction: 0xf4130e2d
    4400:			; <UNDEFINED> instruction: 0xf8876f80
    4404:	eorsle	lr, r1, r0
    4408:	svceq	0x0000f1bc
    440c:			; <UNDEFINED> instruction: 0x2773bf14
    4410:			; <UNDEFINED> instruction: 0xf0132753
    4414:	eorsvc	r0, r7, r4, lsl #30
    4418:	uhadd16cs	fp, r2, r4
    441c:			; <UNDEFINED> instruction: 0xf013262d
    4420:	eorvc	r0, lr, r2, lsl #30
    4424:	streq	pc, [r1, #-3]
    4428:	uhadd16cs	fp, r7, r4
    442c:	eorvc	r2, r6, sp, lsr #12
    4430:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    4434:	svclt	0x00142d00
    4438:	cmpcs	r4, #116, 6	; 0xd0000001
    443c:	movwcs	r7, #3
    4440:	andsvc	r4, r3, r8, lsl #12
    4444:	svchi	0x00f0e8bd
    4448:	svceq	0x0000f1ba
    444c:			; <UNDEFINED> instruction: 0xf04fbf14
    4450:			; <UNDEFINED> instruction: 0xf04f0878
    4454:	ldr	r0, [lr, sp, lsr #16]!
    4458:	svclt	0x00142d00
    445c:			; <UNDEFINED> instruction: 0x232d2378
    4460:	movwcs	r7, #3
    4464:	andsvc	r4, r3, r8, lsl #12
    4468:	svchi	0x00f0e8bd
    446c:	svceq	0x0000f1bc
    4470:			; <UNDEFINED> instruction: 0x2778bf14
    4474:	strb	r2, [ip, sp, lsr #14]
    4478:	svcmi	0x00f0e92d
    447c:			; <UNDEFINED> instruction: 0xf04fb097
    4480:	stmib	sp, {r0, sl, fp}^
    4484:	bmi	1f8d0ac <strspn@plt+0x1f8ba48>
    4488:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    448c:			; <UNDEFINED> instruction: 0x078258d3
    4490:			; <UNDEFINED> instruction: 0xf10dbf54
    4494:			; <UNDEFINED> instruction: 0xf10d082c
    4498:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    449c:			; <UNDEFINED> instruction: 0xf04f9315
    44a0:	svclt	0x00450300
    44a4:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    44a8:	strbmi	r2, [r6], r0, lsr #6
    44ac:	eorcc	pc, ip, sp, lsl #17
    44b0:			; <UNDEFINED> instruction: 0xf1a3230a
    44b4:			; <UNDEFINED> instruction: 0xf1c30120
    44b8:	blx	b04d40 <strspn@plt+0xb036dc>
    44bc:	blx	340ccc <strspn@plt+0x33f668>
    44c0:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    44c4:	andne	lr, r8, #3620864	; 0x374000
    44c8:	vst1.8	{d15-d16}, [r3], ip
    44cc:	svclt	0x000842aa
    44d0:			; <UNDEFINED> instruction: 0xf0c042a1
    44d4:	movwcc	r8, #41099	; 0xa08b
    44d8:	mvnle	r2, r6, asr #22
    44dc:			; <UNDEFINED> instruction: 0xf64c223c
    44e0:			; <UNDEFINED> instruction: 0xf6cc45cd
    44e4:			; <UNDEFINED> instruction: 0xf04f45cc
    44e8:			; <UNDEFINED> instruction: 0xf1a231ff
    44ec:	blx	fe946976 <strspn@plt+0xfe945312>
    44f0:	blx	5d900 <strspn@plt+0x5c29c>
    44f4:	blx	83504 <strspn@plt+0x81ea0>
    44f8:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    44fc:			; <UNDEFINED> instruction: 0x0c09ea4c
    4500:			; <UNDEFINED> instruction: 0xf1c24c61
    4504:	svcls	0x00090920
    4508:			; <UNDEFINED> instruction: 0xf909fa21
    450c:	b	1315704 <strspn@plt+0x13140a0>
    4510:	stmiaeq	sp!, {r0, r3, sl, fp}^
    4514:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    4518:	blx	194764 <strspn@plt+0x193100>
    451c:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    4520:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    4524:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    4528:	streq	lr, [r1], #-2598	; 0xfffff5da
    452c:			; <UNDEFINED> instruction: 0xf1ba40d6
    4530:	svclt	0x000c0f42
    4534:			; <UNDEFINED> instruction: 0xf0002100
    4538:	bcc	804944 <strspn@plt+0x8032e0>
    453c:	streq	lr, [r9], -r6, asr #20
    4540:	vpmax.s8	d15, d2, d23
    4544:	andge	pc, r0, lr, lsl #17
    4548:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    454c:	addhi	pc, r4, r0
    4550:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    4554:			; <UNDEFINED> instruction: 0xf88e2269
    4558:	subcs	r2, r2, #1
    455c:	andcs	pc, r2, lr, lsl #17
    4560:	andvc	r2, sl, r0, lsl #4
    4564:	andeq	lr, r5, #84, 20	; 0x54000
    4568:			; <UNDEFINED> instruction: 0xf1a3d04a
    456c:			; <UNDEFINED> instruction: 0xf1c30114
    4570:	blx	906248 <strspn@plt+0x904be4>
    4574:	blx	180d80 <strspn@plt+0x17f71c>
    4578:	blcc	d4219c <strspn@plt+0xd40b38>
    457c:	blx	95526c <strspn@plt+0x953c08>
    4580:	blx	981194 <strspn@plt+0x97fb30>
    4584:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    4588:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    458c:			; <UNDEFINED> instruction: 0xf04f1d50
    4590:			; <UNDEFINED> instruction: 0xf1410300
    4594:	andcs	r0, sl, #0, 2
    4598:	ldc2	0, cr15, [r8], {0}
    459c:	movwcs	r2, #522	; 0x20a
    45a0:	strmi	r4, [fp], r2, lsl #13
    45a4:	ldc2	0, cr15, [r2], {0}
    45a8:	subsle	r4, r8, r3, lsl r3
    45ac:	movweq	lr, #47706	; 0xba5a
    45b0:			; <UNDEFINED> instruction: 0xf7fdd026
    45b4:	stmdacs	r0, {r2, fp, sp, lr, pc}
    45b8:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    45bc:	subsle	r2, r7, r0, lsl #20
    45c0:	mulcc	r0, r2, r9
    45c4:	bmi	c729f8 <strspn@plt+0xc71394>
    45c8:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    45cc:			; <UNDEFINED> instruction: 0x23204d30
    45d0:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    45d4:	ldrmi	r4, [r9], -r0, lsr #12
    45d8:			; <UNDEFINED> instruction: 0xf8cd2201
    45dc:	stmib	sp, {r3, r4, pc}^
    45e0:	strls	sl, [r1], -r4, lsl #22
    45e4:			; <UNDEFINED> instruction: 0xf7fd9500
    45e8:	ands	lr, r5, r8, lsr r8
    45ec:	andeq	pc, sl, #-1073741780	; 0xc000002c
    45f0:	svcge	0x0075f47f
    45f4:	movtcs	r9, #11784	; 0x2e08
    45f8:	andcs	pc, r1, lr, lsl #17
    45fc:	andcc	pc, r0, lr, lsl #17
    4600:			; <UNDEFINED> instruction: 0xac0d4a24
    4604:	stmib	sp, {r5, r8, r9, sp}^
    4608:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    460c:	andls	r4, r0, #32, 12	; 0x2000000
    4610:	andcs	r4, r1, #26214400	; 0x1900000
    4614:	stmda	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4618:			; <UNDEFINED> instruction: 0xf7fc4620
    461c:	bmi	7c00d4 <strspn@plt+0x7bea70>
    4620:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    4624:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4628:	subsmi	r9, sl, r5, lsl fp
    462c:	andslt	sp, r7, r6, lsr #2
    4630:	svchi	0x00f0e8bd
    4634:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    4638:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    463c:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    4640:			; <UNDEFINED> instruction: 0xf0002264
    4644:	stmdbcs	r0, {r0, r1, r6, sl, fp, ip, sp, lr, pc}
    4648:	svclt	0x00084682
    464c:	strmi	r2, [fp], sl, lsl #16
    4650:	strcc	fp, [r1], -r8, lsl #30
    4654:	ldrb	sp, [r3, sl, lsr #3]
    4658:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    465c:	ldrbmi	lr, [r0], -r0, lsl #15
    4660:	andcs	r4, sl, #93323264	; 0x5900000
    4664:			; <UNDEFINED> instruction: 0xf0002300
    4668:			; <UNDEFINED> instruction: 0x4682fc31
    466c:	ldr	r4, [sp, fp, lsl #13]
    4670:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    4674:	bmi	2be520 <strspn@plt+0x2bcebc>
    4678:			; <UNDEFINED> instruction: 0xe7a6447a
    467c:	mcr	7, 4, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    4680:	ldrdeq	r2, [r1], -sl
    4684:	andeq	r0, r0, r0, ror r1
    4688:	andeq	r1, r0, r8, lsl #30
    468c:	andeq	r1, r0, r8, asr #28
    4690:	andeq	r1, r0, sl, asr #28
    4694:	andeq	r1, r0, lr, lsl lr
    4698:	andeq	r2, r1, r2, asr #16
    469c:	muleq	r0, lr, sp
    46a0:	muleq	r0, r8, sp
    46a4:	suble	r2, r5, r0, lsl #16
    46a8:	mvnsmi	lr, #737280	; 0xb4000
    46ac:			; <UNDEFINED> instruction: 0xf9904698
    46b0:	orrlt	r3, r3, #0
    46b4:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    46b8:	ldrmi	r4, [r7], -r9, lsl #13
    46bc:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    46c0:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    46c4:	svceq	0x0000f1b8
    46c8:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    46cc:			; <UNDEFINED> instruction: 0x4605bb1c
    46d0:	strtmi	r2, [lr], -ip, lsr #22
    46d4:	svccs	0x0001f915
    46d8:	bllt	b8740 <strspn@plt+0xb70dc>
    46dc:	adcsmi	r4, r0, #48234496	; 0x2e00000
    46e0:	bne	c78f4c <strspn@plt+0xc778e8>
    46e4:	mcrrne	7, 12, r4, r3, cr0
    46e8:			; <UNDEFINED> instruction: 0xf849d015
    46ec:	strcc	r0, [r1], #-36	; 0xffffffdc
    46f0:	mulcc	r0, r6, r9
    46f4:			; <UNDEFINED> instruction: 0xf995b1bb
    46f8:			; <UNDEFINED> instruction: 0xb1a33000
    46fc:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    4700:	strtmi	r2, [r8], -ip, lsr #22
    4704:			; <UNDEFINED> instruction: 0xf915462e
    4708:	mvnle	r2, r1, lsl #30
    470c:	svclt	0x00082a00
    4710:	adcsmi	r4, r0, #48234496	; 0x2e00000
    4714:			; <UNDEFINED> instruction: 0xf04fd3e5
    4718:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    471c:	adcmi	r8, r7, #248, 6	; 0xe0000003
    4720:	ldrmi	sp, [r3], -r4, lsl #18
    4724:			; <UNDEFINED> instruction: 0x4620e7d4
    4728:	mvnshi	lr, #12386304	; 0xbd0000
    472c:	andeq	pc, r1, pc, rrx
    4730:	mvnshi	lr, #12386304	; 0xbd0000
    4734:	rscscc	pc, pc, pc, asr #32
    4738:	svclt	0x00004770
    473c:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    4740:			; <UNDEFINED> instruction: 0xf990461c
    4744:	blx	fed5874c <strspn@plt+0xfed570e8>
    4748:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    474c:	svclt	0x00082c00
    4750:	ldmiblt	r3, {r0, r8, r9, sp}
    4754:	addsmi	r6, r6, #2490368	; 0x260000
    4758:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    475c:	eorvs	fp, r3, r1, lsl pc
    4760:	bl	5076c <strspn@plt+0x4f108>
    4764:	blne	fe484d84 <strspn@plt+0xfe483720>
    4768:			; <UNDEFINED> instruction: 0xf7ff9b04
    476c:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4770:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    4774:	eorvs	r4, r3, r3, lsl #8
    4778:			; <UNDEFINED> instruction: 0xf04fbd70
    477c:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    4780:	rscscc	pc, pc, pc, asr #32
    4784:	svclt	0x00004770
    4788:	mvnsmi	lr, #737280	; 0xb4000
    478c:			; <UNDEFINED> instruction: 0xf381fab1
    4790:	bcs	6d04 <strspn@plt+0x56a0>
    4794:	movwcs	fp, #7944	; 0x1f08
    4798:	svclt	0x00082800
    479c:	blcs	d3a8 <strspn@plt+0xbd44>
    47a0:			; <UNDEFINED> instruction: 0xf990d13d
    47a4:	strmi	r3, [r0], r0
    47a8:	pkhbtmi	r4, r9, r6, lsl #12
    47ac:	strcs	r4, [r1, -r4, lsl #12]
    47b0:			; <UNDEFINED> instruction: 0x4625b31b
    47b4:			; <UNDEFINED> instruction: 0xf1042b2c
    47b8:	strbmi	r0, [r0], -r1, lsl #8
    47bc:	mulcs	r0, r4, r9
    47c0:	eorle	r4, r1, r0, lsr #13
    47c4:	strtmi	fp, [r5], -r2, ror #19
    47c8:	bl	fe955270 <strspn@plt+0xfe953c0c>
    47cc:	eorle	r0, r2, #0, 2
    47d0:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    47d4:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    47d8:	rsceq	lr, r0, #323584	; 0x4f000
    47dc:	vpmax.u8	d15, d3, d7
    47e0:			; <UNDEFINED> instruction: 0xf819db0c
    47e4:	movwmi	r1, #45058	; 0xb002
    47e8:	andcc	pc, r2, r9, lsl #16
    47ec:	mulcc	r0, r5, r9
    47f0:			; <UNDEFINED> instruction: 0xf994b11b
    47f4:	blcs	107fc <strspn@plt+0xf198>
    47f8:	ldrdcs	sp, [r0], -fp
    47fc:	mvnshi	lr, #12386304	; 0xbd0000
    4800:	ldrmi	r1, [r3], -ip, ror #24
    4804:	ldrb	r4, [r4, r0, lsl #13]
    4808:	svclt	0x00082a00
    480c:	adcmi	r4, r8, #38797312	; 0x2500000
    4810:	smlatbeq	r0, r5, fp, lr
    4814:			; <UNDEFINED> instruction: 0xf04fd3dc
    4818:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    481c:			; <UNDEFINED> instruction: 0xf06f83f8
    4820:			; <UNDEFINED> instruction: 0xe7eb0015
    4824:			; <UNDEFINED> instruction: 0xf381fab1
    4828:	bcs	6d9c <strspn@plt+0x5738>
    482c:	movwcs	fp, #7944	; 0x1f08
    4830:	svclt	0x00082800
    4834:	bllt	ff0cd440 <strspn@plt+0xff0cbddc>
    4838:	mvnsmi	lr, sp, lsr #18
    483c:			; <UNDEFINED> instruction: 0xf9904606
    4840:	ldrmi	r3, [r7], -r0
    4844:	strmi	r4, [r4], -r8, lsl #13
    4848:	strtmi	fp, [r5], -fp, ror #3
    484c:			; <UNDEFINED> instruction: 0xf1042b2c
    4850:	ldrtmi	r0, [r0], -r1, lsl #8
    4854:	mulcs	r0, r4, r9
    4858:	andsle	r4, fp, r6, lsr #12
    485c:			; <UNDEFINED> instruction: 0x4625b9b2
    4860:	bl	fe955308 <strspn@plt+0xfe953ca4>
    4864:	andsle	r0, ip, #0, 2
    4868:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    486c:			; <UNDEFINED> instruction: 0xf8d8db0c
    4870:	tstmi	r8, #0
    4874:	andeq	pc, r0, r8, asr #17
    4878:	mulcc	r0, r5, r9
    487c:			; <UNDEFINED> instruction: 0xf994b11b
    4880:	blcs	10888 <strspn@plt+0xf224>
    4884:	andcs	sp, r0, r1, ror #3
    4888:	ldrhhi	lr, [r0, #141]!	; 0x8d
    488c:	ldrmi	r1, [r3], -ip, ror #24
    4890:	ldrb	r4, [sl, r6, lsl #12]
    4894:	svclt	0x00082a00
    4898:	adcmi	r4, r8, #38797312	; 0x2500000
    489c:	smlatbeq	r0, r5, fp, lr
    48a0:			; <UNDEFINED> instruction: 0xf04fd3e2
    48a4:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    48a8:			; <UNDEFINED> instruction: 0xf06f81f0
    48ac:			; <UNDEFINED> instruction: 0x47700015
    48b0:	mvnsmi	lr, #737280	; 0xb4000
    48b4:	bmi	f56110 <strspn@plt+0xf54aac>
    48b8:	blmi	f56138 <strspn@plt+0xf54ad4>
    48bc:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    48c0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    48c4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    48c8:			; <UNDEFINED> instruction: 0xf04f9303
    48cc:			; <UNDEFINED> instruction: 0xf8cd0300
    48d0:	tstlt	r8, #8
    48d4:	strmi	r6, [r4], -lr
    48d8:	strmi	r6, [r8], lr, lsr #32
    48dc:	stcl	7, cr15, [r8, #1008]!	; 0x3f0
    48e0:	andls	pc, r0, r0, asr #17
    48e4:			; <UNDEFINED> instruction: 0xf9944607
    48e8:	blcs	e908f0 <strspn@plt+0xe8f28c>
    48ec:	stmdbge	r2, {r1, r5, ip, lr, pc}
    48f0:	strtmi	r2, [r0], -sl, lsl #4
    48f4:			; <UNDEFINED> instruction: 0xf7fc9101
    48f8:			; <UNDEFINED> instruction: 0xf8c8ecce
    48fc:	eorvs	r0, r8, r0
    4900:	bllt	1a1e9e8 <strspn@plt+0x1a1d384>
    4904:	blcs	2b514 <strspn@plt+0x29eb0>
    4908:	adcmi	fp, r3, #24, 30	; 0x60
    490c:			; <UNDEFINED> instruction: 0xf993d028
    4910:	stmdbls	r1, {sp}
    4914:	eorle	r2, r6, sl, lsr sl
    4918:	eorle	r2, r9, sp, lsr #20
    491c:	bmi	94c924 <strspn@plt+0x94b2c0>
    4920:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    4924:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4928:	subsmi	r9, sl, r3, lsl #22
    492c:	andlt	sp, r5, fp, lsr r1
    4930:	mvnshi	lr, #12386304	; 0xbd0000
    4934:	stmdbge	r2, {r0, sl, ip, sp}
    4938:	strtmi	r2, [r0], -sl, lsl #4
    493c:	stc	7, cr15, [sl], #1008	; 0x3f0
    4940:	ldmdavs	fp!, {r3, r5, sp, lr}
    4944:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    4948:			; <UNDEFINED> instruction: 0xf990b150
    494c:	blne	10954 <strspn@plt+0xf2f0>
    4950:			; <UNDEFINED> instruction: 0xf080fab0
    4954:	blcs	6e5c <strspn@plt+0x57f8>
    4958:	andcs	fp, r1, r8, lsl pc
    495c:	sbcsle	r2, sp, r0, lsl #16
    4960:	rscscc	pc, pc, pc, asr #32
    4964:			; <UNDEFINED> instruction: 0xf993e7db
    4968:	stmdblt	sl, {r0, sp}
    496c:	ldrb	r6, [r6, lr, lsr #32]
    4970:	andcs	r1, sl, #92, 24	; 0x5c00
    4974:	eorsvs	r2, fp, r0, lsl #6
    4978:	movwls	r4, #9760	; 0x2620
    497c:	stc	7, cr15, [sl], {252}	; 0xfc
    4980:	ldmdavs	fp!, {r3, r5, sp, lr}
    4984:	mvnle	r2, r0, lsl #22
    4988:	blcs	2b598 <strspn@plt+0x29f34>
    498c:			; <UNDEFINED> instruction: 0xf993d0e8
    4990:	blne	6cc998 <strspn@plt+0x6cb334>
    4994:			; <UNDEFINED> instruction: 0xf383fab3
    4998:	bcs	6f0c <strspn@plt+0x58a8>
    499c:	movwcs	fp, #7960	; 0x1f18
    49a0:	adcsle	r2, fp, r0, lsl #22
    49a4:			; <UNDEFINED> instruction: 0xf7fce7dc
    49a8:	svclt	0x0000ecec
    49ac:	andeq	r2, r1, r6, lsr #11
    49b0:	andeq	r0, r0, r0, ror r1
    49b4:	andeq	r2, r1, r2, asr #10
    49b8:	mvnsmi	lr, #737280	; 0xb4000
    49bc:	stcmi	14, cr1, [sl], #-12
    49c0:	bmi	ab0bdc <strspn@plt+0xaaf578>
    49c4:	movwcs	fp, #7960	; 0x1f18
    49c8:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    49cc:	movwcs	fp, #3848	; 0xf08
    49d0:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    49d4:			; <UNDEFINED> instruction: 0xf04f9203
    49d8:	blcs	51e0 <strspn@plt+0x3b7c>
    49dc:	svcge	0x0001d03f
    49e0:	strmi	sl, [sp], -r2, lsl #28
    49e4:	blx	fed7ca38 <strspn@plt+0xfed7b3d4>
    49e8:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    49ec:	svclt	0x00082c00
    49f0:	strbmi	r2, [r1, #769]	; 0x301
    49f4:			; <UNDEFINED> instruction: 0xf043bf18
    49f8:	bllt	8c5604 <strspn@plt+0x8c3fa0>
    49fc:	strtmi	r4, [r9], -sl, asr #12
    4a00:			; <UNDEFINED> instruction: 0xf7fc4620
    4a04:	ldmiblt	r0!, {r2, r3, r9, sl, fp, sp, lr, pc}^
    4a08:	andeq	lr, r9, r4, lsl #22
    4a0c:	ldrtmi	r4, [r9], -r5, asr #8
    4a10:	mrc2	7, 2, pc, cr14, cr14, {7}
    4a14:			; <UNDEFINED> instruction: 0x46044631
    4a18:			; <UNDEFINED> instruction: 0xf7fe4628
    4a1c:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    4a20:	bl	66aa2c <strspn@plt+0x6693c8>
    4a24:	strmi	r0, [r5], -r8, lsl #6
    4a28:	blcs	78a5c <strspn@plt+0x773f8>
    4a2c:			; <UNDEFINED> instruction: 0xb11cd1db
    4a30:	mulcc	r0, r4, r9
    4a34:	andle	r2, r4, pc, lsr #22
    4a38:			; <UNDEFINED> instruction: 0xf995b12d
    4a3c:	blcs	bd0a44 <strspn@plt+0xbcf3e0>
    4a40:	ldrdcs	sp, [r1], -r1
    4a44:	andcs	lr, r0, r0
    4a48:	blmi	217274 <strspn@plt+0x215c10>
    4a4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4a50:	blls	deac0 <strspn@plt+0xdd45c>
    4a54:	qaddle	r4, sl, r4
    4a58:	pop	{r0, r2, ip, sp, pc}
    4a5c:			; <UNDEFINED> instruction: 0x461883f0
    4a60:			; <UNDEFINED> instruction: 0xf7fce7f2
    4a64:	svclt	0x0000ec8e
    4a68:	muleq	r1, ip, r4
    4a6c:	andeq	r0, r0, r0, ror r1
    4a70:	andeq	r2, r1, r8, lsl r4
    4a74:	mvnsmi	lr, #737280	; 0xb4000
    4a78:	movweq	lr, #6736	; 0x1a50
    4a7c:	strmi	sp, [ip], -r5, lsr #32
    4a80:			; <UNDEFINED> instruction: 0x46054616
    4a84:	cmnlt	r1, #56, 6	; 0xe0000000
    4a88:	ldcl	7, cr15, [r4], #1008	; 0x3f0
    4a8c:	addsmi	r4, lr, #201326595	; 0xc000003
    4a90:	svclt	0x00884607
    4a94:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4a98:	bl	1baaf0 <strspn@plt+0x1b948c>
    4a9c:			; <UNDEFINED> instruction: 0xf1090900
    4aa0:			; <UNDEFINED> instruction: 0xf7fc0001
    4aa4:			; <UNDEFINED> instruction: 0x4680ecb8
    4aa8:	strtmi	fp, [r9], -r0, ror #2
    4aac:			; <UNDEFINED> instruction: 0xf7fc463a
    4ab0:	bl	23fba8 <strspn@plt+0x23e544>
    4ab4:	ldrtmi	r0, [r2], -r7
    4ab8:			; <UNDEFINED> instruction: 0xf7fc4621
    4abc:	movwcs	lr, #3126	; 0xc36
    4ac0:	andcc	pc, r9, r8, lsl #16
    4ac4:	pop	{r6, r9, sl, lr}
    4ac8:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    4acc:	mvnsmi	lr, #12386304	; 0xbd0000
    4ad0:			; <UNDEFINED> instruction: 0xf7fc4478
    4ad4:	strtmi	fp, [r0], -sp, asr #24
    4ad8:	pop	{r0, r4, r9, sl, lr}
    4adc:			; <UNDEFINED> instruction: 0xf7fc43f8
    4ae0:	pop	{r0, r2, r4, sl, fp, ip, sp, pc}
    4ae4:			; <UNDEFINED> instruction: 0xf7fc43f8
    4ae8:	svclt	0x0000bc43
    4aec:	andeq	r1, r0, r0, lsl #3
    4af0:			; <UNDEFINED> instruction: 0x460ab538
    4af4:	strmi	r4, [ip], -r5, lsl #12
    4af8:			; <UNDEFINED> instruction: 0x4608b119
    4afc:	ldc	7, cr15, [sl], #1008	; 0x3f0
    4b00:	strtmi	r4, [r1], -r2, lsl #12
    4b04:	pop	{r3, r5, r9, sl, lr}
    4b08:			; <UNDEFINED> instruction: 0xf7ff4038
    4b0c:	svclt	0x0000bfb3
    4b10:	tstcs	r1, lr, lsl #8
    4b14:	addlt	fp, r5, r0, lsl r5
    4b18:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    4b1c:			; <UNDEFINED> instruction: 0xf8dfab07
    4b20:	strmi	ip, [r4], -r0, rrx
    4b24:			; <UNDEFINED> instruction: 0xf85344fe
    4b28:	stmdage	r2, {r2, r8, r9, fp, sp}
    4b2c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    4b30:	ldrdgt	pc, [r0], -ip
    4b34:	andgt	pc, ip, sp, asr #17
    4b38:	stceq	0, cr15, [r0], {79}	; 0x4f
    4b3c:			; <UNDEFINED> instruction: 0xf7fc9301
    4b40:	mcrne	12, 0, lr, cr2, cr2, {6}
    4b44:	strcs	fp, [r0], #-4024	; 0xfffff048
    4b48:	strtmi	sp, [r0], -r7, lsl #22
    4b4c:			; <UNDEFINED> instruction: 0xf7ff9902
    4b50:			; <UNDEFINED> instruction: 0x4604ff91
    4b54:			; <UNDEFINED> instruction: 0xf7fc9802
    4b58:	bmi	2bfa80 <strspn@plt+0x2be41c>
    4b5c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    4b60:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4b64:	subsmi	r9, sl, r3, lsl #22
    4b68:	strtmi	sp, [r0], -r5, lsl #2
    4b6c:	pop	{r0, r2, ip, sp, pc}
    4b70:	andlt	r4, r3, r0, lsl r0
    4b74:			; <UNDEFINED> instruction: 0xf7fc4770
    4b78:	svclt	0x0000ec04
    4b7c:	andeq	r2, r1, r0, asr #6
    4b80:	andeq	r0, r0, r0, ror r1
    4b84:	andeq	r2, r1, r6, lsl #6
    4b88:	mvnsmi	lr, #737280	; 0xb4000
    4b8c:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    4b90:	bmi	d565fc <strspn@plt+0xd54f98>
    4b94:	blmi	d70da8 <strspn@plt+0xd6f744>
    4b98:			; <UNDEFINED> instruction: 0xf996447a
    4b9c:	ldmpl	r3, {lr}^
    4ba0:	movwls	r6, #6171	; 0x181b
    4ba4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4ba8:	eorsle	r2, r4, r0, lsl #24
    4bac:	strmi	r4, [r8], r5, lsl #12
    4bb0:			; <UNDEFINED> instruction: 0x46394630
    4bb4:	ldcl	7, cr15, [r6, #-1008]	; 0xfffffc10
    4bb8:			; <UNDEFINED> instruction: 0x56361834
    4bbc:	suble	r2, ip, r0, lsl #28
    4bc0:	svceq	0x0000f1b9
    4bc4:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    4bc8:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    4bcc:	mrrc	7, 15, pc, lr, cr12	; <UNPREDICTABLE>
    4bd0:	eorsle	r2, r5, r0, lsl #16
    4bd4:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    4bd8:	movwcs	r4, #1641	; 0x669
    4bdc:	andvs	pc, r0, sp, lsl #17
    4be0:			; <UNDEFINED> instruction: 0xf88d4648
    4be4:			; <UNDEFINED> instruction: 0xf7fe3001
    4be8:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    4bec:	andeq	pc, r0, r8, asr #17
    4bf0:	mulcc	r1, r3, r9
    4bf4:	svclt	0x00181af6
    4bf8:	blcs	e404 <strspn@plt+0xcda0>
    4bfc:	strcs	fp, [r1], -r8, lsl #30
    4c00:	andcc	fp, r2, lr, asr fp
    4c04:	strtpl	r1, [r1], -r6, lsr #16
    4c08:			; <UNDEFINED> instruction: 0x4638b119
    4c0c:	ldc	7, cr15, [lr], #-1008	; 0xfffffc10
    4c10:			; <UNDEFINED> instruction: 0x464cb318
    4c14:	bmi	5dccd4 <strspn@plt+0x5db670>
    4c18:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    4c1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4c20:	subsmi	r9, sl, r1, lsl #22
    4c24:			; <UNDEFINED> instruction: 0x4620d11e
    4c28:	pop	{r0, r1, ip, sp, pc}
    4c2c:			; <UNDEFINED> instruction: 0x463983f0
    4c30:			; <UNDEFINED> instruction: 0xf7fc4620
    4c34:			; <UNDEFINED> instruction: 0xf8c8eb3c
    4c38:	strtmi	r0, [r0], #-0
    4c3c:	strb	r6, [sl, r8, lsr #32]!
    4c40:			; <UNDEFINED> instruction: 0x46204639
    4c44:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    4c48:	andeq	pc, r0, r8, asr #17
    4c4c:	strtpl	r1, [r1], -r6, lsr #16
    4c50:			; <UNDEFINED> instruction: 0x4638b131
    4c54:	ldc	7, cr15, [sl], {252}	; 0xfc
    4c58:	eorvs	fp, ip, r0, lsl r9
    4c5c:	ldrb	r2, [sl, r0, lsl #8]
    4c60:	ldrb	r6, [r8, lr, lsr #32]
    4c64:	bl	fe342c5c <strspn@plt+0xfe3415f8>
    4c68:	andeq	r2, r1, ip, asr #5
    4c6c:	andeq	r0, r0, r0, ror r1
    4c70:	andeq	r1, r0, r6, ror #16
    4c74:	andeq	r2, r1, sl, asr #4
    4c78:			; <UNDEFINED> instruction: 0x4604b510
    4c7c:	stmdacs	sl, {r0, sp, lr, pc}
    4c80:	strtmi	sp, [r0], -r6
    4c84:	mcrr	7, 15, pc, r0, cr12	; <UNPREDICTABLE>
    4c88:	mvnsle	r1, r3, asr #24
    4c8c:	ldclt	0, cr2, [r0, #-4]
    4c90:	ldclt	0, cr2, [r0, #-0]
    4c94:	andcs	fp, r3, #240, 10	; 0x3c000000
    4c98:	addlt	r4, r3, r0, asr #24
    4c9c:	strmi	r4, [r5], -r0, asr #22
    4ca0:	stmdbmi	r0, {r2, r3, r4, r5, r6, sl, lr}^
    4ca4:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    4ca8:	movwls	r6, #6171	; 0x181b
    4cac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4cb0:	stc	7, cr15, [r4], {252}	; 0xfc
    4cb4:	strcc	fp, [r3, #-2304]	; 0xfffff700
    4cb8:	andcs	r4, r2, #966656	; 0xec000
    4cbc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4cc0:	bl	fff42cb8 <strspn@plt+0xfff41654>
    4cc4:	mvnslt	r4, r4, lsl #12
    4cc8:	strcs	r4, [r0], #-2104	; 0xfffff7c8
    4ccc:	ldrbtmi	r4, [r8], #-3640	; 0xfffff1c8
    4cd0:	and	r4, r4, lr, ror r4
    4cd4:	cfstrscs	mvf3, [r2], #-4
    4cd8:			; <UNDEFINED> instruction: 0xf856d055
    4cdc:			; <UNDEFINED> instruction: 0x46290034
    4ce0:	bl	1842cd8 <strspn@plt+0x1841674>
    4ce4:	mvnsle	r2, r0, lsl #16
    4ce8:	ldrbtmi	r4, [fp], #-2866	; 0xfffff4ce
    4cec:	strbeq	lr, [r4], #2819	; 0xb03
    4cf0:	bmi	c5ee88 <strspn@plt+0xc5d824>
    4cf4:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
    4cf8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4cfc:	subsmi	r9, sl, r1, lsl #22
    4d00:	strtmi	sp, [r0], -sl, asr #2
    4d04:	ldcllt	0, cr11, [r0, #12]!
    4d08:			; <UNDEFINED> instruction: 0x1cae492c
    4d0c:	strls	r2, [r0], #-516	; 0xfffffdfc
    4d10:			; <UNDEFINED> instruction: 0x46304479
    4d14:	bl	ff4c2d0c <strspn@plt+0xff4c16a8>
    4d18:			; <UNDEFINED> instruction: 0xb3b84607
    4d1c:	andcs	r4, r4, #40, 18	; 0xa0000
    4d20:			; <UNDEFINED> instruction: 0x46274630
    4d24:			; <UNDEFINED> instruction: 0xf7fc4479
    4d28:	stmdblt	r8, {r1, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    4d2c:	strcs	r1, [r1, -lr, lsr #27]
    4d30:	bl	fe3c2d28 <strspn@plt+0xfe3c16c4>
    4d34:	mulcs	r0, r6, r9
    4d38:			; <UNDEFINED> instruction: 0xf8336803
    4d3c:	ldreq	r3, [fp, #-18]	; 0xffffffee
    4d40:			; <UNDEFINED> instruction: 0xf7fcd521
    4d44:	movwcs	lr, #2998	; 0xbb6
    4d48:	strbtmi	r2, [r9], -sl, lsl #4
    4d4c:	strmi	r6, [r5], -r3
    4d50:			; <UNDEFINED> instruction: 0xf7fc4630
    4d54:	blls	3f7dc <strspn@plt+0x3e178>
    4d58:	svclt	0x0018429e
    4d5c:	strmi	r2, [r4], -r0, lsl #22
    4d60:	stmdavs	sl!, {r0, r4, ip, lr, pc}
    4d64:	bcs	8c78 <strspn@plt+0x7614>
    4d68:	movwcs	fp, #7960	; 0x1f18
    4d6c:	cmnlt	pc, fp, asr r9	; <UNPREDICTABLE>
    4d70:	bl	fe1c2d68 <strspn@plt+0xfe1c1704>
    4d74:			; <UNDEFINED> instruction: 0xf7fc1b04
    4d78:	adcmi	lr, r0, #17920	; 0x4600
    4d7c:			; <UNDEFINED> instruction: 0xf7fcdc03
    4d80:	addmi	lr, r4, #128, 22	; 0x20000
    4d84:			; <UNDEFINED> instruction: 0xf04fddb5
    4d88:			; <UNDEFINED> instruction: 0xe7b234ff
    4d8c:	strb	r1, [pc, lr, lsr #27]
    4d90:	ldc	7, cr15, [r8], #-1008	; 0xfffffc10
    4d94:	strb	r4, [lr, r4, lsl #8]!
    4d98:	b	ffcc2d90 <strspn@plt+0xffcc172c>
    4d9c:	andeq	r2, r1, r4, asr #3
    4da0:	andeq	r0, r0, r0, ror r1
    4da4:	muleq	r0, r2, r7
    4da8:	andeq	r1, r0, lr, ror r7
    4dac:	andeq	r1, r0, r6, ror #14
    4db0:	andeq	r1, r1, ip, ror pc
    4db4:	andeq	r1, r1, r2, ror #30
    4db8:	andeq	r2, r1, lr, ror #2
    4dbc:	andeq	r1, r0, r0, lsr r7
    4dc0:	andeq	r1, r0, r4, lsr #14
    4dc4:	andcs	r4, r1, #147456	; 0x24000
    4dc8:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    4dcc:	movwcc	lr, #4101	; 0x1005
    4dd0:	bl	4fa60 <strspn@plt+0x4e3fc>
    4dd4:	andle	r0, r7, r3, asr #5
    4dd8:	addmi	r6, r2, #5373952	; 0x520000
    4ddc:	bmi	1395c0 <strspn@plt+0x137f5c>
    4de0:			; <UNDEFINED> instruction: 0xf852447a
    4de4:			; <UNDEFINED> instruction: 0x47700033
    4de8:	ldrbmi	r2, [r0, -r0]!
    4dec:	andeq	r1, r1, r2, lsl #29
    4df0:	andeq	r1, r1, ip, ror #28
    4df4:	strmi	r2, [r3], -r1, lsr #16
    4df8:			; <UNDEFINED> instruction: 0xb121d810
    4dfc:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    4e00:	eorseq	pc, r3, r0, asr r8	; <UNPREDICTABLE>
    4e04:	teqlt	sl, r8
    4e08:	andcs	r4, r0, r7, lsl #18
    4e0c:	bl	55ff8 <strspn@plt+0x54994>
    4e10:	ldmdavs	fp, {r0, r1, r6, r7, r8, r9}^
    4e14:			; <UNDEFINED> instruction: 0x47706013
    4e18:			; <UNDEFINED> instruction: 0x47704610
    4e1c:	rscscc	pc, pc, pc, asr #32
    4e20:	svclt	0x00004770
    4e24:	andeq	r1, r1, lr, asr #28
    4e28:	andeq	r1, r1, r0, asr #28
    4e2c:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    4e30:	svclt	0x00be2900
    4e34:			; <UNDEFINED> instruction: 0xf04f2000
    4e38:	and	r4, r6, r0, lsl #2
    4e3c:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    4e40:			; <UNDEFINED> instruction: 0xf06fbf1c
    4e44:			; <UNDEFINED> instruction: 0xf04f4100
    4e48:			; <UNDEFINED> instruction: 0xf00030ff
    4e4c:			; <UNDEFINED> instruction: 0xf1adb857
    4e50:	stmdb	sp!, {r3, sl, fp}^
    4e54:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    4e58:	blcs	3ba84 <strspn@plt+0x3a420>
    4e5c:			; <UNDEFINED> instruction: 0xf000db1a
    4e60:			; <UNDEFINED> instruction: 0xf8ddf853
    4e64:	ldmib	sp, {r2, sp, lr, pc}^
    4e68:	andlt	r2, r4, r2, lsl #6
    4e6c:	submi	r4, r0, #112, 14	; 0x1c00000
    4e70:	cmpeq	r1, r1, ror #22
    4e74:	blle	6cfa7c <strspn@plt+0x6ce418>
    4e78:			; <UNDEFINED> instruction: 0xf846f000
    4e7c:	ldrd	pc, [r4], -sp
    4e80:	movwcs	lr, #10717	; 0x29dd
    4e84:	submi	fp, r0, #4
    4e88:	cmpeq	r1, r1, ror #22
    4e8c:	bl	18d57dc <strspn@plt+0x18d4178>
    4e90:	ldrbmi	r0, [r0, -r3, asr #6]!
    4e94:	bl	18d57e4 <strspn@plt+0x18d4180>
    4e98:			; <UNDEFINED> instruction: 0xf0000343
    4e9c:			; <UNDEFINED> instruction: 0xf8ddf835
    4ea0:	ldmib	sp, {r2, sp, lr, pc}^
    4ea4:	andlt	r2, r4, r2, lsl #6
    4ea8:	bl	18557b0 <strspn@plt+0x185414c>
    4eac:	ldrbmi	r0, [r0, -r1, asr #2]!
    4eb0:	bl	18d5800 <strspn@plt+0x18d419c>
    4eb4:			; <UNDEFINED> instruction: 0xf0000343
    4eb8:			; <UNDEFINED> instruction: 0xf8ddf827
    4ebc:	ldmib	sp, {r2, sp, lr, pc}^
    4ec0:	andlt	r2, r4, r2, lsl #6
    4ec4:	bl	18d5814 <strspn@plt+0x18d41b0>
    4ec8:	ldrbmi	r0, [r0, -r3, asr #6]!
    4ecc:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    4ed0:	svclt	0x00082900
    4ed4:	svclt	0x001c2800
    4ed8:	mvnscc	pc, pc, asr #32
    4edc:	rscscc	pc, pc, pc, asr #32
    4ee0:	stmdalt	ip, {ip, sp, lr, pc}
    4ee4:	stfeqd	f7, [r8], {173}	; 0xad
    4ee8:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    4eec:			; <UNDEFINED> instruction: 0xf80cf000
    4ef0:	ldrd	pc, [r4], -sp
    4ef4:	movwcs	lr, #10717	; 0x29dd
    4ef8:	ldrbmi	fp, [r0, -r4]!
    4efc:			; <UNDEFINED> instruction: 0xf04fb502
    4f00:			; <UNDEFINED> instruction: 0xf7fc0008
    4f04:	vstrlt.16	s28, [r2, #-352]	; 0xfffffea0	; <UNPREDICTABLE>
    4f08:	svclt	0x00084299
    4f0c:	push	{r4, r7, r9, lr}
    4f10:			; <UNDEFINED> instruction: 0x46044ff0
    4f14:	andcs	fp, r0, r8, lsr pc
    4f18:			; <UNDEFINED> instruction: 0xf8dd460d
    4f1c:	svclt	0x0038c024
    4f20:	cmnle	fp, #1048576	; 0x100000
    4f24:			; <UNDEFINED> instruction: 0x46994690
    4f28:			; <UNDEFINED> instruction: 0xf283fab3
    4f2c:	rsbsle	r2, r0, r0, lsl #22
    4f30:			; <UNDEFINED> instruction: 0xf385fab5
    4f34:	rsble	r2, r8, r0, lsl #26
    4f38:			; <UNDEFINED> instruction: 0xf1a21ad2
    4f3c:	blx	2487c4 <strspn@plt+0x247160>
    4f40:	blx	243b50 <strspn@plt+0x2424ec>
    4f44:			; <UNDEFINED> instruction: 0xf1c2f30e
    4f48:	b	12c6bd0 <strspn@plt+0x12c556c>
    4f4c:	blx	a07b60 <strspn@plt+0xa064fc>
    4f50:	b	1301b74 <strspn@plt+0x1300510>
    4f54:	blx	207b68 <strspn@plt+0x206504>
    4f58:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    4f5c:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    4f60:	andcs	fp, r0, ip, lsr pc
    4f64:	movwle	r4, #42497	; 0xa601
    4f68:	bl	fed0cf74 <strspn@plt+0xfed0b910>
    4f6c:	blx	5f9c <strspn@plt+0x4938>
    4f70:	blx	8413b0 <strspn@plt+0x83fd4c>
    4f74:	bl	1981b98 <strspn@plt+0x1980534>
    4f78:	tstmi	r9, #46137344	; 0x2c00000
    4f7c:	bcs	151c4 <strspn@plt+0x13b60>
    4f80:	b	13f9078 <strspn@plt+0x13f7a14>
    4f84:	b	13c70f4 <strspn@plt+0x13c5a90>
    4f88:	b	12074fc <strspn@plt+0x1205e98>
    4f8c:	ldrmi	r7, [r6], -fp, asr #17
    4f90:	bl	fed3cfc4 <strspn@plt+0xfed3b960>
    4f94:	bl	1945bbc <strspn@plt+0x1944558>
    4f98:	ldmne	fp, {r0, r3, r9, fp}^
    4f9c:	beq	2bfccc <strspn@plt+0x2be668>
    4fa0:			; <UNDEFINED> instruction: 0xf14a1c5c
    4fa4:	cfsh32cc	mvfx0, mvfx1, #0
    4fa8:	strbmi	sp, [sp, #-7]
    4fac:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    4fb0:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    4fb4:	adfccsz	f4, f1, #5.0
    4fb8:	blx	17979c <strspn@plt+0x178138>
    4fbc:	blx	942be0 <strspn@plt+0x94157c>
    4fc0:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    4fc4:	vseleq.f32	s30, s28, s11
    4fc8:	blx	94b3d0 <strspn@plt+0x949d6c>
    4fcc:	b	1102fdc <strspn@plt+0x1101978>
    4fd0:			; <UNDEFINED> instruction: 0xf1a2040e
    4fd4:			; <UNDEFINED> instruction: 0xf1c20720
    4fd8:	blx	206860 <strspn@plt+0x2051fc>
    4fdc:	blx	141bec <strspn@plt+0x140588>
    4fe0:	blx	142c04 <strspn@plt+0x1415a0>
    4fe4:	b	11017f4 <strspn@plt+0x1100190>
    4fe8:	blx	905c0c <strspn@plt+0x9045a8>
    4fec:	bl	118280c <strspn@plt+0x11811a8>
    4ff0:	teqmi	r3, #1073741824	; 0x40000000
    4ff4:	strbmi	r1, [r5], -r0, lsl #21
    4ff8:	tsteq	r3, r1, ror #22
    4ffc:	svceq	0x0000f1bc
    5000:	stmib	ip, {r0, ip, lr, pc}^
    5004:	pop	{r8, sl, lr}
    5008:	blx	fed28fd0 <strspn@plt+0xfed2796c>
    500c:	msrcc	CPSR_, #132, 6	; 0x10000002
    5010:	blx	fee3ee60 <strspn@plt+0xfee3d7fc>
    5014:	blx	fed81a3c <strspn@plt+0xfed803d8>
    5018:	eorcc	pc, r0, #335544322	; 0x14000002
    501c:	orrle	r2, fp, r0, lsl #26
    5020:	svclt	0x0000e7f3
    5024:	mvnsmi	lr, #737280	; 0xb4000
    5028:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    502c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    5030:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    5034:	stmdb	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5038:	blne	1d96234 <strspn@plt+0x1d94bd0>
    503c:	strhle	r1, [sl], -r6
    5040:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    5044:	svccc	0x0004f855
    5048:	strbmi	r3, [sl], -r1, lsl #8
    504c:	ldrtmi	r4, [r8], -r1, asr #12
    5050:	adcmi	r4, r6, #152, 14	; 0x2600000
    5054:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    5058:	svclt	0x000083f8
    505c:	andeq	r1, r1, r6, lsl #21
    5060:	andeq	r1, r1, ip, ror sl
    5064:	svclt	0x00004770
    5068:	tstcs	r0, r2, lsl #22
    506c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    5070:	blt	ac3068 <strspn@plt+0xac1a04>
    5074:	muleq	r1, r4, pc	; <UNPREDICTABLE>

Disassembly of section .fini:

00005078 <.fini>:
    5078:	push	{r3, lr}
    507c:	pop	{r3, pc}
