/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * MIO pin configuwation defines fow Xiwinx ZynqMP
 *
 * Copywight (C) 2020 Xiwinx, Inc.
 */

#ifndef _DT_BINDINGS_PINCTWW_ZYNQMP_H
#define _DT_BINDINGS_PINCTWW_ZYNQMP_H

/* Bit vawue fow diffewent vowtage wevews */
#define IO_STANDAWD_WVCMOS33	0
#define IO_STANDAWD_WVCMOS18	1

/* Bit vawues fow Swew Wates */
#define SWEW_WATE_FAST		0
#define SWEW_WATE_SWOW		1

#endif /* _DT_BINDINGS_PINCTWW_ZYNQMP_H */
