Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cnn_layer_6filters_behav xil_defaultlib.tb_cnn_layer_6filters xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.line_buffer_5x5(IMG_WIDTH=32,dat...
Compiling module xil_defaultlib.conv2d_1filter_mac_5x5
Compiling module xil_defaultlib.relu_reg
Compiling module xil_defaultlib.line_buffer_2x2(W=28,DW=16)
Compiling module xil_defaultlib.maxpool2x2_stride2
Compiling module xil_defaultlib.line_buffer_5x5(IMG_WIDTH=14,dat...
Compiling module xil_defaultlib.conv_layer2_default
Compiling module xil_defaultlib.line_buffer_2x2(W=10,DW=16)
Compiling module xil_defaultlib.maxpool_to_fc_buffer_default
Compiling module xil_defaultlib.fc_400x120_120mac_pipeline_defau...
Compiling module xil_defaultlib.fc_400x120_120mac_pipeline(IN_WI...
Compiling module xil_defaultlib.fc_400x120_120mac_pipeline(IN_WI...
Compiling module xil_defaultlib.argmax
Compiling module xil_defaultlib.cnn_layer_6filters_default
Compiling module xil_defaultlib.tb_cnn_layer_6filters
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cnn_layer_6filters_behav
