

================================================================
== Vitis HLS Report for 'triangular_Pipeline_VITIS_LOOP_10_2'
================================================================
* Date:           Tue Apr 25 20:30:58 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        triangular
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.349 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_2  |        ?|        ?|        13|          6|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 6, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.02>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 16 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 17 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 18 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load"   --->   Operation 20 'read' 'x_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%select_ln10_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %select_ln10"   --->   Operation 21 'read' 'select_ln10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%idxprom11_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %idxprom11"   --->   Operation 22 'read' 'idxprom11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_1_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %i_1"   --->   Operation 23 'read' 'i_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvars_iv_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %indvars_iv"   --->   Operation 24 'read' 'indvars_iv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.02ns)   --->   "%store_ln0 = store i64 %indvars_iv_read, i64 %k"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 26 [1/1] (1.02ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 27 [1/1] (1.02ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%k_1 = load i64 %k" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 29 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i64 %k_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 30 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [4/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln11_1 = mul i14 %trunc_ln11, i14 100" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 31 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [1/1] (1.68ns)   --->   "%icmp_ln10 = icmp_slt  i64 %k_1, i64 %select_ln10_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:10]   --->   Operation 32 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.inc.split, void %for.inc14.loopexit.exitStub" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:10]   --->   Operation 33 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 34 [3/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln11_1 = mul i14 %trunc_ln11, i14 100" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 34 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.82>
ST_4 : Operation 35 [2/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln11_1 = mul i14 %trunc_ln11, i14 100" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 35 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.46>
ST_5 : Operation 36 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln11_1 = mul i14 %trunc_ln11, i14 100" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 36 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 37 [1/1] (1.46ns)   --->   "%add_ln11 = add i14 %mul_ln11_1, i14 %i_1_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 37 'add' 'add_ln11' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (1.46ns)   --->   "%add_ln11_1 = add i14 %mul_ln11_1, i14 %idxprom11_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 38 'add' 'add_ln11_1' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i14 %add_ln11" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 39 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln11" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 40 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln11_1 = zext i14 %add_ln11_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 41 'zext' 'zext_ln11_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln11_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 42 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 44 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 45 [2/2] (2.66ns)   --->   "%A_load = load i14 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 45 'load' 'A_load' <Predicate = (!icmp_ln10)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 46 [1/1] (1.68ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln11" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 46 'icmp' 'addr_cmp' <Predicate = (!icmp_ln10)> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load_1 = load i64 %reuse_addr_reg"   --->   Operation 47 'load' 'reuse_addr_reg_load_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 48 [2/2] (2.66ns)   --->   "%A_load_1 = load i14 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 48 'load' 'A_load_1' <Predicate = (!icmp_ln10)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 49 [1/1] (1.68ns)   --->   "%addr_cmp11 = icmp_eq  i64 %reuse_addr_reg_load_1, i64 %zext_ln11_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 49 'icmp' 'addr_cmp11' <Predicate = (!icmp_ln10)> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (1.02ns)   --->   "%store_ln11 = store i64 %zext_ln11_1, i64 %reuse_addr_reg" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 50 'store' 'store_ln11' <Predicate = (!icmp_ln10)> <Delay = 1.02>

State 7 <SV = 6> <Delay = 3.29>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 51 'load' 'reuse_reg_load' <Predicate = (!icmp_ln10 & addr_cmp)> <Delay = 0.00>
ST_7 : Operation 52 [1/2] (2.66ns)   --->   "%A_load = load i14 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 52 'load' 'A_load' <Predicate = (!icmp_ln10)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 53 [1/1] (0.63ns)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 53 'select' 'reuse_select' <Predicate = (!icmp_ln10)> <Delay = 0.63> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 54 [1/2] (2.66ns)   --->   "%A_load_1 = load i14 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 54 'load' 'A_load_1' <Predicate = (!icmp_ln10)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 55 [1/1] (1.98ns)   --->   "%add_ln10 = add i64 %k_1, i64 18446744073709551615" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:10]   --->   Operation 55 'add' 'add_ln10' <Predicate = (!icmp_ln10)> <Delay = 1.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (1.02ns)   --->   "%store_ln10 = store i64 %add_ln10, i64 %k" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:10]   --->   Operation 56 'store' 'store_ln10' <Predicate = (!icmp_ln10)> <Delay = 1.02>

State 8 <SV = 7> <Delay = 3.34>
ST_8 : Operation 57 [5/5] (3.34ns)   --->   "%mul_ln11 = mul i32 %reuse_select, i32 %x_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 57 'mul' 'mul_ln11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.34>
ST_9 : Operation 58 [4/5] (3.34ns)   --->   "%mul_ln11 = mul i32 %reuse_select, i32 %x_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 58 'mul' 'mul_ln11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.34>
ST_10 : Operation 59 [3/5] (3.34ns)   --->   "%mul_ln11 = mul i32 %reuse_select, i32 %x_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 59 'mul' 'mul_ln11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.34>
ST_11 : Operation 60 [2/5] (3.34ns)   --->   "%mul_ln11 = mul i32 %reuse_select, i32 %x_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 60 'mul' 'mul_ln11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.34>
ST_12 : Operation 61 [1/5] (3.34ns)   --->   "%mul_ln11 = mul i32 %reuse_select, i32 %x_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 61 'mul' 'mul_ln11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.81>
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "%reuse_reg_load_1 = load i32 %reuse_reg"   --->   Operation 62 'load' 'reuse_reg_load_1' <Predicate = (addr_cmp11)> <Delay = 0.00>
ST_13 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node sub_ln11)   --->   "%reuse_select12 = select i1 %addr_cmp11, i32 %reuse_reg_load_1, i32 %A_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 63 'select' 'reuse_select12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 64 [1/1] (1.78ns) (out node of the LUT)   --->   "%sub_ln11 = sub i32 %reuse_select12, i32 %mul_ln11" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 64 'sub' 'sub_ln11' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 65 [1/1] (1.02ns)   --->   "%store_ln11 = store i32 %sub_ln11, i32 %reuse_reg" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 65 'store' 'store_ln11' <Predicate = true> <Delay = 1.02>

State 14 <SV = 13> <Delay = 2.66>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:10]   --->   Operation 66 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [1/1] (2.66ns)   --->   "%store_ln11 = store i32 %sub_ln11, i14 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 67 'store' 'store_ln11' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.inc" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:10]   --->   Operation 68 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ idxprom11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg        (alloca       ) [ 011111100000000]
reuse_reg             (alloca       ) [ 011111111111110]
k                     (alloca       ) [ 011111110000000]
specinterface_ln0     (specinterface) [ 000000000000000]
x_load_read           (read         ) [ 011111111111100]
select_ln10_read      (read         ) [ 001000000000000]
idxprom11_read        (read         ) [ 001111000000000]
i_1_read              (read         ) [ 001111000000000]
indvars_iv_read       (read         ) [ 000000000000000]
store_ln0             (store        ) [ 000000000000000]
store_ln0             (store        ) [ 000000000000000]
store_ln0             (store        ) [ 000000000000000]
br_ln0                (br           ) [ 000000000000000]
k_1                   (load         ) [ 010111110000000]
trunc_ln11            (trunc        ) [ 000111000000000]
icmp_ln10             (icmp         ) [ 011111111000000]
br_ln10               (br           ) [ 000000000000000]
mul_ln11_1            (mul          ) [ 000000000000000]
add_ln11              (add          ) [ 000000100000000]
add_ln11_1            (add          ) [ 000000100000000]
zext_ln11             (zext         ) [ 000000000000000]
A_addr                (getelementptr) [ 010000010000000]
zext_ln11_1           (zext         ) [ 000000000000000]
A_addr_1              (getelementptr) [ 011111111111111]
specpipeline_ln0      (specpipeline ) [ 000000000000000]
reuse_addr_reg_load   (load         ) [ 000000000000000]
addr_cmp              (icmp         ) [ 010000010000000]
reuse_addr_reg_load_1 (load         ) [ 000000000000000]
addr_cmp11            (icmp         ) [ 011111111111110]
store_ln11            (store        ) [ 000000000000000]
reuse_reg_load        (load         ) [ 000000000000000]
A_load                (load         ) [ 000000000000000]
reuse_select          (select       ) [ 001111101111100]
A_load_1              (load         ) [ 011111101111110]
add_ln10              (add          ) [ 000000000000000]
store_ln10            (store        ) [ 000000000000000]
mul_ln11              (mul          ) [ 010000000000010]
reuse_reg_load_1      (load         ) [ 000000000000000]
reuse_select12        (select       ) [ 000000000000000]
sub_ln11              (sub          ) [ 001000000000001]
store_ln11            (store        ) [ 000000000000000]
specloopname_ln10     (specloopname ) [ 000000000000000]
store_ln11            (store        ) [ 000000000000000]
br_ln10               (br           ) [ 000000000000000]
ret_ln0               (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="idxprom11">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idxprom11"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="select_ln10">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln10"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_load">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_load"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="reuse_addr_reg_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="reuse_reg_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="k_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="x_load_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_load_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="select_ln10_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln10_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="idxprom11_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="14" slack="0"/>
<pin id="70" dir="0" index="1" bw="14" slack="0"/>
<pin id="71" dir="1" index="2" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idxprom11_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_1_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="14" slack="0"/>
<pin id="76" dir="0" index="1" bw="14" slack="0"/>
<pin id="77" dir="1" index="2" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_1_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="indvars_iv_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="A_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="14" slack="0"/>
<pin id="90" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/6 "/>
</bind>
</comp>

<comp id="93" class="1004" name="A_addr_1_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="14" slack="0"/>
<pin id="97" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/6 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="14" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="1"/>
<pin id="103" dir="0" index="2" bw="0" slack="0"/>
<pin id="105" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="106" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="107" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="6"/>
<pin id="108" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load/6 A_load_1/6 store_ln11/14 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln0_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="0"/>
<pin id="113" dir="0" index="1" bw="64" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln0_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln0_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="64" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="k_1_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="1"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="trunc_ln11_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="0"/>
<pin id="131" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln10_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="0"/>
<pin id="135" dir="0" index="1" bw="64" slack="1"/>
<pin id="136" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="add_ln11_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="14" slack="0"/>
<pin id="140" dir="0" index="1" bw="14" slack="4"/>
<pin id="141" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln11_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="14" slack="0"/>
<pin id="144" dir="0" index="1" bw="14" slack="4"/>
<pin id="145" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln11_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="14" slack="1"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/6 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln11_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="14" slack="1"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_1/6 "/>
</bind>
</comp>

<comp id="154" class="1004" name="reuse_addr_reg_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="5"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/6 "/>
</bind>
</comp>

<comp id="157" class="1004" name="addr_cmp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="0"/>
<pin id="159" dir="0" index="1" bw="14" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/6 "/>
</bind>
</comp>

<comp id="163" class="1004" name="reuse_addr_reg_load_1_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="5"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load_1/6 "/>
</bind>
</comp>

<comp id="166" class="1004" name="addr_cmp11_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="14" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp11/6 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln11_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="14" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="5"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/6 "/>
</bind>
</comp>

<comp id="177" class="1004" name="reuse_reg_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="6"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/7 "/>
</bind>
</comp>

<comp id="180" class="1004" name="reuse_select_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="32" slack="0"/>
<pin id="184" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/7 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln10_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="5"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/7 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln10_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="6"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/7 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="0" index="1" bw="32" slack="7"/>
<pin id="200" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11/8 "/>
</bind>
</comp>

<comp id="201" class="1004" name="reuse_reg_load_1_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="12"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load_1/13 "/>
</bind>
</comp>

<comp id="204" class="1004" name="reuse_select12_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="7"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="0" index="2" bw="32" slack="6"/>
<pin id="208" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select12/13 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sub_ln11_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="1"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln11/13 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln11_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="12"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/13 "/>
</bind>
</comp>

<comp id="220" class="1007" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="14" slack="0"/>
<pin id="222" dir="0" index="1" bw="7" slack="0"/>
<pin id="223" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_1/2 "/>
</bind>
</comp>

<comp id="228" class="1005" name="reuse_addr_reg_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="236" class="1005" name="reuse_reg_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="244" class="1005" name="k_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="251" class="1005" name="x_load_read_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="7"/>
<pin id="253" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="x_load_read "/>
</bind>
</comp>

<comp id="256" class="1005" name="select_ln10_read_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="1"/>
<pin id="258" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln10_read "/>
</bind>
</comp>

<comp id="261" class="1005" name="idxprom11_read_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="14" slack="4"/>
<pin id="263" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="idxprom11_read "/>
</bind>
</comp>

<comp id="266" class="1005" name="i_1_read_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="14" slack="4"/>
<pin id="268" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="i_1_read "/>
</bind>
</comp>

<comp id="271" class="1005" name="k_1_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="5"/>
<pin id="273" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="276" class="1005" name="trunc_ln11_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="14" slack="1"/>
<pin id="278" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln11 "/>
</bind>
</comp>

<comp id="281" class="1005" name="icmp_ln10_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="4"/>
<pin id="283" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="285" class="1005" name="add_ln11_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="14" slack="1"/>
<pin id="287" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11 "/>
</bind>
</comp>

<comp id="290" class="1005" name="add_ln11_1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="14" slack="1"/>
<pin id="292" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11_1 "/>
</bind>
</comp>

<comp id="295" class="1005" name="A_addr_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="14" slack="1"/>
<pin id="297" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="300" class="1005" name="A_addr_1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="14" slack="1"/>
<pin id="302" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="305" class="1005" name="addr_cmp_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="310" class="1005" name="addr_cmp11_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="7"/>
<pin id="312" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="addr_cmp11 "/>
</bind>
</comp>

<comp id="315" class="1005" name="reuse_select_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reuse_select "/>
</bind>
</comp>

<comp id="320" class="1005" name="A_load_1_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="6"/>
<pin id="322" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="A_load_1 "/>
</bind>
</comp>

<comp id="325" class="1005" name="mul_ln11_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln11 "/>
</bind>
</comp>

<comp id="330" class="1005" name="sub_ln11_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="24" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="28" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="34" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="34" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="109"><net_src comp="86" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="110"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="115"><net_src comp="80" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="126" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="126" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="149"><net_src comp="146" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="153"><net_src comp="150" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="161"><net_src comp="154" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="146" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="170"><net_src comp="163" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="150" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="150" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="185"><net_src comp="177" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="100" pin="7"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="187" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="209"><net_src comp="201" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="204" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="210" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="129" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="226"><net_src comp="220" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="227"><net_src comp="220" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="231"><net_src comp="44" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="234"><net_src comp="228" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="235"><net_src comp="228" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="239"><net_src comp="48" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="242"><net_src comp="236" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="243"><net_src comp="236" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="247"><net_src comp="52" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="250"><net_src comp="244" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="254"><net_src comp="56" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="259"><net_src comp="62" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="264"><net_src comp="68" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="269"><net_src comp="74" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="274"><net_src comp="126" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="279"><net_src comp="129" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="284"><net_src comp="133" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="138" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="293"><net_src comp="142" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="298"><net_src comp="86" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="303"><net_src comp="93" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="308"><net_src comp="157" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="313"><net_src comp="166" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="318"><net_src comp="180" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="323"><net_src comp="100" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="328"><net_src comp="197" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="333"><net_src comp="210" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="100" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {14 }
 - Input state : 
	Port: triangular_Pipeline_VITIS_LOOP_10_2 : indvars_iv | {1 }
	Port: triangular_Pipeline_VITIS_LOOP_10_2 : i_1 | {1 }
	Port: triangular_Pipeline_VITIS_LOOP_10_2 : A | {6 7 }
	Port: triangular_Pipeline_VITIS_LOOP_10_2 : idxprom11 | {1 }
	Port: triangular_Pipeline_VITIS_LOOP_10_2 : select_ln10 | {1 }
	Port: triangular_Pipeline_VITIS_LOOP_10_2 : x_load | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		trunc_ln11 : 1
		mul_ln11_1 : 2
		icmp_ln10 : 1
		br_ln10 : 2
	State 3
	State 4
	State 5
		add_ln11 : 1
		add_ln11_1 : 1
	State 6
		A_addr : 1
		A_addr_1 : 1
		A_load : 2
		addr_cmp : 1
		A_load_1 : 2
		addr_cmp11 : 1
		store_ln11 : 1
	State 7
		reuse_select : 1
		store_ln10 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		reuse_select12 : 1
		sub_ln11 : 2
		store_ln11 : 3
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_197         |    3    |   215   |    1    |
|          |          grp_fu_220         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln11_fu_138       |    0    |    0    |    21   |
|    add   |      add_ln11_1_fu_142      |    0    |    0    |    21   |
|          |       add_ln10_fu_187       |    0    |    0    |    71   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln10_fu_133      |    0    |    0    |    29   |
|   icmp   |       addr_cmp_fu_157       |    0    |    0    |    29   |
|          |      addr_cmp11_fu_166      |    0    |    0    |    29   |
|----------|-----------------------------|---------|---------|---------|
|  select  |     reuse_select_fu_180     |    0    |    0    |    32   |
|          |    reuse_select12_fu_204    |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln11_fu_210       |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |    x_load_read_read_fu_56   |    0    |    0    |    0    |
|          | select_ln10_read_read_fu_62 |    0    |    0    |    0    |
|   read   |  idxprom11_read_read_fu_68  |    0    |    0    |    0    |
|          |     i_1_read_read_fu_74     |    0    |    0    |    0    |
|          |  indvars_iv_read_read_fu_80 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln11_fu_129      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |       zext_ln11_fu_146      |    0    |    0    |    0    |
|          |      zext_ln11_1_fu_150     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    4    |   215   |   304   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    A_addr_1_reg_300    |   14   |
|     A_addr_reg_295     |   14   |
|    A_load_1_reg_320    |   32   |
|   add_ln11_1_reg_290   |   14   |
|    add_ln11_reg_285    |   14   |
|   addr_cmp11_reg_310   |    1   |
|    addr_cmp_reg_305    |    1   |
|    i_1_read_reg_266    |   14   |
|    icmp_ln10_reg_281   |    1   |
| idxprom11_read_reg_261 |   14   |
|       k_1_reg_271      |   64   |
|        k_reg_244       |   64   |
|    mul_ln11_reg_325    |   32   |
| reuse_addr_reg_reg_228 |   64   |
|    reuse_reg_reg_236   |   32   |
|  reuse_select_reg_315  |   32   |
|select_ln10_read_reg_256|   64   |
|    sub_ln11_reg_330    |   32   |
|   trunc_ln11_reg_276   |   14   |
|   x_load_read_reg_251  |   32   |
+------------------------+--------+
|          Total         |   549  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_100 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_100 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_220    |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   56   ||  3.087  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   215  |   304  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   27   |
|  Register |    -   |    -   |   549  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    3   |   764  |   331  |
+-----------+--------+--------+--------+--------+
