

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Fri Nov  7 12:55:30 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dft.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  76560385|  77608961|  0.766 sec|  0.776 sec|  76560386|  77608962|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sin_or_cos_float_s_fu_156  |sin_or_cos_float_s  |       27|       28|  0.270 us|  0.280 us|   27|   28|       no|
        |grp_sin_or_cos_float_s_fu_171  |sin_or_cos_float_s  |       27|       28|  0.270 us|  0.280 us|   27|   28|       no|
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+----------+----------+---------------+-----------+-----------+------+----------+
        |                    |   Latency (cycles)  |   Iteration   |  Initiation Interval  | Trip |          |
        |      Loop Name     |    min   |    max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +--------------------+----------+----------+---------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1   |  76560384|  77608960|  74766 ~ 75790|          -|          -|  1024|        no|
        | + VITIS_LOOP_36_2  |     74752|     75776|        73 ~ 74|          -|          -|  1024|        no|
        +--------------------+----------+----------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     50|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   79|    6051|  10843|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    463|    -|
|Register         |        -|    -|    1141|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   79|    7192|  11356|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   35|       6|     21|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                Instance                |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |dadd_64ns_64ns_64_7_full_dsp_1_U43      |dadd_64ns_64ns_64_7_full_dsp_1      |        0|   3|   630|  1141|    0|
    |dadddsub_64ns_64ns_64_7_full_dsp_1_U44  |dadddsub_64ns_64ns_64_7_full_dsp_1  |        0|   3|   630|  1141|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U45       |dmul_64ns_64ns_64_7_max_dsp_1       |        0|  11|   342|   586|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U46       |dmul_64ns_64ns_64_7_max_dsp_1       |        0|  11|   342|   586|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U47       |dmul_64ns_64ns_64_7_max_dsp_1       |        0|  11|   342|   586|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U48       |dmul_64ns_64ns_64_7_max_dsp_1       |        0|  11|   342|   586|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U36       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|   143|   321|    0|
    |fpext_32ns_64_2_no_dsp_1_U39            |fpext_32ns_64_2_no_dsp_1            |        0|   0|     0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U40            |fpext_32ns_64_2_no_dsp_1            |        0|   0|     0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U41            |fpext_32ns_64_2_no_dsp_1            |        0|   0|     0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U42            |fpext_32ns_64_2_no_dsp_1            |        0|   0|     0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U37          |fptrunc_64ns_32_2_no_dsp_1          |        0|   0|     0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U38          |fptrunc_64ns_32_2_no_dsp_1          |        0|   0|     0|     0|    0|
    |grp_sin_or_cos_float_s_fu_156           |sin_or_cos_float_s                  |        0|  13|  1640|  2948|    0|
    |grp_sin_or_cos_float_s_fu_171           |sin_or_cos_float_s                  |        0|  13|  1640|  2948|    0|
    |sitodp_32ns_64_6_no_dsp_1_U49           |sitodp_32ns_64_6_no_dsp_1           |        0|   0|     0|     0|    0|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                   |                                    |        0|  79|  6051| 10843|    0|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln30_fu_291_p2                |         +|   0|  0|  12|          11|           1|
    |add_ln36_fu_315_p2                |         +|   0|  0|  12|          11|           1|
    |icmp_ln30_fu_285_p2               |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln36_fu_309_p2               |      icmp|   0|  0|  12|          11|          12|
    |ap_block_state35_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  50|          45|          27|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  261|         61|    1|         61|
    |grp_fu_191_p0      |   14|          3|   64|        192|
    |grp_fu_197_p0      |   14|          3|   32|         96|
    |grp_fu_200_p0      |   14|          3|   32|         96|
    |grp_fu_211_p0      |   14|          3|   64|        192|
    |grp_fu_211_p1      |   14|          3|   64|        192|
    |grp_fu_215_opcode  |   14|          3|    2|          6|
    |grp_fu_215_p0      |   14|          3|   64|        192|
    |grp_fu_215_p1      |   14|          3|   64|        192|
    |grp_fu_219_p0      |   20|          4|   64|        256|
    |grp_fu_219_p1      |   20|          4|   64|        256|
    |grp_fu_236_p0      |   14|          3|   32|         96|
    |k_fu_64            |    9|          2|   11|         22|
    |n_reg_120          |    9|          2|   11|         22|
    |sum_imag_reg_132   |    9|          2|   32|         64|
    |sum_real_reg_144   |    9|          2|   32|         64|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  463|        104|  633|       1999|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |add_ln30_reg_371                            |  11|   0|   11|          0|
    |add_ln36_reg_395                            |  11|   0|   11|          0|
    |angle_reg_410                               |  32|   0|   32|          0|
    |ap_CS_fsm                                   |  60|   0|   60|          0|
    |conv2_reg_456                               |  64|   0|   64|          0|
    |conv3_reg_462                               |  64|   0|   64|          0|
    |conv7_reg_405                               |  32|   0|   32|          0|
    |grp_sin_or_cos_float_s_fu_156_ap_start_reg  |   1|   0|    1|          0|
    |grp_sin_or_cos_float_s_fu_171_ap_start_reg  |   1|   0|    1|          0|
    |imag_sample_load_reg_441                    |  32|   0|   32|          0|
    |k_fu_64                                     |  11|   0|   11|          0|
    |mul2_reg_468                                |  64|   0|   64|          0|
    |mul3_reg_473                                |  64|   0|   64|          0|
    |mul4_reg_478                                |  64|   0|   64|          0|
    |mul_reg_387                                 |  64|   0|   64|          0|
    |n_reg_120                                   |  11|   0|   11|          0|
    |real_sample_load_reg_436                    |  32|   0|   32|          0|
    |reg_239                                     |  64|   0|   64|          0|
    |reg_245                                     |  64|   0|   64|          0|
    |reg_251                                     |  64|   0|   64|          0|
    |reg_258                                     |  64|   0|   64|          0|
    |reg_265                                     |  64|   0|   64|          0|
    |reg_271                                     |  64|   0|   64|          0|
    |sum_imag_reg_132                            |  32|   0|   32|          0|
    |sum_real_reg_144                            |  32|   0|   32|          0|
    |tmp_reg_426                                 |  32|   0|   32|          0|
    |tmp_s_reg_431                               |  32|   0|   32|          0|
    |zext_ln30_reg_381                           |  11|   0|   64|         53|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |1141|   0| 1194|         53|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|           dft|  return value|
|real_sample_address0  |  out|   10|   ap_memory|   real_sample|         array|
|real_sample_ce0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_q0        |   in|   32|   ap_memory|   real_sample|         array|
|imag_sample_address0  |  out|   10|   ap_memory|   imag_sample|         array|
|imag_sample_ce0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_q0        |   in|   32|   ap_memory|   imag_sample|         array|
|real_op_address0      |  out|   10|   ap_memory|       real_op|         array|
|real_op_ce0           |  out|    1|   ap_memory|       real_op|         array|
|real_op_we0           |  out|    1|   ap_memory|       real_op|         array|
|real_op_d0            |  out|   32|   ap_memory|       real_op|         array|
|imag_op_address0      |  out|   10|   ap_memory|       imag_op|         array|
|imag_op_ce0           |  out|    1|   ap_memory|       imag_op|         array|
|imag_op_we0           |  out|    1|   ap_memory|       imag_op|         array|
|imag_op_d0            |  out|   32|   ap_memory|       imag_op|         array|
+----------------------+-----+-----+------------+--------------+--------------+

