include "llvm/Target/Target.td"
include "SimRegisterInfo.td"

def Sim : Target;
