0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/I1/I1.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/I1/I1.srcs/sim_1/imports/new/testbench.v,1578491003,verilog,,,,testbench,,,,,,,,
C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/I1/I1.srcs/sources_1/imports/new/I.v,1578311174,verilog,,C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/I1/I1.srcs/sim_1/imports/new/testbench.v,,I1,,,,,,,,
