
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ff_n40C_1v95 Corner ===================================

Startpoint: _48_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _48_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.007800    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000000    0.000000    0.000000 ^ _48_/CLK (sky130_fd_sc_hd__dfxtp_2)
     5    0.016766    0.070774    0.215885    0.215885 ^ _48_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         counter[2] (net)
                      0.070774    0.000000    0.215885 ^ _39_/A1 (sky130_fd_sc_hd__a21oi_2)
     1    0.004267    0.029609    0.032248    0.248134 v _39_/Y (sky130_fd_sc_hd__a21oi_2)
                                                         _18_ (net)
                      0.029609    0.000000    0.248134 v _40_/B1 (sky130_fd_sc_hd__o21ai_2)
     1    0.001748    0.018558    0.028812    0.276945 ^ _40_/Y (sky130_fd_sc_hd__o21ai_2)
                                                         _02_ (net)
                      0.018558    0.000000    0.276945 ^ _48_/D (sky130_fd_sc_hd__dfxtp_2)
                                              0.276945   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.007800    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000000    0.000000    0.000000 ^ _48_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -0.017155   -0.017155   library hold time
                                             -0.017155   data required time
---------------------------------------------------------------------------------------------
                                             -0.017155   data required time
                                             -0.276945   data arrival time
---------------------------------------------------------------------------------------------
                                              0.294101   slack (MET)


Startpoint: _46_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _46_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.007800    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000000    0.000000    0.000000 ^ _46_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.030593    0.121465    0.251397    0.251397 ^ _46_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         counter[0] (net)
                      0.121465    0.000000    0.251397 ^ _28_/A1 (sky130_fd_sc_hd__o21ai_2)
     1    0.001783    0.015570    0.036326    0.287723 v _28_/Y (sky130_fd_sc_hd__o21ai_2)
                                                         _00_ (net)
                      0.015570    0.000000    0.287723 v _46_/D (sky130_fd_sc_hd__dfxtp_2)
                                              0.287723   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.007800    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000000    0.000000    0.000000 ^ _46_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -0.032574   -0.032574   library hold time
                                             -0.032574   data required time
---------------------------------------------------------------------------------------------
                                             -0.032574   data required time
                                             -0.287723   data arrival time
---------------------------------------------------------------------------------------------
                                              0.320297   slack (MET)


Startpoint: _49_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _49_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.007800    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000000    0.000000    0.000000 ^ _49_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.006555    0.023698    0.189633    0.189633 v _49_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         counter[3] (net)
                      0.023698    0.000000    0.189633 v _44_/B (sky130_fd_sc_hd__nand4_2)
     1    0.002528    0.026742    0.046121    0.235754 ^ _44_/Y (sky130_fd_sc_hd__nand4_2)
                                                         _22_ (net)
                      0.026742    0.000000    0.235754 ^ _45_/A3 (sky130_fd_sc_hd__a31o_2)
     1    0.001748    0.019658    0.078779    0.314533 ^ _45_/X (sky130_fd_sc_hd__a31o_2)
                                                         _03_ (net)
                      0.019658    0.000000    0.314533 ^ _49_/D (sky130_fd_sc_hd__dfxtp_2)
                                              0.314533   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.007800    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000000    0.000000    0.000000 ^ _49_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -0.017234   -0.017234   library hold time
                                             -0.017234   data required time
---------------------------------------------------------------------------------------------
                                             -0.017234   data required time
                                             -0.314533   data arrival time
---------------------------------------------------------------------------------------------
                                              0.331766   slack (MET)


Startpoint: _47_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _47_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.007800    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000000    0.000000    0.000000 ^ _47_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.022571    0.092056    0.230794    0.230794 ^ _47_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         counter[1] (net)
                      0.092056    0.000000    0.230794 ^ _33_/A1 (sky130_fd_sc_hd__a21o_2)
     1    0.002557    0.020730    0.076158    0.306952 ^ _33_/X (sky130_fd_sc_hd__a21o_2)
                                                         _13_ (net)
                      0.020730    0.000000    0.306952 ^ _34_/B1 (sky130_fd_sc_hd__a31o_2)
     1    0.001748    0.016834    0.046587    0.353539 ^ _34_/X (sky130_fd_sc_hd__a31o_2)
                                                         _01_ (net)
                      0.016834    0.000000    0.353539 ^ _47_/D (sky130_fd_sc_hd__dfxtp_2)
                                              0.353539   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.007800    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000000    0.000000    0.000000 ^ _47_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -0.017033   -0.017033   library hold time
                                             -0.017033   data required time
---------------------------------------------------------------------------------------------
                                             -0.017033   data required time
                                             -0.353539   data arrival time
---------------------------------------------------------------------------------------------
                                              0.370572   slack (MET)


Startpoint: _49_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: counter[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.007800    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000000    0.000000    0.000000 ^ _49_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.006555    0.023698    0.189633    0.189633 v _49_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         counter[3] (net)
                      0.023698    0.000000    0.189633 v counter[3] (out)
                                              0.189633   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -2.000000   -2.000000   output external delay
                                             -2.000000   data required time
---------------------------------------------------------------------------------------------
                                             -2.000000   data required time
                                             -0.189633   data arrival time
---------------------------------------------------------------------------------------------
                                              2.189633   slack (MET)


Startpoint: _48_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: counter[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.007800    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000000    0.000000    0.000000 ^ _48_/CLK (sky130_fd_sc_hd__dfxtp_2)
     5    0.015215    0.036158    0.204367    0.204367 v _48_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         counter[2] (net)
                      0.036158    0.000000    0.204367 v counter[2] (out)
                                              0.204367   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -2.000000   -2.000000   output external delay
                                             -2.000000   data required time
---------------------------------------------------------------------------------------------
                                             -2.000000   data required time
                                             -0.204367   data arrival time
---------------------------------------------------------------------------------------------
                                              2.204367   slack (MET)


Startpoint: _47_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: counter[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.007800    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000000    0.000000    0.000000 ^ _47_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.020488    0.043494    0.211249    0.211249 v _47_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         counter[1] (net)
                      0.043494    0.000000    0.211249 v counter[1] (out)
                                              0.211249   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -2.000000   -2.000000   output external delay
                                             -2.000000   data required time
---------------------------------------------------------------------------------------------
                                             -2.000000   data required time
                                             -0.211249   data arrival time
---------------------------------------------------------------------------------------------
                                              2.211249   slack (MET)


Startpoint: _46_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: counter[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.007800    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000000    0.000000    0.000000 ^ _46_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.028063    0.054031    0.221136    0.221136 v _46_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         counter[0] (net)
                      0.054031    0.000000    0.221136 v counter[0] (out)
                                              0.221136   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -2.000000   -2.000000   output external delay
                                             -2.000000   data required time
---------------------------------------------------------------------------------------------
                                             -2.000000   data required time
                                             -0.221136   data arrival time
---------------------------------------------------------------------------------------------
                                              2.221136   slack (MET)



