// Seed: 3981066731
module module_0 (
    output wire id_0,
    output tri1 id_1,
    output tri0 id_2,
    input tri0 id_3,
    input supply0 id_4
);
  logic id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd81
) (
    input supply0 id_0,
    input tri1 id_1,
    input supply1 _id_2,
    output uwire id_3,
    output uwire id_4
);
  parameter id_6 = 1;
  wire [-1 : id_2] id_7;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_1,
      id_0
  );
  assign id_7 = id_0;
  wire [1 : (  -1  ==  -1 'b0 )] id_8;
  assign id_3 = -1;
endmodule
