
##############################################
###########    CTS       #####################
##############################################
open_block ../ndm/cv32e40p_top:cv32e40p_placement
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14rvt_ss0p6v125c', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library "cv32e40p_top'. (NDM-102)
Information: User units loaded from library 'saed14rvt_ss0p6v125c' (LNK-040)
Opening block 'cv32e40p_top:cv32e40p_placement.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.
{cv32e40p_top:cv32e40p_placement.design}
copy_block -from_block cv32e40p_top:cv32e40p_placement -to_block cv32e40p_CTS
Information: Overwriting block 'cv32e40p_CTS.design' in library 'cv32e40p_top'. (DES-025)
{cv32e40p_top:cv32e40p_CTS.design}
current_block cv32e40p_CTS
{cv32e40p_top:cv32e40p_CTS.design}
source ../../Synthesis/cons/dont_use.tcl
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDF_V1_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDF_V2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDH_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN2_MM_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN3_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN4_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO211_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO21B_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO21_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO22_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO221_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO222_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO2BB2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO2BB2_V1_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO31_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO32_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO33_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI21_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI211_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI22_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI221_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI222_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI31_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI311_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI32_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI33_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_UCDC_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EN2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EN3_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EN4_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EO2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EO2_MM_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EO3_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EO4_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_S_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_MM_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX3_V1M_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX4_V1U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUXI2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUXI2_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUXI3_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUXI4_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2B_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2_CDC_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2_MM_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND3_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND3B_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND4_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2B_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_MM_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3B_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA211_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA21B_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA21_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA221_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA222_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA22_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA2BB2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA2BB2_V1_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA31_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA32_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA33_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI21_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI211_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI22_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI221_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI222_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI31_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI311_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI32_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI33_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2_MM_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR3_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDNRBSBQ_V2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDN_V2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPCBQ_V2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPCBQ_V2LP_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPMQ_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPQB_V2LP_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRBQ_V2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRBQ_V2LP_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRBSBQ_V2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPSBQ_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPSYNSBQ_V2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDP_V2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDP_V2LP_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKGTPL_V5_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDNQ_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDNRBQ_V2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDPQ_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDPSBQ_V2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPMQ_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPMQ_LP_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPQB_V2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPQB_V2LP_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPQ_V2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPQ_V2LP_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPRBQ_V2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPRBQ_V2LP_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPRBSBQ_V2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPRBSBQ_V2LP_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSBQ_V2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSBQ_V2LP_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSYNRBQ_V2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSYNRBQ_V2LP_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSYNSBQ_V2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSYNSBQ_V2LP_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDP_V2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOINV_IW_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDN2_V2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDN4_V2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN2_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN3_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN4_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO22_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO2BB2_V1_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI21_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI22_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI31_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI311_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI32_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI33_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_U_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EN2_V1_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EO2_V1_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_S_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2B_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND3_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND3B_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND4_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2B_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3B_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR4_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA22_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA2BB2_V1_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA32_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI21_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI22_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI31_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI311_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI32_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI33_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2_MM_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR3_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_PS_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOBUF_IW_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDF_V1_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDF_V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDH_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN2B_MM_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN2_MM_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN3_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN3_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN4_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO211_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO21_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO21B_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO21_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO221_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO22_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO222_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO2BB2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO2BB2_V1_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO31_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO32_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO33_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI211_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI21_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI21_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI221_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI22_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI222_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI22_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI311_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI31_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI31_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI32_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI33_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_UCDC_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DEL_L4D100_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DEL_R2V1_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DEL_R2V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DEL_R2V3_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EN2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EN2_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EN3_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EN4_M_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EO2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EO2_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EO2_MM_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EO3_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EO4_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_S_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_MM_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX3_V1M_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX4_V1M_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUXI2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUXI2_B_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUXI2_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUXI3_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2B_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2_CDC_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2_MM_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND3_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND3B_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND3_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND4_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2B_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_MM_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3B_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA211_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA21_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA21B_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA21_MM_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA221_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA22_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA222_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA2BB2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA2BB2_V1_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA31_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA32_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA33_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI211_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI21_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI221_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI22_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI222_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI311_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI31_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI32_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI33_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2_ISO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2_MM_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR3_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR4_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDNQ_V3_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDNRBSBQ_V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDN_V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPCBQ_V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPCBQ_V2LP_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPCBQ_V3_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPMQ_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPQB_V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPQB_V2LP_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPQB_V3_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPQ_V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPQ_V2ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPQ_V3_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRBQ_V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRBQ_V2LP_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRBSBQ_V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPSBQ_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPSYNSBQ_V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDP_V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDP_V2LP_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKGTNLT_V5_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKGTPLT_V5_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKGTPL_V5_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKINVGTPLT_V7_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CLKSPLT_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDND2NQ_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDNQ_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDNQOR2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDNQ_V1_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDNR2PQ_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDNRBQ_V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDOR2PQ_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDPQ_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDPQ_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDPQ_V1_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDPRSQB_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDPSBQ_V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDNQ_V3_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDN_V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPMQ_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPMQ_LP_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPQB_V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPQB_V2LP_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPQB_V3_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPQ_V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPQ_V2LP_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPQ_V3_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPRBQ_V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPRBQ_V2LP_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPRBQ_V3_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPRBSBQ_V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPRBSBQ_V2LP_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSBQ_V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSBQ_V2LP_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSYNRBQ_V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSYNRBQ_V2LP_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSYNRBQ_V3_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSYNSBQ_V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSYNSBQ_V2LP_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDP_V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDP_V2LP_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ISOS0CL1_PECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ISOS1CL0_PECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN2B_PSECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_PECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DEL_PR2V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_PECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_PS_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2B_PSECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE1_V1ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE0_PV1ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE1_PV1ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN2_ISO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN2_ISO4_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOINV_IW_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSB2BDPRBQ_PV2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDN2_V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDN4_V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPQM4_V2LPY2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPQM4_V2Y2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSYNRBQM4_V2LPY2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPSYNRBQM4_V2Y2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_OR2_AN2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ISOS0CL1_PECO4_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LSRDPQ_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LSRDPQ4_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_ISO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_SRRDPQ_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_SRRDPQ4_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_SSRRDPQ_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_SSRRDPQ4_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FILL_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI21_1P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI22_1P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_1P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_1P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EN2_1P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EN2_V1_1P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EO2_1P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EO2_V1_1P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_1P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_S_1P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_1P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2_1P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2B_1P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_1P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2B_1P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3B_1P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA31_1P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI21_1P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI22_1P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2_MM_1P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_PS_1P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOBUF_IW_1P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CAPTTAPP6.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA22_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRBQ_V2_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2_3.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO21_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI21_3.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA221_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EO3_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO2BB2_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI311_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2_MM_3.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2_MM_3.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_3.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI31_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2_MM_20.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2_MM_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN2_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI32_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA21B_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2B_PMM_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR4_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2_CDC_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN3_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR4_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EN2_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO2BB2_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO221_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI22_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO222_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA2BB2_V1_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDF_V1_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_PECO_12.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_PECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_PECO_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_PECO_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_PECO_8.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_ECO_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_ECO_3.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_ECO_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_ECO_6.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_ECO_8.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_PS_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_PS_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_PS_3.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_PS_6.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_20.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_3.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_6.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_8.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_10.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_12.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_16.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_20.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI222_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI222_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI222_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO32_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO21B_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI22_3.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA33_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA33_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA33_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_3.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO2BB2_V1_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO33_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO33_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI22_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA21_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND3_3.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND3_3.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI21_3.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI311_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO221_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO221_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR3_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA31_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA21_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO2BB2_V1_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA33_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA31_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO21_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO21B_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI311_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO33_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI222_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI21_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI33_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3B_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI211_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI22_6.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI22_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_MM_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN2B_PMM_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA221_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI21_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI33_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO211_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2B_PSECO_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUXI3_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUXI3_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI221_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI221_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX3_V1M_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX3_V1M_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUXI3_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND3B_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN2_MM_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUXI3_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FSDPRBQ_V2_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO32_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO221_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI21_3.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO32_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI311_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPSBQ_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_MM_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_MM_10.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_MM_12.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_MM_16.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_MM_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_MM_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_MM_3.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_MM_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_MM_6.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_MM_8.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPSBQ_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN2_ECO_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN3_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN4_ECO_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO21_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI21_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI22_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI31_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_ECO_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_ECO_3.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_ECO_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_ECO_6.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_ECO_7.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_ECO_8.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_ECO_12.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_ECO_15.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_ECO_18.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_ECO_6.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_ECO_9.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EN2_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_EO2_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_ECO_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_ECO_3.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_ECO_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_ECO_6.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_ECO_8.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_ECO_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUXI2_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUXI2_ECO_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2_ECO_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND3_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_ECO_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR2_ECO_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_LDPQ_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FILL_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FILL_ECO_12.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FILL_ECO_15.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FILL_ECO_18.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FILL_ECO_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FILL_ECO_3.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FILL_ECO_6.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FILL_ECO_9.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_S_9.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_S_10.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_S_12.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_S_16.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_S_20.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRBQ_V2_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRBQ_V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRBQ_V2_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRBQ_V2_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRBQ_V2LP_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRBQ_V2LP_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRBQ_V2LP_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA22_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA22_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA22_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA22_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA22_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR3_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR3_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR3_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR3_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OR3_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_1P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_ECO_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_MM_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_MM_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_MM_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_MM_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA22_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA22_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA22_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA22_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OA22_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_3.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_8.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI31_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI31_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI31_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI31_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI31_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOI31_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN3_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN3_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN3_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN3_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN3_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN3_8.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AN3_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI31_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI31_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI31_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI31_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_OAI31_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_0P75.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_3.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_8.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR3_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_FDPRB_V3_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_1P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_ECO_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_ECO_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_MM_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_MM_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_MM_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_MM_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_MUX2_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO32_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO32_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO32_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO32_U_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOINV_IW_0P5.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOINV_IW_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOINV_IW_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOINV_IW_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AOINV_IW_6.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
1
## CONSTRAINTS 
##############
## Here, We define more constraints on your design that are related to CTS stage.
# set_driving_cell -lib_cell BUF_X16 -pin Z [get_ports clk_i]
###OR
set_input_transition -rise 0.3 [get_ports clk_i]
Using libraries: cv32e40p_top saed14rvt_ss0p6v125c
Warning: In library cv32e40p_top, no block views exist for block cv32e40p_top. (LNK-064)
Visiting block cv32e40p_top:cv32e40p_CTS.design
Design 'cv32e40p_top' was successfully linked.
1
set_input_transition -fall 0.2 [get_ports clk_i]
1
#### Set Clock Exceptions
set_ignored_layers -max_routing_layer M9 -min_routing_layer M1 -verbose
Information: Update of ignored layers for design cv32e40p_top:cv32e40p_CTS.design succeeded.. (NDMUI-034)
1
remove_clock_tree_options -all -target_latency -target_skew -max_levels
1
set_lib_cell_purpose -exclude cts [get_lib_cells -of [get_cells *]]
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE0_V1_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ND2_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TAPDS.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_NR2_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE0_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE1_V1_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
1
# set_lib_cell_purpose -include cts */*_INV_S_3*
set_lib_cell_purpose -include cts */*_INV_S_4*
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_S_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
1
set_lib_cell_purpose -include cts */*_INV_S_6*
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_S_6.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
1
set_lib_cell_purpose -include cts */*_INV_S_8*
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_INV_S_8.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
1
set_lib_cell_purpose -include hold [get_lib_cells */*DEL*]
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DEL_L4D100_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DEL_L4D100_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DELPROGS4_12.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DELPROGS4_16.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DELPROGS4_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DELPROGS4_6.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DELPROGS4_8.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DELPROGS4_Y2_24.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DEL_R2V1_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DEL_R2V1_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DEL_R2V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DEL_R2V2_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DEL_R2V3_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DEL_R2V3_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DEL_PR2V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DELPROGS9_V1_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_DELPROGS9_V2_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
1
create_routing_rule clknet_NDR -multiplier_spacing 2 -multiplier_width 2
{clknet_NDR}
set_clock_routing_rules -net_type root -rules clknet_NDR -max_routing_layer M9 -min_routing_layer M3
1
set_clock_routing_rules -net_type internal -rules clknet_NDR -max_routing_layer M9 -min_routing_layer M3
1
set_clock_routing_rules -default_rule -max_routing_layer M9 -min_routing_layer M3
1
set_max_transition -clock_path 0.100 [get_clocks clk_i]
1
set_app_options -as_user_default -list {cts.common.max_fanout 25}
cts.common.max_fanout 25
set_clock_tree_options -corners [all_corners ] -target_skew 0.050
1
set_app_options -name cts.common.user_instance_name_prefix -value "CTS_"
cts.common.user_instance_name_prefix CTS_
set_app_options -name opt.common.user_instance_name_prefix -value "CTS_"
opt.common.user_instance_name_prefix CTS_
report_clock_settings
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************
Information: Corner fast: no PVT mismatches. (PVT-032)
Information: Corner typical: no PVT mismatches. (PVT-032)
Information: Corner slow: no PVT mismatches. (PVT-032)
****************************************
 Report : clock settings
 Design : cv32e40p_CTS
 Date   : Fri May 30 16:09:59 2025
****************************************


======================================
Configurations 
======================================

##Global
Mode = func
  Corner = fast
    Max transition: 0.500
    Max capacitance: 600.000
    Target skew: 0.050
    Target latency: Not specified
  Corner = slow
    Max transition: 0.500
    Max capacitance: 600.000
    Target skew: 0.050
    Target latency: Not specified

Mode = func
##clk_i
  Corner = fast
    Max transition: 0.500
    Max capacitance: 600.000
    Target skew: 0.050
    Target latency: Not specified
  Corner = slow
    Max transition: 0.100
    Max capacitance: 600.000
    Target skew: 0.050
    Target latency: Not specified

##scan_clk
  Corner = fast
    Max transition: 0.500
    Max capacitance: 600.000
    Target skew: 0.050
    Target latency: Not specified
  Corner = slow
    Max transition: 0.500
    Max capacitance: 600.000
    Target skew: 0.050
    Target latency: Not specified


======================================
Routing Rules 
======================================

##Global
Routing rule for sink nets: Not specified
Routing rule for internal nets: clknet_NDR  Min Layer:M3 Max Layer:M9
Routing rule for root nets: clknet_NDR  Min Layer:M3 Max Layer:M9
Routing rule for all nets: Default Min Layer:M3 Max Layer:M9
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified

Mode = func

##clk_i
Routing rule for sink nets: Not specified
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: Not specified
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified

##scan_clk
Routing rule for sink nets: Not specified
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: Not specified
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified


======================================
Buffers and Inverters 
======================================

##Buffers
Name                                   Area      Max Transition       Max Load
------------------------------------------------------------------------------
saed14rvt_ss0p6v125c/SAEDRVT14_BUF_10
                                      0.710                 inf        225.600
saed14rvt_ss0p6v125c/SAEDRVT14_BUF_12
                                      0.844                 inf        271.900
saed14rvt_ss0p6v125c/SAEDRVT14_BUF_16
                                      1.066                 inf        362.800
saed14rvt_ss0p6v125c/SAEDRVT14_BUF_20
                                      1.288                 inf        456.800
saed14rvt_ss0p6v125c/SAEDRVT14_BUF_2
                                      0.311                 inf         45.310
saed14rvt_ss0p6v125c/SAEDRVT14_BUF_3
                                      0.355                 inf         68.200
saed14rvt_ss0p6v125c/SAEDRVT14_BUF_4
                                      0.400                 inf         90.650
saed14rvt_ss0p6v125c/SAEDRVT14_BUF_6
                                      0.488                 inf        135.700
saed14rvt_ss0p6v125c/SAEDRVT14_BUF_8
                                      0.622                 inf        181.200
saed14rvt_ss0p6v125c/SAEDRVT14_BUF_CDC_2
                                      0.311                 inf         45.310
saed14rvt_ss0p6v125c/SAEDRVT14_BUF_CDC_4
                                      0.400                 inf         90.650
saed14rvt_ss0p6v125c/SAEDRVT14_BUF_S_10
                                      0.755                 inf        225.800
saed14rvt_ss0p6v125c/SAEDRVT14_BUF_S_12
                                      0.844                 inf        266.000
saed14rvt_ss0p6v125c/SAEDRVT14_BUF_S_16
                                      1.110                 inf        357.700
saed14rvt_ss0p6v125c/SAEDRVT14_BUF_S_20
                                      1.288                 inf        449.500
saed14rvt_ss0p6v125c/SAEDRVT14_BUF_S_2
                                      0.311                 inf         45.260
saed14rvt_ss0p6v125c/SAEDRVT14_BUF_S_6
                                      0.488                 inf        135.700
saed14rvt_ss0p6v125c/SAEDRVT14_BUF_S_8
                                      0.666                 inf        180.900
saed14rvt_ss0p6v125c/SAEDRVT14_DEL_L4D100_2
                                      0.533                 inf         46.370
saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2
                                      0.355                 inf         44.540
saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V2_2
                                      0.488                 inf         22.280
saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V3_2
                                      0.488                 inf         23.720
saed14rvt_ss0p6v125c/SAEDRVT14_BUF_PECO_12
                                      0.888                 inf         71.120
saed14rvt_ss0p6v125c/SAEDRVT14_BUF_PECO_2
                                      0.488                 inf         35.290
saed14rvt_ss0p6v125c/SAEDRVT14_BUF_PECO_4
                                      0.888                 inf         71.120
saed14rvt_ss0p6v125c/SAEDRVT14_BUF_PECO_8
                                      0.888                 inf         71.120
saed14rvt_ss0p6v125c/SAEDRVT14_BUF_PS_3
                                      0.444                 inf         60.110
saed14rvt_ss0p6v125c/SAEDRVT14_BUF_PS_6
                                      0.710                 inf        117.300
saed14rvt_ss0p6v125c/SAEDRVT14_AOBUF_IW_3
                                      0.533                 inf         17.750
saed14rvt_ss0p6v125c/SAEDRVT14_AOBUF_IW_6
                                      0.533                 inf         17.710

##Inverters
Name                                   Area      Max Transition       Max Load
------------------------------------------------------------------------------
saed14rvt_ss0p6v125c/SAEDRVT14_INV_S_2
                                      0.222                 inf         41.670
saed14rvt_ss0p6v125c/SAEDRVT14_INV_S_3
                                      0.311                 inf         62.580
saed14rvt_ss0p6v125c/SAEDRVT14_INV_S_4
                                      0.311                 inf         83.830
saed14rvt_ss0p6v125c/SAEDRVT14_INV_S_5
                                      0.400                 inf        105.000
saed14rvt_ss0p6v125c/SAEDRVT14_INV_S_6
                                      0.400                 inf        126.300
saed14rvt_ss0p6v125c/SAEDRVT14_INV_S_7
                                      0.488                 inf        147.700
saed14rvt_ss0p6v125c/SAEDRVT14_INV_S_8
                                      0.488                 inf        169.200


======================================
Spacing Rules 
======================================

##By design
No by design spacing rule is specified

##By clock
No by clock spacing rule is specified

##By libcell
No by libcell spacing rule is specified

##By clock and libcell
No by clock and libcell spacing rule is specified
1
## Clock Tree : Synhtesis, Optimization, and Routing
####################################################
## The 3 steps can be done with the combo command clock_opt.
set cts_enable_drc_fixing_on_data true
true
clock_opt
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_CTS.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design cv32e40p_CTS  (NEX-011)
Information: r = 2.592986 ohm/um, via_r = 0.655785 ohm/cut, c = 0.128421 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.179617 ohm/um, via_r = 1.038181 ohm/cut, c = 0.139033 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (2306260 2306000)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2

Running clock synthesis step.

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (2306260 2306000)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
remove buffers/inverters in clock clk_i:
  no buffer or inverter has been removed
remove buffers/inverters in clock scan_clk:
  no buffer or inverter has been removed

No buffer or inverter has been removed.
Remove clock trees finished successfully
synthesize_clock_trees
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is disabled

CTS related app options set by user:
   cts.common.max_fanout = 25
   cts.common.user_instance_name_prefix = CTS_

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_ss0p6v125c/SAEDRVT14_BUF_10
   saed14rvt_ss0p6v125c/SAEDRVT14_BUF_12
   saed14rvt_ss0p6v125c/SAEDRVT14_BUF_16
   saed14rvt_ss0p6v125c/SAEDRVT14_BUF_20
   saed14rvt_ss0p6v125c/SAEDRVT14_BUF_2
   saed14rvt_ss0p6v125c/SAEDRVT14_BUF_3
   saed14rvt_ss0p6v125c/SAEDRVT14_BUF_4
   saed14rvt_ss0p6v125c/SAEDRVT14_BUF_6
   saed14rvt_ss0p6v125c/SAEDRVT14_BUF_8
   saed14rvt_ss0p6v125c/SAEDRVT14_BUF_CDC_2
   saed14rvt_ss0p6v125c/SAEDRVT14_BUF_CDC_4
   saed14rvt_ss0p6v125c/SAEDRVT14_BUF_S_10
   saed14rvt_ss0p6v125c/SAEDRVT14_BUF_S_12
   saed14rvt_ss0p6v125c/SAEDRVT14_BUF_S_16
   saed14rvt_ss0p6v125c/SAEDRVT14_BUF_S_20
   saed14rvt_ss0p6v125c/SAEDRVT14_BUF_S_2
   saed14rvt_ss0p6v125c/SAEDRVT14_BUF_S_6
   saed14rvt_ss0p6v125c/SAEDRVT14_BUF_S_8
   saed14rvt_ss0p6v125c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_ss0p6v125c/SAEDRVT14_BUF_PECO_12
   saed14rvt_ss0p6v125c/SAEDRVT14_BUF_PECO_2
   saed14rvt_ss0p6v125c/SAEDRVT14_BUF_PECO_4
   saed14rvt_ss0p6v125c/SAEDRVT14_BUF_PECO_8
   saed14rvt_ss0p6v125c/SAEDRVT14_BUF_PS_3
   saed14rvt_ss0p6v125c/SAEDRVT14_BUF_PS_6
   saed14rvt_ss0p6v125c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_ss0p6v125c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_ss0p6v125c/SAEDRVT14_INV_S_2
   saed14rvt_ss0p6v125c/SAEDRVT14_INV_S_3
   saed14rvt_ss0p6v125c/SAEDRVT14_INV_S_4
   saed14rvt_ss0p6v125c/SAEDRVT14_INV_S_5
   saed14rvt_ss0p6v125c/SAEDRVT14_INV_S_6
   saed14rvt_ss0p6v125c/SAEDRVT14_INV_S_7
   saed14rvt_ss0p6v125c/SAEDRVT14_INV_S_8

ICG reference list:
   saed14rvt_ss0p6v125c/SAEDRVT14_CKGTNLT_V5_12
   saed14rvt_ss0p6v125c/SAEDRVT14_CKGTNLT_V5_2
   saed14rvt_ss0p6v125c/SAEDRVT14_CKGTNLT_V5_3
   saed14rvt_ss0p6v125c/SAEDRVT14_CKGTNLT_V5_4
   saed14rvt_ss0p6v125c/SAEDRVT14_CKGTNLT_V5_5
   saed14rvt_ss0p6v125c/SAEDRVT14_CKGTNLT_V5_6
   saed14rvt_ss0p6v125c/SAEDRVT14_CKGTNLT_V5_8
   saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_12
   saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_16
   saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_20
   saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_24
   saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_2
   saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_3
   saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_4
   saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_5
   saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_6
   saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_8
   saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPL_V5_2
   saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPL_V5_4
   saed14rvt_ss0p6v125c/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_ss0p6v125c/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_ss0p6v125c/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_ss0p6v125c/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_ss0p6v125c/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_ss0p6v125c/SAEDRVT14_CKINVGTPLT_V7_8

Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (2306260 2306000)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: default rule; Min Layer: M3; Max Layer: M9
   Design Base; Net Type: internal; Rule: clknet_NDR; Min Layer: M3; Max Layer: M9
   Design Base; Net Type: root;     Rule: clknet_NDR; Min Layer: M3; Max Layer: M9

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 2.95 sec, cpu time is 0 hr : 0 min : 2.56 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 377 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 7917 vias out of 18644 total vias.
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 4.11 sec, cpu time is 0 hr : 0 min : 3.92 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_CTS.design'. (TIM-125)
Information: The RC mode used is VR for design 'cv32e40p_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28592, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: Relocated the clock cell 'core_i/sleep_unit_i/core_clock_gate_i/core_clock_gate' from (92.17, 66.80) to (118.22, 104.00). (CTS-106)
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
START_FUNC: psynopt_delay_opto CPU:     35 s ( 0.01 hr) ELAPSE:     40 s ( 0.01 hr) MEM-PEAK:   548 Mb Fri May 30 16:10:15 2025
Drc Mode Option: auto
ABF: Best buffer=SAEDRVT14_BUF_20: best inverter=SAEDRVT14_INV_S_8: useInverter=true: effort=low: 1.445: func_fast: 0
ABF: Best buffer=SAEDRVT14_BUF_20: best inverter=SAEDRVT14_INV_S_8: useInverter=true: effort=low: 1.445: func_slow: 0
ABF: Core Area = 50 X 50 ()
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
1
Virtually optimized 3 out of 26473 cells
Virtually buffered 3 cell outputs
1
Back-annotation statistics for mode 'func'
  2414 back-annotations generated.
  0 have been transition time back annotations.
  0 have been skipped.
  Back-annotation succeeded on all arcs
END_FUNC: psynopt_delay_opto   CPU:     36 s ( 0.01 hr) ELAPSE:     41 s ( 0.01 hr) MEM-PEAK:   572 Mb Fri May 30 16:10:16 2025
Information: Relocated the clock cell 'U0_mux2X1/U2' from (30.83, 58.40) to (91.88, 69.20). (CTS-106)
Inst 'U0_mux2X1/U1' did not get relocated
A total of 2 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 3.24 sec, cpu time is 0 hr : 0 min : 3.19 sec. (CTS-104)
Information: The run time for enable resynthesis is 0 hr : 0 min : 3.24 sec, cpu time is 0 hr : 0 min : 3.19 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_CTS.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28592, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 3, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = core_i/sleep_unit_i/core_clock_gate_i/core_clock_gate/Q
 Clocks:
     clk_i (func), scan_clk (func)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 2400
 Number of ignore points = 0
 Added 102 Repeaters. Built 3 Repeater Levels
 Phase delay: core_i/sleep_unit_i/core_clock_gate_i/core_clock_gate/CK : (0.150 0.116) : skew = 0.033
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = U0_mux2X1/U2/X
 Clocks:
     clk_i (func), scan_clk (func)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 3
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.149555/__ min r/f: 0.116463/__) : skew = 0.033092 : core_i/sleep_unit_i/core_clock_gate_i/core_clock_gate/CK
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: U0_mux2X1/U2/A : (0.160 0.046) : skew = 0.114
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = U0_mux2X1/U1/X
 Clocks:
     clk_i (func), scan_clk (func)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: __/0.159760 min r/f: __/0.045872) : skew = 0.113888 : U0_mux2X1/U2/A
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = clk_i
 Clocks:
     clk_i (func)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.229263/__ min r/f: 0.115395/__) : skew = 0.113869 : U0_mux2X1/U1/D0
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = scan_clk
 Clocks:
     scan_clk (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.221558/__ min r/f: 0.107670/__) : skew = 0.113888 : U0_mux2X1/U1/D1
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 7.41 sec, cpu time is 0 hr : 0 min : 7.20 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
There are 103 buffers and 0 inverters added (total area 40.27) by Clock Tree Synthesis.
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDRVT14_OA2BB2_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_V1_6/B has no valid via regions. (ZRT-044)
Performing initial clock net global routing ...
Loading parastics information to the router ...
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Information: The net parasitics of block cv32e40p_top are cleared. (TIM-123)
Total number of global routed clock nets: 108
Information: The run time for clock net global routing is 0 hr : 0 min : 15.65 sec, cpu time is 0 hr : 0 min : 15.59 sec. (CTS-104)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_CTS.design'. (TIM-125)
Information: Design cv32e40p_CTS has 28697 nets, 108 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'cv32e40p_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28695, routed nets = 108, across physical hierarchy nets = 0, parasitics cached nets = 108, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk_i mode: func root: clk_i

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk_i, Mode: func, Root: clk_i
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1144; ID = 0.2174; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 40.7592; ClockCellArea = 42.3576; Clock = clk_i; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1198; ID = 0.3321; NetsWithDRC = 1; Worst Tran/Cap/Fanout cost = 0.2000/0.0000/0; ClockBufArea = 40.7592; ClockCellArea = 42.3576; Clock = clk_i; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 8 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 16 time(s) for 32 net(s) and restored ZGR 2 time(s) for 2 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk_i, Mode: func, Root: clk_i
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1144; ID = 0.2174; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 40.7592; ClockCellArea = 42.3576; Clock = clk_i; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1198; ID = 0.3321; NetsWithDRC = 1; Worst Tran/Cap/Fanout cost = 0.2000/0.0000/0; ClockBufArea = 40.7592; ClockCellArea = 42.3576; Clock = clk_i; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.45 sec, cpu time is 0 hr : 0 min : 0.43 sec.
-------------------------------------------------------------
Fixing clock: scan_clk mode: func root: scan_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: scan_clk, Mode: func, Root: scan_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1144; ID = 0.2092; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 40.7592; ClockCellArea = 42.3576; Clock = scan_clk; Mode = func; Corner = fast; ClockRoot = scan_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1193; ID = 0.2372; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 40.7592; ClockCellArea = 42.3576; Clock = scan_clk; Mode = func; Corner = slow; ClockRoot = scan_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: scan_clk, Mode: func, Root: scan_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1144; ID = 0.2092; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 40.7592; ClockCellArea = 42.3576; Clock = scan_clk; Mode = func; Corner = fast; ClockRoot = scan_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1193; ID = 0.2372; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 40.7592; ClockCellArea = 42.3576; Clock = scan_clk; Mode = func; Corner = slow; ClockRoot = scan_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.04 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.51 sec, cpu time is 0 hr : 0 min : 0.47 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
-------------------------------------------------------------
Optimizing clock tree
clock: clk_i mode: func root: clk_i
clock: scan_clk mode: func root: scan_clk
Clock QoR Before Optimization:
Clock: clk_i, Mode: func, Root: clk_i
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1144; ID = 0.2174; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 40.7592; ClockCellArea = 42.3576; Clock = clk_i; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1198; ID = 0.3321; NetsWithDRC = 1; Worst Tran/Cap/Fanout cost = 0.2000/0.0000/0; ClockBufArea = 40.7592; ClockCellArea = 42.3576; Clock = clk_i; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)
Clock: scan_clk, Mode: func, Root: scan_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1144; ID = 0.2092; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 40.7592; ClockCellArea = 42.3576; Clock = scan_clk; Mode = func; Corner = fast; ClockRoot = scan_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1193; ID = 0.2372; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 40.7592; ClockCellArea = 42.3576; Clock = scan_clk; Mode = func; Corner = slow; ClockRoot = scan_clk. (CTS-037)

Begin Network Flow Based Optimization:
Information: Design Average RC for design cv32e40p_CTS  (NEX-011)
Information: r = 2.592986 ohm/um, via_r = 0.655785 ohm/cut, c = 0.128452 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.179617 ohm/um, via_r = 1.038181 ohm/cut, c = 0.140150 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Default network flow optimizer made 12 successful improvements out of 19 iterations
Resized 2, relocated 1, deleted 0, inserted 1, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 4.11 sec, cpu time is 0 hr : 0 min : 4.09 sec.
Ran incremental ZGR 36 time(s) for 68 net(s) and restored ZGR 17 time(s) for 42 net(s)
Clock Qor After Network Flow Optimization:
Clock: clk_i, Mode: func, Root: clk_i
Information: CTS QoR Post Optimization: GlobalSkew = 0.0285; ID = 0.2154; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 41.6916; ClockCellArea = 43.2900; Clock = clk_i; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Optimization: GlobalSkew = 0.0282; ID = 0.3296; NetsWithDRC = 1; Worst Tran/Cap/Fanout cost = 0.2000/0.0000/0; ClockBufArea = 41.6916; ClockCellArea = 43.2900; Clock = clk_i; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)
Clock: scan_clk, Mode: func, Root: scan_clk
Information: CTS QoR Post Optimization: GlobalSkew = 0.0285; ID = 0.2072; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 41.6916; ClockCellArea = 43.2900; Clock = scan_clk; Mode = func; Corner = fast; ClockRoot = scan_clk. (CTS-037)
Information: CTS QoR Post Optimization: GlobalSkew = 0.0277; ID = 0.2347; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 41.6916; ClockCellArea = 43.2900; Clock = scan_clk; Mode = func; Corner = slow; ClockRoot = scan_clk. (CTS-037)

Begin Layer Optimization:

Beginning layer optimization ...
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
All clocks: total net count: 107
All clocks: total committed/restored net count: 104/3
All clocks: total count of nets with two layers: 0 (skipped)
All clocks: total count of nets with unchanged layers: 0

Ending layer optimization ...

The elapsed time for layer optimization is 0 hr : 0 min : 2.33 sec, cpu time is 0 hr : 0 min : 2.30 sec.
Ran incremental ZGR 55 time(s) for 55 net(s) and restored ZGR 3 time(s) for 3 net(s)
Clock Qor After Layer Optimization:
Clock: clk_i, Mode: func, Root: clk_i
Information: CTS QoR Post Optimization: GlobalSkew = 0.0286; ID = 0.2153; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 41.6916; ClockCellArea = 43.2900; Clock = clk_i; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Optimization: GlobalSkew = 0.0282; ID = 0.3296; NetsWithDRC = 1; Worst Tran/Cap/Fanout cost = 0.2000/0.0000/0; ClockBufArea = 41.6916; ClockCellArea = 43.2900; Clock = clk_i; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)
Clock: scan_clk, Mode: func, Root: scan_clk
Information: CTS QoR Post Optimization: GlobalSkew = 0.0285; ID = 0.2071; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 41.6916; ClockCellArea = 43.2900; Clock = scan_clk; Mode = func; Corner = fast; ClockRoot = scan_clk. (CTS-037)
Information: CTS QoR Post Optimization: GlobalSkew = 0.0278; ID = 0.2347; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 41.6916; ClockCellArea = 43.2900; Clock = scan_clk; Mode = func; Corner = slow; ClockRoot = scan_clk. (CTS-037)

Begin Area Recovery Buffer Removal:
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
AR: deleted 0 cell(s)
Ran incremental ZGR 102 time(s) for 102 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Removal:
Clock: clk_i, Mode: func, Root: clk_i
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0286; ID = 0.2153; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 41.6916; ClockCellArea = 43.2900; Clock = clk_i; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0282; ID = 0.3296; NetsWithDRC = 1; Worst Tran/Cap/Fanout cost = 0.2000/0.0000/0; ClockBufArea = 41.6916; ClockCellArea = 43.2900; Clock = clk_i; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)
Clock: scan_clk, Mode: func, Root: scan_clk
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0285; ID = 0.2071; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 41.6916; ClockCellArea = 43.2900; Clock = scan_clk; Mode = func; Corner = fast; ClockRoot = scan_clk. (CTS-037)
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0278; ID = 0.2347; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 41.6916; ClockCellArea = 43.2900; Clock = scan_clk; Mode = func; Corner = slow; ClockRoot = scan_clk. (CTS-037)

Begin Area Recovery Resizing:
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
AR: resized 4 out of 107 cell(s)
Ran incremental ZGR 5 time(s) for 13 net(s) and restored ZGR 4 time(s) for 33 net(s)
Clock QoR After Area Recovery Resizing:
Clock: clk_i, Mode: func, Root: clk_i
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0286; ID = 0.2153; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 41.5140; ClockCellArea = 43.1124; Clock = clk_i; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0282; ID = 0.3296; NetsWithDRC = 1; Worst Tran/Cap/Fanout cost = 0.2000/0.0000/0; ClockBufArea = 41.5140; ClockCellArea = 43.1124; Clock = clk_i; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)
Clock: scan_clk, Mode: func, Root: scan_clk
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0285; ID = 0.2071; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 41.5140; ClockCellArea = 43.1124; Clock = scan_clk; Mode = func; Corner = fast; ClockRoot = scan_clk. (CTS-037)
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0278; ID = 0.2347; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 41.5140; ClockCellArea = 43.1124; Clock = scan_clk; Mode = func; Corner = slow; ClockRoot = scan_clk. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 15.85 sec, cpu time is 0 hr : 0 min : 15.76 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 22.53 sec, cpu time is 0 hr : 0 min : 22.35 sec.
Information: The run time for skew latency optimization is 0 hr : 0 min : 22.53 sec, cpu time is 0 hr : 0 min : 22.35 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk_i mode: func root: clk_i
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 8 time(s) for 16 net(s) and restored ZGR 2 time(s) for 2 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: clk_i, Mode: func, Root: clk_i
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0286; ID = 0.2153; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 41.5140; ClockCellArea = 43.1124; Clock = clk_i; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0282; ID = 0.3296; NetsWithDRC = 1; Worst Tran/Cap/Fanout cost = 0.2000/0.0000/0; ClockBufArea = 41.5140; ClockCellArea = 43.1124; Clock = clk_i; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.37 sec, cpu time is 0 hr : 0 min : 0.36 sec.
-------------------------------------------------------------
Fixing clock: scan_clk mode: func root: scan_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: scan_clk, Mode: func, Root: scan_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0285; ID = 0.2071; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 41.5140; ClockCellArea = 43.1124; Clock = scan_clk; Mode = func; Corner = fast; ClockRoot = scan_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0278; ID = 0.2347; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 41.5140; ClockCellArea = 43.1124; Clock = scan_clk; Mode = func; Corner = slow; ClockRoot = scan_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.03 sec.
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.42 sec, cpu time is 0 hr : 0 min : 0.38 sec. (CTS-104)
All together, ran incremental ZGR 222 time(s) for 286 net(s) and restoring ZGR invoked 28 time(s) for 82 net(s)
There are 1 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 579 total shapes.
Layer M2: cached 0 shapes out of 699 total shapes.
Cached 7917 vias out of 24933 total vias.

Legalizing Top Level Design cv32e40p_top ... 
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     50901.2        29046        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  29046
number of references:               114
number of site rows:                376
number of locations attempted:   265945
number of locations failed:           8  (0.0%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     9         72         8 ( 11.1%)         48         0 (  0.0%)  SAEDRVT14_OA211_2

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     9         72         8 ( 11.1%)         48         0 (  0.0%)  SAEDRVT14_OA211_2

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       23651 (306492 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.022 um ( 0.04 row height)
rms weighted cell displacement:   0.022 um ( 0.04 row height)
max cell displacement:            0.666 um ( 1.11 row height)
avg cell displacement:            0.001 um ( 0.00 row height)
avg weighted cell displacement:   0.001 um ( 0.00 row height)
number of cells moved:               56
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: core_i/ex_stage_i/mult_i/mult_268/FS_1/U24 (SAEDRVT14_EO2_2)
  Input location: (153.148,173)
  Legal location: (153.814,173)
  Displacement:   0.666 um ( 1.11 row height)
Cell: core_i/id_stage_i/r153/U1_3 (SAEDRVT14_ADDF_V2_2)
  Input location: (100.312,92)
  Legal location: (100.164,91.4)
  Displacement:   0.618 um ( 1.03 row height)
Cell: core_i/cs_registers_i/U2953 (SAEDRVT14_INV_S_2)
  Input location: (209.462,32)
  Legal location: (209.388,32.6)
  Displacement:   0.605 um ( 1.01 row height)
Cell: core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U224 (SAEDRVT14_AO22_2)
  Input location: (209.092,31.4)
  Legal location: (209.018,32)
  Displacement:   0.605 um ( 1.01 row height)
Cell: core_i/id_stage_i/U1925 (SAEDRVT14_AO22_2)
  Input location: (119.848,104.6)
  Legal location: (119.774,104)
  Displacement:   0.605 um ( 1.01 row height)
Cell: core_i/id_stage_i/register_file_i/U5467 (SAEDRVT14_AO22_2)
  Input location: (30.308,86)
  Legal location: (30.234,85.4)
  Displacement:   0.605 um ( 1.01 row height)
Cell: core_i/id_stage_i/register_file_i/U2570 (SAEDRVT14_AOI222_2)
  Input location: (30.086,54.8)
  Legal location: (30.086,54.2)
  Displacement:   0.600 um ( 1.00 row height)
Cell: core_i/id_stage_i/register_file_i/U6462 (SAEDRVT14_AO22_2)
  Input location: (30.382,87.2)
  Legal location: (30.382,86.6)
  Displacement:   0.600 um ( 1.00 row height)
Cell: core_i/id_stage_i/register_file_i/U5912 (SAEDRVT14_AO22_2)
  Input location: (30.086,53.6)
  Legal location: (30.086,53)
  Displacement:   0.600 um ( 1.00 row height)
Cell: core_i/id_stage_i/register_file_i/U4639 (SAEDRVT14_AO22_2)
  Input location: (16.47,100.4)
  Legal location: (16.47,99.8)
  Displacement:   0.600 um ( 1.00 row height)

 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 4.85 sec, cpu time is 0 hr : 0 min : 4.58 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 109 flat clock tree nets.
There are 107 non-sink instances (total area 43.11) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 104 buffers and 0 inverters (total area 41.03).
102 buffers/inverters were inserted below 1 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:01:00.98u 00:00:01.35s 00:01:03.89e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
1

No clock balance group was found, so skip the balance
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_CTS.design'. (TIM-125)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (2306260 2306000)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Current block utilization is '0.33130', effective utilization is '0.36161'. (OPT-055)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28696, routed nets = 109, across physical hierarchy nets = 0, parasitics cached nets = 1496, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.141286, TNS = 0.357546, NVP = 13

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:40     0.141     0.358 18406.285     0.200     3.991       371      5344         0     0.000       924 



Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDRVT14_OA2BB2_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_V1_6/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  271  Alloctr  272  Proc 1990 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        off                 
global.global_route_topology_style                      :        1                   
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,235.63,235.60)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.03, min space = 0.03 pitch = 0.07
layer M2, dir Ver, min width = 0.03, min space = 0.03 pitch = 0.06
layer M3, dir Hor, min width = 0.03, min space = 0.03 pitch = 0.07
layer M4, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.07
layer M5, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2.00, min space = 2.00 pitch = 0.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used  275  Alloctr  276  Proc 1990 
Net statistics:
Total number of nets     = 28713
Number of nets to route  = 109
Number of single or zero port nets = 15
Number of nets with min-layer-mode soft = 109
Number of nets with min-layer-mode soft-cost-medium = 109
111 nets are fully connected,
 of which 2 are detail routed and 109 are global routed.
12 nets have non-default rule clknet_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  284  Alloctr  285  Proc 1990 
Average gCell capacity  3.88     on layer (1)    M1
Average gCell capacity  8.47     on layer (2)    M2
Average gCell capacity  7.99     on layer (3)    M3
Average gCell capacity  8.03     on layer (4)    M4
Average gCell capacity  4.80     on layer (5)    M5
Average gCell capacity  5.01     on layer (6)    M6
Average gCell capacity  4.85     on layer (7)    M7
Average gCell capacity  3.27     on layer (8)    M8
Average gCell capacity  3.15     on layer (9)    M9
Average gCell capacity  1.00     on layer (10)   MRDL
Average number of tracks per gCell 8.12  on layer (1)    M1
Average number of tracks per gCell 10.02         on layer (2)    M2
Average number of tracks per gCell 8.12  on layer (3)    M3
Average number of tracks per gCell 8.12  on layer (4)    M4
Average number of tracks per gCell 5.01  on layer (5)    M5
Average number of tracks per gCell 5.01  on layer (6)    M6
Average number of tracks per gCell 5.01  on layer (7)    M7
Average number of tracks per gCell 5.01  on layer (8)    M8
Average number of tracks per gCell 5.01  on layer (9)    M9
Average number of tracks per gCell 1.00  on layer (10)   MRDL
Number of gCells = 1536640
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used   15  Alloctr   15  Proc    0 
[End of Build Congestion map] Total (MB): Used  300  Alloctr  301  Proc 1990 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   28  Alloctr   28  Proc    0 
[End of Build Data] Total (MB): Used  300  Alloctr  301  Proc 1990 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  300  Alloctr  301  Proc 1990 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  300  Alloctr  301  Proc 1990 
Initial. Routing result:
Initial. Both Dirs: Overflow =    10 Max = 5 GRCs =     9 (0.00%)
Initial. H routing: Overflow =     7 Max = 5 (GRCs =  1) GRCs =     5 (0.00%)
Initial. V routing: Overflow =     3 Max = 2 (GRCs =  1) GRCs =     4 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     7 Max = 5 (GRCs =  1) GRCs =     5 (0.00%)
Initial. M4         Overflow =     3 Max = 2 (GRCs =  1) GRCs =     4 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 11275.14
Initial. Layer M1 wire length = 27.67
Initial. Layer M2 wire length = 108.84
Initial. Layer M3 wire length = 5343.26
Initial. Layer M4 wire length = 4977.18
Initial. Layer M5 wire length = 365.07
Initial. Layer M6 wire length = 441.81
Initial. Layer M7 wire length = 11.31
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 6289
Initial. Via VIA12SQ_C count = 175
Initial. Via VIA23SQ_C count = 2624
Initial. Via VIA34SQ_C count = 3210
Initial. Via VIA45SQ count = 203
Initial. Via VIA56SQ count = 70
Initial. Via VIA67SQ_C count = 7
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  300  Alloctr  301  Proc 1990 
phase1. Routing result:
phase1. Both Dirs: Overflow =     7 Max = 5 GRCs =     6 (0.00%)
phase1. H routing: Overflow =     7 Max = 5 (GRCs =  1) GRCs =     5 (0.00%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     7 Max = 5 (GRCs =  1) GRCs =     5 (0.00%)
phase1. M4         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 11276.57
phase1. Layer M1 wire length = 27.67
phase1. Layer M2 wire length = 108.84
phase1. Layer M3 wire length = 5344.69
phase1. Layer M4 wire length = 4977.18
phase1. Layer M5 wire length = 365.07
phase1. Layer M6 wire length = 441.81
phase1. Layer M7 wire length = 11.31
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 6290
phase1. Via VIA12SQ_C count = 175
phase1. Via VIA23SQ_C count = 2624
phase1. Via VIA34SQ_C count = 3211
phase1. Via VIA45SQ count = 203
phase1. Via VIA56SQ count = 70
phase1. Via VIA67SQ_C count = 7
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  300  Alloctr  301  Proc 1990 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 11276.57
phase2. Layer M1 wire length = 27.67
phase2. Layer M2 wire length = 108.84
phase2. Layer M3 wire length = 5344.69
phase2. Layer M4 wire length = 4977.18
phase2. Layer M5 wire length = 365.07
phase2. Layer M6 wire length = 441.81
phase2. Layer M7 wire length = 11.31
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 6290
phase2. Via VIA12SQ_C count = 175
phase2. Via VIA23SQ_C count = 2624
phase2. Via VIA34SQ_C count = 3211
phase2. Via VIA45SQ count = 203
phase2. Via VIA56SQ count = 70
phase2. Via VIA67SQ_C count = 7
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   28  Alloctr   28  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  300  Alloctr  301  Proc 1990 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  0.54 %
Peak    vertical track utilization   = 66.67 %
Average horizontal track utilization =  0.50 %
Peak    horizontal track utilization = 52.63 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -14  Alloctr  -14  Proc    0 
[GR: Done] Total (MB): Used  288  Alloctr  289  Proc 1990 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used   16  Alloctr   16  Proc    0 
[GR: Done] Total (MB): Used  288  Alloctr  289  Proc 1990 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  271  Alloctr  272  Proc 1990 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Track Assign: Read routes] Total (MB): Used  274  Alloctr  275  Proc 1990 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 4390 of 10128


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  285  Alloctr  286  Proc 1990 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  285  Alloctr  286  Proc 1990 

Number of wires with overlap after iteration 1 = 4938 of 9157


Wire length and via report:
---------------------------
Number of M1 wires: 2             : 0
Number of M2 wires: 819                  VIA12SQ_C: 175
Number of M3 wires: 5262                 VIA23SQ_C: 2626
Number of M4 wires: 2836                 VIA34SQ_C: 4192
Number of M5 wires: 187                  VIA45SQ: 294
Number of M6 wires: 48           VIA56SQ: 69
Number of M7 wires: 3            VIA67SQ_C: 3
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 9157              vias: 7359

Total M1 wire length: 0.1
Total M2 wire length: 38.4
Total M3 wire length: 5442.2
Total M4 wire length: 4973.8
Total M5 wire length: 364.8
Total M6 wire length: 441.5
Total M7 wire length: 10.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 11270.9

Longest M1 wire length: 0.1
Longest M2 wire length: 0.3
Longest M3 wire length: 220.1
Longest M4 wire length: 85.9
Longest M5 wire length: 16.9
Longest M6 wire length: 54.5
Longest M7 wire length: 7.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Done] Total (MB): Used  271  Alloctr  272  Proc 1990 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Dr init] Total (MB): Used  281  Alloctr  282  Proc 1990 
Total number of nets = 28713, of which 0 are not extracted
Total number of open nets = 28587, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  1/1600 Partitions, Violations = 0
Routed  8/1600 Partitions, Violations = 11
Routed  16/1600 Partitions, Violations =        40
Routed  24/1600 Partitions, Violations =        72
Routed  32/1600 Partitions, Violations =        90
Routed  40/1600 Partitions, Violations =        117
Routed  48/1600 Partitions, Violations =        147
Routed  56/1600 Partitions, Violations =        168
Routed  64/1600 Partitions, Violations =        199
Routed  72/1600 Partitions, Violations =        231
Routed  80/1600 Partitions, Violations =        257
Routed  88/1600 Partitions, Violations =        311
Routed  96/1600 Partitions, Violations =        349
Routed  104/1600 Partitions, Violations =       375
Routed  112/1600 Partitions, Violations =       416
Routed  120/1600 Partitions, Violations =       423
Routed  128/1600 Partitions, Violations =       451
Routed  136/1600 Partitions, Violations =       476
Routed  144/1600 Partitions, Violations =       510
Routed  152/1600 Partitions, Violations =       538
Routed  160/1600 Partitions, Violations =       574
Routed  168/1600 Partitions, Violations =       626
Routed  176/1600 Partitions, Violations =       637
Routed  184/1600 Partitions, Violations =       661
Routed  192/1600 Partitions, Violations =       703
Routed  200/1600 Partitions, Violations =       753
Routed  208/1600 Partitions, Violations =       774
Routed  216/1600 Partitions, Violations =       799
Routed  224/1600 Partitions, Violations =       814
Routed  232/1600 Partitions, Violations =       835
Routed  240/1600 Partitions, Violations =       868
Routed  248/1600 Partitions, Violations =       892
Routed  256/1600 Partitions, Violations =       932
Routed  264/1600 Partitions, Violations =       954
Routed  272/1600 Partitions, Violations =       985
Routed  280/1600 Partitions, Violations =       1030
Routed  288/1600 Partitions, Violations =       1063
Routed  296/1600 Partitions, Violations =       1099
Routed  304/1600 Partitions, Violations =       1117
Routed  312/1600 Partitions, Violations =       1167
Routed  320/1600 Partitions, Violations =       1203
Routed  328/1600 Partitions, Violations =       1228
Routed  336/1600 Partitions, Violations =       1279
Routed  344/1600 Partitions, Violations =       1302
Routed  352/1600 Partitions, Violations =       1327
Routed  360/1600 Partitions, Violations =       1362
Routed  368/1600 Partitions, Violations =       1405
Routed  376/1600 Partitions, Violations =       1452
Routed  384/1600 Partitions, Violations =       1475
Routed  392/1600 Partitions, Violations =       1501
Routed  400/1600 Partitions, Violations =       1536
Routed  408/1600 Partitions, Violations =       1576
Routed  416/1600 Partitions, Violations =       1616
Routed  424/1600 Partitions, Violations =       1623
Routed  432/1600 Partitions, Violations =       1645
Routed  440/1600 Partitions, Violations =       1660
Routed  448/1600 Partitions, Violations =       1684
Routed  456/1600 Partitions, Violations =       1710
Routed  464/1600 Partitions, Violations =       1745
Routed  472/1600 Partitions, Violations =       1767
Routed  480/1600 Partitions, Violations =       1788
Routed  488/1600 Partitions, Violations =       1810
Routed  497/1600 Partitions, Violations =       1867
Routed  504/1600 Partitions, Violations =       1896
Routed  512/1600 Partitions, Violations =       1921
Routed  520/1600 Partitions, Violations =       1938
Routed  528/1600 Partitions, Violations =       1960
Routed  536/1600 Partitions, Violations =       1988
Routed  544/1600 Partitions, Violations =       2005
Routed  552/1600 Partitions, Violations =       2022
Routed  560/1600 Partitions, Violations =       2066
Routed  568/1600 Partitions, Violations =       2098
Routed  576/1600 Partitions, Violations =       2123
Routed  584/1600 Partitions, Violations =       2129
Routed  592/1600 Partitions, Violations =       2163
Routed  600/1600 Partitions, Violations =       2190
Routed  608/1600 Partitions, Violations =       2224
Routed  616/1600 Partitions, Violations =       2229
Routed  624/1600 Partitions, Violations =       2240
Routed  632/1600 Partitions, Violations =       2265
Routed  640/1600 Partitions, Violations =       2293
Routed  648/1600 Partitions, Violations =       2300
Routed  656/1600 Partitions, Violations =       2326
Routed  664/1600 Partitions, Violations =       2333
Routed  672/1600 Partitions, Violations =       2363
Routed  680/1600 Partitions, Violations =       2387
Routed  688/1600 Partitions, Violations =       2404
Routed  696/1600 Partitions, Violations =       2430
Routed  704/1600 Partitions, Violations =       2438
Routed  712/1600 Partitions, Violations =       2497
Routed  720/1600 Partitions, Violations =       2512
Routed  728/1600 Partitions, Violations =       2505
Routed  736/1600 Partitions, Violations =       2532
Routed  744/1600 Partitions, Violations =       2539
Routed  752/1600 Partitions, Violations =       2606
Routed  760/1600 Partitions, Violations =       2636
Routed  768/1600 Partitions, Violations =       2683
Routed  776/1600 Partitions, Violations =       2696
Routed  784/1600 Partitions, Violations =       2720
Routed  792/1600 Partitions, Violations =       2758
Routed  800/1600 Partitions, Violations =       2763
Routed  808/1600 Partitions, Violations =       2797
Routed  821/1600 Partitions, Violations =       2803
Routed  824/1600 Partitions, Violations =       2809
Routed  832/1600 Partitions, Violations =       2845
Routed  840/1600 Partitions, Violations =       2853
Routed  852/1600 Partitions, Violations =       2874
Routed  860/1600 Partitions, Violations =       2880
Routed  864/1600 Partitions, Violations =       2897
Routed  872/1600 Partitions, Violations =       2920
Routed  880/1600 Partitions, Violations =       2963
Routed  891/1600 Partitions, Violations =       2974
Routed  898/1600 Partitions, Violations =       2974
Routed  904/1600 Partitions, Violations =       2991
Routed  912/1600 Partitions, Violations =       3018
Routed  920/1600 Partitions, Violations =       3067
Routed  929/1600 Partitions, Violations =       3067
Routed  936/1600 Partitions, Violations =       3069
Routed  944/1600 Partitions, Violations =       3102
Routed  952/1600 Partitions, Violations =       3117
Routed  971/1600 Partitions, Violations =       3139
Routed  972/1600 Partitions, Violations =       3141
Routed  976/1600 Partitions, Violations =       3154
Routed  984/1600 Partitions, Violations =       3165
Routed  992/1600 Partitions, Violations =       3192
Routed  1006/1600 Partitions, Violations =      3192
Routed  1008/1600 Partitions, Violations =      3204
Routed  1016/1600 Partitions, Violations =      3247
Routed  1024/1600 Partitions, Violations =      3242
Routed  1041/1600 Partitions, Violations =      3257
Routed  1042/1600 Partitions, Violations =      3259
Routed  1048/1600 Partitions, Violations =      3279
Routed  1056/1600 Partitions, Violations =      3284
Routed  1074/1600 Partitions, Violations =      3292
Routed  1075/1600 Partitions, Violations =      3290
Routed  1080/1600 Partitions, Violations =      3305
Routed  1089/1600 Partitions, Violations =      3305
Routed  1106/1600 Partitions, Violations =      3313
Routed  1107/1600 Partitions, Violations =      3315
Routed  1112/1600 Partitions, Violations =      3335
Routed  1121/1600 Partitions, Violations =      3342
Routed  1137/1600 Partitions, Violations =      3344
Routed  1138/1600 Partitions, Violations =      3350
Routed  1144/1600 Partitions, Violations =      3360
Routed  1152/1600 Partitions, Violations =      3360
Routed  1167/1600 Partitions, Violations =      3361
Routed  1168/1600 Partitions, Violations =      3370
Routed  1176/1600 Partitions, Violations =      3372
Routed  1184/1600 Partitions, Violations =      3372
Routed  1196/1600 Partitions, Violations =      3373
Routed  1200/1600 Partitions, Violations =      3375
Routed  1210/1600 Partitions, Violations =      3375
Routed  1224/1600 Partitions, Violations =      3376
Routed  1225/1600 Partitions, Violations =      3378
Routed  1232/1600 Partitions, Violations =      3378
Routed  1240/1600 Partitions, Violations =      3378
Routed  1251/1600 Partitions, Violations =      3385
Routed  1258/1600 Partitions, Violations =      3389
Routed  1264/1600 Partitions, Violations =      3389
Routed  1277/1600 Partitions, Violations =      3394
Routed  1284/1600 Partitions, Violations =      3396
Routed  1288/1600 Partitions, Violations =      3396
Routed  1302/1600 Partitions, Violations =      3402
Routed  1309/1600 Partitions, Violations =      3402
Routed  1312/1600 Partitions, Violations =      3402
Routed  1326/1600 Partitions, Violations =      3402
Routed  1333/1600 Partitions, Violations =      3402
Routed  1336/1600 Partitions, Violations =      3411
Routed  1356/1600 Partitions, Violations =      3414
Routed  1357/1600 Partitions, Violations =      3415
Routed  1360/1600 Partitions, Violations =      3437
Routed  1378/1600 Partitions, Violations =      3448
Routed  1379/1600 Partitions, Violations =      3452
Routed  1384/1600 Partitions, Violations =      3470
Routed  1396/1600 Partitions, Violations =      3470
Routed  1400/1600 Partitions, Violations =      3470
Routed  1415/1600 Partitions, Violations =      3487
Routed  1416/1600 Partitions, Violations =      3487
Routed  1424/1600 Partitions, Violations =      3487
Routed  1432/1600 Partitions, Violations =      3487
Routed  1440/1600 Partitions, Violations =      3494
Routed  1449/1600 Partitions, Violations =      3494
Routed  1456/1600 Partitions, Violations =      3510
Routed  1465/1600 Partitions, Violations =      3510
Routed  1472/1600 Partitions, Violations =      3528
Routed  1481/1600 Partitions, Violations =      3533
Routed  1488/1600 Partitions, Violations =      3562
Routed  1496/1600 Partitions, Violations =      3565
Routed  1504/1600 Partitions, Violations =      3580
Routed  1512/1600 Partitions, Violations =      3586
Routed  1524/1600 Partitions, Violations =      3602
Routed  1528/1600 Partitions, Violations =      3606
Routed  1536/1600 Partitions, Violations =      3608
Routed  1546/1600 Partitions, Violations =      3612
Routed  1556/1600 Partitions, Violations =      3612

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3612
        Diff net spacing : 329
        End of line enclosure : 190
        Less than minimum area : 31
        Less than minimum width : 1
        Off-grid : 52
        Same net spacing : 25
        Same net via-cut spacing : 91
        Short : 2756
        Internal-only types : 137

[Iter 0] Elapsed real time: 0:01:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:59 total=0:00:59
[Iter 0] Stage (MB): Used   19  Alloctr   19  Proc    0 
[Iter 0] Total (MB): Used  291  Alloctr  292  Proc 1990 

End DR iteration 0 with 1600 parts

Start DR iteration 1: non-uniform partition
Routed  1/1190 Partitions, Violations = 3601
Routed  5/1190 Partitions, Violations = 3579
Routed  10/1190 Partitions, Violations =        3554
Routed  15/1190 Partitions, Violations =        3522
Routed  20/1190 Partitions, Violations =        3508
Routed  25/1190 Partitions, Violations =        3496
Routed  30/1190 Partitions, Violations =        3477
Routed  35/1190 Partitions, Violations =        3472
Routed  40/1190 Partitions, Violations =        3444
Routed  45/1190 Partitions, Violations =        3413
Routed  50/1190 Partitions, Violations =        3402
Routed  55/1190 Partitions, Violations =        3392
Routed  60/1190 Partitions, Violations =        3387
Routed  65/1190 Partitions, Violations =        3372
Routed  70/1190 Partitions, Violations =        3370
Routed  75/1190 Partitions, Violations =        3360
Routed  80/1190 Partitions, Violations =        3353
Routed  85/1190 Partitions, Violations =        3344
Routed  90/1190 Partitions, Violations =        3347
Routed  95/1190 Partitions, Violations =        3337
Routed  100/1190 Partitions, Violations =       3334
Routed  105/1190 Partitions, Violations =       3331
Routed  110/1190 Partitions, Violations =       3324
Routed  115/1190 Partitions, Violations =       3311
Routed  120/1190 Partitions, Violations =       3308
Routed  125/1190 Partitions, Violations =       3302
Routed  130/1190 Partitions, Violations =       3293
Routed  135/1190 Partitions, Violations =       3287
Routed  140/1190 Partitions, Violations =       3275
Routed  145/1190 Partitions, Violations =       3261
Routed  150/1190 Partitions, Violations =       3242
Routed  155/1190 Partitions, Violations =       3223
Routed  160/1190 Partitions, Violations =       3221
Routed  165/1190 Partitions, Violations =       3209
Routed  170/1190 Partitions, Violations =       3194
Routed  175/1190 Partitions, Violations =       3188
Routed  180/1190 Partitions, Violations =       3179
Routed  185/1190 Partitions, Violations =       3167
Routed  190/1190 Partitions, Violations =       3156
Routed  195/1190 Partitions, Violations =       3147
Routed  200/1190 Partitions, Violations =       3134
Routed  205/1190 Partitions, Violations =       3122
Routed  210/1190 Partitions, Violations =       3118
Routed  215/1190 Partitions, Violations =       3118
Routed  220/1190 Partitions, Violations =       3126
Routed  225/1190 Partitions, Violations =       3126
Routed  230/1190 Partitions, Violations =       3126
Routed  235/1190 Partitions, Violations =       3118
Routed  240/1190 Partitions, Violations =       3115
Routed  245/1190 Partitions, Violations =       3113
Routed  250/1190 Partitions, Violations =       3106
Routed  255/1190 Partitions, Violations =       3099
Routed  260/1190 Partitions, Violations =       3094
Routed  265/1190 Partitions, Violations =       3087
Routed  270/1190 Partitions, Violations =       3081
Routed  275/1190 Partitions, Violations =       3073
Routed  280/1190 Partitions, Violations =       3058
Routed  285/1190 Partitions, Violations =       3054
Routed  290/1190 Partitions, Violations =       3048
Routed  295/1190 Partitions, Violations =       3041
Routed  300/1190 Partitions, Violations =       3037
Routed  305/1190 Partitions, Violations =       3037
Routed  310/1190 Partitions, Violations =       3031
Routed  315/1190 Partitions, Violations =       3018
Routed  320/1190 Partitions, Violations =       3022
Routed  325/1190 Partitions, Violations =       3025
Routed  330/1190 Partitions, Violations =       3023
Routed  335/1190 Partitions, Violations =       3014
Routed  340/1190 Partitions, Violations =       2985
Routed  345/1190 Partitions, Violations =       2967
Routed  350/1190 Partitions, Violations =       2952
Routed  355/1190 Partitions, Violations =       2953
Routed  360/1190 Partitions, Violations =       2958
Routed  365/1190 Partitions, Violations =       2964
Routed  370/1190 Partitions, Violations =       2963
Routed  375/1190 Partitions, Violations =       2964
Routed  380/1190 Partitions, Violations =       2966
Routed  385/1190 Partitions, Violations =       2971
Routed  390/1190 Partitions, Violations =       2977
Routed  395/1190 Partitions, Violations =       2974
Routed  400/1190 Partitions, Violations =       2976
Routed  405/1190 Partitions, Violations =       2975
Routed  410/1190 Partitions, Violations =       2982
Routed  415/1190 Partitions, Violations =       2987
Routed  420/1190 Partitions, Violations =       2993
Routed  425/1190 Partitions, Violations =       2997
Routed  430/1190 Partitions, Violations =       3000
Routed  435/1190 Partitions, Violations =       3005
Routed  440/1190 Partitions, Violations =       3007
Routed  445/1190 Partitions, Violations =       3006
Routed  450/1190 Partitions, Violations =       3008
Routed  455/1190 Partitions, Violations =       3006
Routed  460/1190 Partitions, Violations =       3008
Routed  465/1190 Partitions, Violations =       3029
Routed  470/1190 Partitions, Violations =       3022
Routed  475/1190 Partitions, Violations =       3029
Routed  480/1190 Partitions, Violations =       3029
Routed  485/1190 Partitions, Violations =       3029
Routed  490/1190 Partitions, Violations =       3008
Routed  495/1190 Partitions, Violations =       3008
Routed  500/1190 Partitions, Violations =       3018
Routed  505/1190 Partitions, Violations =       3018
Routed  510/1190 Partitions, Violations =       3018
Routed  515/1190 Partitions, Violations =       3018
Routed  520/1190 Partitions, Violations =       3018
Routed  525/1190 Partitions, Violations =       3019
Routed  530/1190 Partitions, Violations =       3018
Routed  535/1190 Partitions, Violations =       3020
Routed  540/1190 Partitions, Violations =       3023
Routed  545/1190 Partitions, Violations =       3023
Routed  550/1190 Partitions, Violations =       3031
Routed  555/1190 Partitions, Violations =       3031
Routed  560/1190 Partitions, Violations =       3021
Routed  565/1190 Partitions, Violations =       3021
Routed  570/1190 Partitions, Violations =       3021
Routed  575/1190 Partitions, Violations =       3026
Routed  580/1190 Partitions, Violations =       3029
Routed  585/1190 Partitions, Violations =       3032
Routed  590/1190 Partitions, Violations =       3032
Routed  595/1190 Partitions, Violations =       3032
Routed  600/1190 Partitions, Violations =       3032
Routed  605/1190 Partitions, Violations =       3028
Routed  610/1190 Partitions, Violations =       3031
Routed  615/1190 Partitions, Violations =       3031
Routed  620/1190 Partitions, Violations =       3028
Routed  625/1190 Partitions, Violations =       3034
Routed  630/1190 Partitions, Violations =       3040
Routed  635/1190 Partitions, Violations =       3039
Routed  640/1190 Partitions, Violations =       3043
Routed  645/1190 Partitions, Violations =       3045
Routed  650/1190 Partitions, Violations =       3045
Routed  655/1190 Partitions, Violations =       3048
Routed  660/1190 Partitions, Violations =       3048
Routed  665/1190 Partitions, Violations =       3045
Routed  670/1190 Partitions, Violations =       3045
Routed  675/1190 Partitions, Violations =       3053
Routed  680/1190 Partitions, Violations =       3053
Routed  685/1190 Partitions, Violations =       3053
Routed  690/1190 Partitions, Violations =       3057
Routed  695/1190 Partitions, Violations =       3060
Routed  700/1190 Partitions, Violations =       3060
Routed  705/1190 Partitions, Violations =       3063
Routed  710/1190 Partitions, Violations =       3063
Routed  715/1190 Partitions, Violations =       3063
Routed  720/1190 Partitions, Violations =       3063
Routed  725/1190 Partitions, Violations =       3073
Routed  730/1190 Partitions, Violations =       3073
Routed  735/1190 Partitions, Violations =       3073
Routed  740/1190 Partitions, Violations =       3077
Routed  745/1190 Partitions, Violations =       3085
Routed  750/1190 Partitions, Violations =       3086
Routed  755/1190 Partitions, Violations =       3091
Routed  760/1190 Partitions, Violations =       3094
Routed  765/1190 Partitions, Violations =       3095
Routed  770/1190 Partitions, Violations =       3091
Routed  775/1190 Partitions, Violations =       3091
Routed  780/1190 Partitions, Violations =       3094
Routed  785/1190 Partitions, Violations =       3094
Routed  790/1190 Partitions, Violations =       3096
Routed  795/1190 Partitions, Violations =       3097
Routed  800/1190 Partitions, Violations =       3096
Routed  805/1190 Partitions, Violations =       3097
Routed  810/1190 Partitions, Violations =       3101
Routed  815/1190 Partitions, Violations =       3101
Routed  820/1190 Partitions, Violations =       3098
Routed  825/1190 Partitions, Violations =       3104
Routed  830/1190 Partitions, Violations =       3104
Routed  835/1190 Partitions, Violations =       3107
Routed  840/1190 Partitions, Violations =       3107
Routed  845/1190 Partitions, Violations =       3110
Routed  850/1190 Partitions, Violations =       3116
Routed  855/1190 Partitions, Violations =       3120
Routed  860/1190 Partitions, Violations =       3120
Routed  865/1190 Partitions, Violations =       3121
Routed  870/1190 Partitions, Violations =       3121
Routed  875/1190 Partitions, Violations =       3121
Routed  880/1190 Partitions, Violations =       3121
Routed  885/1190 Partitions, Violations =       3124
Routed  890/1190 Partitions, Violations =       3124
Routed  895/1190 Partitions, Violations =       3124
Routed  900/1190 Partitions, Violations =       3127
Routed  905/1190 Partitions, Violations =       3134
Routed  910/1190 Partitions, Violations =       3134
Routed  915/1190 Partitions, Violations =       3134
Routed  920/1190 Partitions, Violations =       3142
Routed  925/1190 Partitions, Violations =       3144
Routed  930/1190 Partitions, Violations =       3149
Routed  935/1190 Partitions, Violations =       3152
Routed  940/1190 Partitions, Violations =       3156
Routed  945/1190 Partitions, Violations =       3163
Routed  950/1190 Partitions, Violations =       3167
Routed  955/1190 Partitions, Violations =       3172
Routed  960/1190 Partitions, Violations =       3175
Routed  965/1190 Partitions, Violations =       3183
Routed  970/1190 Partitions, Violations =       3183
Routed  975/1190 Partitions, Violations =       3185
Routed  980/1190 Partitions, Violations =       3197
Routed  985/1190 Partitions, Violations =       3196
Routed  990/1190 Partitions, Violations =       3202
Routed  995/1190 Partitions, Violations =       3202
Routed  1000/1190 Partitions, Violations =      3204
Routed  1005/1190 Partitions, Violations =      3204
Routed  1010/1190 Partitions, Violations =      3204
Routed  1015/1190 Partitions, Violations =      3204
Routed  1020/1190 Partitions, Violations =      3203
Routed  1025/1190 Partitions, Violations =      3203
Routed  1030/1190 Partitions, Violations =      3210
Routed  1035/1190 Partitions, Violations =      3210
Routed  1040/1190 Partitions, Violations =      3202
Routed  1045/1190 Partitions, Violations =      3204
Routed  1050/1190 Partitions, Violations =      3204
Routed  1055/1190 Partitions, Violations =      3204
Routed  1060/1190 Partitions, Violations =      3202
Routed  1065/1190 Partitions, Violations =      3210
Routed  1070/1190 Partitions, Violations =      3210
Routed  1075/1190 Partitions, Violations =      3215
Routed  1080/1190 Partitions, Violations =      3217
Routed  1085/1190 Partitions, Violations =      3220
Routed  1090/1190 Partitions, Violations =      3225
Routed  1095/1190 Partitions, Violations =      3225
Routed  1100/1190 Partitions, Violations =      3228
Routed  1105/1190 Partitions, Violations =      3228
Routed  1110/1190 Partitions, Violations =      3236
Routed  1115/1190 Partitions, Violations =      3236
Routed  1120/1190 Partitions, Violations =      3236
Routed  1125/1190 Partitions, Violations =      3238
Routed  1130/1190 Partitions, Violations =      3238
Routed  1135/1190 Partitions, Violations =      3244
Routed  1140/1190 Partitions, Violations =      3244
Routed  1145/1190 Partitions, Violations =      3246
Routed  1150/1190 Partitions, Violations =      3246
Routed  1155/1190 Partitions, Violations =      3246
Routed  1160/1190 Partitions, Violations =      3252
Routed  1165/1190 Partitions, Violations =      3260
Routed  1170/1190 Partitions, Violations =      3260
Routed  1175/1190 Partitions, Violations =      3251
Routed  1180/1190 Partitions, Violations =      3249
Routed  1185/1190 Partitions, Violations =      3250
Routed  1190/1190 Partitions, Violations =      3254

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3254
        Diff net spacing : 238
        End of line enclosure : 144
        Less than minimum area : 15
        Less than minimum width : 5
        Off-grid : 55
        Same net spacing : 6
        Same net via-cut spacing : 53
        Short : 2592
        Internal-only types : 146

[Iter 1] Elapsed real time: 0:02:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:02:01 total=0:02:01
[Iter 1] Stage (MB): Used   20  Alloctr   19  Proc    0 
[Iter 1] Total (MB): Used  291  Alloctr  292  Proc 1990 

End DR iteration 1 with 1190 parts

Start DR iteration 2: non-uniform partition
Routed  1/961 Partitions, Violations =  3248
Routed  4/961 Partitions, Violations =  3243
Routed  8/961 Partitions, Violations =  3227
Routed  12/961 Partitions, Violations = 3209
Routed  16/961 Partitions, Violations = 3211
Routed  20/961 Partitions, Violations = 3203
Routed  24/961 Partitions, Violations = 3195
Routed  28/961 Partitions, Violations = 3174
Routed  32/961 Partitions, Violations = 3166
Routed  36/961 Partitions, Violations = 3159
Routed  40/961 Partitions, Violations = 3155
Routed  44/961 Partitions, Violations = 3146
Routed  48/961 Partitions, Violations = 3130
Routed  52/961 Partitions, Violations = 3118
Routed  56/961 Partitions, Violations = 3111
Routed  60/961 Partitions, Violations = 3098
Routed  64/961 Partitions, Violations = 3082
Routed  68/961 Partitions, Violations = 3075
Routed  72/961 Partitions, Violations = 3069
Routed  76/961 Partitions, Violations = 3066
Routed  80/961 Partitions, Violations = 3057
Routed  84/961 Partitions, Violations = 3047
Routed  88/961 Partitions, Violations = 3030
Routed  92/961 Partitions, Violations = 3005
Routed  96/961 Partitions, Violations = 2989
Routed  100/961 Partitions, Violations =        2980
Routed  104/961 Partitions, Violations =        2979
Routed  108/961 Partitions, Violations =        2976
Routed  112/961 Partitions, Violations =        2979
Routed  116/961 Partitions, Violations =        2971
Routed  120/961 Partitions, Violations =        2964
Routed  124/961 Partitions, Violations =        2958
Routed  128/961 Partitions, Violations =        2949
Routed  132/961 Partitions, Violations =        2942
Routed  136/961 Partitions, Violations =        2932
Routed  140/961 Partitions, Violations =        2915
Routed  144/961 Partitions, Violations =        2910
Routed  148/961 Partitions, Violations =        2906
Routed  152/961 Partitions, Violations =        2903
Routed  156/961 Partitions, Violations =        2899
Routed  160/961 Partitions, Violations =        2903
Routed  164/961 Partitions, Violations =        2900
Routed  168/961 Partitions, Violations =        2905
Routed  172/961 Partitions, Violations =        2899
Routed  176/961 Partitions, Violations =        2897
Routed  180/961 Partitions, Violations =        2886
Routed  184/961 Partitions, Violations =        2892
Routed  188/961 Partitions, Violations =        2891
Routed  192/961 Partitions, Violations =        2885
Routed  196/961 Partitions, Violations =        2884
Routed  200/961 Partitions, Violations =        2891
Routed  204/961 Partitions, Violations =        2885
Routed  208/961 Partitions, Violations =        2884
Routed  212/961 Partitions, Violations =        2873
Routed  216/961 Partitions, Violations =        2868
Routed  220/961 Partitions, Violations =        2854
Routed  224/961 Partitions, Violations =        2848
Routed  228/961 Partitions, Violations =        2845
Routed  232/961 Partitions, Violations =        2843
Routed  236/961 Partitions, Violations =        2845
Routed  240/961 Partitions, Violations =        2850
Routed  244/961 Partitions, Violations =        2833
Routed  248/961 Partitions, Violations =        2831
Routed  252/961 Partitions, Violations =        2830
Routed  256/961 Partitions, Violations =        2831
Routed  260/961 Partitions, Violations =        2831
Routed  264/961 Partitions, Violations =        2838
Routed  268/961 Partitions, Violations =        2840
Routed  272/961 Partitions, Violations =        2843
Routed  276/961 Partitions, Violations =        2845
Routed  280/961 Partitions, Violations =        2845
Routed  284/961 Partitions, Violations =        2847
Routed  288/961 Partitions, Violations =        2851
Routed  292/961 Partitions, Violations =        2851
Routed  296/961 Partitions, Violations =        2852
Routed  300/961 Partitions, Violations =        2864
Routed  304/961 Partitions, Violations =        2866
Routed  308/961 Partitions, Violations =        2866
Routed  312/961 Partitions, Violations =        2865
Routed  316/961 Partitions, Violations =        2865
Routed  320/961 Partitions, Violations =        2867
Routed  324/961 Partitions, Violations =        2867
Routed  328/961 Partitions, Violations =        2865
Routed  332/961 Partitions, Violations =        2865
Routed  336/961 Partitions, Violations =        2882
Routed  340/961 Partitions, Violations =        2880
Routed  344/961 Partitions, Violations =        2882
Routed  348/961 Partitions, Violations =        2867
Routed  352/961 Partitions, Violations =        2867
Routed  356/961 Partitions, Violations =        2867
Routed  360/961 Partitions, Violations =        2867
Routed  364/961 Partitions, Violations =        2862
Routed  368/961 Partitions, Violations =        2868
Routed  372/961 Partitions, Violations =        2868
Routed  376/961 Partitions, Violations =        2868
Routed  380/961 Partitions, Violations =        2868
Routed  384/961 Partitions, Violations =        2867
Routed  388/961 Partitions, Violations =        2869
Routed  392/961 Partitions, Violations =        2869
Routed  396/961 Partitions, Violations =        2867
Routed  400/961 Partitions, Violations =        2867
Routed  404/961 Partitions, Violations =        2867
Routed  408/961 Partitions, Violations =        2870
Routed  412/961 Partitions, Violations =        2870
Routed  416/961 Partitions, Violations =        2873
Routed  420/961 Partitions, Violations =        2876
Routed  424/961 Partitions, Violations =        2875
Routed  428/961 Partitions, Violations =        2872
Routed  432/961 Partitions, Violations =        2873
Routed  436/961 Partitions, Violations =        2876
Routed  440/961 Partitions, Violations =        2876
Routed  444/961 Partitions, Violations =        2878
Routed  448/961 Partitions, Violations =        2878
Routed  452/961 Partitions, Violations =        2888
Routed  456/961 Partitions, Violations =        2883
Routed  460/961 Partitions, Violations =        2886
Routed  464/961 Partitions, Violations =        2886
Routed  468/961 Partitions, Violations =        2887
Routed  472/961 Partitions, Violations =        2887
Routed  476/961 Partitions, Violations =        2887
Routed  480/961 Partitions, Violations =        2899
Routed  484/961 Partitions, Violations =        2899
Routed  488/961 Partitions, Violations =        2899
Routed  492/961 Partitions, Violations =        2902
Routed  496/961 Partitions, Violations =        2902
Routed  500/961 Partitions, Violations =        2903
Routed  504/961 Partitions, Violations =        2906
Routed  508/961 Partitions, Violations =        2911
Routed  512/961 Partitions, Violations =        2912
Routed  516/961 Partitions, Violations =        2916
Routed  520/961 Partitions, Violations =        2916
Routed  524/961 Partitions, Violations =        2916
Routed  528/961 Partitions, Violations =        2916
Routed  532/961 Partitions, Violations =        2931
Routed  536/961 Partitions, Violations =        2931
Routed  540/961 Partitions, Violations =        2931
Routed  544/961 Partitions, Violations =        2931
Routed  548/961 Partitions, Violations =        2931
Routed  552/961 Partitions, Violations =        2931
Routed  556/961 Partitions, Violations =        2932
Routed  560/961 Partitions, Violations =        2932
Routed  564/961 Partitions, Violations =        2932
Routed  568/961 Partitions, Violations =        2934
Routed  572/961 Partitions, Violations =        2935
Routed  576/961 Partitions, Violations =        2936
Routed  580/961 Partitions, Violations =        2936
Routed  584/961 Partitions, Violations =        2926
Routed  588/961 Partitions, Violations =        2926
Routed  592/961 Partitions, Violations =        2927
Routed  596/961 Partitions, Violations =        2927
Routed  600/961 Partitions, Violations =        2928
Routed  604/961 Partitions, Violations =        2931
Routed  608/961 Partitions, Violations =        2939
Routed  612/961 Partitions, Violations =        2942
Routed  616/961 Partitions, Violations =        2948
Routed  620/961 Partitions, Violations =        2948
Routed  624/961 Partitions, Violations =        2948
Routed  628/961 Partitions, Violations =        2950
Routed  632/961 Partitions, Violations =        2950
Routed  636/961 Partitions, Violations =        2958
Routed  640/961 Partitions, Violations =        2950
Routed  644/961 Partitions, Violations =        2955
Routed  648/961 Partitions, Violations =        2958
Routed  652/961 Partitions, Violations =        2950
Routed  656/961 Partitions, Violations =        2950
Routed  660/961 Partitions, Violations =        2950
Routed  664/961 Partitions, Violations =        2953
Routed  668/961 Partitions, Violations =        2963
Routed  672/961 Partitions, Violations =        2963
Routed  676/961 Partitions, Violations =        2968
Routed  680/961 Partitions, Violations =        2968
Routed  684/961 Partitions, Violations =        2969
Routed  688/961 Partitions, Violations =        2969
Routed  692/961 Partitions, Violations =        2971
Routed  696/961 Partitions, Violations =        2973
Routed  700/961 Partitions, Violations =        2966
Routed  704/961 Partitions, Violations =        2970
Routed  708/961 Partitions, Violations =        2970
Routed  712/961 Partitions, Violations =        2966
Routed  716/961 Partitions, Violations =        2966
Routed  720/961 Partitions, Violations =        2964
Routed  724/961 Partitions, Violations =        2966
Routed  728/961 Partitions, Violations =        2973
Routed  732/961 Partitions, Violations =        2972
Routed  736/961 Partitions, Violations =        2978
Routed  740/961 Partitions, Violations =        2981
Routed  744/961 Partitions, Violations =        2981
Routed  748/961 Partitions, Violations =        2986
Routed  752/961 Partitions, Violations =        2986
Routed  756/961 Partitions, Violations =        2990
Routed  760/961 Partitions, Violations =        2990
Routed  764/961 Partitions, Violations =        2993
Routed  768/961 Partitions, Violations =        2991
Routed  772/961 Partitions, Violations =        2995
Routed  776/961 Partitions, Violations =        2995
Routed  780/961 Partitions, Violations =        2992
Routed  784/961 Partitions, Violations =        2996
Routed  788/961 Partitions, Violations =        3002
Routed  792/961 Partitions, Violations =        3005
Routed  796/961 Partitions, Violations =        3008
Routed  800/961 Partitions, Violations =        3011
Routed  804/961 Partitions, Violations =        3014
Routed  808/961 Partitions, Violations =        3014
Routed  812/961 Partitions, Violations =        3017
Routed  816/961 Partitions, Violations =        3016
Routed  820/961 Partitions, Violations =        3016
Routed  824/961 Partitions, Violations =        3017
Routed  828/961 Partitions, Violations =        3016
Routed  832/961 Partitions, Violations =        3016
Routed  836/961 Partitions, Violations =        3016
Routed  840/961 Partitions, Violations =        3010
Routed  844/961 Partitions, Violations =        3010
Routed  848/961 Partitions, Violations =        3010
Routed  852/961 Partitions, Violations =        3007
Routed  856/961 Partitions, Violations =        3009
Routed  860/961 Partitions, Violations =        3012
Routed  864/961 Partitions, Violations =        3012
Routed  868/961 Partitions, Violations =        3012
Routed  872/961 Partitions, Violations =        3012
Routed  876/961 Partitions, Violations =        3012
Routed  880/961 Partitions, Violations =        3013
Routed  884/961 Partitions, Violations =        3016
Routed  888/961 Partitions, Violations =        3017
Routed  892/961 Partitions, Violations =        3017
Routed  896/961 Partitions, Violations =        3017
Routed  900/961 Partitions, Violations =        3021
Routed  904/961 Partitions, Violations =        3021
Routed  908/961 Partitions, Violations =        3028
Routed  912/961 Partitions, Violations =        3020
Routed  916/961 Partitions, Violations =        3020
Routed  920/961 Partitions, Violations =        3007
Routed  924/961 Partitions, Violations =        3007
Routed  928/961 Partitions, Violations =        3012
Routed  932/961 Partitions, Violations =        3012
Routed  936/961 Partitions, Violations =        3015
Routed  940/961 Partitions, Violations =        3012
Routed  944/961 Partitions, Violations =        3014
Routed  948/961 Partitions, Violations =        3022
Routed  952/961 Partitions, Violations =        3010
Routed  956/961 Partitions, Violations =        3016
Routed  960/961 Partitions, Violations =        3021

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3021
        Diff net spacing : 177
        End of line enclosure : 90
        Less than minimum area : 16
        Less than minimum width : 1
        Off-grid : 58
        Same net spacing : 14
        Same net via-cut spacing : 46
        Short : 2514
        Internal-only types : 105

[Iter 2] Elapsed real time: 0:03:27 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:03:26 total=0:03:26
[Iter 2] Stage (MB): Used   20  Alloctr   19  Proc    0 
[Iter 2] Total (MB): Used  291  Alloctr  292  Proc 1990 

End DR iteration 2 with 961 parts

Start DR iteration 3: non-uniform partition
Routed  1/886 Partitions, Violations =  3020
Routed  4/886 Partitions, Violations =  3012
Routed  8/886 Partitions, Violations =  3009
Routed  12/886 Partitions, Violations = 3007
Routed  16/886 Partitions, Violations = 2984
Routed  20/886 Partitions, Violations = 2979
Routed  24/886 Partitions, Violations = 2964
Routed  28/886 Partitions, Violations = 2955
Routed  32/886 Partitions, Violations = 2946
Routed  36/886 Partitions, Violations = 2942
Routed  40/886 Partitions, Violations = 2936
Routed  44/886 Partitions, Violations = 2928
Routed  48/886 Partitions, Violations = 2916
Routed  52/886 Partitions, Violations = 2910
Routed  56/886 Partitions, Violations = 2910
Routed  60/886 Partitions, Violations = 2907
Routed  64/886 Partitions, Violations = 2893
Routed  68/886 Partitions, Violations = 2882
Routed  72/886 Partitions, Violations = 2879
Routed  76/886 Partitions, Violations = 2869
Routed  80/886 Partitions, Violations = 2853
Routed  84/886 Partitions, Violations = 2844
Routed  88/886 Partitions, Violations = 2832
Routed  92/886 Partitions, Violations = 2840
Routed  96/886 Partitions, Violations = 2834
Routed  100/886 Partitions, Violations =        2829
Routed  104/886 Partitions, Violations =        2824
Routed  108/886 Partitions, Violations =        2823
Routed  112/886 Partitions, Violations =        2821
Routed  116/886 Partitions, Violations =        2826
Routed  120/886 Partitions, Violations =        2819
Routed  124/886 Partitions, Violations =        2805
Routed  128/886 Partitions, Violations =        2800
Routed  132/886 Partitions, Violations =        2797
Routed  136/886 Partitions, Violations =        2796
Routed  140/886 Partitions, Violations =        2790
Routed  144/886 Partitions, Violations =        2790
Routed  148/886 Partitions, Violations =        2786
Routed  152/886 Partitions, Violations =        2790
Routed  156/886 Partitions, Violations =        2793
Routed  160/886 Partitions, Violations =        2794
Routed  164/886 Partitions, Violations =        2799
Routed  168/886 Partitions, Violations =        2791
Routed  172/886 Partitions, Violations =        2793
Routed  176/886 Partitions, Violations =        2803
Routed  180/886 Partitions, Violations =        2802
Routed  184/886 Partitions, Violations =        2804
Routed  188/886 Partitions, Violations =        2809
Routed  192/886 Partitions, Violations =        2793
Routed  196/886 Partitions, Violations =        2789
Routed  200/886 Partitions, Violations =        2782
Routed  204/886 Partitions, Violations =        2780
Routed  208/886 Partitions, Violations =        2786
Routed  212/886 Partitions, Violations =        2789
Routed  216/886 Partitions, Violations =        2791
Routed  220/886 Partitions, Violations =        2794
Routed  224/886 Partitions, Violations =        2794
Routed  228/886 Partitions, Violations =        2797
Routed  232/886 Partitions, Violations =        2802
Routed  236/886 Partitions, Violations =        2805
Routed  240/886 Partitions, Violations =        2805
Routed  244/886 Partitions, Violations =        2808
Routed  248/886 Partitions, Violations =        2822
Routed  252/886 Partitions, Violations =        2825
Routed  256/886 Partitions, Violations =        2828
Routed  260/886 Partitions, Violations =        2822
Routed  264/886 Partitions, Violations =        2822
Routed  268/886 Partitions, Violations =        2831
Routed  272/886 Partitions, Violations =        2839
Routed  276/886 Partitions, Violations =        2839
Routed  280/886 Partitions, Violations =        2843
Routed  284/886 Partitions, Violations =        2843
Routed  288/886 Partitions, Violations =        2843
Routed  292/886 Partitions, Violations =        2850
Routed  296/886 Partitions, Violations =        2850
Routed  300/886 Partitions, Violations =        2852
Routed  304/886 Partitions, Violations =        2852
Routed  308/886 Partitions, Violations =        2858
Routed  312/886 Partitions, Violations =        2858
Routed  316/886 Partitions, Violations =        2858
Routed  320/886 Partitions, Violations =        2858
Routed  324/886 Partitions, Violations =        2865
Routed  328/886 Partitions, Violations =        2870
Routed  332/886 Partitions, Violations =        2876
Routed  336/886 Partitions, Violations =        2876
Routed  340/886 Partitions, Violations =        2879
Routed  344/886 Partitions, Violations =        2879
Routed  348/886 Partitions, Violations =        2883
Routed  352/886 Partitions, Violations =        2881
Routed  356/886 Partitions, Violations =        2883
Routed  360/886 Partitions, Violations =        2882
Routed  364/886 Partitions, Violations =        2882
Routed  368/886 Partitions, Violations =        2882
Routed  372/886 Partitions, Violations =        2880
Routed  376/886 Partitions, Violations =        2878
Routed  380/886 Partitions, Violations =        2877
Routed  384/886 Partitions, Violations =        2869
Routed  388/886 Partitions, Violations =        2876
Routed  392/886 Partitions, Violations =        2859
Routed  396/886 Partitions, Violations =        2856
Routed  400/886 Partitions, Violations =        2856
Routed  404/886 Partitions, Violations =        2866
Routed  408/886 Partitions, Violations =        2866
Routed  412/886 Partitions, Violations =        2870
Routed  416/886 Partitions, Violations =        2870
Routed  420/886 Partitions, Violations =        2873
Routed  424/886 Partitions, Violations =        2873
Routed  428/886 Partitions, Violations =        2873
Routed  432/886 Partitions, Violations =        2873
Routed  436/886 Partitions, Violations =        2873
Routed  440/886 Partitions, Violations =        2872
Routed  444/886 Partitions, Violations =        2872
Routed  448/886 Partitions, Violations =        2872
Routed  452/886 Partitions, Violations =        2876
Routed  456/886 Partitions, Violations =        2884
Routed  460/886 Partitions, Violations =        2884
Routed  464/886 Partitions, Violations =        2878
Routed  468/886 Partitions, Violations =        2881
Routed  472/886 Partitions, Violations =        2882
Routed  476/886 Partitions, Violations =        2882
Routed  480/886 Partitions, Violations =        2888
Routed  484/886 Partitions, Violations =        2891
Routed  488/886 Partitions, Violations =        2895
Routed  492/886 Partitions, Violations =        2902
Routed  496/886 Partitions, Violations =        2904
Routed  500/886 Partitions, Violations =        2899
Routed  504/886 Partitions, Violations =        2893
Routed  508/886 Partitions, Violations =        2895
Routed  512/886 Partitions, Violations =        2898
Routed  516/886 Partitions, Violations =        2897
Routed  520/886 Partitions, Violations =        2899
Routed  524/886 Partitions, Violations =        2899
Routed  528/886 Partitions, Violations =        2898
Routed  532/886 Partitions, Violations =        2909
Routed  536/886 Partitions, Violations =        2914
Routed  540/886 Partitions, Violations =        2927
Routed  544/886 Partitions, Violations =        2931
Routed  548/886 Partitions, Violations =        2936
Routed  552/886 Partitions, Violations =        2940
Routed  556/886 Partitions, Violations =        2942
Routed  560/886 Partitions, Violations =        2936
Routed  564/886 Partitions, Violations =        2943
Routed  568/886 Partitions, Violations =        2949
Routed  572/886 Partitions, Violations =        2949
Routed  576/886 Partitions, Violations =        2951
Routed  580/886 Partitions, Violations =        2951
Routed  584/886 Partitions, Violations =        2957
Routed  588/886 Partitions, Violations =        2957
Routed  592/886 Partitions, Violations =        2957
Routed  596/886 Partitions, Violations =        2960
Routed  600/886 Partitions, Violations =        2957
Routed  604/886 Partitions, Violations =        2954
Routed  608/886 Partitions, Violations =        2954
Routed  612/886 Partitions, Violations =        2955
Routed  616/886 Partitions, Violations =        2950
Routed  620/886 Partitions, Violations =        2952
Routed  624/886 Partitions, Violations =        2954
Routed  628/886 Partitions, Violations =        2954
Routed  632/886 Partitions, Violations =        2955
Routed  636/886 Partitions, Violations =        2958
Routed  640/886 Partitions, Violations =        2966
Routed  644/886 Partitions, Violations =        2966
Routed  648/886 Partitions, Violations =        2968
Routed  652/886 Partitions, Violations =        2971
Routed  656/886 Partitions, Violations =        2971
Routed  660/886 Partitions, Violations =        2967
Routed  664/886 Partitions, Violations =        2968
Routed  668/886 Partitions, Violations =        2970
Routed  672/886 Partitions, Violations =        2970
Routed  676/886 Partitions, Violations =        2972
Routed  680/886 Partitions, Violations =        2974
Routed  684/886 Partitions, Violations =        2974
Routed  688/886 Partitions, Violations =        2975
Routed  692/886 Partitions, Violations =        2975
Routed  696/886 Partitions, Violations =        2975
Routed  700/886 Partitions, Violations =        2974
Routed  704/886 Partitions, Violations =        2988
Routed  708/886 Partitions, Violations =        2990
Routed  712/886 Partitions, Violations =        2997
Routed  716/886 Partitions, Violations =        2997
Routed  720/886 Partitions, Violations =        2999
Routed  724/886 Partitions, Violations =        2994
Routed  728/886 Partitions, Violations =        2994
Routed  732/886 Partitions, Violations =        2993
Routed  736/886 Partitions, Violations =        2993
Routed  740/886 Partitions, Violations =        2996
Routed  744/886 Partitions, Violations =        3001
Routed  748/886 Partitions, Violations =        3004
Routed  752/886 Partitions, Violations =        3011
Routed  756/886 Partitions, Violations =        3004
Routed  760/886 Partitions, Violations =        2985
Routed  764/886 Partitions, Violations =        2985
Routed  768/886 Partitions, Violations =        2988
Routed  772/886 Partitions, Violations =        2990
Routed  776/886 Partitions, Violations =        2992
Routed  780/886 Partitions, Violations =        2988
Routed  784/886 Partitions, Violations =        2990
Routed  788/886 Partitions, Violations =        2990
Routed  792/886 Partitions, Violations =        2990
Routed  796/886 Partitions, Violations =        2991
Routed  800/886 Partitions, Violations =        2992
Routed  804/886 Partitions, Violations =        3000
Routed  808/886 Partitions, Violations =        3000
Routed  812/886 Partitions, Violations =        3003
Routed  816/886 Partitions, Violations =        3017
Routed  820/886 Partitions, Violations =        3020
Routed  824/886 Partitions, Violations =        3017
Routed  828/886 Partitions, Violations =        3025
Routed  832/886 Partitions, Violations =        3025
Routed  836/886 Partitions, Violations =        3027
Routed  840/886 Partitions, Violations =        3027
Routed  844/886 Partitions, Violations =        3027
Routed  848/886 Partitions, Violations =        3039
Routed  852/886 Partitions, Violations =        3040
Routed  856/886 Partitions, Violations =        3040
Routed  860/886 Partitions, Violations =        3042
Routed  864/886 Partitions, Violations =        3038
Routed  868/886 Partitions, Violations =        3043
Routed  872/886 Partitions, Violations =        3043
Routed  876/886 Partitions, Violations =        3044
Routed  880/886 Partitions, Violations =        3044
Routed  884/886 Partitions, Violations =        3044

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3032
        Diff net spacing : 53
        End of line enclosure : 96
        Less than minimum area : 10
        Off-grid : 67
        Same net spacing : 5
        Same net via-cut spacing : 56
        Short : 2632
        Internal-only types : 113

[Iter 3] Elapsed real time: 0:05:30 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:05:28 total=0:05:29
[Iter 3] Stage (MB): Used   20  Alloctr   19  Proc    0 
[Iter 3] Total (MB): Used  291  Alloctr  292  Proc 1990 

End DR iteration 3 with 886 parts

Start DR iteration 4: non-uniform partition
Routed  1/856 Partitions, Violations =  3027
Routed  4/856 Partitions, Violations =  3020
Routed  8/856 Partitions, Violations =  3013
Routed  12/856 Partitions, Violations = 3005
Routed  16/856 Partitions, Violations = 2970
Routed  20/856 Partitions, Violations = 2975
Routed  24/856 Partitions, Violations = 2968
Routed  28/856 Partitions, Violations = 2952
Routed  32/856 Partitions, Violations = 2941
Routed  36/856 Partitions, Violations = 2928
Routed  40/856 Partitions, Violations = 2921
Routed  44/856 Partitions, Violations = 2914
Routed  48/856 Partitions, Violations = 2916
Routed  52/856 Partitions, Violations = 2903
Routed  56/856 Partitions, Violations = 2896
Routed  60/856 Partitions, Violations = 2880
Routed  64/856 Partitions, Violations = 2877
Routed  68/856 Partitions, Violations = 2863
Routed  72/856 Partitions, Violations = 2862
Routed  76/856 Partitions, Violations = 2851
Routed  80/856 Partitions, Violations = 2838
Routed  84/856 Partitions, Violations = 2828
Routed  88/856 Partitions, Violations = 2818
Routed  92/856 Partitions, Violations = 2804
Routed  96/856 Partitions, Violations = 2795
Routed  100/856 Partitions, Violations =        2790
Routed  104/856 Partitions, Violations =        2780
Routed  108/856 Partitions, Violations =        2775
Routed  112/856 Partitions, Violations =        2765
Routed  116/856 Partitions, Violations =        2756
Routed  120/856 Partitions, Violations =        2734
Routed  124/856 Partitions, Violations =        2735
Routed  128/856 Partitions, Violations =        2736
Routed  132/856 Partitions, Violations =        2743
Routed  136/856 Partitions, Violations =        2737
Routed  140/856 Partitions, Violations =        2737
Routed  144/856 Partitions, Violations =        2733
Routed  148/856 Partitions, Violations =        2736
Routed  152/856 Partitions, Violations =        2737
Routed  156/856 Partitions, Violations =        2739
Routed  160/856 Partitions, Violations =        2735
Routed  164/856 Partitions, Violations =        2728
Routed  168/856 Partitions, Violations =        2731
Routed  172/856 Partitions, Violations =        2727
Routed  176/856 Partitions, Violations =        2726
Routed  180/856 Partitions, Violations =        2730
Routed  184/856 Partitions, Violations =        2735
Routed  188/856 Partitions, Violations =        2714
Routed  192/856 Partitions, Violations =        2712
Routed  196/856 Partitions, Violations =        2713
Routed  200/856 Partitions, Violations =        2717
Routed  204/856 Partitions, Violations =        2715
Routed  208/856 Partitions, Violations =        2715
Routed  212/856 Partitions, Violations =        2719
Routed  216/856 Partitions, Violations =        2719
Routed  220/856 Partitions, Violations =        2721
Routed  224/856 Partitions, Violations =        2728
Routed  228/856 Partitions, Violations =        2722
Routed  232/856 Partitions, Violations =        2726
Routed  236/856 Partitions, Violations =        2736
Routed  240/856 Partitions, Violations =        2734
Routed  244/856 Partitions, Violations =        2731
Routed  248/856 Partitions, Violations =        2731
Routed  252/856 Partitions, Violations =        2734
Routed  256/856 Partitions, Violations =        2736
Routed  260/856 Partitions, Violations =        2726
Routed  264/856 Partitions, Violations =        2729
Routed  268/856 Partitions, Violations =        2731
Routed  272/856 Partitions, Violations =        2731
Routed  276/856 Partitions, Violations =        2731
Routed  280/856 Partitions, Violations =        2730
Routed  284/856 Partitions, Violations =        2730
Routed  288/856 Partitions, Violations =        2735
Routed  292/856 Partitions, Violations =        2735
Routed  296/856 Partitions, Violations =        2740
Routed  300/856 Partitions, Violations =        2740
Routed  304/856 Partitions, Violations =        2737
Routed  308/856 Partitions, Violations =        2738
Routed  312/856 Partitions, Violations =        2738
Routed  316/856 Partitions, Violations =        2739
Routed  320/856 Partitions, Violations =        2742
Routed  324/856 Partitions, Violations =        2740
Routed  328/856 Partitions, Violations =        2740
Routed  332/856 Partitions, Violations =        2740
Routed  336/856 Partitions, Violations =        2743
Routed  340/856 Partitions, Violations =        2738
Routed  344/856 Partitions, Violations =        2738
Routed  348/856 Partitions, Violations =        2744
Routed  352/856 Partitions, Violations =        2744
Routed  356/856 Partitions, Violations =        2746
Routed  360/856 Partitions, Violations =        2754
Routed  364/856 Partitions, Violations =        2754
Routed  368/856 Partitions, Violations =        2758
Routed  372/856 Partitions, Violations =        2758
Routed  376/856 Partitions, Violations =        2760
Routed  380/856 Partitions, Violations =        2765
Routed  384/856 Partitions, Violations =        2765
Routed  388/856 Partitions, Violations =        2772
Routed  392/856 Partitions, Violations =        2768
Routed  396/856 Partitions, Violations =        2768
Routed  400/856 Partitions, Violations =        2768
Routed  404/856 Partitions, Violations =        2770
Routed  408/856 Partitions, Violations =        2776
Routed  412/856 Partitions, Violations =        2785
Routed  416/856 Partitions, Violations =        2785
Routed  420/856 Partitions, Violations =        2821
Routed  424/856 Partitions, Violations =        2821
Routed  428/856 Partitions, Violations =        2821
Routed  432/856 Partitions, Violations =        2819
Routed  436/856 Partitions, Violations =        2819
Routed  440/856 Partitions, Violations =        2829
Routed  444/856 Partitions, Violations =        2829
Routed  448/856 Partitions, Violations =        2829
Routed  452/856 Partitions, Violations =        2829
Routed  456/856 Partitions, Violations =        2831
Routed  460/856 Partitions, Violations =        2829
Routed  464/856 Partitions, Violations =        2832
Routed  468/856 Partitions, Violations =        2832
Routed  472/856 Partitions, Violations =        2834
Routed  476/856 Partitions, Violations =        2831
Routed  480/856 Partitions, Violations =        2826
Routed  484/856 Partitions, Violations =        2826
Routed  488/856 Partitions, Violations =        2829
Routed  492/856 Partitions, Violations =        2829
Routed  496/856 Partitions, Violations =        2829
Routed  500/856 Partitions, Violations =        2829
Routed  504/856 Partitions, Violations =        2831
Routed  508/856 Partitions, Violations =        2833
Routed  512/856 Partitions, Violations =        2838
Routed  516/856 Partitions, Violations =        2846
Routed  520/856 Partitions, Violations =        2850
Routed  524/856 Partitions, Violations =        2851
Routed  528/856 Partitions, Violations =        2848
Routed  532/856 Partitions, Violations =        2841
Routed  536/856 Partitions, Violations =        2844
Routed  540/856 Partitions, Violations =        2845
Routed  544/856 Partitions, Violations =        2848
Routed  548/856 Partitions, Violations =        2856
Routed  552/856 Partitions, Violations =        2853
Routed  556/856 Partitions, Violations =        2860
Routed  560/856 Partitions, Violations =        2860
Routed  564/856 Partitions, Violations =        2860
Routed  568/856 Partitions, Violations =        2865
Routed  572/856 Partitions, Violations =        2865
Routed  576/856 Partitions, Violations =        2871
Routed  580/856 Partitions, Violations =        2874
Routed  584/856 Partitions, Violations =        2871
Routed  588/856 Partitions, Violations =        2870
Routed  592/856 Partitions, Violations =        2870
Routed  596/856 Partitions, Violations =        2874
Routed  600/856 Partitions, Violations =        2874
Routed  604/856 Partitions, Violations =        2876
Routed  608/856 Partitions, Violations =        2876
Routed  612/856 Partitions, Violations =        2876
Routed  616/856 Partitions, Violations =        2878
Routed  620/856 Partitions, Violations =        2878
Routed  624/856 Partitions, Violations =        2874
Routed  628/856 Partitions, Violations =        2875
Routed  632/856 Partitions, Violations =        2877
Routed  636/856 Partitions, Violations =        2879
Routed  640/856 Partitions, Violations =        2880
Routed  644/856 Partitions, Violations =        2880
Routed  648/856 Partitions, Violations =        2887
Routed  652/856 Partitions, Violations =        2882
Routed  656/856 Partitions, Violations =        2882
Routed  660/856 Partitions, Violations =        2890
Routed  664/856 Partitions, Violations =        2892
Routed  668/856 Partitions, Violations =        2891
Routed  672/856 Partitions, Violations =        2891
Routed  676/856 Partitions, Violations =        2887
Routed  680/856 Partitions, Violations =        2905
Routed  684/856 Partitions, Violations =        2905
Routed  688/856 Partitions, Violations =        2908
Routed  692/856 Partitions, Violations =        2915
Routed  696/856 Partitions, Violations =        2915
Routed  700/856 Partitions, Violations =        2921
Routed  704/856 Partitions, Violations =        2921
Routed  708/856 Partitions, Violations =        2926
Routed  712/856 Partitions, Violations =        2931
Routed  716/856 Partitions, Violations =        2933
Routed  720/856 Partitions, Violations =        2933
Routed  724/856 Partitions, Violations =        2931
Routed  728/856 Partitions, Violations =        2931
Routed  732/856 Partitions, Violations =        2932
Routed  736/856 Partitions, Violations =        2934
Routed  740/856 Partitions, Violations =        2937
Routed  744/856 Partitions, Violations =        2935
Routed  748/856 Partitions, Violations =        2941
Routed  752/856 Partitions, Violations =        2942
Routed  756/856 Partitions, Violations =        2946
Routed  760/856 Partitions, Violations =        2946
Routed  764/856 Partitions, Violations =        2946
Routed  768/856 Partitions, Violations =        2951
Routed  772/856 Partitions, Violations =        2949
Routed  776/856 Partitions, Violations =        2949
Routed  780/856 Partitions, Violations =        2957
Routed  784/856 Partitions, Violations =        2962
Routed  788/856 Partitions, Violations =        2964
Routed  792/856 Partitions, Violations =        2963
Routed  796/856 Partitions, Violations =        2957
Routed  800/856 Partitions, Violations =        2961
Routed  804/856 Partitions, Violations =        2963
Routed  808/856 Partitions, Violations =        2973
Routed  812/856 Partitions, Violations =        2974
Routed  816/856 Partitions, Violations =        2974
Routed  820/856 Partitions, Violations =        2974
Routed  824/856 Partitions, Violations =        2983
Routed  828/856 Partitions, Violations =        2986
Routed  832/856 Partitions, Violations =        2986
Routed  836/856 Partitions, Violations =        2991
Routed  840/856 Partitions, Violations =        2993
Routed  844/856 Partitions, Violations =        2994
Routed  848/856 Partitions, Violations =        2993
Routed  852/856 Partitions, Violations =        2989
Routed  856/856 Partitions, Violations =        2986

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2986
        Diff net spacing : 47
        End of line enclosure : 90
        Less than minimum area : 6
        Less than minimum width : 1
        Off-grid : 74
        Same net spacing : 13
        Same net via-cut spacing : 38
        Short : 2600
        Internal-only types : 117

[Iter 4] Elapsed real time: 0:07:51 
[Iter 4] Elapsed cpu  time: sys=0:00:01 usr=0:07:49 total=0:07:50
[Iter 4] Stage (MB): Used   20  Alloctr   19  Proc    0 
[Iter 4] Total (MB): Used  291  Alloctr  292  Proc 1990 

End DR iteration 4 with 856 parts

Start DR iteration 5: non-uniform partition
Routed  1/850 Partitions, Violations =  2983
Routed  4/850 Partitions, Violations =  2983
Routed  8/850 Partitions, Violations =  2966
Routed  12/850 Partitions, Violations = 2963
Routed  16/850 Partitions, Violations = 2949
Routed  20/850 Partitions, Violations = 2946
Routed  24/850 Partitions, Violations = 2913
Routed  28/850 Partitions, Violations = 2913
Routed  32/850 Partitions, Violations = 2887
Routed  36/850 Partitions, Violations = 2878
Routed  40/850 Partitions, Violations = 2870
Routed  44/850 Partitions, Violations = 2863
Routed  48/850 Partitions, Violations = 2853
Routed  52/850 Partitions, Violations = 2838
Routed  56/850 Partitions, Violations = 2835
Routed  60/850 Partitions, Violations = 2830
Routed  64/850 Partitions, Violations = 2823
Routed  68/850 Partitions, Violations = 2812
Routed  72/850 Partitions, Violations = 2800
Routed  76/850 Partitions, Violations = 2794
Routed  80/850 Partitions, Violations = 2784
Routed  84/850 Partitions, Violations = 2782
Routed  88/850 Partitions, Violations = 2771
Routed  92/850 Partitions, Violations = 2782
Routed  96/850 Partitions, Violations = 2774
Routed  100/850 Partitions, Violations =        2760
Routed  104/850 Partitions, Violations =        2754
Routed  108/850 Partitions, Violations =        2753
Routed  112/850 Partitions, Violations =        2754
Routed  116/850 Partitions, Violations =        2762
Routed  120/850 Partitions, Violations =        2763
Routed  124/850 Partitions, Violations =        2752
Routed  128/850 Partitions, Violations =        2759
Routed  132/850 Partitions, Violations =        2754
Routed  136/850 Partitions, Violations =        2748
Routed  140/850 Partitions, Violations =        2746
Routed  144/850 Partitions, Violations =        2743
Routed  148/850 Partitions, Violations =        2745
Routed  152/850 Partitions, Violations =        2747
Routed  156/850 Partitions, Violations =        2743
Routed  160/850 Partitions, Violations =        2735
Routed  164/850 Partitions, Violations =        2733
Routed  168/850 Partitions, Violations =        2732
Routed  172/850 Partitions, Violations =        2734
Routed  176/850 Partitions, Violations =        2735
Routed  180/850 Partitions, Violations =        2740
Routed  184/850 Partitions, Violations =        2732
Routed  188/850 Partitions, Violations =        2705
Routed  192/850 Partitions, Violations =        2709
Routed  196/850 Partitions, Violations =        2709
Routed  200/850 Partitions, Violations =        2702
Routed  204/850 Partitions, Violations =        2704
Routed  208/850 Partitions, Violations =        2706
Routed  212/850 Partitions, Violations =        2707
Routed  216/850 Partitions, Violations =        2717
Routed  220/850 Partitions, Violations =        2717
Routed  224/850 Partitions, Violations =        2724
Routed  228/850 Partitions, Violations =        2724
Routed  232/850 Partitions, Violations =        2726
Routed  236/850 Partitions, Violations =        2728
Routed  240/850 Partitions, Violations =        2728
Routed  244/850 Partitions, Violations =        2728
Routed  248/850 Partitions, Violations =        2731
Routed  252/850 Partitions, Violations =        2731
Routed  256/850 Partitions, Violations =        2738
Routed  260/850 Partitions, Violations =        2738
Routed  264/850 Partitions, Violations =        2740
Routed  268/850 Partitions, Violations =        2736
Routed  272/850 Partitions, Violations =        2741
Routed  276/850 Partitions, Violations =        2743
Routed  280/850 Partitions, Violations =        2745
Routed  284/850 Partitions, Violations =        2747
Routed  288/850 Partitions, Violations =        2747
Routed  292/850 Partitions, Violations =        2749
Routed  296/850 Partitions, Violations =        2749
Routed  300/850 Partitions, Violations =        2749
Routed  304/850 Partitions, Violations =        2755
Routed  308/850 Partitions, Violations =        2755
Routed  312/850 Partitions, Violations =        2755
Routed  316/850 Partitions, Violations =        2757
Routed  320/850 Partitions, Violations =        2757
Routed  324/850 Partitions, Violations =        2757
Routed  328/850 Partitions, Violations =        2760
Routed  332/850 Partitions, Violations =        2762
Routed  336/850 Partitions, Violations =        2756
Routed  340/850 Partitions, Violations =        2754
Routed  344/850 Partitions, Violations =        2756
Routed  348/850 Partitions, Violations =        2756
Routed  352/850 Partitions, Violations =        2752
Routed  356/850 Partitions, Violations =        2749
Routed  360/850 Partitions, Violations =        2748
Routed  364/850 Partitions, Violations =        2744
Routed  368/850 Partitions, Violations =        2749
Routed  372/850 Partitions, Violations =        2749
Routed  376/850 Partitions, Violations =        2746
Routed  380/850 Partitions, Violations =        2730
Routed  384/850 Partitions, Violations =        2732
Routed  388/850 Partitions, Violations =        2731
Routed  392/850 Partitions, Violations =        2733
Routed  396/850 Partitions, Violations =        2733
Routed  400/850 Partitions, Violations =        2725
Routed  404/850 Partitions, Violations =        2725
Routed  408/850 Partitions, Violations =        2725
Routed  412/850 Partitions, Violations =        2725
Routed  416/850 Partitions, Violations =        2725
Routed  420/850 Partitions, Violations =        2726
Routed  424/850 Partitions, Violations =        2729
Routed  428/850 Partitions, Violations =        2729
Routed  432/850 Partitions, Violations =        2733
Routed  436/850 Partitions, Violations =        2735
Routed  440/850 Partitions, Violations =        2737
Routed  444/850 Partitions, Violations =        2737
Routed  448/850 Partitions, Violations =        2737
Routed  452/850 Partitions, Violations =        2737
Routed  456/850 Partitions, Violations =        2739
Routed  460/850 Partitions, Violations =        2740
Routed  464/850 Partitions, Violations =        2750
Routed  468/850 Partitions, Violations =        2748
Routed  472/850 Partitions, Violations =        2732
Routed  476/850 Partitions, Violations =        2732
Routed  480/850 Partitions, Violations =        2732
Routed  484/850 Partitions, Violations =        2732
Routed  488/850 Partitions, Violations =        2735
Routed  492/850 Partitions, Violations =        2735
Routed  496/850 Partitions, Violations =        2737
Routed  500/850 Partitions, Violations =        2738
Routed  504/850 Partitions, Violations =        2740
Routed  508/850 Partitions, Violations =        2746
Routed  512/850 Partitions, Violations =        2741
Routed  516/850 Partitions, Violations =        2748
Routed  520/850 Partitions, Violations =        2748
Routed  524/850 Partitions, Violations =        2752
Routed  528/850 Partitions, Violations =        2755
Routed  532/850 Partitions, Violations =        2755
Routed  536/850 Partitions, Violations =        2784
Routed  540/850 Partitions, Violations =        2770
Routed  544/850 Partitions, Violations =        2764
Routed  548/850 Partitions, Violations =        2768
Routed  552/850 Partitions, Violations =        2771
Routed  556/850 Partitions, Violations =        2781
Routed  560/850 Partitions, Violations =        2780
Routed  564/850 Partitions, Violations =        2791
Routed  568/850 Partitions, Violations =        2788
Routed  572/850 Partitions, Violations =        2785
Routed  576/850 Partitions, Violations =        2782
Routed  580/850 Partitions, Violations =        2785
Routed  584/850 Partitions, Violations =        2785
Routed  588/850 Partitions, Violations =        2784
Routed  592/850 Partitions, Violations =        2784
Routed  596/850 Partitions, Violations =        2784
Routed  600/850 Partitions, Violations =        2787
Routed  604/850 Partitions, Violations =        2789
Routed  608/850 Partitions, Violations =        2792
Routed  612/850 Partitions, Violations =        2792
Routed  616/850 Partitions, Violations =        2794
Routed  620/850 Partitions, Violations =        2796
Routed  624/850 Partitions, Violations =        2796
Routed  628/850 Partitions, Violations =        2805
Routed  632/850 Partitions, Violations =        2805
Routed  636/850 Partitions, Violations =        2805
Routed  640/850 Partitions, Violations =        2815
Routed  644/850 Partitions, Violations =        2818
Routed  648/850 Partitions, Violations =        2821
Routed  652/850 Partitions, Violations =        2818
Routed  656/850 Partitions, Violations =        2821
Routed  660/850 Partitions, Violations =        2825
Routed  664/850 Partitions, Violations =        2823
Routed  668/850 Partitions, Violations =        2823
Routed  672/850 Partitions, Violations =        2826
Routed  676/850 Partitions, Violations =        2831
Routed  680/850 Partitions, Violations =        2826
Routed  684/850 Partitions, Violations =        2831
Routed  688/850 Partitions, Violations =        2835
Routed  692/850 Partitions, Violations =        2828
Routed  696/850 Partitions, Violations =        2825
Routed  700/850 Partitions, Violations =        2829
Routed  704/850 Partitions, Violations =        2831
Routed  708/850 Partitions, Violations =        2834
Routed  712/850 Partitions, Violations =        2834
Routed  716/850 Partitions, Violations =        2834
Routed  720/850 Partitions, Violations =        2834
Routed  724/850 Partitions, Violations =        2836
Routed  728/850 Partitions, Violations =        2827
Routed  732/850 Partitions, Violations =        2829
Routed  736/850 Partitions, Violations =        2829
Routed  740/850 Partitions, Violations =        2834
Routed  744/850 Partitions, Violations =        2836
Routed  748/850 Partitions, Violations =        2849
Routed  752/850 Partitions, Violations =        2851
Routed  756/850 Partitions, Violations =        2851
Routed  760/850 Partitions, Violations =        2855
Routed  764/850 Partitions, Violations =        2855
Routed  768/850 Partitions, Violations =        2851
Routed  772/850 Partitions, Violations =        2854
Routed  776/850 Partitions, Violations =        2862
Routed  780/850 Partitions, Violations =        2870
Routed  784/850 Partitions, Violations =        2877
Routed  788/850 Partitions, Violations =        2871
Routed  792/850 Partitions, Violations =        2874
Routed  796/850 Partitions, Violations =        2866
Routed  800/850 Partitions, Violations =        2864
Routed  804/850 Partitions, Violations =        2866
Routed  808/850 Partitions, Violations =        2868
Routed  812/850 Partitions, Violations =        2873
Routed  816/850 Partitions, Violations =        2874
Routed  820/850 Partitions, Violations =        2874
Routed  824/850 Partitions, Violations =        2877
Routed  828/850 Partitions, Violations =        2880
Routed  832/850 Partitions, Violations =        2878
Routed  836/850 Partitions, Violations =        2895
Routed  840/850 Partitions, Violations =        2906
Routed  844/850 Partitions, Violations =        2906
Routed  848/850 Partitions, Violations =        2908

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2911
        Diff net spacing : 70
        End of line enclosure : 60
        Less than minimum area : 4
        Less than minimum width : 1
        Off-grid : 69
        Same net spacing : 11
        Same net via-cut spacing : 38
        Short : 2566
        Internal-only types : 92

[Iter 5] Elapsed real time: 0:10:28 
[Iter 5] Elapsed cpu  time: sys=0:00:01 usr=0:10:25 total=0:10:26
[Iter 5] Stage (MB): Used   20  Alloctr   19  Proc    0 
[Iter 5] Total (MB): Used  291  Alloctr  292  Proc 1990 

End DR iteration 5 with 850 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  2911
Checked 4/100 Partitions, Violations =  2911
Checked 8/100 Partitions, Violations =  2911
Checked 12/100 Partitions, Violations = 2911
Checked 16/100 Partitions, Violations = 2900
Checked 20/100 Partitions, Violations = 2889
Checked 24/100 Partitions, Violations = 2889
Checked 28/100 Partitions, Violations = 2889
Checked 32/100 Partitions, Violations = 2872
Checked 36/100 Partitions, Violations = 2872
Checked 40/100 Partitions, Violations = 2868
Checked 44/100 Partitions, Violations = 2852
Checked 48/100 Partitions, Violations = 2852
Checked 52/100 Partitions, Violations = 2852
Checked 56/100 Partitions, Violations = 2842
Checked 61/100 Partitions, Violations = 2842
Checked 64/100 Partitions, Violations = 2822
Checked 68/100 Partitions, Violations = 2822
Checked 72/100 Partitions, Violations = 2822
Checked 76/100 Partitions, Violations = 2822
Checked 80/100 Partitions, Violations = 2822
Checked 86/100 Partitions, Violations = 2822
Checked 88/100 Partitions, Violations = 2822
Checked 97/100 Partitions, Violations = 2814
[DRC CHECK] Elapsed real time: 0:10:29 
[DRC CHECK] Elapsed cpu  time: sys=0:00:01 usr=0:10:27 total=0:10:28
[DRC CHECK] Stage (MB): Used   20  Alloctr   19  Proc    0 
[DRC CHECK] Total (MB): Used  291  Alloctr  292  Proc 1990 
Start DR iteration 6: non-uniform partition
Routed  1/816 Partitions, Violations =  2805
Routed  4/816 Partitions, Violations =  2794
Routed  8/816 Partitions, Violations =  2792
Routed  12/816 Partitions, Violations = 2776
Routed  16/816 Partitions, Violations = 2764
Routed  20/816 Partitions, Violations = 2753
Routed  24/816 Partitions, Violations = 2737
Routed  28/816 Partitions, Violations = 2738
Routed  32/816 Partitions, Violations = 2727
Routed  36/816 Partitions, Violations = 2726
Routed  40/816 Partitions, Violations = 2731
Routed  44/816 Partitions, Violations = 2731
Routed  48/816 Partitions, Violations = 2722
Routed  52/816 Partitions, Violations = 2729
Routed  56/816 Partitions, Violations = 2725
Routed  60/816 Partitions, Violations = 2725
Routed  64/816 Partitions, Violations = 2726
Routed  68/816 Partitions, Violations = 2718
Routed  72/816 Partitions, Violations = 2714
Routed  76/816 Partitions, Violations = 2716
Routed  80/816 Partitions, Violations = 2719
Routed  84/816 Partitions, Violations = 2711
Routed  88/816 Partitions, Violations = 2723
Routed  92/816 Partitions, Violations = 2719
Routed  96/816 Partitions, Violations = 2716
Routed  100/816 Partitions, Violations =        2716
Routed  104/816 Partitions, Violations =        2716
Routed  108/816 Partitions, Violations =        2714
Routed  112/816 Partitions, Violations =        2728
Routed  116/816 Partitions, Violations =        2721
Routed  120/816 Partitions, Violations =        2716
Routed  124/816 Partitions, Violations =        2701
Routed  128/816 Partitions, Violations =        2698
Routed  132/816 Partitions, Violations =        2695
Routed  136/816 Partitions, Violations =        2706
Routed  140/816 Partitions, Violations =        2709
Routed  144/816 Partitions, Violations =        2704
Routed  148/816 Partitions, Violations =        2705
Routed  152/816 Partitions, Violations =        2702
Routed  156/816 Partitions, Violations =        2702
Routed  160/816 Partitions, Violations =        2702
Routed  164/816 Partitions, Violations =        2696
Routed  168/816 Partitions, Violations =        2691
Routed  172/816 Partitions, Violations =        2700
Routed  176/816 Partitions, Violations =        2705
Routed  180/816 Partitions, Violations =        2708
Routed  184/816 Partitions, Violations =        2713
Routed  188/816 Partitions, Violations =        2716
Routed  192/816 Partitions, Violations =        2725
Routed  196/816 Partitions, Violations =        2720
Routed  200/816 Partitions, Violations =        2721
Routed  204/816 Partitions, Violations =        2728
Routed  208/816 Partitions, Violations =        2744
Routed  212/816 Partitions, Violations =        2740
Routed  216/816 Partitions, Violations =        2753
Routed  220/816 Partitions, Violations =        2754
Routed  224/816 Partitions, Violations =        2760
Routed  228/816 Partitions, Violations =        2771
Routed  232/816 Partitions, Violations =        2767
Routed  236/816 Partitions, Violations =        2777
Routed  240/816 Partitions, Violations =        2785
Routed  244/816 Partitions, Violations =        2794
Routed  248/816 Partitions, Violations =        2797
Routed  252/816 Partitions, Violations =        2797
Routed  256/816 Partitions, Violations =        2802
Routed  260/816 Partitions, Violations =        2807
Routed  264/816 Partitions, Violations =        2810
Routed  268/816 Partitions, Violations =        2813
Routed  272/816 Partitions, Violations =        2816
Routed  276/816 Partitions, Violations =        2822
Routed  280/816 Partitions, Violations =        2829
Routed  284/816 Partitions, Violations =        2829
Routed  288/816 Partitions, Violations =        2827
Routed  292/816 Partitions, Violations =        2830
Routed  296/816 Partitions, Violations =        2836
Routed  300/816 Partitions, Violations =        2835
Routed  304/816 Partitions, Violations =        2860
Routed  308/816 Partitions, Violations =        2862
Routed  312/816 Partitions, Violations =        2860
Routed  316/816 Partitions, Violations =        2859
Routed  320/816 Partitions, Violations =        2836
Routed  324/816 Partitions, Violations =        2831
Routed  328/816 Partitions, Violations =        2830
Routed  332/816 Partitions, Violations =        2840
Routed  336/816 Partitions, Violations =        2848
Routed  340/816 Partitions, Violations =        2851
Routed  344/816 Partitions, Violations =        2858
Routed  348/816 Partitions, Violations =        2854
Routed  352/816 Partitions, Violations =        2860
Routed  356/816 Partitions, Violations =        2866
Routed  360/816 Partitions, Violations =        2865
Routed  364/816 Partitions, Violations =        2868
Routed  368/816 Partitions, Violations =        2866
Routed  372/816 Partitions, Violations =        2874
Routed  376/816 Partitions, Violations =        2871
Routed  380/816 Partitions, Violations =        2871
Routed  384/816 Partitions, Violations =        2877
Routed  388/816 Partitions, Violations =        2875
Routed  392/816 Partitions, Violations =        2878
Routed  396/816 Partitions, Violations =        2879
Routed  400/816 Partitions, Violations =        2898
Routed  404/816 Partitions, Violations =        2898
Routed  408/816 Partitions, Violations =        2903
Routed  412/816 Partitions, Violations =        2903
Routed  416/816 Partitions, Violations =        2906
Routed  420/816 Partitions, Violations =        2909
Routed  424/816 Partitions, Violations =        2930
Routed  428/816 Partitions, Violations =        2938
Routed  432/816 Partitions, Violations =        2943
Routed  436/816 Partitions, Violations =        2947
Routed  440/816 Partitions, Violations =        2949
Routed  444/816 Partitions, Violations =        2948
Routed  448/816 Partitions, Violations =        2955
Routed  452/816 Partitions, Violations =        2959
Routed  456/816 Partitions, Violations =        2959
Routed  460/816 Partitions, Violations =        2964
Routed  464/816 Partitions, Violations =        2964
Routed  468/816 Partitions, Violations =        2971
Routed  472/816 Partitions, Violations =        2968
Routed  476/816 Partitions, Violations =        2971
Routed  480/816 Partitions, Violations =        2971
Routed  484/816 Partitions, Violations =        2970
Routed  488/816 Partitions, Violations =        2973
Routed  492/816 Partitions, Violations =        2976
Routed  496/816 Partitions, Violations =        2979
Routed  500/816 Partitions, Violations =        2979
Routed  504/816 Partitions, Violations =        3004
Routed  508/816 Partitions, Violations =        3009
Routed  512/816 Partitions, Violations =        3011
Routed  516/816 Partitions, Violations =        3010
Routed  520/816 Partitions, Violations =        3010
Routed  524/816 Partitions, Violations =        3007
Routed  528/816 Partitions, Violations =        3013
Routed  532/816 Partitions, Violations =        3011
Routed  536/816 Partitions, Violations =        3011
Routed  540/816 Partitions, Violations =        3017
Routed  544/816 Partitions, Violations =        3025
Routed  548/816 Partitions, Violations =        3035
Routed  552/816 Partitions, Violations =        3039
Routed  556/816 Partitions, Violations =        3043
Routed  560/816 Partitions, Violations =        3044
Routed  564/816 Partitions, Violations =        3051
Routed  568/816 Partitions, Violations =        3054
Routed  572/816 Partitions, Violations =        3053
Routed  576/816 Partitions, Violations =        3054
Routed  580/816 Partitions, Violations =        3058
Routed  584/816 Partitions, Violations =        3058
Routed  588/816 Partitions, Violations =        3061
Routed  592/816 Partitions, Violations =        3060
Routed  596/816 Partitions, Violations =        3069
Routed  600/816 Partitions, Violations =        3069
Routed  604/816 Partitions, Violations =        3070
Routed  608/816 Partitions, Violations =        3070
Routed  612/816 Partitions, Violations =        3077
Routed  616/816 Partitions, Violations =        3085
Routed  620/816 Partitions, Violations =        3090
Routed  624/816 Partitions, Violations =        3089
Routed  628/816 Partitions, Violations =        3089
Routed  632/816 Partitions, Violations =        3099
Routed  636/816 Partitions, Violations =        3104
Routed  640/816 Partitions, Violations =        3103
Routed  644/816 Partitions, Violations =        3107
Routed  648/816 Partitions, Violations =        3109
Routed  652/816 Partitions, Violations =        3111
Routed  656/816 Partitions, Violations =        3113
Routed  660/816 Partitions, Violations =        3116
Routed  664/816 Partitions, Violations =        3124
Routed  668/816 Partitions, Violations =        3144
Routed  672/816 Partitions, Violations =        3137
Routed  676/816 Partitions, Violations =        3141
Routed  680/816 Partitions, Violations =        3151
Routed  684/816 Partitions, Violations =        3155
Routed  688/816 Partitions, Violations =        3151
Routed  692/816 Partitions, Violations =        3157
Routed  696/816 Partitions, Violations =        3156
Routed  700/816 Partitions, Violations =        3162
Routed  704/816 Partitions, Violations =        3156
Routed  708/816 Partitions, Violations =        3160
Routed  712/816 Partitions, Violations =        3162
Routed  716/816 Partitions, Violations =        3163
Routed  720/816 Partitions, Violations =        3171
Routed  724/816 Partitions, Violations =        3174
Routed  728/816 Partitions, Violations =        3176
Routed  732/816 Partitions, Violations =        3175
Routed  736/816 Partitions, Violations =        3177
Routed  740/816 Partitions, Violations =        3173
Routed  744/816 Partitions, Violations =        3173
Routed  748/816 Partitions, Violations =        3179
Routed  752/816 Partitions, Violations =        3182
Routed  756/816 Partitions, Violations =        3185
Routed  760/816 Partitions, Violations =        3185
Routed  764/816 Partitions, Violations =        3188
Routed  768/816 Partitions, Violations =        3192
Routed  772/816 Partitions, Violations =        3191
Routed  776/816 Partitions, Violations =        3197
Routed  780/816 Partitions, Violations =        3193
Routed  784/816 Partitions, Violations =        3197
Routed  788/816 Partitions, Violations =        3200
Routed  792/816 Partitions, Violations =        3202
Routed  796/816 Partitions, Violations =        3213
Routed  800/816 Partitions, Violations =        3216
Routed  804/816 Partitions, Violations =        3213
Routed  808/816 Partitions, Violations =        3215
Routed  812/816 Partitions, Violations =        3229
Routed  816/816 Partitions, Violations =        3218

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3218
        Diff net spacing : 49
        End of line enclosure : 120
        Less than minimum area : 2
        Less than minimum width : 1
        Off-grid : 97
        Same net spacing : 5
        Same net via-cut spacing : 134
        Short : 2727
        Internal-only types : 83

[Iter 6] Elapsed real time: 0:15:02 
[Iter 6] Elapsed cpu  time: sys=0:00:01 usr=0:14:58 total=0:14:59
[Iter 6] Stage (MB): Used   20  Alloctr   19  Proc    0 
[Iter 6] Total (MB): Used  291  Alloctr  292  Proc 1990 

End DR iteration 6 with 816 parts

Start DR iteration 7: non-uniform partition
Routed  1/798 Partitions, Violations =  3212
Routed  3/798 Partitions, Violations =  3205
Routed  6/798 Partitions, Violations =  3195
Routed  9/798 Partitions, Violations =  3178
Routed  12/798 Partitions, Violations = 3171
Routed  15/798 Partitions, Violations = 3157
Routed  18/798 Partitions, Violations = 3144
Routed  21/798 Partitions, Violations = 3139
Routed  24/798 Partitions, Violations = 3125
Routed  27/798 Partitions, Violations = 3121
Routed  30/798 Partitions, Violations = 3115
Routed  33/798 Partitions, Violations = 3105
Routed  36/798 Partitions, Violations = 3097
Routed  39/798 Partitions, Violations = 3099
Routed  42/798 Partitions, Violations = 3094
Routed  45/798 Partitions, Violations = 3090
Routed  48/798 Partitions, Violations = 3081
Routed  51/798 Partitions, Violations = 3089
Routed  54/798 Partitions, Violations = 3065
Routed  57/798 Partitions, Violations = 3057
Routed  60/798 Partitions, Violations = 3027
Routed  63/798 Partitions, Violations = 3015
Routed  66/798 Partitions, Violations = 3020
Routed  69/798 Partitions, Violations = 3019
Routed  72/798 Partitions, Violations = 3017
Routed  75/798 Partitions, Violations = 3011
Routed  78/798 Partitions, Violations = 3002
Routed  81/798 Partitions, Violations = 2993
Routed  84/798 Partitions, Violations = 2989
Routed  87/798 Partitions, Violations = 2989
Routed  90/798 Partitions, Violations = 2987
Routed  93/798 Partitions, Violations = 2981
Routed  96/798 Partitions, Violations = 2988
Routed  99/798 Partitions, Violations = 2984
Routed  102/798 Partitions, Violations =        2984
Routed  105/798 Partitions, Violations =        2975
Routed  108/798 Partitions, Violations =        2964
Routed  111/798 Partitions, Violations =        2954
Routed  114/798 Partitions, Violations =        2947
Routed  117/798 Partitions, Violations =        2947
Routed  120/798 Partitions, Violations =        2941
Routed  123/798 Partitions, Violations =        2936
Routed  126/798 Partitions, Violations =        2937
Routed  129/798 Partitions, Violations =        2932
Routed  132/798 Partitions, Violations =        2934
Routed  135/798 Partitions, Violations =        2919
Routed  138/798 Partitions, Violations =        2912
Routed  141/798 Partitions, Violations =        2907
Routed  144/798 Partitions, Violations =        2899
Routed  147/798 Partitions, Violations =        2900
Routed  150/798 Partitions, Violations =        2894
Routed  153/798 Partitions, Violations =        2891
Routed  156/798 Partitions, Violations =        2893
Routed  159/798 Partitions, Violations =        2892
Routed  162/798 Partitions, Violations =        2885
Routed  165/798 Partitions, Violations =        2884
Routed  168/798 Partitions, Violations =        2880
Routed  171/798 Partitions, Violations =        2877
Routed  174/798 Partitions, Violations =        2873
Routed  177/798 Partitions, Violations =        2879
Routed  180/798 Partitions, Violations =        2861
Routed  183/798 Partitions, Violations =        2852
Routed  186/798 Partitions, Violations =        2854
Routed  189/798 Partitions, Violations =        2859
Routed  192/798 Partitions, Violations =        2858
Routed  195/798 Partitions, Violations =        2859
Routed  198/798 Partitions, Violations =        2859
Routed  201/798 Partitions, Violations =        2857
Routed  204/798 Partitions, Violations =        2856
Routed  207/798 Partitions, Violations =        2866
Routed  210/798 Partitions, Violations =        2861
Routed  213/798 Partitions, Violations =        2853
Routed  216/798 Partitions, Violations =        2855
Routed  219/798 Partitions, Violations =        2858
Routed  222/798 Partitions, Violations =        2860
Routed  225/798 Partitions, Violations =        2856
Routed  228/798 Partitions, Violations =        2846
Routed  231/798 Partitions, Violations =        2842
Routed  234/798 Partitions, Violations =        2837
Routed  237/798 Partitions, Violations =        2837
Routed  240/798 Partitions, Violations =        2845
Routed  243/798 Partitions, Violations =        2847
Routed  246/798 Partitions, Violations =        2849
Routed  249/798 Partitions, Violations =        2852
Routed  252/798 Partitions, Violations =        2855
Routed  255/798 Partitions, Violations =        2861
Routed  258/798 Partitions, Violations =        2865
Routed  261/798 Partitions, Violations =        2870
Routed  264/798 Partitions, Violations =        2850
Routed  267/798 Partitions, Violations =        2846
Routed  270/798 Partitions, Violations =        2856
Routed  273/798 Partitions, Violations =        2860
Routed  276/798 Partitions, Violations =        2860
Routed  279/798 Partitions, Violations =        2860
Routed  282/798 Partitions, Violations =        2865
Routed  285/798 Partitions, Violations =        2866
Routed  288/798 Partitions, Violations =        2874
Routed  291/798 Partitions, Violations =        2870
Routed  294/798 Partitions, Violations =        2869
Routed  297/798 Partitions, Violations =        2867
Routed  300/798 Partitions, Violations =        2867
Routed  303/798 Partitions, Violations =        2875
Routed  306/798 Partitions, Violations =        2874
Routed  309/798 Partitions, Violations =        2879
Routed  312/798 Partitions, Violations =        2879
Routed  315/798 Partitions, Violations =        2891
Routed  318/798 Partitions, Violations =        2894
Routed  321/798 Partitions, Violations =        2890
Routed  324/798 Partitions, Violations =        2890
Routed  327/798 Partitions, Violations =        2889
Routed  330/798 Partitions, Violations =        2889
Routed  333/798 Partitions, Violations =        2889
Routed  336/798 Partitions, Violations =        2888
Routed  339/798 Partitions, Violations =        2895
Routed  342/798 Partitions, Violations =        2900
Routed  345/798 Partitions, Violations =        2899
Routed  348/798 Partitions, Violations =        2899
Routed  351/798 Partitions, Violations =        2900
Routed  354/798 Partitions, Violations =        2906
Routed  357/798 Partitions, Violations =        2901
Routed  360/798 Partitions, Violations =        2901
Routed  363/798 Partitions, Violations =        2910
Routed  366/798 Partitions, Violations =        2910
Routed  369/798 Partitions, Violations =        2915
Routed  372/798 Partitions, Violations =        2919
Routed  375/798 Partitions, Violations =        2919
Routed  378/798 Partitions, Violations =        2922
Routed  381/798 Partitions, Violations =        2926
Routed  384/798 Partitions, Violations =        2928
Routed  387/798 Partitions, Violations =        2930
Routed  390/798 Partitions, Violations =        2930
Routed  393/798 Partitions, Violations =        2935
Routed  396/798 Partitions, Violations =        2935
Routed  399/798 Partitions, Violations =        2939
Routed  402/798 Partitions, Violations =        2940
Routed  405/798 Partitions, Violations =        2941
Routed  408/798 Partitions, Violations =        2947
Routed  411/798 Partitions, Violations =        2977
Routed  414/798 Partitions, Violations =        2977
Routed  417/798 Partitions, Violations =        2977
Routed  420/798 Partitions, Violations =        2973
Routed  423/798 Partitions, Violations =        2970
Routed  426/798 Partitions, Violations =        2968
Routed  429/798 Partitions, Violations =        2974
Routed  432/798 Partitions, Violations =        2978
Routed  435/798 Partitions, Violations =        2978
Routed  438/798 Partitions, Violations =        2983
Routed  441/798 Partitions, Violations =        2990
Routed  444/798 Partitions, Violations =        2990
Routed  447/798 Partitions, Violations =        2995
Routed  450/798 Partitions, Violations =        3005
Routed  453/798 Partitions, Violations =        3015
Routed  456/798 Partitions, Violations =        3016
Routed  459/798 Partitions, Violations =        3022
Routed  462/798 Partitions, Violations =        3032
Routed  465/798 Partitions, Violations =        3032
Routed  468/798 Partitions, Violations =        3037
Routed  471/798 Partitions, Violations =        3042
Routed  474/798 Partitions, Violations =        3052
Routed  477/798 Partitions, Violations =        3054
Routed  480/798 Partitions, Violations =        3054
Routed  483/798 Partitions, Violations =        3051
Routed  486/798 Partitions, Violations =        3056
Routed  489/798 Partitions, Violations =        3044
Routed  492/798 Partitions, Violations =        3038
Routed  495/798 Partitions, Violations =        3044
Routed  498/798 Partitions, Violations =        3051
Routed  501/798 Partitions, Violations =        3061
Routed  504/798 Partitions, Violations =        3064
Routed  507/798 Partitions, Violations =        3065
Routed  510/798 Partitions, Violations =        3078
Routed  513/798 Partitions, Violations =        3099
Routed  516/798 Partitions, Violations =        3103
Routed  519/798 Partitions, Violations =        3107
Routed  522/798 Partitions, Violations =        3113
Routed  525/798 Partitions, Violations =        3118
Routed  528/798 Partitions, Violations =        3123
Routed  531/798 Partitions, Violations =        3120
Routed  534/798 Partitions, Violations =        3126
Routed  537/798 Partitions, Violations =        3137
Routed  540/798 Partitions, Violations =        3141
Routed  543/798 Partitions, Violations =        3144
Routed  546/798 Partitions, Violations =        3147
Routed  549/798 Partitions, Violations =        3154
Routed  552/798 Partitions, Violations =        3152
Routed  555/798 Partitions, Violations =        3159
Routed  558/798 Partitions, Violations =        3159
Routed  561/798 Partitions, Violations =        3161
Routed  564/798 Partitions, Violations =        3158
Routed  567/798 Partitions, Violations =        3161
Routed  570/798 Partitions, Violations =        3173
Routed  573/798 Partitions, Violations =        3177
Routed  576/798 Partitions, Violations =        3183
Routed  579/798 Partitions, Violations =        3180
Routed  582/798 Partitions, Violations =        3185
Routed  585/798 Partitions, Violations =        3180
Routed  588/798 Partitions, Violations =        3177
Routed  591/798 Partitions, Violations =        3179
Routed  594/798 Partitions, Violations =        3176
Routed  597/798 Partitions, Violations =        3173
Routed  600/798 Partitions, Violations =        3173
Routed  603/798 Partitions, Violations =        3176
Routed  606/798 Partitions, Violations =        3173
Routed  609/798 Partitions, Violations =        3176
Routed  612/798 Partitions, Violations =        3183
Routed  615/798 Partitions, Violations =        3185
Routed  618/798 Partitions, Violations =        3189
Routed  621/798 Partitions, Violations =        3193
Routed  624/798 Partitions, Violations =        3196
Routed  627/798 Partitions, Violations =        3202
Routed  630/798 Partitions, Violations =        3201
Routed  633/798 Partitions, Violations =        3204
Routed  636/798 Partitions, Violations =        3212
Routed  639/798 Partitions, Violations =        3215
Routed  642/798 Partitions, Violations =        3216
Routed  645/798 Partitions, Violations =        3216
Routed  648/798 Partitions, Violations =        3216
Routed  651/798 Partitions, Violations =        3215
Routed  654/798 Partitions, Violations =        3215
Routed  657/798 Partitions, Violations =        3218
Routed  660/798 Partitions, Violations =        3218
Routed  663/798 Partitions, Violations =        3220
Routed  666/798 Partitions, Violations =        3220
Routed  669/798 Partitions, Violations =        3219
Routed  672/798 Partitions, Violations =        3231
Routed  675/798 Partitions, Violations =        3238
Routed  678/798 Partitions, Violations =        3244
Routed  681/798 Partitions, Violations =        3244
Routed  684/798 Partitions, Violations =        3240
Routed  687/798 Partitions, Violations =        3245
Routed  690/798 Partitions, Violations =        3245
Routed  693/798 Partitions, Violations =        3251
Routed  696/798 Partitions, Violations =        3261
Routed  699/798 Partitions, Violations =        3261
Routed  702/798 Partitions, Violations =        3267
Routed  705/798 Partitions, Violations =        3272
Routed  708/798 Partitions, Violations =        3269
Routed  711/798 Partitions, Violations =        3272
Routed  714/798 Partitions, Violations =        3272
Routed  717/798 Partitions, Violations =        3279
Routed  720/798 Partitions, Violations =        3290
Routed  723/798 Partitions, Violations =        3303
Routed  726/798 Partitions, Violations =        3306
Routed  729/798 Partitions, Violations =        3306
Routed  732/798 Partitions, Violations =        3311
Routed  735/798 Partitions, Violations =        3303
Routed  738/798 Partitions, Violations =        3303
Routed  741/798 Partitions, Violations =        3306
Routed  744/798 Partitions, Violations =        3307
Routed  747/798 Partitions, Violations =        3305
Routed  750/798 Partitions, Violations =        3311
Routed  753/798 Partitions, Violations =        3314
Routed  756/798 Partitions, Violations =        3317
Routed  759/798 Partitions, Violations =        3323
Routed  762/798 Partitions, Violations =        3327
Routed  765/798 Partitions, Violations =        3321
Routed  768/798 Partitions, Violations =        3326
Routed  771/798 Partitions, Violations =        3326
Routed  774/798 Partitions, Violations =        3325
Routed  777/798 Partitions, Violations =        3326
Routed  780/798 Partitions, Violations =        3340
Routed  783/798 Partitions, Violations =        3338
Routed  786/798 Partitions, Violations =        3341
Routed  789/798 Partitions, Violations =        3347
Routed  792/798 Partitions, Violations =        3353
Routed  795/798 Partitions, Violations =        3364
Routed  798/798 Partitions, Violations =        3361

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3361
        Diff net spacing : 50
        End of line enclosure : 152
        Less than minimum area : 8
        Less than NDR width : 2
        Off-grid : 92
        Same net spacing : 3
        Same net via-cut spacing : 164
        Short : 2809
        Internal-only types : 81

[Iter 7] Elapsed real time: 0:22:13 
[Iter 7] Elapsed cpu  time: sys=0:00:01 usr=0:22:09 total=0:22:11
[Iter 7] Stage (MB): Used   20  Alloctr   19  Proc    0 
[Iter 7] Total (MB): Used  291  Alloctr  292  Proc 1990 

End DR iteration 7 with 798 parts

Start DR iteration 8: non-uniform partition
Routed  1/772 Partitions, Violations =  3355
Routed  3/772 Partitions, Violations =  3345
Routed  6/772 Partitions, Violations =  3327
Routed  9/772 Partitions, Violations =  3315
Routed  12/772 Partitions, Violations = 3303
Routed  15/772 Partitions, Violations = 3291
Routed  18/772 Partitions, Violations = 3247
Routed  21/772 Partitions, Violations = 3239
Routed  24/772 Partitions, Violations = 3224
Routed  27/772 Partitions, Violations = 3211
Routed  30/772 Partitions, Violations = 3196
Routed  33/772 Partitions, Violations = 3195
Routed  36/772 Partitions, Violations = 3192
Routed  39/772 Partitions, Violations = 3180
Routed  42/772 Partitions, Violations = 3175
Routed  45/772 Partitions, Violations = 3172
Routed  48/772 Partitions, Violations = 3164
Routed  51/772 Partitions, Violations = 3158
Routed  54/772 Partitions, Violations = 3142
Routed  57/772 Partitions, Violations = 3128
Routed  60/772 Partitions, Violations = 3126
Routed  63/772 Partitions, Violations = 3115
Routed  66/772 Partitions, Violations = 3102
Routed  69/772 Partitions, Violations = 3092
Routed  72/772 Partitions, Violations = 3080
Routed  75/772 Partitions, Violations = 3079
Routed  78/772 Partitions, Violations = 3074
Routed  81/772 Partitions, Violations = 3051
Routed  84/772 Partitions, Violations = 3040
Routed  87/772 Partitions, Violations = 3034
Routed  90/772 Partitions, Violations = 3033
Routed  93/772 Partitions, Violations = 3021
Routed  96/772 Partitions, Violations = 3014
Routed  99/772 Partitions, Violations = 3002
Routed  102/772 Partitions, Violations =        2994
Routed  105/772 Partitions, Violations =        2985
Routed  108/772 Partitions, Violations =        2976
Routed  111/772 Partitions, Violations =        2972
Routed  114/772 Partitions, Violations =        2968
Routed  117/772 Partitions, Violations =        2964
Routed  120/772 Partitions, Violations =        2966
Routed  123/772 Partitions, Violations =        2964
Routed  126/772 Partitions, Violations =        2955
Routed  129/772 Partitions, Violations =        2949
Routed  132/772 Partitions, Violations =        2955
Routed  135/772 Partitions, Violations =        2949
Routed  138/772 Partitions, Violations =        2942
Routed  141/772 Partitions, Violations =        2938
Routed  144/772 Partitions, Violations =        2936
Routed  147/772 Partitions, Violations =        2932
Routed  150/772 Partitions, Violations =        2930
Routed  153/772 Partitions, Violations =        2921
Routed  156/772 Partitions, Violations =        2913
Routed  159/772 Partitions, Violations =        2911
Routed  162/772 Partitions, Violations =        2907
Routed  165/772 Partitions, Violations =        2900
Routed  168/772 Partitions, Violations =        2884
Routed  171/772 Partitions, Violations =        2873
Routed  174/772 Partitions, Violations =        2879
Routed  177/772 Partitions, Violations =        2872
Routed  180/772 Partitions, Violations =        2867
Routed  183/772 Partitions, Violations =        2862
Routed  186/772 Partitions, Violations =        2855
Routed  189/772 Partitions, Violations =        2855
Routed  192/772 Partitions, Violations =        2845
Routed  195/772 Partitions, Violations =        2860
Routed  198/772 Partitions, Violations =        2850
Routed  201/772 Partitions, Violations =        2852
Routed  204/772 Partitions, Violations =        2852
Routed  207/772 Partitions, Violations =        2841
Routed  210/772 Partitions, Violations =        2833
Routed  213/772 Partitions, Violations =        2818
Routed  216/772 Partitions, Violations =        2814
Routed  219/772 Partitions, Violations =        2814
Routed  222/772 Partitions, Violations =        2805
Routed  225/772 Partitions, Violations =        2813
Routed  228/772 Partitions, Violations =        2809
Routed  231/772 Partitions, Violations =        2817
Routed  234/772 Partitions, Violations =        2811
Routed  237/772 Partitions, Violations =        2804
Routed  240/772 Partitions, Violations =        2805
Routed  243/772 Partitions, Violations =        2801
Routed  246/772 Partitions, Violations =        2796
Routed  249/772 Partitions, Violations =        2788
Routed  252/772 Partitions, Violations =        2788
Routed  255/772 Partitions, Violations =        2778
Routed  258/772 Partitions, Violations =        2778
Routed  261/772 Partitions, Violations =        2780
Routed  264/772 Partitions, Violations =        2776
Routed  267/772 Partitions, Violations =        2773
Routed  270/772 Partitions, Violations =        2769
Routed  273/772 Partitions, Violations =        2762
Routed  276/772 Partitions, Violations =        2767
Routed  279/772 Partitions, Violations =        2771
Routed  282/772 Partitions, Violations =        2776
Routed  285/772 Partitions, Violations =        2775
Routed  288/772 Partitions, Violations =        2779
Routed  291/772 Partitions, Violations =        2775
Routed  294/772 Partitions, Violations =        2785
Routed  297/772 Partitions, Violations =        2787
Routed  300/772 Partitions, Violations =        2794
Routed  303/772 Partitions, Violations =        2801
Routed  306/772 Partitions, Violations =        2800
Routed  309/772 Partitions, Violations =        2800
Routed  312/772 Partitions, Violations =        2800
Routed  315/772 Partitions, Violations =        2808
Routed  318/772 Partitions, Violations =        2812
Routed  321/772 Partitions, Violations =        2813
Routed  324/772 Partitions, Violations =        2813
Routed  327/772 Partitions, Violations =        2814
Routed  330/772 Partitions, Violations =        2812
Routed  333/772 Partitions, Violations =        2810
Routed  336/772 Partitions, Violations =        2809
Routed  339/772 Partitions, Violations =        2809
Routed  342/772 Partitions, Violations =        2810
Routed  345/772 Partitions, Violations =        2818
Routed  348/772 Partitions, Violations =        2820
Routed  351/772 Partitions, Violations =        2820
Routed  354/772 Partitions, Violations =        2811
Routed  357/772 Partitions, Violations =        2823
Routed  360/772 Partitions, Violations =        2826
Routed  363/772 Partitions, Violations =        2828
Routed  366/772 Partitions, Violations =        2830
Routed  369/772 Partitions, Violations =        2829
Routed  372/772 Partitions, Violations =        2831
Routed  375/772 Partitions, Violations =        2828
Routed  378/772 Partitions, Violations =        2853
Routed  381/772 Partitions, Violations =        2853
Routed  384/772 Partitions, Violations =        2853
Routed  387/772 Partitions, Violations =        2852
Routed  390/772 Partitions, Violations =        2847
Routed  393/772 Partitions, Violations =        2852
Routed  396/772 Partitions, Violations =        2857
Routed  399/772 Partitions, Violations =        2846
Routed  402/772 Partitions, Violations =        2848
Routed  405/772 Partitions, Violations =        2855
Routed  408/772 Partitions, Violations =        2850
Routed  411/772 Partitions, Violations =        2852
Routed  414/772 Partitions, Violations =        2854
Routed  417/772 Partitions, Violations =        2850
Routed  420/772 Partitions, Violations =        2851
Routed  423/772 Partitions, Violations =        2848
Routed  426/772 Partitions, Violations =        2848
Routed  429/772 Partitions, Violations =        2848
Routed  432/772 Partitions, Violations =        2857
Routed  435/772 Partitions, Violations =        2862
Routed  438/772 Partitions, Violations =        2863
Routed  441/772 Partitions, Violations =        2866
Routed  444/772 Partitions, Violations =        2863
Routed  447/772 Partitions, Violations =        2857
Routed  450/772 Partitions, Violations =        2856
Routed  453/772 Partitions, Violations =        2864
Routed  456/772 Partitions, Violations =        2868
Routed  459/772 Partitions, Violations =        2892
Routed  462/772 Partitions, Violations =        2890
Routed  465/772 Partitions, Violations =        2890
Routed  468/772 Partitions, Violations =        2890
Routed  471/772 Partitions, Violations =        2889
Routed  474/772 Partitions, Violations =        2889
Routed  477/772 Partitions, Violations =        2893
Routed  480/772 Partitions, Violations =        2890
Routed  483/772 Partitions, Violations =        2902
Routed  486/772 Partitions, Violations =        2905
Routed  489/772 Partitions, Violations =        2910
Routed  492/772 Partitions, Violations =        2914
Routed  495/772 Partitions, Violations =        2920
Routed  498/772 Partitions, Violations =        2927
Routed  501/772 Partitions, Violations =        2924
Routed  504/772 Partitions, Violations =        2925
Routed  507/772 Partitions, Violations =        2929
Routed  510/772 Partitions, Violations =        2926
Routed  513/772 Partitions, Violations =        2928
Routed  516/772 Partitions, Violations =        2917
Routed  519/772 Partitions, Violations =        2920
Routed  522/772 Partitions, Violations =        2923
Routed  525/772 Partitions, Violations =        2929
Routed  528/772 Partitions, Violations =        2934
Routed  531/772 Partitions, Violations =        2928
Routed  534/772 Partitions, Violations =        2934
Routed  537/772 Partitions, Violations =        2937
Routed  540/772 Partitions, Violations =        2945
Routed  543/772 Partitions, Violations =        2950
Routed  546/772 Partitions, Violations =        2945
Routed  549/772 Partitions, Violations =        2945
Routed  552/772 Partitions, Violations =        2945
Routed  555/772 Partitions, Violations =        2943
Routed  558/772 Partitions, Violations =        2943
Routed  561/772 Partitions, Violations =        2946
Routed  564/772 Partitions, Violations =        2951
Routed  567/772 Partitions, Violations =        2954
Routed  570/772 Partitions, Violations =        2962
Routed  573/772 Partitions, Violations =        2968
Routed  576/772 Partitions, Violations =        2971
Routed  579/772 Partitions, Violations =        2978
Routed  582/772 Partitions, Violations =        2983
Routed  585/772 Partitions, Violations =        2983
Routed  588/772 Partitions, Violations =        2986
Routed  591/772 Partitions, Violations =        2987
Routed  594/772 Partitions, Violations =        2991
Routed  597/772 Partitions, Violations =        2997
Routed  600/772 Partitions, Violations =        2999
Routed  603/772 Partitions, Violations =        3009
Routed  606/772 Partitions, Violations =        3011
Routed  609/772 Partitions, Violations =        3001
Routed  612/772 Partitions, Violations =        2997
Routed  615/772 Partitions, Violations =        2997
Routed  618/772 Partitions, Violations =        3007
Routed  621/772 Partitions, Violations =        3009
Routed  624/772 Partitions, Violations =        3009
Routed  627/772 Partitions, Violations =        3011
Routed  630/772 Partitions, Violations =        3021
Routed  633/772 Partitions, Violations =        3018
Routed  636/772 Partitions, Violations =        3018
Routed  639/772 Partitions, Violations =        3017
Routed  642/772 Partitions, Violations =        3020
Routed  645/772 Partitions, Violations =        3031
Routed  648/772 Partitions, Violations =        3034
Routed  651/772 Partitions, Violations =        3036
Routed  654/772 Partitions, Violations =        3036
Routed  657/772 Partitions, Violations =        3036
Routed  660/772 Partitions, Violations =        3033
Routed  663/772 Partitions, Violations =        3024
Routed  666/772 Partitions, Violations =        3028
Routed  669/772 Partitions, Violations =        3028
Routed  672/772 Partitions, Violations =        3028
Routed  675/772 Partitions, Violations =        3025
Routed  678/772 Partitions, Violations =        3029
Routed  681/772 Partitions, Violations =        3031
Routed  684/772 Partitions, Violations =        3035
Routed  687/772 Partitions, Violations =        3034
Routed  690/772 Partitions, Violations =        3041
Routed  693/772 Partitions, Violations =        3030
Routed  696/772 Partitions, Violations =        3020
Routed  699/772 Partitions, Violations =        3015
Routed  702/772 Partitions, Violations =        3016
Routed  705/772 Partitions, Violations =        3022
Routed  708/772 Partitions, Violations =        3021
Routed  711/772 Partitions, Violations =        3027
Routed  714/772 Partitions, Violations =        3032
Routed  717/772 Partitions, Violations =        3044
Routed  720/772 Partitions, Violations =        3045
Routed  723/772 Partitions, Violations =        3043
Routed  726/772 Partitions, Violations =        3046
Routed  729/772 Partitions, Violations =        3058
Routed  732/772 Partitions, Violations =        3063
Routed  735/772 Partitions, Violations =        3077
Routed  738/772 Partitions, Violations =        3075
Routed  741/772 Partitions, Violations =        3077
Routed  744/772 Partitions, Violations =        3077
Routed  747/772 Partitions, Violations =        3079
Routed  750/772 Partitions, Violations =        3079
Routed  753/772 Partitions, Violations =        3077
Routed  756/772 Partitions, Violations =        3084
Routed  759/772 Partitions, Violations =        3091
Routed  762/772 Partitions, Violations =        3091
Routed  765/772 Partitions, Violations =        3088
Routed  768/772 Partitions, Violations =        3094
Routed  771/772 Partitions, Violations =        3092

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3092
        Diff net spacing : 204
        End of line enclosure : 166
        Less than minimum area : 12
        Off-grid : 116
        Same net spacing : 5
        Same net via-cut spacing : 104
        Short : 2390
        Internal-only types : 95

[Iter 8] Elapsed real time: 0:30:00 
[Iter 8] Elapsed cpu  time: sys=0:00:02 usr=0:29:54 total=0:29:57
[Iter 8] Stage (MB): Used   20  Alloctr   19  Proc    0 
[Iter 8] Total (MB): Used  291  Alloctr  292  Proc 1990 

End DR iteration 8 with 772 parts

Start DR iteration 9: non-uniform partition
Routed  1/735 Partitions, Violations =  3103
Routed  3/735 Partitions, Violations =  3091
Routed  6/735 Partitions, Violations =  3088
Routed  9/735 Partitions, Violations =  3073
Routed  12/735 Partitions, Violations = 3066
Routed  15/735 Partitions, Violations = 3052
Routed  18/735 Partitions, Violations = 3046
Routed  21/735 Partitions, Violations = 3038
Routed  24/735 Partitions, Violations = 3024
Routed  27/735 Partitions, Violations = 3005
Routed  30/735 Partitions, Violations = 3005
Routed  33/735 Partitions, Violations = 2997
Routed  36/735 Partitions, Violations = 2988
Routed  39/735 Partitions, Violations = 2968
Routed  42/735 Partitions, Violations = 2954
Routed  45/735 Partitions, Violations = 2948
Routed  48/735 Partitions, Violations = 2971
Routed  51/735 Partitions, Violations = 2956
Routed  54/735 Partitions, Violations = 2939
Routed  57/735 Partitions, Violations = 2919
Routed  60/735 Partitions, Violations = 2922
Routed  63/735 Partitions, Violations = 2917
Routed  66/735 Partitions, Violations = 2907
Routed  69/735 Partitions, Violations = 2916
Routed  72/735 Partitions, Violations = 2912
Routed  75/735 Partitions, Violations = 2910
Routed  78/735 Partitions, Violations = 2911
Routed  81/735 Partitions, Violations = 2900
Routed  84/735 Partitions, Violations = 2899
Routed  87/735 Partitions, Violations = 2901
Routed  90/735 Partitions, Violations = 2910
Routed  93/735 Partitions, Violations = 2922
Routed  96/735 Partitions, Violations = 2924
Routed  99/735 Partitions, Violations = 2925
Routed  102/735 Partitions, Violations =        2918
Routed  105/735 Partitions, Violations =        2919
Routed  108/735 Partitions, Violations =        2913
Routed  111/735 Partitions, Violations =        2914
Routed  114/735 Partitions, Violations =        2911
Routed  117/735 Partitions, Violations =        2910
Routed  120/735 Partitions, Violations =        2906
Routed  123/735 Partitions, Violations =        2916
Routed  126/735 Partitions, Violations =        2916
Routed  129/735 Partitions, Violations =        2909
Routed  132/735 Partitions, Violations =        2901
Routed  135/735 Partitions, Violations =        2917
Routed  138/735 Partitions, Violations =        2916
Routed  141/735 Partitions, Violations =        2913
Routed  144/735 Partitions, Violations =        2906
Routed  147/735 Partitions, Violations =        2895
Routed  150/735 Partitions, Violations =        2892
Routed  153/735 Partitions, Violations =        2883
Routed  156/735 Partitions, Violations =        2886
Routed  159/735 Partitions, Violations =        2886
Routed  162/735 Partitions, Violations =        2887
Routed  165/735 Partitions, Violations =        2888
Routed  168/735 Partitions, Violations =        2885
Routed  171/735 Partitions, Violations =        2890
Routed  174/735 Partitions, Violations =        2897
Routed  177/735 Partitions, Violations =        2894
Routed  180/735 Partitions, Violations =        2906
Routed  183/735 Partitions, Violations =        2913
Routed  186/735 Partitions, Violations =        2907
Routed  189/735 Partitions, Violations =        2906
Routed  192/735 Partitions, Violations =        2905
Routed  195/735 Partitions, Violations =        2900
Routed  198/735 Partitions, Violations =        2901
Routed  201/735 Partitions, Violations =        2907
Routed  204/735 Partitions, Violations =        2910
Routed  207/735 Partitions, Violations =        2915
Routed  210/735 Partitions, Violations =        2915
Routed  213/735 Partitions, Violations =        2909
Routed  216/735 Partitions, Violations =        2907
Routed  219/735 Partitions, Violations =        2914
Routed  222/735 Partitions, Violations =        2887
Routed  225/735 Partitions, Violations =        2884
Routed  228/735 Partitions, Violations =        2883
Routed  231/735 Partitions, Violations =        2921
Routed  234/735 Partitions, Violations =        2917
Routed  237/735 Partitions, Violations =        2916
Routed  240/735 Partitions, Violations =        2902
Routed  243/735 Partitions, Violations =        2910
Routed  246/735 Partitions, Violations =        2914
Routed  249/735 Partitions, Violations =        2919
Routed  252/735 Partitions, Violations =        2913
Routed  255/735 Partitions, Violations =        2916
Routed  258/735 Partitions, Violations =        2916
Routed  261/735 Partitions, Violations =        2924
Routed  264/735 Partitions, Violations =        2925
Routed  267/735 Partitions, Violations =        2928
Routed  270/735 Partitions, Violations =        2930
Routed  273/735 Partitions, Violations =        2927
Routed  276/735 Partitions, Violations =        2937
Routed  279/735 Partitions, Violations =        2943
Routed  282/735 Partitions, Violations =        2950
Routed  285/735 Partitions, Violations =        2962
Routed  288/735 Partitions, Violations =        2963
Routed  291/735 Partitions, Violations =        2963
Routed  294/735 Partitions, Violations =        2962
Routed  297/735 Partitions, Violations =        2969
Routed  300/735 Partitions, Violations =        2969
Routed  303/735 Partitions, Violations =        2974
Routed  306/735 Partitions, Violations =        2978
Routed  309/735 Partitions, Violations =        2986
Routed  312/735 Partitions, Violations =        2986
Routed  315/735 Partitions, Violations =        2991
Routed  318/735 Partitions, Violations =        2991
Routed  321/735 Partitions, Violations =        2990
Routed  324/735 Partitions, Violations =        2996
Routed  327/735 Partitions, Violations =        3000
Routed  330/735 Partitions, Violations =        3010
Routed  333/735 Partitions, Violations =        3012
Routed  336/735 Partitions, Violations =        3018
Routed  339/735 Partitions, Violations =        3024
Routed  342/735 Partitions, Violations =        3024
Routed  345/735 Partitions, Violations =        3027
Routed  348/735 Partitions, Violations =        3029
Routed  351/735 Partitions, Violations =        3032
Routed  354/735 Partitions, Violations =        3010
Routed  357/735 Partitions, Violations =        3027
Routed  360/735 Partitions, Violations =        3054
Routed  363/735 Partitions, Violations =        3054
Routed  366/735 Partitions, Violations =        3047
Routed  369/735 Partitions, Violations =        3040
Routed  372/735 Partitions, Violations =        3040
Routed  375/735 Partitions, Violations =        3039
Routed  378/735 Partitions, Violations =        3039
Routed  381/735 Partitions, Violations =        3044
Routed  384/735 Partitions, Violations =        3049
Routed  387/735 Partitions, Violations =        3049
Routed  390/735 Partitions, Violations =        3054
Routed  393/735 Partitions, Violations =        3054
Routed  396/735 Partitions, Violations =        3057
Routed  399/735 Partitions, Violations =        3060
Routed  402/735 Partitions, Violations =        3071
Routed  405/735 Partitions, Violations =        3071
Routed  408/735 Partitions, Violations =        3076
Routed  411/735 Partitions, Violations =        3072
Routed  414/735 Partitions, Violations =        3071
Routed  417/735 Partitions, Violations =        3069
Routed  420/735 Partitions, Violations =        3088
Routed  423/735 Partitions, Violations =        3105
Routed  426/735 Partitions, Violations =        3107
Routed  429/735 Partitions, Violations =        3109
Routed  432/735 Partitions, Violations =        3121
Routed  435/735 Partitions, Violations =        3125
Routed  438/735 Partitions, Violations =        3125
Routed  441/735 Partitions, Violations =        3132
Routed  444/735 Partitions, Violations =        3133
Routed  447/735 Partitions, Violations =        3133
Routed  450/735 Partitions, Violations =        3138
Routed  453/735 Partitions, Violations =        3128
Routed  456/735 Partitions, Violations =        3130
Routed  459/735 Partitions, Violations =        3125
Routed  462/735 Partitions, Violations =        3121
Routed  465/735 Partitions, Violations =        3124
Routed  468/735 Partitions, Violations =        3127
Routed  471/735 Partitions, Violations =        3114
Routed  474/735 Partitions, Violations =        3130
Routed  477/735 Partitions, Violations =        3135
Routed  480/735 Partitions, Violations =        3134
Routed  483/735 Partitions, Violations =        3135
Routed  486/735 Partitions, Violations =        3136
Routed  489/735 Partitions, Violations =        3145
Routed  492/735 Partitions, Violations =        3147
Routed  495/735 Partitions, Violations =        3150
Routed  498/735 Partitions, Violations =        3153
Routed  501/735 Partitions, Violations =        3154
Routed  504/735 Partitions, Violations =        3148
Routed  507/735 Partitions, Violations =        3160
Routed  510/735 Partitions, Violations =        3161
Routed  513/735 Partitions, Violations =        3180
Routed  516/735 Partitions, Violations =        3180
Routed  519/735 Partitions, Violations =        3183
Routed  522/735 Partitions, Violations =        3179
Routed  525/735 Partitions, Violations =        3165
Routed  528/735 Partitions, Violations =        3169
Routed  531/735 Partitions, Violations =        3169
Routed  534/735 Partitions, Violations =        3169
Routed  537/735 Partitions, Violations =        3169
Routed  540/735 Partitions, Violations =        3171
Routed  543/735 Partitions, Violations =        3176
Routed  546/735 Partitions, Violations =        3180
Routed  549/735 Partitions, Violations =        3181
Routed  552/735 Partitions, Violations =        3183
Routed  555/735 Partitions, Violations =        3195
Routed  558/735 Partitions, Violations =        3196
Routed  561/735 Partitions, Violations =        3197
Routed  564/735 Partitions, Violations =        3205
Routed  567/735 Partitions, Violations =        3205
Routed  570/735 Partitions, Violations =        3203
Routed  573/735 Partitions, Violations =        3209
Routed  576/735 Partitions, Violations =        3211
Routed  579/735 Partitions, Violations =        3211
Routed  582/735 Partitions, Violations =        3212
Routed  585/735 Partitions, Violations =        3210
Routed  588/735 Partitions, Violations =        3212
Routed  591/735 Partitions, Violations =        3209
Routed  594/735 Partitions, Violations =        3211
Routed  597/735 Partitions, Violations =        3211
Routed  600/735 Partitions, Violations =        3211
Routed  603/735 Partitions, Violations =        3219
Routed  606/735 Partitions, Violations =        3223
Routed  609/735 Partitions, Violations =        3222
Routed  612/735 Partitions, Violations =        3225
Routed  615/735 Partitions, Violations =        3230
Routed  618/735 Partitions, Violations =        3228
Routed  621/735 Partitions, Violations =        3227
Routed  624/735 Partitions, Violations =        3232
Routed  627/735 Partitions, Violations =        3235
Routed  630/735 Partitions, Violations =        3234
Routed  633/735 Partitions, Violations =        3240
Routed  636/735 Partitions, Violations =        3236
Routed  639/735 Partitions, Violations =        3240
Routed  642/735 Partitions, Violations =        3230
Routed  645/735 Partitions, Violations =        3214
Routed  648/735 Partitions, Violations =        3232
Routed  651/735 Partitions, Violations =        3234
Routed  654/735 Partitions, Violations =        3228
Routed  657/735 Partitions, Violations =        3230
Routed  660/735 Partitions, Violations =        3230
Routed  663/735 Partitions, Violations =        3232
Routed  666/735 Partitions, Violations =        3235
Routed  669/735 Partitions, Violations =        3235
Routed  672/735 Partitions, Violations =        3234
Routed  675/735 Partitions, Violations =        3233
Routed  678/735 Partitions, Violations =        3237
Routed  681/735 Partitions, Violations =        3240
Routed  684/735 Partitions, Violations =        3239
Routed  687/735 Partitions, Violations =        3247
Routed  690/735 Partitions, Violations =        3246
Routed  693/735 Partitions, Violations =        3243
Routed  696/735 Partitions, Violations =        3240
Routed  699/735 Partitions, Violations =        3239
Routed  702/735 Partitions, Violations =        3253
Routed  705/735 Partitions, Violations =        3253
Routed  708/735 Partitions, Violations =        3262
Routed  711/735 Partitions, Violations =        3271
Routed  714/735 Partitions, Violations =        3272
Routed  717/735 Partitions, Violations =        3270
Routed  720/735 Partitions, Violations =        3257
Routed  723/735 Partitions, Violations =        3255
Routed  726/735 Partitions, Violations =        3255
Routed  729/735 Partitions, Violations =        3263
Routed  732/735 Partitions, Violations =        3274
Routed  735/735 Partitions, Violations =        3277

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3277
        Diff net spacing : 55
        End of line enclosure : 150
        Less than minimum area : 5
        Off-grid : 133
        Same net spacing : 2
        Same net via-cut spacing : 171
        Short : 2629
        Internal-only types : 132

[Iter 9] Elapsed real time: 0:39:08 
[Iter 9] Elapsed cpu  time: sys=0:00:02 usr=0:39:02 total=0:39:05
[Iter 9] Stage (MB): Used   20  Alloctr   19  Proc    0 
[Iter 9] Total (MB): Used  291  Alloctr  292  Proc 1990 

End DR iteration 9 with 735 parts

Start DR iteration 10: non-uniform partition
Routed  1/719 Partitions, Violations =  3273
Routed  3/719 Partitions, Violations =  3264
Routed  6/719 Partitions, Violations =  3247
Routed  9/719 Partitions, Violations =  3230
Routed  12/719 Partitions, Violations = 3218
Routed  15/719 Partitions, Violations = 3207
Routed  18/719 Partitions, Violations = 3219
Routed  21/719 Partitions, Violations = 3221
Routed  24/719 Partitions, Violations = 3216
Routed  27/719 Partitions, Violations = 3200
Routed  30/719 Partitions, Violations = 3177
Routed  33/719 Partitions, Violations = 3161
Routed  36/719 Partitions, Violations = 3170
Routed  39/719 Partitions, Violations = 3155
Routed  42/719 Partitions, Violations = 3155
Routed  45/719 Partitions, Violations = 3145
Routed  48/719 Partitions, Violations = 3137
Routed  51/719 Partitions, Violations = 3146
Routed  54/719 Partitions, Violations = 3132
Routed  57/719 Partitions, Violations = 3120
Routed  60/719 Partitions, Violations = 3111
Routed  63/719 Partitions, Violations = 3112
Routed  66/719 Partitions, Violations = 3108
Routed  69/719 Partitions, Violations = 3100
Routed  72/719 Partitions, Violations = 3092
Routed  75/719 Partitions, Violations = 3084
Routed  78/719 Partitions, Violations = 3075
Routed  81/719 Partitions, Violations = 3055
Routed  84/719 Partitions, Violations = 3051
Routed  87/719 Partitions, Violations = 3051
Routed  90/719 Partitions, Violations = 3050
Routed  93/719 Partitions, Violations = 3051
Routed  96/719 Partitions, Violations = 3036
Routed  99/719 Partitions, Violations = 3031
Routed  102/719 Partitions, Violations =        3016
Routed  105/719 Partitions, Violations =        3015
Routed  108/719 Partitions, Violations =        3018
Routed  111/719 Partitions, Violations =        3016
Routed  114/719 Partitions, Violations =        2999
Routed  117/719 Partitions, Violations =        2985
Routed  120/719 Partitions, Violations =        2978
Routed  123/719 Partitions, Violations =        2977
Routed  126/719 Partitions, Violations =        2975
Routed  129/719 Partitions, Violations =        2969
Routed  132/719 Partitions, Violations =        2961
Routed  135/719 Partitions, Violations =        2954
Routed  138/719 Partitions, Violations =        2949
Routed  141/719 Partitions, Violations =        2955
Routed  144/719 Partitions, Violations =        2946
Routed  147/719 Partitions, Violations =        2953
Routed  150/719 Partitions, Violations =        2946
Routed  153/719 Partitions, Violations =        2935
Routed  156/719 Partitions, Violations =        2927
Routed  159/719 Partitions, Violations =        2925
Routed  162/719 Partitions, Violations =        2918
Routed  165/719 Partitions, Violations =        2910
Routed  168/719 Partitions, Violations =        2913
Routed  171/719 Partitions, Violations =        2908
Routed  174/719 Partitions, Violations =        2906
Routed  177/719 Partitions, Violations =        2903
Routed  180/719 Partitions, Violations =        2904
Routed  183/719 Partitions, Violations =        2894
Routed  186/719 Partitions, Violations =        2887
Routed  189/719 Partitions, Violations =        2884
Routed  192/719 Partitions, Violations =        2888
Routed  195/719 Partitions, Violations =        2874
Routed  198/719 Partitions, Violations =        2873
Routed  201/719 Partitions, Violations =        2906
Routed  204/719 Partitions, Violations =        2894
Routed  207/719 Partitions, Violations =        2894
Routed  210/719 Partitions, Violations =        2891
Routed  213/719 Partitions, Violations =        2891
Routed  216/719 Partitions, Violations =        2879
Routed  219/719 Partitions, Violations =        2884
Routed  222/719 Partitions, Violations =        2887
Routed  225/719 Partitions, Violations =        2890
Routed  228/719 Partitions, Violations =        2897
Routed  231/719 Partitions, Violations =        2895
Routed  234/719 Partitions, Violations =        2895
Routed  237/719 Partitions, Violations =        2899
Routed  240/719 Partitions, Violations =        2892
Routed  243/719 Partitions, Violations =        2894
Routed  246/719 Partitions, Violations =        2893
Routed  249/719 Partitions, Violations =        2887
Routed  252/719 Partitions, Violations =        2898
Routed  255/719 Partitions, Violations =        2899
Routed  258/719 Partitions, Violations =        2908
Routed  261/719 Partitions, Violations =        2910
Routed  264/719 Partitions, Violations =        2917
Routed  267/719 Partitions, Violations =        2917
Routed  270/719 Partitions, Violations =        2918
Routed  273/719 Partitions, Violations =        2867
Routed  276/719 Partitions, Violations =        2865
Routed  279/719 Partitions, Violations =        2866
Routed  282/719 Partitions, Violations =        2830
Routed  285/719 Partitions, Violations =        2832
Routed  288/719 Partitions, Violations =        2835
Routed  291/719 Partitions, Violations =        2834
Routed  294/719 Partitions, Violations =        2843
Routed  297/719 Partitions, Violations =        2850
Routed  300/719 Partitions, Violations =        2854
Routed  303/719 Partitions, Violations =        2856
Routed  306/719 Partitions, Violations =        2853
Routed  309/719 Partitions, Violations =        2848
Routed  312/719 Partitions, Violations =        2847
Routed  315/719 Partitions, Violations =        2851
Routed  318/719 Partitions, Violations =        2850
Routed  321/719 Partitions, Violations =        2855
Routed  324/719 Partitions, Violations =        2844
Routed  327/719 Partitions, Violations =        2852
Routed  330/719 Partitions, Violations =        2851
Routed  333/719 Partitions, Violations =        2855
Routed  336/719 Partitions, Violations =        2854
Routed  339/719 Partitions, Violations =        2857
Routed  342/719 Partitions, Violations =        2848
Routed  345/719 Partitions, Violations =        2843
Routed  348/719 Partitions, Violations =        2840
Routed  351/719 Partitions, Violations =        2840
Routed  354/719 Partitions, Violations =        2835
Routed  357/719 Partitions, Violations =        2842
Routed  360/719 Partitions, Violations =        2849
Routed  363/719 Partitions, Violations =        2849
Routed  366/719 Partitions, Violations =        2844
Routed  369/719 Partitions, Violations =        2846
Routed  372/719 Partitions, Violations =        2851
Routed  375/719 Partitions, Violations =        2852
Routed  378/719 Partitions, Violations =        2857
Routed  381/719 Partitions, Violations =        2859
Routed  384/719 Partitions, Violations =        2851
Routed  387/719 Partitions, Violations =        2842
Routed  390/719 Partitions, Violations =        2844
Routed  393/719 Partitions, Violations =        2859
Routed  396/719 Partitions, Violations =        2863
Routed  399/719 Partitions, Violations =        2865
Routed  402/719 Partitions, Violations =        2865
Routed  405/719 Partitions, Violations =        2860
Routed  408/719 Partitions, Violations =        2863
Routed  411/719 Partitions, Violations =        2863
Routed  414/719 Partitions, Violations =        2869
Routed  417/719 Partitions, Violations =        2869
Routed  420/719 Partitions, Violations =        2873
Routed  423/719 Partitions, Violations =        2879
Routed  426/719 Partitions, Violations =        2880
Routed  429/719 Partitions, Violations =        2883
Routed  432/719 Partitions, Violations =        2886
Routed  435/719 Partitions, Violations =        2891
Routed  438/719 Partitions, Violations =        2898
Routed  441/719 Partitions, Violations =        2893
Routed  444/719 Partitions, Violations =        2899
Routed  447/719 Partitions, Violations =        2904
Routed  450/719 Partitions, Violations =        2907
Routed  453/719 Partitions, Violations =        2906
Routed  456/719 Partitions, Violations =        2906
Routed  459/719 Partitions, Violations =        2906
Routed  462/719 Partitions, Violations =        2912
Routed  465/719 Partitions, Violations =        2915
Routed  468/719 Partitions, Violations =        2918
Routed  471/719 Partitions, Violations =        2883
Routed  474/719 Partitions, Violations =        2883
Routed  477/719 Partitions, Violations =        2890
Routed  480/719 Partitions, Violations =        2898
Routed  483/719 Partitions, Violations =        2908
Routed  486/719 Partitions, Violations =        2916
Routed  489/719 Partitions, Violations =        2920
Routed  492/719 Partitions, Violations =        2920
Routed  495/719 Partitions, Violations =        2921
Routed  498/719 Partitions, Violations =        2930
Routed  501/719 Partitions, Violations =        2919
Routed  504/719 Partitions, Violations =        2920
Routed  507/719 Partitions, Violations =        2924
Routed  510/719 Partitions, Violations =        2921
Routed  513/719 Partitions, Violations =        2918
Routed  516/719 Partitions, Violations =        2918
Routed  519/719 Partitions, Violations =        2926
Routed  522/719 Partitions, Violations =        2926
Routed  525/719 Partitions, Violations =        2926
Routed  528/719 Partitions, Violations =        2929
Routed  531/719 Partitions, Violations =        2929
Routed  534/719 Partitions, Violations =        2933
Routed  537/719 Partitions, Violations =        2935
Routed  540/719 Partitions, Violations =        2937
Routed  543/719 Partitions, Violations =        2936
Routed  546/719 Partitions, Violations =        2941
Routed  549/719 Partitions, Violations =        2953
Routed  552/719 Partitions, Violations =        2954
Routed  555/719 Partitions, Violations =        2950
Routed  558/719 Partitions, Violations =        2952
Routed  561/719 Partitions, Violations =        2950
Routed  564/719 Partitions, Violations =        2948
Routed  567/719 Partitions, Violations =        2950
Routed  570/719 Partitions, Violations =        2952
Routed  573/719 Partitions, Violations =        2955
Routed  576/719 Partitions, Violations =        2960
Routed  579/719 Partitions, Violations =        2965
Routed  582/719 Partitions, Violations =        2965
Routed  585/719 Partitions, Violations =        2962
Routed  588/719 Partitions, Violations =        2966
Routed  591/719 Partitions, Violations =        2962
Routed  594/719 Partitions, Violations =        2960
Routed  597/719 Partitions, Violations =        2964
Routed  600/719 Partitions, Violations =        2967
Routed  603/719 Partitions, Violations =        2971
Routed  606/719 Partitions, Violations =        2965
Routed  609/719 Partitions, Violations =        2967
Routed  612/719 Partitions, Violations =        2982
Routed  615/719 Partitions, Violations =        2981
Routed  618/719 Partitions, Violations =        2971
Routed  621/719 Partitions, Violations =        2979
Routed  624/719 Partitions, Violations =        2979
Routed  627/719 Partitions, Violations =        2981
Routed  630/719 Partitions, Violations =        2982
Routed  633/719 Partitions, Violations =        2977
Routed  636/719 Partitions, Violations =        2977
Routed  639/719 Partitions, Violations =        2976
Routed  642/719 Partitions, Violations =        2976
Routed  645/719 Partitions, Violations =        2971
Routed  648/719 Partitions, Violations =        2971
Routed  651/719 Partitions, Violations =        2973
Routed  654/719 Partitions, Violations =        2977
Routed  657/719 Partitions, Violations =        2974
Routed  660/719 Partitions, Violations =        2974
Routed  663/719 Partitions, Violations =        2977
Routed  666/719 Partitions, Violations =        2974
Routed  669/719 Partitions, Violations =        2978
Routed  672/719 Partitions, Violations =        2985
Routed  675/719 Partitions, Violations =        2988
Routed  678/719 Partitions, Violations =        2961
Routed  681/719 Partitions, Violations =        2956
Routed  684/719 Partitions, Violations =        2963
Routed  687/719 Partitions, Violations =        2963
Routed  690/719 Partitions, Violations =        2960
Routed  693/719 Partitions, Violations =        2951
Routed  696/719 Partitions, Violations =        2951
Routed  699/719 Partitions, Violations =        2960
Routed  702/719 Partitions, Violations =        2960
Routed  705/719 Partitions, Violations =        2959
Routed  708/719 Partitions, Violations =        2965
Routed  711/719 Partitions, Violations =        2971
Routed  714/719 Partitions, Violations =        2971
Routed  717/719 Partitions, Violations =        2970

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2969
        Diff net spacing : 37
        End of line enclosure : 131
        Less than minimum area : 5
        Less than NDR width : 1
        Off-grid : 103
        Same net spacing : 4
        Same net via-cut spacing : 151
        Short : 2482
        Internal-only types : 55

[Iter 10] Elapsed real time: 0:48:26 
[Iter 10] Elapsed cpu  time: sys=0:00:02 usr=0:48:19 total=0:48:22
[Iter 10] Stage (MB): Used   20  Alloctr   19  Proc    0 
[Iter 10] Total (MB): Used  291  Alloctr  292  Proc 1990 

End DR iteration 10 with 719 parts

Stop DR since not converging

Information: Detail Routing terminated early because DRCs were not converging: true (ZRT-312)

Begin revisit internal-only type DRCs ...

Checked 1/5 Partitions, Violations =    2954
Checked 2/5 Partitions, Violations =    2942
Checked 3/5 Partitions, Violations =    2931
Checked 4/5 Partitions, Violations =    2920
Checked 5/5 Partitions, Violations =    2914

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2914

[REVISIT DRC] Elapsed real time: 0:00:00 
[REVISIT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[REVISIT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[REVISIT DRC] Total (MB): Used  291  Alloctr  292  Proc 1990 
[DR] Elapsed real time: 0:48:26 
[DR] Elapsed cpu  time: sys=0:00:02 usr=0:48:19 total=0:48:22
[DR] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR] Total (MB): Used  273  Alloctr  274  Proc 1990 
[DR: Done] Elapsed real time: 0:48:26 
[DR: Done] Elapsed cpu  time: sys=0:00:02 usr=0:48:19 total=0:48:22
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used  273  Alloctr  274  Proc 1990 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 340 aligned/redundant DRCs. (ZRT-305)

DR finished with 2574 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2574
        Diff net spacing : 34
        End of line enclosure : 130
        Less than minimum area : 5
        Less than NDR width : 1
        Off-grid : 103
        Same net spacing : 4
        Same net via-cut spacing : 151
        Short : 2146



Total Wire Length =                    12596 micron
Total Number of Contacts =             5900
Total Number of Wires =                9610
Total Number of PtConns =              1103
Total Number of Routed Wires =       9610
Total Routed Wire Length =           11592 micron
Total Number of Routed Contacts =       5900
        Layer                 M1 :          1 micron
        Layer                 M2 :        340 micron
        Layer                 M3 :       7031 micron
        Layer                 M4 :       4443 micron
        Layer                 M5 :        316 micron
        Layer                 M6 :        453 micron
        Layer                 M7 :         13 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via       VIA67SQ_C(rot) :          5
        Via            VIA56SQ_C :          1
        Via       VIA56SQ_C(rot) :         35
        Via              VIA56SQ :         31
        Via              VIA45SQ :          1
        Via         VIA45SQ(rot) :        189
        Via            VIA34SQ_C :       1612
        Via              VIA34SQ :         11
        Via         VIA34SQ(rot) :         72
        Via          VIA3_34SQ_C :       1072
        Via       VIA3_34SQ(rot) :         76
        Via            VIA23SQ_C :        342
        Via       VIA23SQ_C(rot) :        182
        Via          VIA23BAR2_C :         24
        Via              VIA23SQ :         52
        Via            VIA23BAR1 :         51
        Via          VIA2_33SQ_C :          1
        Via     VIA23_3SQ_C(rot) :       1851
        Via   VIA2_33_3SQ_C(rot) :        117
        Via            VIA12SQ_C :        172
        Via          VIA12BAR1_C :          2
        Via          VIA1_32SQ_C :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 5900 vias)
 
    Layer VIA1       =  0.00% (0      / 175     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (175     vias)
    Layer VIA2       =  0.00% (0      / 2620    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2620    vias)
    Layer VIA3       =  0.00% (0      / 2843    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2843    vias)
    Layer VIA4       =  0.00% (0      / 190     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (190     vias)
    Layer VIA5       =  0.00% (0      / 67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (67      vias)
    Layer VIA6       =  0.00% (0      / 5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5       vias)
 
  Total double via conversion rate    =  0.00% (0 / 5900 vias)
 
    Layer VIA1       =  0.00% (0      / 175     vias)
    Layer VIA2       =  0.00% (0      / 2620    vias)
    Layer VIA3       =  0.00% (0      / 2843    vias)
    Layer VIA4       =  0.00% (0      / 190     vias)
    Layer VIA5       =  0.00% (0      / 67      vias)
    Layer VIA6       =  0.00% (0      / 5       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 5900 vias)
 
    Layer VIA1       =  0.00% (0      / 175     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (175     vias)
    Layer VIA2       =  0.00% (0      / 2620    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2620    vias)
    Layer VIA3       =  0.00% (0      / 2843    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2843    vias)
    Layer VIA4       =  0.00% (0      / 190     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (190     vias)
    Layer VIA5       =  0.00% (0      / 67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (67      vias)
    Layer VIA6       =  0.00% (0      / 5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5       vias)
 

Total number of nets = 28713
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 2574
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Design 'cv32e40p_CTS' has missing meta data file '__private_meta_data_:DRC_report_by_check_pg_drc', for attached data file 'DRC_report_by_check_pg_drc'
Design 'cv32e40p_CTS' has missing meta data file '__private_meta_data_:__cv32e40p_placement_check_legality.err', for attached data file '__cv32e40p_placement_check_legality.err'
Design 'cv32e40p_CTS' has missing meta data file '__private_meta_data_:cv32e40p_floorplan_dppinassgn.err', for attached data file 'cv32e40p_floorplan_dppinassgn.err'
Design 'cv32e40p_CTS' has missing meta data file '__private_meta_data_:cv32e40p_powerplan_floatingPG.err', for attached data file 'cv32e40p_powerplan_floatingPG.err'
Design 'cv32e40p_CTS' has missing meta data file '__private_meta_data_:cv32e40p_powerplan_missingVia.err', for attached data file 'cv32e40p_powerplan_missingVia.err'
Information: The net parasitics of block cv32e40p_top are cleared. (TIM-123)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
route.global.global_route_topology_style 0
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_CTS.design'. (TIM-125)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Information: Design cv32e40p_CTS has 28698 nets, 0 global routed, 109 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_CTS.design'. (TIM-125)
Information: The RC mode used is CTO for design 'cv32e40p_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28696, routed nets = 109, across physical hierarchy nets = 0, parasitics cached nets = 109, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk_i        Yes     0.2139  0.2139  0.2139  0.2139   fast
clk_i        Yes     0.1330  0.1330  0.3286  0.3286   slow
scan_clk     Yes     0.2060  0.2060  0.2060  0.2060   fast
scan_clk     Yes     0.1035  0.1035  0.2338  0.2338   slow


Information: The net parasitics of block cv32e40p_top are cleared. (TIM-123)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_CTS.design'. (TIM-125)
Information: Design cv32e40p_CTS has 28698 nets, 0 global routed, 109 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'cv32e40p_top'. (NEX-022)
Information: Design Average RC for design cv32e40p_CTS  (NEX-011)
Information: r = 2.592986 ohm/um, via_r = 0.655785 ohm/cut, c = 0.128452 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.179617 ohm/um, via_r = 1.038181 ohm/cut, c = 0.140150 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28696, routed nets = 109, across physical hierarchy nets = 0, parasitics cached nets = 28696, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
npo-clock-opt command begin                   CPU:  3030 s (  0.84 hr )  ELAPSE:  3058 s (  0.85 hr )  MEM-PEAK:   924 MB
Information: Removed 0 routing shapes from 37371 signal nets

npo-clock-opt timing update complete          CPU:  3030 s (  0.84 hr )  ELAPSE:  3058 s (  0.85 hr )  MEM-PEAK:   924 MB
INFO: Propagating Switching Activities
INFO: Switching Activity propagation took     0.00149 sec

npo-clock-opt initial QoR
_________________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk_i
8: scan_clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0130     0.0130      1   0.2749  1195.2441   4779
    2   8   0.0000     0.0000      0   0.1801   742.0568   4778
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0          -
    2   *   0.0130     0.0130      1   0.2749  1195.2452   4779        0     0.0000        8          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0130     0.0130      1   0.2749  1195.2452   4779        0     0.0000        8          -     16895.80      26211        708       5344
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt initial QoR Summary       WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt initial QoR Summary    0.0130     0.0130      1   0.2749  1195.2452   4779        0        8          -     16895.80      26211
Information: The netlist and extraction change observers are disabled for further incremental timing updates during on-route optimization. (TIM-119)
INFO: using 1 threads
INFO: Cluster Analysis Failed to get worst leakage scenario
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
npo-clock-opt initialization complete         CPU:  3035 s (  0.84 hr )  ELAPSE:  3063 s (  0.85 hr )  MEM-PEAK:   924 MB
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization summary            SETUP-COST HOLD-COST LDRC-COST        AREA       POWER     ELAPSE (hr)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (2306260 2306000)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Information: The netlist and extraction change observers are enabled for further incremental timing updates. (TIM-120)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)

Running post-clock optimization step.
Turning on CRPR.

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
npo-clock-opt optimization Phase 6 Iter  1          0.01      0.00         9       0.017           -           0.854
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
npo-clock-opt optimization Phase 6 Iter  2          0.01      0.00         9       0.017           -           0.855
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design (time 0s)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
npo-clock-opt optimization Phase 6 Iter  3          0.01      0.00         3       0.017           -           0.856
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)

npo-clock-opt optimization Phase 7 Iter  1          0.01      0.00         1       0.017           -           0.856
Running post-clock timing-driven placement.
Information: Current block utilization is '0.33140', effective utilization is '0.36169'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.33140', effective utilization is '0.36169'. (OPT-055)
chip utilization before DTDP: 0.36
Start Timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_driven_max_util                 :        0.4                 
place.coarse.max_density                                :        0.2                 
place.coarse.target_routing_density                     :        0.6                 

Start transferring placement data.
Completed transferring placement data.
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1990 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        off                 
global.global_route_topology_style                      :        0                   
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDRVT14_OA2BB2_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_V1_6/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:29 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:29 total=0:00:29
[End of Read DB] Stage (MB): Used  267  Alloctr  268  Proc    0 
[End of Read DB] Total (MB): Used  272  Alloctr  274  Proc 1990 
Loading parastics information to the router ...
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,235.63,235.60)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.03, min space = 0.03 pitch = 0.07
layer M2, dir Ver, min width = 0.03, min space = 0.03 pitch = 0.06
layer M3, dir Hor, min width = 0.03, min space = 0.03 pitch = 0.07
layer M4, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.07
layer M5, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2.00, min space = 2.00 pitch = 0.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used  276  Alloctr  277  Proc 1990 
Net statistics:
Total number of nets     = 28727
Number of nets to route  = 28601
Number of single or zero port nets = 15
Number of nets with min-layer-mode soft = 109
Number of nets with min-layer-mode soft-cost-medium = 109
111 nets are fully connected,
 of which 111 are detail routed and 0 are global routed.
12 nets have non-default rule clknet_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:02 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  285  Alloctr  286  Proc 1990 
Average gCell capacity  3.88     on layer (1)    M1
Average gCell capacity  8.47     on layer (2)    M2
Average gCell capacity  7.95     on layer (3)    M3
Average gCell capacity  8.00     on layer (4)    M4
Average gCell capacity  4.80     on layer (5)    M5
Average gCell capacity  4.98     on layer (6)    M6
Average gCell capacity  4.85     on layer (7)    M7
Average gCell capacity  3.27     on layer (8)    M8
Average gCell capacity  3.15     on layer (9)    M9
Average gCell capacity  1.00     on layer (10)   MRDL
Average number of tracks per gCell 8.12  on layer (1)    M1
Average number of tracks per gCell 10.02         on layer (2)    M2
Average number of tracks per gCell 8.12  on layer (3)    M3
Average number of tracks per gCell 8.12  on layer (4)    M4
Average number of tracks per gCell 5.01  on layer (5)    M5
Average number of tracks per gCell 5.01  on layer (6)    M6
Average number of tracks per gCell 5.01  on layer (7)    M7
Average number of tracks per gCell 5.01  on layer (8)    M8
Average number of tracks per gCell 5.01  on layer (9)    M9
Average number of tracks per gCell 1.00  on layer (10)   MRDL
Number of gCells = 1536640
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   16  Alloctr   16  Proc    0 
[End of Build Congestion map] Total (MB): Used  302  Alloctr  303  Proc 1990 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:04 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   29  Alloctr   29  Proc    0 
[End of Build Data] Total (MB): Used  302  Alloctr  303  Proc 1990 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:04 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  302  Alloctr  303  Proc 1990 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:09 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Initial Routing] Stage (MB): Used   14  Alloctr   14  Proc    0 
[End of Initial Routing] Total (MB): Used  316  Alloctr  318  Proc 1990 
Initial. Routing result:
Initial. Both Dirs: Overflow =  4503 Max = 8 GRCs =  4716 (1.53%)
Initial. H routing: Overflow =  3554 Max = 8 (GRCs =  2) GRCs =  3340 (2.17%)
Initial. V routing: Overflow =   949 Max = 4 (GRCs =  3) GRCs =  1376 (0.90%)
Initial. M1         Overflow =   168 Max = 2 (GRCs =  1) GRCs =   168 (0.11%)
Initial. M2         Overflow =   766 Max = 4 (GRCs =  1) GRCs =  1095 (0.71%)
Initial. M3         Overflow =  3385 Max = 8 (GRCs =  2) GRCs =  3170 (2.06%)
Initial. M4         Overflow =   182 Max = 4 (GRCs =  2) GRCs =   280 (0.18%)
Initial. M5         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M6         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 403578.56
Initial. Layer M1 wire length = 9439.91
Initial. Layer M2 wire length = 90661.01
Initial. Layer M3 wire length = 182524.09
Initial. Layer M4 wire length = 110239.59
Initial. Layer M5 wire length = 9320.01
Initial. Layer M6 wire length = 1393.94
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 189170
Initial. Via VIA12SQ_C count = 71186
Initial. Via VIA23SQ_C count = 98179
Initial. Via VIA34SQ_C count = 18805
Initial. Via VIA45SQ count = 831
Initial. Via VIA56SQ count = 169
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
20% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
30% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
40% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:03 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  317  Alloctr  319  Proc 1990 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1025 Max = 8 GRCs =  1236 (0.40%)
phase1. H routing: Overflow =   684 Max = 8 (GRCs =  1) GRCs =   762 (0.50%)
phase1. V routing: Overflow =   341 Max = 4 (GRCs =  1) GRCs =   474 (0.31%)
phase1. M1         Overflow =   101 Max = 2 (GRCs =  1) GRCs =   101 (0.07%)
phase1. M2         Overflow =   337 Max = 4 (GRCs =  1) GRCs =   462 (0.30%)
phase1. M3         Overflow =   582 Max = 8 (GRCs =  1) GRCs =   652 (0.42%)
phase1. M4         Overflow =     3 Max = 2 (GRCs =  1) GRCs =    11 (0.01%)
phase1. M5         Overflow =     0 Max = 1 (GRCs =  9) GRCs =     9 (0.01%)
phase1. M6         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 404937.52
phase1. Layer M1 wire length = 10974.52
phase1. Layer M2 wire length = 89129.90
phase1. Layer M3 wire length = 176377.15
phase1. Layer M4 wire length = 112494.33
phase1. Layer M5 wire length = 14091.23
phase1. Layer M6 wire length = 1864.99
phase1. Layer M7 wire length = 5.39
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 193018
phase1. Via VIA12SQ_C count = 71975
phase1. Via VIA23SQ_C count = 98832
phase1. Via VIA34SQ_C count = 20222
phase1. Via VIA45SQ count = 1738
phase1. Via VIA56SQ count = 247
phase1. Via VIA67SQ_C count = 4
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:01 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  317  Alloctr  318  Proc 1990 
phase2. Routing result:
phase2. Both Dirs: Overflow =   272 Max = 6 GRCs =   313 (0.10%)
phase2. H routing: Overflow =   208 Max = 6 (GRCs =  1) GRCs =   239 (0.16%)
phase2. V routing: Overflow =    64 Max = 2 (GRCs =  2) GRCs =    74 (0.05%)
phase2. M1         Overflow =    42 Max = 1 (GRCs = 46) GRCs =    46 (0.03%)
phase2. M2         Overflow =    63 Max = 2 (GRCs =  2) GRCs =    69 (0.04%)
phase2. M3         Overflow =   165 Max = 6 (GRCs =  1) GRCs =   193 (0.13%)
phase2. M4         Overflow =     1 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 404967.05
phase2. Layer M1 wire length = 11009.90
phase2. Layer M2 wire length = 89381.94
phase2. Layer M3 wire length = 174835.82
phase2. Layer M4 wire length = 112097.36
phase2. Layer M5 wire length = 15580.43
phase2. Layer M6 wire length = 2056.19
phase2. Layer M7 wire length = 5.39
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 193334
phase2. Via VIA12SQ_C count = 72032
phase2. Via VIA23SQ_C count = 98950
phase2. Via VIA34SQ_C count = 20262
phase2. Via VIA45SQ count = 1829
phase2. Via VIA56SQ count = 257
phase2. Via VIA67SQ_C count = 4
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:24 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:24 total=0:00:24
[End of Whole Chip Routing] Stage (MB): Used   44  Alloctr   44  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  317  Alloctr  318  Proc 1990 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 11.48 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 10.94 %
Peak    horizontal track utilization = 78.57 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -15  Alloctr  -15  Proc    0 
[GR: Done] Total (MB): Used  304  Alloctr  306  Proc 1990 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:55 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:54 total=0:00:54
[GR: Done] Stage (MB): Used  299  Alloctr  300  Proc    0 
[GR: Done] Total (MB): Used  304  Alloctr  306  Proc 1990 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used -289  Alloctr -291  Proc    0 
[DBOUT] Total (MB): Used    4  Alloctr    5  Proc 1990 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:55 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:54 total=0:00:54
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 1990 
Information: 3.43% of design has horizontal routing density above target_routing_density of 0.60.
Information: 3.10% of design has vertical routing density above target_routing_density of 0.60.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.20, congestion_driven_max_util 0.40. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 0.3% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.34 to 0.34. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 3.96352e+09
eLpp: using low effort
Warning: turning eLpp off because no active dynamic power scenarios were found
Start transferring placement data.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_slow
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.20, congestion_driven_max_util 0.40. (PLACE-027)
coarse place 44% done.
coarse place 56% done.
coarse place 67% done.
coarse place 78% done.
coarse place 89% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 3.9454e+09
Completed Timing-driven placement, Elapsed time =   0: 1:53 
Moved 23637 out of 28982 cells, ratio = 0.815575
Total displacement = 65377.695312(um)
Max displacement = 102.930603(um), core_i/ex_stage_i/U295 (77.963997, 138.800003, 4) => (13.402900, 100.430496, 4)
Displacement histogram:
----------------------------------------------------------------
Information: Inconsistency exists between the design scandef and the netlist because the scan pin core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[4]/Q doesn't exist in SCANDEF. (DFT-004)
Information: Inconsistency exists between the design scandef and the netlist because the scan pin core_i/id_stage_i/mult_dot_op_a_ex_o_reg[21]/Q belongs to different scan chain instead of 3. (DFT-004)
DFT: number of valid scan chains : 4
DFT: number of failed scan chains : 2
DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_CTS.design'. (TIM-125)
Information: Design cv32e40p_CTS has 28712 nets, 0 global routed, 109 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'cv32e40p_top'. (NEX-022)
Information: Design Average RC for design cv32e40p_CTS  (NEX-011)
Information: r = 2.592986 ohm/um, via_r = 0.655785 ohm/cut, c = 0.128452 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.179617 ohm/um, via_r = 1.038181 ohm/cut, c = 0.140150 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28710, routed nets = 109, across physical hierarchy nets = 0, parasitics cached nets = 28710, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Running DFT optimization using 1 thread(s)
Warning: DFT repartition is skipped on PARTITION label scan_clk_30_30 group due to the failed scan chain 2. (DFT-009)
Warning: DFT reordering is skipped for the failed scan chain 2. (DFT-010)
Warning: DFT reordering is skipped for the failed scan chain 3. (DFT-010)
DFT: pre-opt wirelength:  0.000000
DFT: post-opt wirelength: 0.000000
DFT: Timing on scan path is likely to be met after proper buffering.
Information: Inconsistency exists between the design scandef and the netlist because the scan pin core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[4]/Q doesn't exist in SCANDEF. (DFT-004)
Information: Inconsistency exists between the design scandef and the netlist because the scan pin core_i/id_stage_i/mult_dot_op_a_ex_o_reg[21]/Q belongs to different scan chain instead of 3. (DFT-004)
DFT: number of valid scan chains : 4
DFT: number of failed scan chains : 2
Fixing logic constant
Fixing logic constant
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 392 total shapes.
Layer M2: cached 0 shapes out of 1730 total shapes.
Cached 7917 vias out of 24544 total vias.

Legalizing Top Level Design cv32e40p_top ... 
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     50901.2        29058        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (1 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (5 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  29058
number of references:               114
number of site rows:                376
number of locations attempted:   292204
number of locations failed:          16  (0.0%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     9         69         8 ( 11.6%)         45         8 ( 17.8%)  SAEDRVT14_OA211_2

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     9         69         8 ( 11.6%)         45         8 ( 17.8%)  SAEDRVT14_OA211_2

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       26066 (379259 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.192 um ( 0.32 row height)
rms weighted cell displacement:   0.192 um ( 0.32 row height)
max cell displacement:            0.676 um ( 1.13 row height)
avg cell displacement:            0.149 um ( 0.25 row height)
avg weighted cell displacement:   0.149 um ( 0.25 row height)
number of cells moved:            23824
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: core_i/ex_stage_i/mult_i/mult_224/U710 (SAEDRVT14_AN2_MM_2)
  Input location: (222.349,123.724)
  Legal location: (222.338,124.4)
  Displacement:   0.676 um ( 1.13 row height)
Cell: core_i/id_stage_i/register_file_i/U6487 (SAEDRVT14_OR2_2)
  Input location: (42.5022,85.2225)
  Legal location: (41.852,85.4)
  Displacement:   0.674 um ( 1.12 row height)
Cell: core_i/id_stage_i/U2063 (SAEDRVT14_OR2_2)
  Input location: (102.608,114.248)
  Legal location: (102.606,113.6)
  Displacement:   0.648 um ( 1.08 row height)
Cell: core_i/id_stage_i/register_file_i/U4619 (SAEDRVT14_OA21_MM_2)
  Input location: (57.3751,98.046)
  Legal location: (57.392,97.4)
  Displacement:   0.646 um ( 1.08 row height)
Cell: core_i/ex_stage_i/alu_i/U1874 (SAEDRVT14_OR2_2)
  Input location: (102.457,181.358)
  Legal location: (102.754,180.8)
  Displacement:   0.632 um ( 1.05 row height)
Cell: core_i/ex_stage_i/mult_i/mult_224/U851 (SAEDRVT14_AN2_MM_2)
  Input location: (207.41,141.266)
  Legal location: (207.094,141.8)
  Displacement:   0.621 um ( 1.03 row height)
Cell: core_i/id_stage_i/register_file_i/U7304 (SAEDRVT14_INV_S_2)
  Input location: (57.7325,5.2873)
  Legal location: (58.28,5)
  Displacement:   0.618 um ( 1.03 row height)
Cell: core_i/ex_stage_i/mult_i/mult_224/S2_12_12 (SAEDRVT14_ADDF_V2_2)
  Input location: (222.519,141.783)
  Legal location: (222.486,142.4)
  Displacement:   0.618 um ( 1.03 row height)
Cell: CTS_optlc_26020 (SAEDRVT14_TIE0_4)
  Input location: (208.722,73.4)
  Legal location: (208.574,74)
  Displacement:   0.618 um ( 1.03 row height)
Cell: core_i/id_stage_i/register_file_i/U7694 (SAEDRVT14_INV_S_2)
  Input location: (40.2773,22.3843)
  Legal location: (40.298,23)
  Displacement:   0.616 um ( 1.03 row height)

Completed Legalization, Elapsed time =   0: 0:11 
Moved 23796 out of 28980 cells, ratio = 0.821118
Total displacement = 10043.893555(um)
Max displacement = 1.794700(um), core_i/id_stage_i/controller_i/U234 (110.674202, 69.438499, 6) => (109.117996, 69.199997, 0)
Displacement histogram:
Information: The net parasitics of block cv32e40p_top are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_CTS.design'. (TIM-125)
Information: Design cv32e40p_CTS has 28710 nets, 0 global routed, 109 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'cv32e40p_top'. (NEX-022)
Information: Design Average RC for design cv32e40p_CTS  (NEX-011)
Information: r = 2.592986 ohm/um, via_r = 0.655785 ohm/cut, c = 0.128452 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.179617 ohm/um, via_r = 1.038181 ohm/cut, c = 0.140150 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28708, routed nets = 109, across physical hierarchy nets = 0, parasitics cached nets = 28708, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.


npo-clock-opt optimization Phase 9 Iter  1          0.00      0.00         6       0.017           -           0.901
Running final optimization step.
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (2306260 2306000)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 10 Iter  1         0.00      0.00         6       0.017           -           0.905
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
npo-clock-opt optimization Phase 10 Iter  2         0.00      0.00         6       0.017           -           0.906
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design (time 0s)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
npo-clock-opt optimization Phase 10 Iter  3         0.00      0.00         2       0.017           -           0.906
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDRVT14_OA2BB2_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_V1_6/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Loading parastics information to the router ...
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Information: RC layer preference is turned on for this design. (ZRT-613)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 24 from GR congestion map (98/4)
INFO: Derive col count 24 from GR congestion map (98/4)
npo-clock-opt optimization Phase 11 Iter  1         0.00      0.00         0       0.017           -           0.915
npo-clock-opt optimization Phase 11 Iter  2         0.00      0.00         0       0.017           -           0.916
npo-clock-opt optimization Phase 11 Iter  3         0.00      0.00         0       0.017           -           0.916
npo-clock-opt optimization Phase 11 Iter  4         0.00      0.00         0       0.017           -           0.916
npo-clock-opt optimization Phase 11 Iter  5         0.00      0.00         0       0.017           -           0.916
npo-clock-opt optimization Phase 11 Iter  6         0.00      0.00         0       0.017           -           0.916
npo-clock-opt optimization Phase 11 Iter  7         0.00      0.00         0       0.017           -           0.916

npo-clock-opt optimization Phase 12 Iter  1         0.00      0.00         0       0.017           -           0.916
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design (time 0s)

npo-clock-opt optimization Phase 13 Iter  1         0.00      0.00         0       0.017           -           0.916

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 14 Iter  1         0.00      0.00         0       0.017           -           0.918
npo-clock-opt optimization Phase 14 Iter  2         0.00      0.00         0       0.017           -           0.918

npo-clock-opt optimization Phase 15 Iter  1         0.00      0.00         0       0.017           -           0.918

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDRVT14_OA2BB2_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_V1_6/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Loading parastics information to the router ...
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Information: RC layer preference is turned on for this design. (ZRT-613)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 24 from GR congestion map (98/4)
INFO: Derive col count 24 from GR congestion map (98/4)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 16 Iter  1         0.00      0.00         0       0.017           -           0.928
npo-clock-opt optimization Phase 16 Iter  2         0.00      0.00         0       0.017           -           0.928
npo-clock-opt optimization Phase 16 Iter  3         0.00      0.00         0       0.017           -           0.928
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 16 Iter  4         0.00      0.00         0       0.017           -           0.928
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 16 Iter  5         0.00      0.00         0       0.017           -           0.929

npo-clock-opt optimization Phase 17 Iter  1         0.00      0.00         0       0.017           -           0.929
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design (time 0s)

npo-clock-opt optimization Phase 18 Iter  1         0.00      0.00         0       0.017           -           0.929
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)

npo-clock-opt optimization Phase 19 Iter  1         0.00      0.00         0       0.017           -           0.929

npo-clock-opt optimization Phase 20 Iter  1         0.00      0.00         0       0.017           -           0.930

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 21 Iter  1         0.00      0.00         0       0.017           -           0.931
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design (time 0s)

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 22 Iter  1         0.00      0.00         0       0.017           -           0.936
npo-clock-opt optimization Phase 22 Iter  2         0.00      0.00         0       0.017           -           0.936

npo-clock-opt optimization Phase 23 Iter  1         0.00   1195.33         0       0.017           -           0.938
npo-clock-opt optimization Phase 23 Iter  2         0.00   1195.33         0       0.017           -           0.938
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design (time 0s)
Information: The RC mode used is CTO for design 'cv32e40p_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 55083, routed nets = 109, across physical hierarchy nets = 0, parasitics cached nets = 55083, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
npo-clock-opt optimization Phase 23 Iter  3         0.00      5.56         0       0.031           -           1.163
npo-clock-opt optimization Phase 23 Iter  4         0.00      1.21         0       0.031           -           1.166

npo-clock-opt optimization Phase 24 Iter  1         0.00      0.00         0       0.031           -           1.166

npo-clock-opt optimization Phase 25 Iter  1         0.00      0.00         0       0.031           -           1.167

npo-clock-opt optimization Phase 26 Iter  1         0.00      0.00         0       0.031           -           1.167
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block cv32e40p_top are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 392 total shapes.
Layer M2: cached 0 shapes out of 1730 total shapes.
Layer M3: cached 0 shapes out of 6410 total shapes.
Layer M4: cached 0 shapes out of 2462 total shapes.
Cached 10556 vias out of 24544 total vias.

Legalizing Top Level Design cv32e40p_top ... 
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     50901.2        64587        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (17 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (3 sec)
Legalization complete (11 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  64587
number of references:               124
number of site rows:                376
number of locations attempted:   567618
number of locations failed:           8  (0.0%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     9         69         8 ( 11.6%)         37         0 (  0.0%)  SAEDRVT14_OA211_2

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     9         69         8 ( 11.6%)         37         0 (  0.0%)  SAEDRVT14_OA211_2

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       61595 (702796 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.772 um ( 1.29 row height)
rms weighted cell displacement:   0.772 um ( 1.29 row height)
max cell displacement:            3.823 um ( 6.37 row height)
avg cell displacement:            0.556 um ( 0.93 row height)
avg weighted cell displacement:   0.556 um ( 0.93 row height)
number of cells moved:            46665
number of large displacements:     1677
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/CTS_copt_h_inst_28596 (SAEDRVT14_DEL_R2V3_1)
  Input location: (217.78,22.0111)
  Legal location: (213.976,22.4)
  Displacement:   3.823 um ( 6.37 row height)
Cell: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/CTS_copt_h_inst_28725 (SAEDRVT14_DEL_R2V3_1)
  Input location: (217.505,23.3145)
  Legal location: (213.828,23.6)
  Displacement:   3.688 um ( 6.15 row height)
Cell: core_i/cs_registers_i/CTS_copt_h_inst_56061 (SAEDRVT14_DEL_R2V3_1)
  Input location: (212.444,18.137)
  Legal location: (208.796,17.6)
  Displacement:   3.687 um ( 6.15 row height)
Cell: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/CTS_copt_h_inst_28446 (SAEDRVT14_DEL_R2V3_1)
  Input location: (218.009,17.344)
  Legal location: (214.346,17.6)
  Displacement:   3.672 um ( 6.12 row height)
Cell: core_i/cs_registers_i/CTS_copt_h_inst_56726 (SAEDRVT14_DEL_R2V3_1)
  Input location: (212.619,12.8025)
  Legal location: (209.166,14)
  Displacement:   3.655 um ( 6.09 row height)
Cell: CTS_optlc_26175 (SAEDRVT14_TIE1_V1_2)
  Input location: (226.926,7.4)
  Legal location: (226.334,11)
  Displacement:   3.648 um ( 6.08 row height)
Cell: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/CTS_copt_h_inst_28589 (SAEDRVT14_DEL_R2V3_1)
  Input location: (217.669,21.7231)
  Legal location: (214.124,21.2)
  Displacement:   3.583 um ( 5.97 row height)
Cell: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/CTS_copt_h_inst_28698 (SAEDRVT14_DEL_R2V3_1)
  Input location: (218.12,19.4454)
  Legal location: (214.568,19.4)
  Displacement:   3.552 um ( 5.92 row height)
Cell: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/CTS_copt_h_inst_28670 (SAEDRVT14_DEL_R2V3_1)
  Input location: (217.787,16.144)
  Legal location: (214.272,15.8)
  Displacement:   3.532 um ( 5.89 row height)
Cell: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/CTS_copt_h_inst_28705 (SAEDRVT14_DEL_R2V1_1)
  Input location: (218.12,19.4454)
  Legal location: (214.642,20)
  Displacement:   3.522 um ( 5.87 row height)

Legalization succeeded.
Total Legalizer CPU: 37.835
----------------------------------------------------------------
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_CTS.design'. (TIM-125)
Information: Design cv32e40p_CTS has 64239 nets, 0 global routed, 109 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'cv32e40p_top'. (NEX-022)
Information: Design Average RC for design cv32e40p_CTS  (NEX-011)
Information: r = 2.591334 ohm/um, via_r = 0.650554 ohm/cut, c = 0.131646 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.179617 ohm/um, via_r = 1.038181 ohm/cut, c = 0.143675 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 64237, routed nets = 109, across physical hierarchy nets = 0, parasitics cached nets = 64237, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDRVT14_OA2BB2_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_V1_6/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Loading parastics information to the router ...
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Information: RC layer preference is turned on for this design. (ZRT-613)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 24 from GR congestion map (98/4)
INFO: Derive col count 24 from GR congestion map (98/4)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 27 Iter  1         1.15      0.00        43       0.031           -           1.195
npo-clock-opt optimization Phase 27 Iter  2         1.14      0.00        40       0.031           -           1.195
npo-clock-opt optimization Phase 27 Iter  3         1.14      0.00        40       0.031           -           1.195
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 27 Iter  4         1.14      0.00        40       0.031           -           1.196
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design (time 0s)
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 27 Iter  5         0.00      0.00        40       0.031           -           1.196
npo-clock-opt optimization Phase 27 Iter  6         0.00      0.00        40       0.031           -           1.196

npo-clock-opt optimization Phase 28 Iter  1         0.00      0.00        40       0.031           -           1.197
npo-clock-opt optimization Phase 28 Iter  2         0.00      0.00        40       0.031           -           1.197
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design (time 0s)
npo-clock-opt optimization Phase 28 Iter  3         0.00      0.00        40       0.031           -           1.197

npo-clock-opt optimization Phase 29 Iter  1         0.00      0.00        40       0.031           -           1.197
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
npo-clock-opt optimization Phase 29 Iter  2         0.00      0.00        40       0.031           -           1.199
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design (time 0s)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007884  Design MT = inf  Target = 0.055099 (6.989 nominal)  MaxRC = 0.035583
npo-clock-opt optimization Phase 29 Iter  3         0.00      0.00         8       0.031           -           1.201
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)

npo-clock-opt optimization Phase 30 Iter  1         0.00      0.00         5       0.031           -           1.202
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block cv32e40p_top are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 392 total shapes.
Layer M2: cached 0 shapes out of 1730 total shapes.
Layer M3: cached 0 shapes out of 6410 total shapes.
Layer M4: cached 0 shapes out of 2462 total shapes.
Cached 10556 vias out of 24544 total vias.

Legalizing Top Level Design cv32e40p_top ... 
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     50901.2        64727        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (2 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (3 sec)
Legalization complete (11 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  64727
number of references:               124
number of site rows:                376
number of locations attempted:   568664
number of locations failed:           8  (0.0%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     9         69         8 ( 11.6%)         37         0 (  0.0%)  SAEDRVT14_OA211_2

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     9         69         8 ( 11.6%)         37         0 (  0.0%)  SAEDRVT14_OA211_2

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       61735 (703817 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.030 um ( 0.05 row height)
rms weighted cell displacement:   0.030 um ( 0.05 row height)
max cell displacement:            1.307 um ( 2.18 row height)
avg cell displacement:            0.002 um ( 0.00 row height)
avg weighted cell displacement:   0.002 um ( 0.00 row height)
number of cells moved:              714
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: core_i/id_stage_i/register_file_i/PLACE_HFSINV_197_394 (SAEDRVT14_INV_S_2)
  Input location: (15.138,59)
  Legal location: (15.656,60.2)
  Displacement:   1.307 um ( 2.18 row height)
Cell: core_i/id_stage_i/register_file_i/U7812 (SAEDRVT14_INV_S_2)
  Input location: (70.638,38)
  Legal location: (70.342,39.2)
  Displacement:   1.236 um ( 2.06 row height)
Cell: core_i/id_stage_i/register_file_i/U7450 (SAEDRVT14_INV_S_2)
  Input location: (34.082,149.6)
  Legal location: (34.378,148.4)
  Displacement:   1.236 um ( 2.06 row height)
Cell: core_i/if_stage_i/CTS_copt_d_inst_67290 (SAEDRVT14_INV_S_2)
  Input location: (198.288,105.2)
  Legal location: (198.288,106.4)
  Displacement:   1.200 um ( 2.00 row height)
Cell: core_i/cs_registers_i/CTS_copt_d_inst_67282 (SAEDRVT14_INV_S_2)
  Input location: (165.358,51.2)
  Legal location: (165.358,52.4)
  Displacement:   1.200 um ( 2.00 row height)
Cell: core_i/CTS_ZBUF_inst_67364 (SAEDRVT14_DEL_R2V1_1)
  Input location: (188.298,200.6)
  Legal location: (187.484,201.2)
  Displacement:   1.011 um ( 1.69 row height)
Cell: core_i/cs_registers_i/PLACE_HFSBUF_11736_316 (SAEDRVT14_BUF_S_2)
  Input location: (135.018,32)
  Legal location: (135.98,32)
  Displacement:   0.962 um ( 1.60 row height)
Cell: core_i/id_stage_i/register_file_i/U7882 (SAEDRVT14_INV_S_4)
  Input location: (12.696,62)
  Legal location: (13.362,62.6)
  Displacement:   0.896 um ( 1.49 row height)
Cell: core_i/if_stage_i/CTS_ZBUF_inst_67389 (SAEDRVT14_DEL_R2V1_1)
  Input location: (55.542,11)
  Legal location: (54.95,10.4)
  Displacement:   0.843 um ( 1.40 row height)
Cell: core_i/if_stage_i/CTS_copt_d_inst_67288 (SAEDRVT14_INV_S_2)
  Input location: (198.288,105.2)
  Legal location: (198.88,105.8)
  Displacement:   0.843 um ( 1.40 row height)

Legalization succeeded.
Total Legalizer CPU: 21.358
----------------------------------------------------------------
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_CTS.design'. (TIM-125)
Information: Design cv32e40p_CTS has 64379 nets, 0 global routed, 109 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'cv32e40p_top'. (NEX-022)
Information: Design Average RC for design cv32e40p_CTS  (NEX-011)
Information: r = 2.591334 ohm/um, via_r = 0.650554 ohm/cut, c = 0.131646 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.179617 ohm/um, via_r = 1.038181 ohm/cut, c = 0.143675 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 64377, routed nets = 109, across physical hierarchy nets = 0, parasitics cached nets = 64377, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-clock-opt optimization Phase 31 Iter  1         0.00      0.00         7       0.031           -           1.213

npo-clock-opt optimization Phase 32 Iter  1         0.00      0.00         4       0.031           -           1.215
route_group -all_clock_nets
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDRVT14_OA2BB2_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_V1_6/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  327  Alloctr  328  Proc 2471 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.debug_compact_coef                               :        1                   
global.deterministic                                    :        off                 
global.global_route_topology_style                      :        0                   
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,235.63,235.60)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.03, min space = 0.03 pitch = 0.07
layer M2, dir Ver, min width = 0.03, min space = 0.03 pitch = 0.06
layer M3, dir Hor, min width = 0.03, min space = 0.03 pitch = 0.07
layer M4, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.07
layer M5, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2.00, min space = 2.00 pitch = 0.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used  330  Alloctr  332  Proc 2471 
Net statistics:
Total number of nets     = 64394
Number of nets to route  = 109
Number of single or zero port nets = 15
Number of nets with min-layer-mode soft = 111
Number of nets with min-layer-mode soft-cost-low = 2
Number of nets with min-layer-mode soft-cost-medium = 109
Number of nets with max-layer-mode soft = 2
Number of nets with max-layer-mode soft-cost-low = 2
97 nets are partially connected,
 of which 97 are detail routed and 0 are global routed.
14 nets are fully connected,
 of which 14 are detail routed and 0 are global routed.
12 nets have non-default rule clknet_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:03 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build All Nets] Stage (MB): Used   18  Alloctr   18  Proc    0 
[End of Build All Nets] Total (MB): Used  349  Alloctr  351  Proc 2471 
Average gCell capacity  2.44     on layer (1)    M1
Average gCell capacity  8.45     on layer (2)    M2
Average gCell capacity  7.95     on layer (3)    M3
Average gCell capacity  8.00     on layer (4)    M4
Average gCell capacity  4.80     on layer (5)    M5
Average gCell capacity  4.98     on layer (6)    M6
Average gCell capacity  4.85     on layer (7)    M7
Average gCell capacity  3.27     on layer (8)    M8
Average gCell capacity  3.15     on layer (9)    M9
Average gCell capacity  1.00     on layer (10)   MRDL
Average number of tracks per gCell 8.12  on layer (1)    M1
Average number of tracks per gCell 10.02         on layer (2)    M2
Average number of tracks per gCell 8.12  on layer (3)    M3
Average number of tracks per gCell 8.12  on layer (4)    M4
Average number of tracks per gCell 5.01  on layer (5)    M5
Average number of tracks per gCell 5.01  on layer (6)    M6
Average number of tracks per gCell 5.01  on layer (7)    M7
Average number of tracks per gCell 5.01  on layer (8)    M8
Average number of tracks per gCell 5.01  on layer (9)    M9
Average number of tracks per gCell 1.00  on layer (10)   MRDL
Number of gCells = 1536640
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:01 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion map] Stage (MB): Used   15  Alloctr   15  Proc    0 
[End of Build Congestion map] Total (MB): Used  365  Alloctr  366  Proc 2471 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:05 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Build Data] Stage (MB): Used   37  Alloctr   38  Proc    0 
[End of Build Data] Total (MB): Used  365  Alloctr  367  Proc 2471 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  365  Alloctr  367  Proc 2471 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  365  Alloctr  367  Proc 2471 
Initial. Routing result:
Initial. Both Dirs: Overflow =   151 Max = 2 GRCs =   229 (0.07%)
Initial. H routing: Overflow =   134 Max = 2 (GRCs = 60) GRCs =   197 (0.13%)
Initial. V routing: Overflow =    17 Max = 2 (GRCs =  3) GRCs =    32 (0.02%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    13 Max = 1 (GRCs = 27) GRCs =    27 (0.02%)
Initial. M3         Overflow =   134 Max = 2 (GRCs = 60) GRCs =   197 (0.13%)
Initial. M4         Overflow =     4 Max = 2 (GRCs =  3) GRCs =     4 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1235.57
Initial. Layer M1 wire length = 0.67
Initial. Layer M2 wire length = 67.82
Initial. Layer M3 wire length = 838.72
Initial. Layer M4 wire length = 326.81
Initial. Layer M5 wire length = 1.54
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 2771
Initial. Via VIA12SQ_C count = 2
Initial. Via VIA23SQ_C count = 1778
Initial. Via VIA34SQ_C count = 987
Initial. Via VIA45SQ count = 4
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  365  Alloctr  367  Proc 2471 
phase1. Routing result:
phase1. Both Dirs: Overflow =   151 Max = 2 GRCs =   229 (0.07%)
phase1. H routing: Overflow =   134 Max = 2 (GRCs = 60) GRCs =   197 (0.13%)
phase1. V routing: Overflow =    17 Max = 2 (GRCs =  3) GRCs =    32 (0.02%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    13 Max = 1 (GRCs = 27) GRCs =    27 (0.02%)
phase1. M3         Overflow =   134 Max = 2 (GRCs = 60) GRCs =   197 (0.13%)
phase1. M4         Overflow =     4 Max = 2 (GRCs =  3) GRCs =     4 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1235.57
phase1. Layer M1 wire length = 0.67
phase1. Layer M2 wire length = 67.82
phase1. Layer M3 wire length = 838.72
phase1. Layer M4 wire length = 326.81
phase1. Layer M5 wire length = 1.54
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 2771
phase1. Via VIA12SQ_C count = 2
phase1. Via VIA23SQ_C count = 1778
phase1. Via VIA34SQ_C count = 987
phase1. Via VIA45SQ count = 4
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:06 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Whole Chip Routing] Stage (MB): Used   37  Alloctr   38  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  365  Alloctr  367  Proc 2471 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  0.37 %
Peak    vertical track utilization   = 75.00 %
Average horizontal track utilization =  0.65 %
Peak    horizontal track utilization = 66.67 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -14  Alloctr  -14  Proc    0 
[GR: Done] Total (MB): Used  353  Alloctr  354  Proc 2471 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:07 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[GR: Done] Stage (MB): Used   25  Alloctr   26  Proc    0 
[GR: Done] Total (MB): Used  353  Alloctr  354  Proc 2471 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:07 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  327  Alloctr  329  Proc 2471 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used   11  Alloctr   10  Proc    0 
[Track Assign: Read routes] Total (MB): Used  334  Alloctr  335  Proc 2471 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 3465 of 5962


[Track Assign: Iteration 0] Elapsed real time: 0:00:03 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[Track Assign: Iteration 0] Stage (MB): Used   24  Alloctr   23  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  347  Alloctr  348  Proc 2471 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:06 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Iteration 1] Stage (MB): Used   24  Alloctr   23  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  347  Alloctr  348  Proc 2471 

Number of wires with overlap after iteration 1 = 2849 of 4573


Wire length and via report:
---------------------------
Number of M1 wires: 0             : 0
Number of M2 wires: 1131                 VIA12SQ_C: 0
Number of M3 wires: 2624                 VIA23SQ_C: 2320
Number of M4 wires: 813                  VIA34SQ_C: 1108
Number of M5 wires: 5            VIA45SQ: 10
Number of M6 wires: 0            VIA56SQ: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 4573              vias: 3438

Total M1 wire length: 0.0
Total M2 wire length: 152.8
Total M3 wire length: 1001.0
Total M4 wire length: 365.6
Total M5 wire length: 2.3
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 1521.7

Longest M1 wire length: 0.0
Longest M2 wire length: 1.0
Longest M3 wire length: 4.4
Longest M4 wire length: 4.0
Longest M5 wire length: 0.7
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:06 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Track Assign: Done] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Done] Total (MB): Used  327  Alloctr  329  Proc 2471 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used  339  Alloctr  341  Proc 2471 
Total number of nets = 64394, of which 0 are not extracted
Total number of open nets = 64268, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  1/1600 Partitions, Violations = 1
Routed  8/1600 Partitions, Violations = 18
Routed  16/1600 Partitions, Violations =        41
Routed  24/1600 Partitions, Violations =        69
Routed  32/1600 Partitions, Violations =        86
Routed  40/1600 Partitions, Violations =        99
Routed  48/1600 Partitions, Violations =        130
Routed  56/1600 Partitions, Violations =        156
Routed  64/1600 Partitions, Violations =        195
Routed  72/1600 Partitions, Violations =        221
Routed  80/1600 Partitions, Violations =        251
Routed  88/1600 Partitions, Violations =        299
Routed  96/1600 Partitions, Violations =        328
Routed  104/1600 Partitions, Violations =       356
Routed  112/1600 Partitions, Violations =       381
Routed  120/1600 Partitions, Violations =       397
Routed  128/1600 Partitions, Violations =       434
Routed  136/1600 Partitions, Violations =       457
Routed  144/1600 Partitions, Violations =       494
Routed  152/1600 Partitions, Violations =       519
Routed  160/1600 Partitions, Violations =       550
Routed  168/1600 Partitions, Violations =       583
Routed  176/1600 Partitions, Violations =       605
Routed  184/1600 Partitions, Violations =       626
Routed  192/1600 Partitions, Violations =       672
Routed  200/1600 Partitions, Violations =       702
Routed  208/1600 Partitions, Violations =       737
Routed  216/1600 Partitions, Violations =       765
Routed  224/1600 Partitions, Violations =       776
Routed  232/1600 Partitions, Violations =       796
Routed  240/1600 Partitions, Violations =       818
Routed  248/1600 Partitions, Violations =       830
Routed  256/1600 Partitions, Violations =       886
Routed  264/1600 Partitions, Violations =       909
Routed  272/1600 Partitions, Violations =       939
Routed  280/1600 Partitions, Violations =       968
Routed  288/1600 Partitions, Violations =       1002
Routed  296/1600 Partitions, Violations =       1044
Routed  304/1600 Partitions, Violations =       1074
Routed  312/1600 Partitions, Violations =       1141
Routed  320/1600 Partitions, Violations =       1170
Routed  328/1600 Partitions, Violations =       1201
Routed  336/1600 Partitions, Violations =       1213
Routed  344/1600 Partitions, Violations =       1239
Routed  352/1600 Partitions, Violations =       1266
Routed  360/1600 Partitions, Violations =       1308
Routed  368/1600 Partitions, Violations =       1358
Routed  376/1600 Partitions, Violations =       1399
Routed  384/1600 Partitions, Violations =       1418
Routed  392/1600 Partitions, Violations =       1438
Routed  400/1600 Partitions, Violations =       1474
Routed  408/1600 Partitions, Violations =       1492
Routed  416/1600 Partitions, Violations =       1535
Routed  424/1600 Partitions, Violations =       1539
Routed  432/1600 Partitions, Violations =       1576
Routed  440/1600 Partitions, Violations =       1595
Routed  448/1600 Partitions, Violations =       1614
Routed  456/1600 Partitions, Violations =       1643
Routed  464/1600 Partitions, Violations =       1666
Routed  472/1600 Partitions, Violations =       1704
Routed  480/1600 Partitions, Violations =       1720
Routed  488/1600 Partitions, Violations =       1744
Routed  496/1600 Partitions, Violations =       1785
Routed  504/1600 Partitions, Violations =       1811
Routed  512/1600 Partitions, Violations =       1836
Routed  520/1600 Partitions, Violations =       1860
Routed  528/1600 Partitions, Violations =       1887
Routed  536/1600 Partitions, Violations =       1926
Routed  544/1600 Partitions, Violations =       1936
Routed  552/1600 Partitions, Violations =       1947
Routed  560/1600 Partitions, Violations =       1973
Routed  568/1600 Partitions, Violations =       2030
Routed  576/1600 Partitions, Violations =       2054
Routed  584/1600 Partitions, Violations =       2064
Routed  592/1600 Partitions, Violations =       2078
Routed  600/1600 Partitions, Violations =       2103
Routed  608/1600 Partitions, Violations =       2127
Routed  616/1600 Partitions, Violations =       2130
Routed  624/1600 Partitions, Violations =       2148
Routed  632/1600 Partitions, Violations =       2177
Routed  640/1600 Partitions, Violations =       2232
Routed  648/1600 Partitions, Violations =       2238
Routed  656/1600 Partitions, Violations =       2254
Routed  664/1600 Partitions, Violations =       2269
Routed  672/1600 Partitions, Violations =       2286
Routed  680/1600 Partitions, Violations =       2317
Routed  688/1600 Partitions, Violations =       2317
Routed  696/1600 Partitions, Violations =       2332
Routed  704/1600 Partitions, Violations =       2336
Routed  712/1600 Partitions, Violations =       2384
Routed  720/1600 Partitions, Violations =       2400
Routed  728/1600 Partitions, Violations =       2426
Routed  736/1600 Partitions, Violations =       2447
Routed  744/1600 Partitions, Violations =       2461
Routed  752/1600 Partitions, Violations =       2489
Routed  760/1600 Partitions, Violations =       2496
Routed  768/1600 Partitions, Violations =       2507
Routed  776/1600 Partitions, Violations =       2517
Routed  784/1600 Partitions, Violations =       2530
Routed  792/1600 Partitions, Violations =       2566
Routed  800/1600 Partitions, Violations =       2579
Routed  808/1600 Partitions, Violations =       2604
Routed  821/1600 Partitions, Violations =       2613
Routed  824/1600 Partitions, Violations =       2626
Routed  832/1600 Partitions, Violations =       2665
Routed  840/1600 Partitions, Violations =       2678
Routed  852/1600 Partitions, Violations =       2707
Routed  860/1600 Partitions, Violations =       2709
Routed  864/1600 Partitions, Violations =       2724
Routed  872/1600 Partitions, Violations =       2744
Routed  880/1600 Partitions, Violations =       2777
Routed  891/1600 Partitions, Violations =       2788
Routed  898/1600 Partitions, Violations =       2788
Routed  904/1600 Partitions, Violations =       2813
Routed  912/1600 Partitions, Violations =       2845
Routed  920/1600 Partitions, Violations =       2892
Routed  929/1600 Partitions, Violations =       2893
Routed  936/1600 Partitions, Violations =       2893
Routed  944/1600 Partitions, Violations =       2922
Routed  952/1600 Partitions, Violations =       2934
Routed  971/1600 Partitions, Violations =       2948
Routed  972/1600 Partitions, Violations =       2950
Routed  976/1600 Partitions, Violations =       2959
Routed  984/1600 Partitions, Violations =       2981
Routed  992/1600 Partitions, Violations =       3010
Routed  1007/1600 Partitions, Violations =      3012
Routed  1008/1600 Partitions, Violations =      3018
Routed  1016/1600 Partitions, Violations =      3043
Routed  1024/1600 Partitions, Violations =      3044
Routed  1041/1600 Partitions, Violations =      3057
Routed  1042/1600 Partitions, Violations =      3061
Routed  1048/1600 Partitions, Violations =      3082
Routed  1056/1600 Partitions, Violations =      3083
Routed  1074/1600 Partitions, Violations =      3089
Routed  1075/1600 Partitions, Violations =      3094
Routed  1080/1600 Partitions, Violations =      3107
Routed  1089/1600 Partitions, Violations =      3116
Routed  1106/1600 Partitions, Violations =      3124
Routed  1107/1600 Partitions, Violations =      3128
Routed  1112/1600 Partitions, Violations =      3134
Routed  1121/1600 Partitions, Violations =      3134
Routed  1137/1600 Partitions, Violations =      3135
Routed  1138/1600 Partitions, Violations =      3137
Routed  1144/1600 Partitions, Violations =      3147
Routed  1152/1600 Partitions, Violations =      3147
Routed  1167/1600 Partitions, Violations =      3150
Routed  1168/1600 Partitions, Violations =      3153
Routed  1176/1600 Partitions, Violations =      3156
Routed  1184/1600 Partitions, Violations =      3156
Routed  1196/1600 Partitions, Violations =      3157
Routed  1200/1600 Partitions, Violations =      3161
Routed  1210/1600 Partitions, Violations =      3161
Routed  1224/1600 Partitions, Violations =      3164
Routed  1225/1600 Partitions, Violations =      3167
Routed  1232/1600 Partitions, Violations =      3167
Routed  1240/1600 Partitions, Violations =      3167
Routed  1251/1600 Partitions, Violations =      3177
Routed  1258/1600 Partitions, Violations =      3180
Routed  1264/1600 Partitions, Violations =      3180
Routed  1277/1600 Partitions, Violations =      3187
Routed  1284/1600 Partitions, Violations =      3190
Routed  1288/1600 Partitions, Violations =      3190
Routed  1302/1600 Partitions, Violations =      3193
Routed  1309/1600 Partitions, Violations =      3193
Routed  1312/1600 Partitions, Violations =      3193
Routed  1325/1600 Partitions, Violations =      3193
Routed  1333/1600 Partitions, Violations =      3194
Routed  1336/1600 Partitions, Violations =      3202
Routed  1348/1600 Partitions, Violations =      3204
Routed  1356/1600 Partitions, Violations =      3204
Routed  1360/1600 Partitions, Violations =      3223
Routed  1378/1600 Partitions, Violations =      3235
Routed  1379/1600 Partitions, Violations =      3246
Routed  1384/1600 Partitions, Violations =      3276
Routed  1396/1600 Partitions, Violations =      3276
Routed  1400/1600 Partitions, Violations =      3272
Routed  1415/1600 Partitions, Violations =      3284
Routed  1416/1600 Partitions, Violations =      3284
Routed  1424/1600 Partitions, Violations =      3288
Routed  1432/1600 Partitions, Violations =      3288
Routed  1440/1600 Partitions, Violations =      3294
Routed  1449/1600 Partitions, Violations =      3294
Routed  1456/1600 Partitions, Violations =      3314
Routed  1466/1600 Partitions, Violations =      3315
Routed  1472/1600 Partitions, Violations =      3324
Routed  1482/1600 Partitions, Violations =      3334
Routed  1488/1600 Partitions, Violations =      3356
Routed  1497/1600 Partitions, Violations =      3367
Routed  1504/1600 Partitions, Violations =      3401
Routed  1512/1600 Partitions, Violations =      3410
Routed  1523/1600 Partitions, Violations =      3414
Routed  1528/1600 Partitions, Violations =      3415
Routed  1536/1600 Partitions, Violations =      3417
Routed  1546/1600 Partitions, Violations =      3420
Routed  1557/1600 Partitions, Violations =      3420

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3420
        Diff net spacing : 308
        End of line enclosure : 176
        Less than minimum area : 27
        Less than minimum width : 3
        Off-grid : 62
        Same net spacing : 11
        Same net via-cut spacing : 96
        Short : 2640
        Internal-only types : 97

[Iter 0] Elapsed real time: 0:02:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:02:00 total=0:02:00
[Iter 0] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 0] Total (MB): Used  348  Alloctr  350  Proc 2471 

End DR iteration 0 with 1600 parts

Start DR iteration 1: non-uniform partition
Routed  1/1287 Partitions, Violations = 3408
Routed  6/1287 Partitions, Violations = 3393
Routed  12/1287 Partitions, Violations =        3382
Routed  18/1287 Partitions, Violations =        3363
Routed  24/1287 Partitions, Violations =        3352
Routed  30/1287 Partitions, Violations =        3341
Routed  36/1287 Partitions, Violations =        3336
Routed  42/1287 Partitions, Violations =        3318
Routed  48/1287 Partitions, Violations =        3300
Routed  54/1287 Partitions, Violations =        3286
Routed  60/1287 Partitions, Violations =        3288
Routed  66/1287 Partitions, Violations =        3280
Routed  72/1287 Partitions, Violations =        3272
Routed  78/1287 Partitions, Violations =        3265
Routed  84/1287 Partitions, Violations =        3271
Routed  90/1287 Partitions, Violations =        3246
Routed  96/1287 Partitions, Violations =        3228
Routed  102/1287 Partitions, Violations =       3219
Routed  108/1287 Partitions, Violations =       3206
Routed  114/1287 Partitions, Violations =       3196
Routed  120/1287 Partitions, Violations =       3184
Routed  126/1287 Partitions, Violations =       3173
Routed  132/1287 Partitions, Violations =       3154
Routed  138/1287 Partitions, Violations =       3148
Routed  144/1287 Partitions, Violations =       3144
Routed  150/1287 Partitions, Violations =       3137
Routed  156/1287 Partitions, Violations =       3129
Routed  162/1287 Partitions, Violations =       3111
Routed  168/1287 Partitions, Violations =       3085
Routed  174/1287 Partitions, Violations =       3074
Routed  180/1287 Partitions, Violations =       3056
Routed  186/1287 Partitions, Violations =       3051
Routed  192/1287 Partitions, Violations =       3043
Routed  198/1287 Partitions, Violations =       3032
Routed  204/1287 Partitions, Violations =       3025
Routed  210/1287 Partitions, Violations =       3017
Routed  216/1287 Partitions, Violations =       3010
Routed  222/1287 Partitions, Violations =       3000
Routed  228/1287 Partitions, Violations =       2997
Routed  234/1287 Partitions, Violations =       2989
Routed  240/1287 Partitions, Violations =       2985
Routed  246/1287 Partitions, Violations =       2978
Routed  252/1287 Partitions, Violations =       2971
Routed  258/1287 Partitions, Violations =       2962
Routed  264/1287 Partitions, Violations =       2959
Routed  270/1287 Partitions, Violations =       2947
Routed  276/1287 Partitions, Violations =       2942
Routed  282/1287 Partitions, Violations =       2938
Routed  288/1287 Partitions, Violations =       2933
Routed  294/1287 Partitions, Violations =       2925
Routed  300/1287 Partitions, Violations =       2916
Routed  306/1287 Partitions, Violations =       2911
Routed  312/1287 Partitions, Violations =       2907
Routed  318/1287 Partitions, Violations =       2900
Routed  324/1287 Partitions, Violations =       2891
Routed  330/1287 Partitions, Violations =       2883
Routed  336/1287 Partitions, Violations =       2875
Routed  342/1287 Partitions, Violations =       2869
Routed  348/1287 Partitions, Violations =       2876
Routed  354/1287 Partitions, Violations =       2878
Routed  360/1287 Partitions, Violations =       2878
Routed  366/1287 Partitions, Violations =       2865
Routed  372/1287 Partitions, Violations =       2865
Routed  378/1287 Partitions, Violations =       2865
Routed  384/1287 Partitions, Violations =       2864
Routed  390/1287 Partitions, Violations =       2864
Routed  396/1287 Partitions, Violations =       2864
Routed  402/1287 Partitions, Violations =       2864
Routed  408/1287 Partitions, Violations =       2873
Routed  414/1287 Partitions, Violations =       2873
Routed  420/1287 Partitions, Violations =       2871
Routed  426/1287 Partitions, Violations =       2879
Routed  432/1287 Partitions, Violations =       2876
Routed  438/1287 Partitions, Violations =       2883
Routed  444/1287 Partitions, Violations =       2881
Routed  450/1287 Partitions, Violations =       2884
Routed  456/1287 Partitions, Violations =       2892
Routed  462/1287 Partitions, Violations =       2894
Routed  468/1287 Partitions, Violations =       2901
Routed  474/1287 Partitions, Violations =       2900
Routed  480/1287 Partitions, Violations =       2901
Routed  486/1287 Partitions, Violations =       2920
Routed  492/1287 Partitions, Violations =       2920
Routed  498/1287 Partitions, Violations =       2930
Routed  504/1287 Partitions, Violations =       2935
Routed  510/1287 Partitions, Violations =       2920
Routed  516/1287 Partitions, Violations =       2923
Routed  522/1287 Partitions, Violations =       2927
Routed  528/1287 Partitions, Violations =       2927
Routed  534/1287 Partitions, Violations =       2931
Routed  540/1287 Partitions, Violations =       2934
Routed  546/1287 Partitions, Violations =       2936
Routed  552/1287 Partitions, Violations =       2936
Routed  558/1287 Partitions, Violations =       2936
Routed  564/1287 Partitions, Violations =       2936
Routed  570/1287 Partitions, Violations =       2944
Routed  576/1287 Partitions, Violations =       2944
Routed  582/1287 Partitions, Violations =       2948
Routed  588/1287 Partitions, Violations =       2948
Routed  594/1287 Partitions, Violations =       2950
Routed  600/1287 Partitions, Violations =       2952
Routed  606/1287 Partitions, Violations =       2951
Routed  612/1287 Partitions, Violations =       2954
Routed  618/1287 Partitions, Violations =       2953
Routed  624/1287 Partitions, Violations =       2951
Routed  630/1287 Partitions, Violations =       2951
Routed  636/1287 Partitions, Violations =       2954
Routed  642/1287 Partitions, Violations =       2953
Routed  648/1287 Partitions, Violations =       2962
Routed  654/1287 Partitions, Violations =       2959
Routed  660/1287 Partitions, Violations =       2959
Routed  666/1287 Partitions, Violations =       2960
Routed  672/1287 Partitions, Violations =       2960
Routed  678/1287 Partitions, Violations =       2960
Routed  684/1287 Partitions, Violations =       2960
Routed  690/1287 Partitions, Violations =       2963
Routed  696/1287 Partitions, Violations =       2964
Routed  702/1287 Partitions, Violations =       2964
Routed  708/1287 Partitions, Violations =       2965
Routed  714/1287 Partitions, Violations =       2969
Routed  720/1287 Partitions, Violations =       2971
Routed  726/1287 Partitions, Violations =       2967
Routed  732/1287 Partitions, Violations =       2967
Routed  738/1287 Partitions, Violations =       2969
Routed  744/1287 Partitions, Violations =       2969
Routed  750/1287 Partitions, Violations =       2969
Routed  756/1287 Partitions, Violations =       2964
Routed  762/1287 Partitions, Violations =       2965
Routed  768/1287 Partitions, Violations =       2969
Routed  774/1287 Partitions, Violations =       2976
Routed  780/1287 Partitions, Violations =       2980
Routed  786/1287 Partitions, Violations =       2979
Routed  792/1287 Partitions, Violations =       2979
Routed  798/1287 Partitions, Violations =       2979
Routed  804/1287 Partitions, Violations =       2982
Routed  810/1287 Partitions, Violations =       2982
Routed  816/1287 Partitions, Violations =       2982
Routed  822/1287 Partitions, Violations =       2981
Routed  828/1287 Partitions, Violations =       2995
Routed  834/1287 Partitions, Violations =       2995
Routed  840/1287 Partitions, Violations =       2985
Routed  846/1287 Partitions, Violations =       2986
Routed  852/1287 Partitions, Violations =       2989
Routed  858/1287 Partitions, Violations =       2987
Routed  864/1287 Partitions, Violations =       2990
Routed  870/1287 Partitions, Violations =       2995
Routed  876/1287 Partitions, Violations =       2983
Routed  882/1287 Partitions, Violations =       2985
Routed  888/1287 Partitions, Violations =       2987
Routed  894/1287 Partitions, Violations =       2990
Routed  900/1287 Partitions, Violations =       2997
Routed  906/1287 Partitions, Violations =       2999
Routed  912/1287 Partitions, Violations =       2999
Routed  918/1287 Partitions, Violations =       2999
Routed  924/1287 Partitions, Violations =       2999
Routed  930/1287 Partitions, Violations =       2998
Routed  936/1287 Partitions, Violations =       3004
Routed  942/1287 Partitions, Violations =       3002
Routed  948/1287 Partitions, Violations =       3006
Routed  954/1287 Partitions, Violations =       3005
Routed  960/1287 Partitions, Violations =       3005
Routed  966/1287 Partitions, Violations =       3004
Routed  972/1287 Partitions, Violations =       3006
Routed  978/1287 Partitions, Violations =       3012
Routed  984/1287 Partitions, Violations =       3012
Routed  990/1287 Partitions, Violations =       3018
Routed  996/1287 Partitions, Violations =       3018
Routed  1002/1287 Partitions, Violations =      3033
Routed  1008/1287 Partitions, Violations =      3026
Routed  1014/1287 Partitions, Violations =      3026
Routed  1020/1287 Partitions, Violations =      3026
Routed  1026/1287 Partitions, Violations =      3035
Routed  1032/1287 Partitions, Violations =      3038
Routed  1038/1287 Partitions, Violations =      3040
Routed  1044/1287 Partitions, Violations =      3045
Routed  1050/1287 Partitions, Violations =      3045
Routed  1056/1287 Partitions, Violations =      3048
Routed  1062/1287 Partitions, Violations =      3054
Routed  1068/1287 Partitions, Violations =      3061
Routed  1074/1287 Partitions, Violations =      3061
Routed  1080/1287 Partitions, Violations =      3061
Routed  1086/1287 Partitions, Violations =      3066
Routed  1092/1287 Partitions, Violations =      3066
Routed  1098/1287 Partitions, Violations =      3066
Routed  1104/1287 Partitions, Violations =      3065
Routed  1110/1287 Partitions, Violations =      3082
Routed  1116/1287 Partitions, Violations =      3084
Routed  1122/1287 Partitions, Violations =      3084
Routed  1128/1287 Partitions, Violations =      3078
Routed  1134/1287 Partitions, Violations =      3078
Routed  1140/1287 Partitions, Violations =      3081
Routed  1146/1287 Partitions, Violations =      3086
Routed  1152/1287 Partitions, Violations =      3088
Routed  1158/1287 Partitions, Violations =      3093
Routed  1164/1287 Partitions, Violations =      3095
Routed  1170/1287 Partitions, Violations =      3111
Routed  1176/1287 Partitions, Violations =      3117
Routed  1182/1287 Partitions, Violations =      3108
Routed  1188/1287 Partitions, Violations =      3115
Routed  1194/1287 Partitions, Violations =      3120
Routed  1200/1287 Partitions, Violations =      3115
Routed  1206/1287 Partitions, Violations =      3120
Routed  1212/1287 Partitions, Violations =      3120
Routed  1218/1287 Partitions, Violations =      3122
Routed  1224/1287 Partitions, Violations =      3128
Routed  1230/1287 Partitions, Violations =      3127
Routed  1236/1287 Partitions, Violations =      3132
Routed  1242/1287 Partitions, Violations =      3139
Routed  1248/1287 Partitions, Violations =      3155
Routed  1254/1287 Partitions, Violations =      3152
Routed  1260/1287 Partitions, Violations =      3150
Routed  1266/1287 Partitions, Violations =      3150
Routed  1272/1287 Partitions, Violations =      3144
Routed  1278/1287 Partitions, Violations =      3141
Routed  1284/1287 Partitions, Violations =      3147

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3152
        Diff net spacing : 230
        End of line enclosure : 118
        Less than minimum area : 15
        Less than minimum width : 6
        Off-grid : 60
        Same net spacing : 13
        Same net via-cut spacing : 60
        Short : 2492
        Internal-only types : 158

[Iter 1] Elapsed real time: 0:03:57 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:03:55 total=0:03:56
[Iter 1] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 1] Total (MB): Used  348  Alloctr  350  Proc 2471 

End DR iteration 1 with 1287 parts

Start DR iteration 2: non-uniform partition
Routed  1/1005 Partitions, Violations = 3146
Routed  5/1005 Partitions, Violations = 3135
Routed  10/1005 Partitions, Violations =        3105
Routed  15/1005 Partitions, Violations =        3092
Routed  20/1005 Partitions, Violations =        3073
Routed  25/1005 Partitions, Violations =        3065
Routed  30/1005 Partitions, Violations =        3056
Routed  35/1005 Partitions, Violations =        3039
Routed  40/1005 Partitions, Violations =        3032
Routed  45/1005 Partitions, Violations =        3024
Routed  50/1005 Partitions, Violations =        3010
Routed  55/1005 Partitions, Violations =        2992
Routed  60/1005 Partitions, Violations =        2972
Routed  65/1005 Partitions, Violations =        2970
Routed  70/1005 Partitions, Violations =        2963
Routed  75/1005 Partitions, Violations =        2955
Routed  80/1005 Partitions, Violations =        2940
Routed  85/1005 Partitions, Violations =        2938
Routed  90/1005 Partitions, Violations =        2929
Routed  95/1005 Partitions, Violations =        2919
Routed  100/1005 Partitions, Violations =       2906
Routed  105/1005 Partitions, Violations =       2896
Routed  110/1005 Partitions, Violations =       2884
Routed  115/1005 Partitions, Violations =       2860
Routed  120/1005 Partitions, Violations =       2848
Routed  125/1005 Partitions, Violations =       2851
Routed  130/1005 Partitions, Violations =       2843
Routed  135/1005 Partitions, Violations =       2834
Routed  140/1005 Partitions, Violations =       2831
Routed  145/1005 Partitions, Violations =       2845
Routed  150/1005 Partitions, Violations =       2834
Routed  155/1005 Partitions, Violations =       2828
Routed  160/1005 Partitions, Violations =       2822
Routed  165/1005 Partitions, Violations =       2808
Routed  170/1005 Partitions, Violations =       2798
Routed  175/1005 Partitions, Violations =       2796
Routed  180/1005 Partitions, Violations =       2800
Routed  185/1005 Partitions, Violations =       2793
Routed  190/1005 Partitions, Violations =       2809
Routed  195/1005 Partitions, Violations =       2811
Routed  200/1005 Partitions, Violations =       2803
Routed  205/1005 Partitions, Violations =       2800
Routed  210/1005 Partitions, Violations =       2793
Routed  215/1005 Partitions, Violations =       2778
Routed  220/1005 Partitions, Violations =       2774
Routed  225/1005 Partitions, Violations =       2772
Routed  230/1005 Partitions, Violations =       2766
Routed  235/1005 Partitions, Violations =       2752
Routed  240/1005 Partitions, Violations =       2751
Routed  245/1005 Partitions, Violations =       2754
Routed  250/1005 Partitions, Violations =       2757
Routed  255/1005 Partitions, Violations =       2757
Routed  260/1005 Partitions, Violations =       2758
Routed  265/1005 Partitions, Violations =       2758
Routed  270/1005 Partitions, Violations =       2764
Routed  275/1005 Partitions, Violations =       2764
Routed  280/1005 Partitions, Violations =       2761
Routed  285/1005 Partitions, Violations =       2768
Routed  290/1005 Partitions, Violations =       2772
Routed  295/1005 Partitions, Violations =       2774
Routed  300/1005 Partitions, Violations =       2775
Routed  305/1005 Partitions, Violations =       2775
Routed  310/1005 Partitions, Violations =       2778
Routed  315/1005 Partitions, Violations =       2777
Routed  320/1005 Partitions, Violations =       2776
Routed  325/1005 Partitions, Violations =       2779
Routed  330/1005 Partitions, Violations =       2778
Routed  335/1005 Partitions, Violations =       2778
Routed  340/1005 Partitions, Violations =       2781
Routed  345/1005 Partitions, Violations =       2783
Routed  350/1005 Partitions, Violations =       2786
Routed  355/1005 Partitions, Violations =       2784
Routed  360/1005 Partitions, Violations =       2787
Routed  365/1005 Partitions, Violations =       2786
Routed  370/1005 Partitions, Violations =       2786
Routed  375/1005 Partitions, Violations =       2786
Routed  380/1005 Partitions, Violations =       2792
Routed  385/1005 Partitions, Violations =       2792
Routed  390/1005 Partitions, Violations =       2794
Routed  395/1005 Partitions, Violations =       2794
Routed  400/1005 Partitions, Violations =       2793
Routed  405/1005 Partitions, Violations =       2798
Routed  410/1005 Partitions, Violations =       2798
Routed  415/1005 Partitions, Violations =       2799
Routed  420/1005 Partitions, Violations =       2805
Routed  425/1005 Partitions, Violations =       2805
Routed  430/1005 Partitions, Violations =       2805
Routed  435/1005 Partitions, Violations =       2806
Routed  440/1005 Partitions, Violations =       2807
Routed  445/1005 Partitions, Violations =       2813
Routed  450/1005 Partitions, Violations =       2813
Routed  455/1005 Partitions, Violations =       2817
Routed  460/1005 Partitions, Violations =       2817
Routed  465/1005 Partitions, Violations =       2817
Routed  470/1005 Partitions, Violations =       2823
Routed  475/1005 Partitions, Violations =       2829
Routed  480/1005 Partitions, Violations =       2826
Routed  485/1005 Partitions, Violations =       2831
Routed  490/1005 Partitions, Violations =       2832
Routed  495/1005 Partitions, Violations =       2829
Routed  500/1005 Partitions, Violations =       2829
Routed  505/1005 Partitions, Violations =       2829
Routed  510/1005 Partitions, Violations =       2833
Routed  515/1005 Partitions, Violations =       2834
Routed  520/1005 Partitions, Violations =       2832
Routed  525/1005 Partitions, Violations =       2832
Routed  530/1005 Partitions, Violations =       2836
Routed  535/1005 Partitions, Violations =       2831
Routed  540/1005 Partitions, Violations =       2834
Routed  545/1005 Partitions, Violations =       2835
Routed  550/1005 Partitions, Violations =       2840
Routed  555/1005 Partitions, Violations =       2840
Routed  560/1005 Partitions, Violations =       2843
Routed  565/1005 Partitions, Violations =       2849
Routed  570/1005 Partitions, Violations =       2849
Routed  575/1005 Partitions, Violations =       2849
Routed  580/1005 Partitions, Violations =       2849
Routed  585/1005 Partitions, Violations =       2848
Routed  590/1005 Partitions, Violations =       2846
Routed  595/1005 Partitions, Violations =       2848
Routed  600/1005 Partitions, Violations =       2848
Routed  605/1005 Partitions, Violations =       2849
Routed  610/1005 Partitions, Violations =       2850
Routed  615/1005 Partitions, Violations =       2856
Routed  620/1005 Partitions, Violations =       2857
Routed  625/1005 Partitions, Violations =       2856
Routed  630/1005 Partitions, Violations =       2858
Routed  635/1005 Partitions, Violations =       2855
Routed  640/1005 Partitions, Violations =       2855
Routed  645/1005 Partitions, Violations =       2855
Routed  650/1005 Partitions, Violations =       2851
Routed  655/1005 Partitions, Violations =       2853
Routed  660/1005 Partitions, Violations =       2858
Routed  665/1005 Partitions, Violations =       2859
Routed  670/1005 Partitions, Violations =       2857
Routed  675/1005 Partitions, Violations =       2859
Routed  680/1005 Partitions, Violations =       2864
Routed  685/1005 Partitions, Violations =       2867
Routed  690/1005 Partitions, Violations =       2869
Routed  695/1005 Partitions, Violations =       2870
Routed  700/1005 Partitions, Violations =       2870
Routed  705/1005 Partitions, Violations =       2870
Routed  710/1005 Partitions, Violations =       2870
Routed  715/1005 Partitions, Violations =       2870
Routed  720/1005 Partitions, Violations =       2872
Routed  725/1005 Partitions, Violations =       2872
Routed  730/1005 Partitions, Violations =       2873
Routed  735/1005 Partitions, Violations =       2869
Routed  740/1005 Partitions, Violations =       2863
Routed  745/1005 Partitions, Violations =       2864
Routed  750/1005 Partitions, Violations =       2864
Routed  755/1005 Partitions, Violations =       2865
Routed  760/1005 Partitions, Violations =       2865
Routed  765/1005 Partitions, Violations =       2867
Routed  770/1005 Partitions, Violations =       2873
Routed  775/1005 Partitions, Violations =       2873
Routed  780/1005 Partitions, Violations =       2870
Routed  785/1005 Partitions, Violations =       2873
Routed  790/1005 Partitions, Violations =       2873
Routed  795/1005 Partitions, Violations =       2867
Routed  800/1005 Partitions, Violations =       2867
Routed  805/1005 Partitions, Violations =       2862
Routed  810/1005 Partitions, Violations =       2861
Routed  815/1005 Partitions, Violations =       2876
Routed  820/1005 Partitions, Violations =       2884
Routed  825/1005 Partitions, Violations =       2882
Routed  830/1005 Partitions, Violations =       2873
Routed  835/1005 Partitions, Violations =       2876
Routed  840/1005 Partitions, Violations =       2879
Routed  845/1005 Partitions, Violations =       2874
Routed  850/1005 Partitions, Violations =       2878
Routed  855/1005 Partitions, Violations =       2892
Routed  860/1005 Partitions, Violations =       2889
Routed  865/1005 Partitions, Violations =       2891
Routed  870/1005 Partitions, Violations =       2881
Routed  875/1005 Partitions, Violations =       2884
Routed  880/1005 Partitions, Violations =       2884
Routed  885/1005 Partitions, Violations =       2883
Routed  890/1005 Partitions, Violations =       2879
Routed  895/1005 Partitions, Violations =       2881
Routed  900/1005 Partitions, Violations =       2881
Routed  905/1005 Partitions, Violations =       2881
Routed  910/1005 Partitions, Violations =       2886
Routed  915/1005 Partitions, Violations =       2886
Routed  920/1005 Partitions, Violations =       2898
Routed  925/1005 Partitions, Violations =       2906
Routed  930/1005 Partitions, Violations =       2895
Routed  935/1005 Partitions, Violations =       2895
Routed  940/1005 Partitions, Violations =       2897
Routed  945/1005 Partitions, Violations =       2899
Routed  950/1005 Partitions, Violations =       2902
Routed  955/1005 Partitions, Violations =       2909
Routed  960/1005 Partitions, Violations =       2909
Routed  965/1005 Partitions, Violations =       2915
Routed  970/1005 Partitions, Violations =       2916
Routed  975/1005 Partitions, Violations =       2909
Routed  980/1005 Partitions, Violations =       2913
Routed  985/1005 Partitions, Violations =       2908
Routed  990/1005 Partitions, Violations =       2910
Routed  995/1005 Partitions, Violations =       2910
Routed  1000/1005 Partitions, Violations =      2906
Routed  1005/1005 Partitions, Violations =      2911

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2911
        Diff net spacing : 167
        End of line enclosure : 103
        Less than minimum area : 18
        Less than minimum width : 2
        Off-grid : 54
        Same net spacing : 8
        Same net via-cut spacing : 31
        Short : 2462
        Internal-only types : 66

[Iter 2] Elapsed real time: 0:06:44 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:06:42 total=0:06:43
[Iter 2] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 2] Total (MB): Used  348  Alloctr  350  Proc 2471 

End DR iteration 2 with 1005 parts

Start DR iteration 3: non-uniform partition
Routed  1/926 Partitions, Violations =  2908
Routed  4/926 Partitions, Violations =  2905
Routed  8/926 Partitions, Violations =  2908
Routed  12/926 Partitions, Violations = 2915
Routed  16/926 Partitions, Violations = 2897
Routed  20/926 Partitions, Violations = 2880
Routed  24/926 Partitions, Violations = 2875
Routed  28/926 Partitions, Violations = 2866
Routed  32/926 Partitions, Violations = 2856
Routed  36/926 Partitions, Violations = 2853
Routed  40/926 Partitions, Violations = 2845
Routed  44/926 Partitions, Violations = 2853
Routed  48/926 Partitions, Violations = 2853
Routed  52/926 Partitions, Violations = 2843
Routed  56/926 Partitions, Violations = 2839
Routed  60/926 Partitions, Violations = 2833
Routed  64/926 Partitions, Violations = 2823
Routed  68/926 Partitions, Violations = 2812
Routed  72/926 Partitions, Violations = 2802
Routed  76/926 Partitions, Violations = 2791
Routed  80/926 Partitions, Violations = 2788
Routed  84/926 Partitions, Violations = 2784
Routed  88/926 Partitions, Violations = 2776
Routed  92/926 Partitions, Violations = 2773
Routed  96/926 Partitions, Violations = 2767
Routed  100/926 Partitions, Violations =        2761
Routed  104/926 Partitions, Violations =        2754
Routed  108/926 Partitions, Violations =        2748
Routed  112/926 Partitions, Violations =        2739
Routed  116/926 Partitions, Violations =        2737
Routed  120/926 Partitions, Violations =        2736
Routed  124/926 Partitions, Violations =        2736
Routed  128/926 Partitions, Violations =        2736
Routed  132/926 Partitions, Violations =        2735
Routed  136/926 Partitions, Violations =        2738
Routed  140/926 Partitions, Violations =        2735
Routed  144/926 Partitions, Violations =        2737
Routed  148/926 Partitions, Violations =        2735
Routed  152/926 Partitions, Violations =        2739
Routed  156/926 Partitions, Violations =        2750
Routed  160/926 Partitions, Violations =        2750
Routed  164/926 Partitions, Violations =        2744
Routed  168/926 Partitions, Violations =        2740
Routed  172/926 Partitions, Violations =        2738
Routed  176/926 Partitions, Violations =        2731
Routed  180/926 Partitions, Violations =        2734
Routed  184/926 Partitions, Violations =        2739
Routed  188/926 Partitions, Violations =        2736
Routed  192/926 Partitions, Violations =        2732
Routed  196/926 Partitions, Violations =        2737
Routed  200/926 Partitions, Violations =        2744
Routed  204/926 Partitions, Violations =        2732
Routed  208/926 Partitions, Violations =        2738
Routed  212/926 Partitions, Violations =        2730
Routed  216/926 Partitions, Violations =        2728
Routed  220/926 Partitions, Violations =        2721
Routed  224/926 Partitions, Violations =        2722
Routed  228/926 Partitions, Violations =        2730
Routed  232/926 Partitions, Violations =        2733
Routed  236/926 Partitions, Violations =        2733
Routed  240/926 Partitions, Violations =        2733
Routed  244/926 Partitions, Violations =        2735
Routed  248/926 Partitions, Violations =        2733
Routed  252/926 Partitions, Violations =        2734
Routed  256/926 Partitions, Violations =        2734
Routed  260/926 Partitions, Violations =        2737
Routed  264/926 Partitions, Violations =        2737
Routed  268/926 Partitions, Violations =        2735
Routed  272/926 Partitions, Violations =        2741
Routed  276/926 Partitions, Violations =        2744
Routed  280/926 Partitions, Violations =        2744
Routed  284/926 Partitions, Violations =        2749
Routed  288/926 Partitions, Violations =        2755
Routed  292/926 Partitions, Violations =        2755
Routed  296/926 Partitions, Violations =        2754
Routed  300/926 Partitions, Violations =        2758
Routed  304/926 Partitions, Violations =        2755
Routed  308/926 Partitions, Violations =        2756
Routed  312/926 Partitions, Violations =        2756
Routed  316/926 Partitions, Violations =        2756
Routed  320/926 Partitions, Violations =        2758
Routed  324/926 Partitions, Violations =        2764
Routed  328/926 Partitions, Violations =        2769
Routed  332/926 Partitions, Violations =        2771
Routed  336/926 Partitions, Violations =        2771
Routed  340/926 Partitions, Violations =        2772
Routed  344/926 Partitions, Violations =        2775
Routed  348/926 Partitions, Violations =        2775
Routed  352/926 Partitions, Violations =        2778
Routed  356/926 Partitions, Violations =        2768
Routed  360/926 Partitions, Violations =        2771
Routed  364/926 Partitions, Violations =        2771
Routed  368/926 Partitions, Violations =        2768
Routed  372/926 Partitions, Violations =        2773
Routed  376/926 Partitions, Violations =        2773
Routed  380/926 Partitions, Violations =        2775
Routed  384/926 Partitions, Violations =        2777
Routed  388/926 Partitions, Violations =        2780
Routed  392/926 Partitions, Violations =        2787
Routed  396/926 Partitions, Violations =        2787
Routed  400/926 Partitions, Violations =        2787
Routed  404/926 Partitions, Violations =        2788
Routed  408/926 Partitions, Violations =        2772
Routed  412/926 Partitions, Violations =        2772
Routed  416/926 Partitions, Violations =        2771
Routed  420/926 Partitions, Violations =        2771
Routed  424/926 Partitions, Violations =        2765
Routed  428/926 Partitions, Violations =        2764
Routed  432/926 Partitions, Violations =        2764
Routed  436/926 Partitions, Violations =        2764
Routed  440/926 Partitions, Violations =        2766
Routed  444/926 Partitions, Violations =        2769
Routed  448/926 Partitions, Violations =        2768
Routed  452/926 Partitions, Violations =        2768
Routed  456/926 Partitions, Violations =        2768
Routed  460/926 Partitions, Violations =        2768
Routed  464/926 Partitions, Violations =        2771
Routed  468/926 Partitions, Violations =        2774
Routed  472/926 Partitions, Violations =        2774
Routed  476/926 Partitions, Violations =        2774
Routed  480/926 Partitions, Violations =        2781
Routed  484/926 Partitions, Violations =        2783
Routed  488/926 Partitions, Violations =        2785
Routed  492/926 Partitions, Violations =        2787
Routed  496/926 Partitions, Violations =        2787
Routed  500/926 Partitions, Violations =        2787
Routed  504/926 Partitions, Violations =        2787
Routed  508/926 Partitions, Violations =        2787
Routed  512/926 Partitions, Violations =        2784
Routed  516/926 Partitions, Violations =        2784
Routed  520/926 Partitions, Violations =        2786
Routed  524/926 Partitions, Violations =        2791
Routed  528/926 Partitions, Violations =        2791
Routed  532/926 Partitions, Violations =        2793
Routed  536/926 Partitions, Violations =        2793
Routed  540/926 Partitions, Violations =        2795
Routed  544/926 Partitions, Violations =        2794
Routed  548/926 Partitions, Violations =        2799
Routed  552/926 Partitions, Violations =        2799
Routed  556/926 Partitions, Violations =        2800
Routed  560/926 Partitions, Violations =        2803
Routed  564/926 Partitions, Violations =        2803
Routed  568/926 Partitions, Violations =        2803
Routed  572/926 Partitions, Violations =        2803
Routed  576/926 Partitions, Violations =        2806
Routed  580/926 Partitions, Violations =        2809
Routed  584/926 Partitions, Violations =        2811
Routed  588/926 Partitions, Violations =        2814
Routed  592/926 Partitions, Violations =        2814
Routed  596/926 Partitions, Violations =        2814
Routed  600/926 Partitions, Violations =        2814
Routed  604/926 Partitions, Violations =        2817
Routed  608/926 Partitions, Violations =        2817
Routed  612/926 Partitions, Violations =        2826
Routed  616/926 Partitions, Violations =        2832
Routed  620/926 Partitions, Violations =        2829
Routed  624/926 Partitions, Violations =        2831
Routed  628/926 Partitions, Violations =        2831
Routed  632/926 Partitions, Violations =        2836
Routed  636/926 Partitions, Violations =        2839
Routed  640/926 Partitions, Violations =        2839
Routed  644/926 Partitions, Violations =        2839
Routed  648/926 Partitions, Violations =        2842
Routed  652/926 Partitions, Violations =        2836
Routed  656/926 Partitions, Violations =        2839
Routed  660/926 Partitions, Violations =        2842
Routed  664/926 Partitions, Violations =        2839
Routed  668/926 Partitions, Violations =        2841
Routed  672/926 Partitions, Violations =        2843
Routed  676/926 Partitions, Violations =        2843
Routed  680/926 Partitions, Violations =        2846
Routed  684/926 Partitions, Violations =        2852
Routed  688/926 Partitions, Violations =        2852
Routed  692/926 Partitions, Violations =        2853
Routed  696/926 Partitions, Violations =        2861
Routed  700/926 Partitions, Violations =        2864
Routed  704/926 Partitions, Violations =        2876
Routed  708/926 Partitions, Violations =        2868
Routed  712/926 Partitions, Violations =        2876
Routed  716/926 Partitions, Violations =        2873
Routed  720/926 Partitions, Violations =        2876
Routed  724/926 Partitions, Violations =        2878
Routed  728/926 Partitions, Violations =        2878
Routed  732/926 Partitions, Violations =        2889
Routed  736/926 Partitions, Violations =        2887
Routed  740/926 Partitions, Violations =        2891
Routed  744/926 Partitions, Violations =        2896
Routed  748/926 Partitions, Violations =        2896
Routed  752/926 Partitions, Violations =        2898
Routed  756/926 Partitions, Violations =        2903
Routed  760/926 Partitions, Violations =        2909
Routed  764/926 Partitions, Violations =        2912
Routed  768/926 Partitions, Violations =        2912
Routed  772/926 Partitions, Violations =        2912
Routed  776/926 Partitions, Violations =        2904
Routed  780/926 Partitions, Violations =        2896
Routed  784/926 Partitions, Violations =        2902
Routed  788/926 Partitions, Violations =        2908
Routed  792/926 Partitions, Violations =        2908
Routed  796/926 Partitions, Violations =        2910
Routed  800/926 Partitions, Violations =        2914
Routed  804/926 Partitions, Violations =        2916
Routed  808/926 Partitions, Violations =        2916
Routed  812/926 Partitions, Violations =        2916
Routed  816/926 Partitions, Violations =        2916
Routed  820/926 Partitions, Violations =        2916
Routed  824/926 Partitions, Violations =        2919
Routed  828/926 Partitions, Violations =        2920
Routed  832/926 Partitions, Violations =        2923
Routed  836/926 Partitions, Violations =        2920
Routed  840/926 Partitions, Violations =        2921
Routed  844/926 Partitions, Violations =        2935
Routed  848/926 Partitions, Violations =        2941
Routed  852/926 Partitions, Violations =        2947
Routed  856/926 Partitions, Violations =        2947
Routed  860/926 Partitions, Violations =        2947
Routed  864/926 Partitions, Violations =        2952
Routed  868/926 Partitions, Violations =        2949
Routed  872/926 Partitions, Violations =        2938
Routed  876/926 Partitions, Violations =        2941
Routed  880/926 Partitions, Violations =        2944
Routed  884/926 Partitions, Violations =        2947
Routed  888/926 Partitions, Violations =        2948
Routed  892/926 Partitions, Violations =        2948
Routed  896/926 Partitions, Violations =        2951
Routed  900/926 Partitions, Violations =        2951
Routed  904/926 Partitions, Violations =        2951
Routed  908/926 Partitions, Violations =        2959
Routed  912/926 Partitions, Violations =        2960
Routed  916/926 Partitions, Violations =        2960
Routed  920/926 Partitions, Violations =        2954
Routed  924/926 Partitions, Violations =        2954

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2956
        Diff net spacing : 47
        End of line enclosure : 102
        Less than minimum area : 4
        Off-grid : 65
        Same net spacing : 5
        Same net via-cut spacing : 39
        Short : 2601
        Internal-only types : 93

[Iter 3] Elapsed real time: 0:10:52 
[Iter 3] Elapsed cpu  time: sys=0:00:01 usr=0:10:49 total=0:10:50
[Iter 3] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 3] Total (MB): Used  348  Alloctr  350  Proc 2471 

End DR iteration 3 with 926 parts

Start DR iteration 4: non-uniform partition
Routed  1/887 Partitions, Violations =  2951
Routed  4/887 Partitions, Violations =  2929
Routed  8/887 Partitions, Violations =  2922
Routed  12/887 Partitions, Violations = 2917
Routed  16/887 Partitions, Violations = 2904
Routed  20/887 Partitions, Violations = 2898
Routed  24/887 Partitions, Violations = 2882
Routed  28/887 Partitions, Violations = 2875
Routed  32/887 Partitions, Violations = 2865
Routed  36/887 Partitions, Violations = 2855
Routed  40/887 Partitions, Violations = 2845
Routed  44/887 Partitions, Violations = 2837
Routed  48/887 Partitions, Violations = 2839
Routed  52/887 Partitions, Violations = 2834
Routed  56/887 Partitions, Violations = 2815
Routed  60/887 Partitions, Violations = 2809
Routed  64/887 Partitions, Violations = 2805
Routed  68/887 Partitions, Violations = 2800
Routed  72/887 Partitions, Violations = 2792
Routed  76/887 Partitions, Violations = 2784
Routed  80/887 Partitions, Violations = 2781
Routed  84/887 Partitions, Violations = 2781
Routed  88/887 Partitions, Violations = 2770
Routed  92/887 Partitions, Violations = 2763
Routed  96/887 Partitions, Violations = 2771
Routed  100/887 Partitions, Violations =        2764
Routed  104/887 Partitions, Violations =        2759
Routed  108/887 Partitions, Violations =        2756
Routed  112/887 Partitions, Violations =        2747
Routed  116/887 Partitions, Violations =        2739
Routed  120/887 Partitions, Violations =        2734
Routed  124/887 Partitions, Violations =        2725
Routed  128/887 Partitions, Violations =        2726
Routed  132/887 Partitions, Violations =        2733
Routed  136/887 Partitions, Violations =        2728
Routed  140/887 Partitions, Violations =        2725
Routed  144/887 Partitions, Violations =        2720
Routed  148/887 Partitions, Violations =        2720
Routed  152/887 Partitions, Violations =        2721
Routed  156/887 Partitions, Violations =        2715
Routed  160/887 Partitions, Violations =        2712
Routed  164/887 Partitions, Violations =        2712
Routed  168/887 Partitions, Violations =        2710
Routed  172/887 Partitions, Violations =        2706
Routed  176/887 Partitions, Violations =        2701
Routed  180/887 Partitions, Violations =        2706
Routed  184/887 Partitions, Violations =        2709
Routed  188/887 Partitions, Violations =        2707
Routed  192/887 Partitions, Violations =        2697
Routed  196/887 Partitions, Violations =        2681
Routed  200/887 Partitions, Violations =        2676
Routed  204/887 Partitions, Violations =        2678
Routed  208/887 Partitions, Violations =        2684
Routed  212/887 Partitions, Violations =        2682
Routed  216/887 Partitions, Violations =        2674
Routed  220/887 Partitions, Violations =        2671
Routed  224/887 Partitions, Violations =        2674
Routed  228/887 Partitions, Violations =        2679
Routed  232/887 Partitions, Violations =        2679
Routed  236/887 Partitions, Violations =        2675
Routed  240/887 Partitions, Violations =        2688
Routed  244/887 Partitions, Violations =        2688
Routed  248/887 Partitions, Violations =        2684
Routed  252/887 Partitions, Violations =        2686
Routed  256/887 Partitions, Violations =        2684
Routed  260/887 Partitions, Violations =        2684
Routed  264/887 Partitions, Violations =        2681
Routed  268/887 Partitions, Violations =        2678
Routed  272/887 Partitions, Violations =        2684
Routed  276/887 Partitions, Violations =        2687
Routed  280/887 Partitions, Violations =        2689
Routed  284/887 Partitions, Violations =        2693
Routed  288/887 Partitions, Violations =        2693
Routed  292/887 Partitions, Violations =        2696
Routed  296/887 Partitions, Violations =        2700
Routed  300/887 Partitions, Violations =        2703
Routed  304/887 Partitions, Violations =        2703
Routed  308/887 Partitions, Violations =        2699
Routed  312/887 Partitions, Violations =        2702
Routed  316/887 Partitions, Violations =        2723
Routed  320/887 Partitions, Violations =        2723
Routed  324/887 Partitions, Violations =        2723
Routed  328/887 Partitions, Violations =        2723
Routed  332/887 Partitions, Violations =        2723
Routed  336/887 Partitions, Violations =        2727
Routed  340/887 Partitions, Violations =        2731
Routed  344/887 Partitions, Violations =        2732
Routed  348/887 Partitions, Violations =        2744
Routed  352/887 Partitions, Violations =        2749
Routed  356/887 Partitions, Violations =        2749
Routed  360/887 Partitions, Violations =        2750
Routed  364/887 Partitions, Violations =        2754
Routed  368/887 Partitions, Violations =        2754
Routed  372/887 Partitions, Violations =        2754
Routed  376/887 Partitions, Violations =        2749
Routed  380/887 Partitions, Violations =        2751
Routed  384/887 Partitions, Violations =        2754
Routed  388/887 Partitions, Violations =        2754
Routed  392/887 Partitions, Violations =        2761
Routed  396/887 Partitions, Violations =        2761
Routed  400/887 Partitions, Violations =        2754
Routed  404/887 Partitions, Violations =        2761
Routed  408/887 Partitions, Violations =        2761
Routed  412/887 Partitions, Violations =        2761
Routed  416/887 Partitions, Violations =        2761
Routed  420/887 Partitions, Violations =        2761
Routed  424/887 Partitions, Violations =        2767
Routed  428/887 Partitions, Violations =        2767
Routed  432/887 Partitions, Violations =        2765
Routed  436/887 Partitions, Violations =        2769
Routed  440/887 Partitions, Violations =        2769
Routed  444/887 Partitions, Violations =        2770
Routed  448/887 Partitions, Violations =        2771
Routed  452/887 Partitions, Violations =        2771
Routed  456/887 Partitions, Violations =        2773
Routed  460/887 Partitions, Violations =        2775
Routed  464/887 Partitions, Violations =        2772
Routed  468/887 Partitions, Violations =        2772
Routed  472/887 Partitions, Violations =        2775
Routed  476/887 Partitions, Violations =        2775
Routed  480/887 Partitions, Violations =        2779
Routed  484/887 Partitions, Violations =        2783
Routed  488/887 Partitions, Violations =        2777
Routed  492/887 Partitions, Violations =        2786
Routed  496/887 Partitions, Violations =        2778
Routed  500/887 Partitions, Violations =        2782
Routed  504/887 Partitions, Violations =        2782
Routed  508/887 Partitions, Violations =        2781
Routed  512/887 Partitions, Violations =        2780
Routed  516/887 Partitions, Violations =        2790
Routed  520/887 Partitions, Violations =        2792
Routed  524/887 Partitions, Violations =        2798
Routed  528/887 Partitions, Violations =        2796
Routed  532/887 Partitions, Violations =        2798
Routed  536/887 Partitions, Violations =        2808
Routed  540/887 Partitions, Violations =        2809
Routed  544/887 Partitions, Violations =        2811
Routed  548/887 Partitions, Violations =        2808
Routed  552/887 Partitions, Violations =        2824
Routed  556/887 Partitions, Violations =        2824
Routed  560/887 Partitions, Violations =        2828
Routed  564/887 Partitions, Violations =        2829
Routed  568/887 Partitions, Violations =        2833
Routed  572/887 Partitions, Violations =        2838
Routed  576/887 Partitions, Violations =        2857
Routed  580/887 Partitions, Violations =        2856
Routed  584/887 Partitions, Violations =        2842
Routed  588/887 Partitions, Violations =        2866
Routed  592/887 Partitions, Violations =        2866
Routed  596/887 Partitions, Violations =        2870
Routed  600/887 Partitions, Violations =        2866
Routed  604/887 Partitions, Violations =        2872
Routed  608/887 Partitions, Violations =        2872
Routed  612/887 Partitions, Violations =        2877
Routed  616/887 Partitions, Violations =        2868
Routed  620/887 Partitions, Violations =        2870
Routed  624/887 Partitions, Violations =        2868
Routed  628/887 Partitions, Violations =        2868
Routed  632/887 Partitions, Violations =        2868
Routed  636/887 Partitions, Violations =        2868
Routed  640/887 Partitions, Violations =        2867
Routed  644/887 Partitions, Violations =        2867
Routed  648/887 Partitions, Violations =        2868
Routed  652/887 Partitions, Violations =        2867
Routed  656/887 Partitions, Violations =        2870
Routed  660/887 Partitions, Violations =        2872
Routed  664/887 Partitions, Violations =        2869
Routed  668/887 Partitions, Violations =        2869
Routed  672/887 Partitions, Violations =        2871
Routed  676/887 Partitions, Violations =        2874
Routed  680/887 Partitions, Violations =        2891
Routed  684/887 Partitions, Violations =        2891
Routed  688/887 Partitions, Violations =        2888
Routed  692/887 Partitions, Violations =        2888
Routed  696/887 Partitions, Violations =        2888
Routed  700/887 Partitions, Violations =        2890
Routed  704/887 Partitions, Violations =        2898
Routed  708/887 Partitions, Violations =        2895
Routed  712/887 Partitions, Violations =        2895
Routed  716/887 Partitions, Violations =        2897
Routed  720/887 Partitions, Violations =        2900
Routed  724/887 Partitions, Violations =        2900
Routed  728/887 Partitions, Violations =        2903
Routed  732/887 Partitions, Violations =        2904
Routed  736/887 Partitions, Violations =        2904
Routed  740/887 Partitions, Violations =        2903
Routed  744/887 Partitions, Violations =        2908
Routed  748/887 Partitions, Violations =        2911
Routed  752/887 Partitions, Violations =        2911
Routed  756/887 Partitions, Violations =        2914
Routed  760/887 Partitions, Violations =        2916
Routed  764/887 Partitions, Violations =        2916
Routed  768/887 Partitions, Violations =        2915
Routed  772/887 Partitions, Violations =        2921
Routed  776/887 Partitions, Violations =        2922
Routed  780/887 Partitions, Violations =        2925
Routed  784/887 Partitions, Violations =        2925
Routed  788/887 Partitions, Violations =        2923
Routed  792/887 Partitions, Violations =        2928
Routed  796/887 Partitions, Violations =        2928
Routed  800/887 Partitions, Violations =        2926
Routed  804/887 Partitions, Violations =        2926
Routed  808/887 Partitions, Violations =        2926
Routed  812/887 Partitions, Violations =        2928
Routed  816/887 Partitions, Violations =        2928
Routed  820/887 Partitions, Violations =        2938
Routed  824/887 Partitions, Violations =        2945
Routed  828/887 Partitions, Violations =        2945
Routed  832/887 Partitions, Violations =        2942
Routed  836/887 Partitions, Violations =        2952
Routed  840/887 Partitions, Violations =        2952
Routed  844/887 Partitions, Violations =        2949
Routed  848/887 Partitions, Violations =        2950
Routed  852/887 Partitions, Violations =        2950
Routed  856/887 Partitions, Violations =        2950
Routed  860/887 Partitions, Violations =        2953
Routed  864/887 Partitions, Violations =        2953
Routed  868/887 Partitions, Violations =        2965
Routed  872/887 Partitions, Violations =        2960
Routed  876/887 Partitions, Violations =        2969
Routed  880/887 Partitions, Violations =        2971
Routed  884/887 Partitions, Violations =        2986

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2989
        Diff net spacing : 62
        End of line enclosure : 90
        Less than minimum area : 7
        Less than minimum width : 2
        Off-grid : 66
        Same net spacing : 8
        Same net via-cut spacing : 52
        Short : 2571
        Internal-only types : 131

[Iter 4] Elapsed real time: 0:15:41 
[Iter 4] Elapsed cpu  time: sys=0:00:01 usr=0:15:37 total=0:15:39
[Iter 4] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 4] Total (MB): Used  348  Alloctr  350  Proc 2471 

End DR iteration 4 with 887 parts

Start DR iteration 5: non-uniform partition
Routed  1/876 Partitions, Violations =  2986
Routed  4/876 Partitions, Violations =  2985
Routed  8/876 Partitions, Violations =  2979
Routed  12/876 Partitions, Violations = 2973
Routed  16/876 Partitions, Violations = 2979
Routed  20/876 Partitions, Violations = 2995
Routed  24/876 Partitions, Violations = 2987
Routed  28/876 Partitions, Violations = 2975
Routed  32/876 Partitions, Violations = 2961
Routed  36/876 Partitions, Violations = 2951
Routed  40/876 Partitions, Violations = 2937
Routed  44/876 Partitions, Violations = 2934
Routed  48/876 Partitions, Violations = 2930
Routed  52/876 Partitions, Violations = 2918
Routed  56/876 Partitions, Violations = 2908
Routed  60/876 Partitions, Violations = 2895
Routed  64/876 Partitions, Violations = 2890
Routed  68/876 Partitions, Violations = 2876
Routed  72/876 Partitions, Violations = 2867
Routed  76/876 Partitions, Violations = 2866
Routed  80/876 Partitions, Violations = 2857
Routed  84/876 Partitions, Violations = 2856
Routed  88/876 Partitions, Violations = 2848
Routed  92/876 Partitions, Violations = 2836
Routed  96/876 Partitions, Violations = 2831
Routed  100/876 Partitions, Violations =        2822
Routed  104/876 Partitions, Violations =        2820
Routed  108/876 Partitions, Violations =        2812
Routed  112/876 Partitions, Violations =        2799
Routed  116/876 Partitions, Violations =        2800
Routed  120/876 Partitions, Violations =        2794
Routed  124/876 Partitions, Violations =        2793
Routed  128/876 Partitions, Violations =        2796
Routed  132/876 Partitions, Violations =        2795
Routed  136/876 Partitions, Violations =        2795
Routed  140/876 Partitions, Violations =        2793
Routed  144/876 Partitions, Violations =        2792
Routed  148/876 Partitions, Violations =        2784
Routed  152/876 Partitions, Violations =        2776
Routed  156/876 Partitions, Violations =        2778
Routed  160/876 Partitions, Violations =        2760
Routed  164/876 Partitions, Violations =        2761
Routed  168/876 Partitions, Violations =        2755
Routed  172/876 Partitions, Violations =        2755
Routed  176/876 Partitions, Violations =        2749
Routed  180/876 Partitions, Violations =        2740
Routed  184/876 Partitions, Violations =        2731
Routed  188/876 Partitions, Violations =        2729
Routed  192/876 Partitions, Violations =        2726
Routed  196/876 Partitions, Violations =        2694
Routed  200/876 Partitions, Violations =        2696
Routed  204/876 Partitions, Violations =        2698
Routed  208/876 Partitions, Violations =        2698
Routed  212/876 Partitions, Violations =        2698
Routed  216/876 Partitions, Violations =        2698
Routed  220/876 Partitions, Violations =        2701
Routed  224/876 Partitions, Violations =        2704
Routed  228/876 Partitions, Violations =        2707
Routed  232/876 Partitions, Violations =        2707
Routed  236/876 Partitions, Violations =        2709
Routed  240/876 Partitions, Violations =        2710
Routed  244/876 Partitions, Violations =        2714
Routed  248/876 Partitions, Violations =        2718
Routed  252/876 Partitions, Violations =        2723
Routed  256/876 Partitions, Violations =        2724
Routed  260/876 Partitions, Violations =        2724
Routed  264/876 Partitions, Violations =        2724
Routed  268/876 Partitions, Violations =        2724
Routed  272/876 Partitions, Violations =        2727
Routed  276/876 Partitions, Violations =        2733
Routed  280/876 Partitions, Violations =        2733
Routed  284/876 Partitions, Violations =        2736
Routed  288/876 Partitions, Violations =        2741
Routed  292/876 Partitions, Violations =        2740
Routed  296/876 Partitions, Violations =        2740
Routed  300/876 Partitions, Violations =        2740
Routed  304/876 Partitions, Violations =        2741
Routed  308/876 Partitions, Violations =        2739
Routed  312/876 Partitions, Violations =        2739
Routed  316/876 Partitions, Violations =        2739
Routed  320/876 Partitions, Violations =        2748
Routed  324/876 Partitions, Violations =        2748
Routed  328/876 Partitions, Violations =        2756
Routed  332/876 Partitions, Violations =        2749
Routed  336/876 Partitions, Violations =        2744
Routed  340/876 Partitions, Violations =        2753
Routed  344/876 Partitions, Violations =        2750
Routed  348/876 Partitions, Violations =        2752
Routed  352/876 Partitions, Violations =        2762
Routed  356/876 Partitions, Violations =        2762
Routed  360/876 Partitions, Violations =        2763
Routed  364/876 Partitions, Violations =        2763
Routed  368/876 Partitions, Violations =        2758
Routed  372/876 Partitions, Violations =        2778
Routed  376/876 Partitions, Violations =        2760
Routed  380/876 Partitions, Violations =        2762
Routed  384/876 Partitions, Violations =        2770
Routed  388/876 Partitions, Violations =        2779
Routed  392/876 Partitions, Violations =        2786
Routed  396/876 Partitions, Violations =        2787
Routed  400/876 Partitions, Violations =        2798
Routed  404/876 Partitions, Violations =        2791
Routed  408/876 Partitions, Violations =        2793
Routed  412/876 Partitions, Violations =        2777
Routed  416/876 Partitions, Violations =        2777
Routed  420/876 Partitions, Violations =        2777
Routed  424/876 Partitions, Violations =        2777
Routed  428/876 Partitions, Violations =        2777
Routed  432/876 Partitions, Violations =        2778
Routed  436/876 Partitions, Violations =        2780
Routed  440/876 Partitions, Violations =        2780
Routed  444/876 Partitions, Violations =        2780
Routed  448/876 Partitions, Violations =        2780
Routed  452/876 Partitions, Violations =        2779
Routed  456/876 Partitions, Violations =        2782
Routed  460/876 Partitions, Violations =        2782
Routed  464/876 Partitions, Violations =        2782
Routed  468/876 Partitions, Violations =        2792
Routed  472/876 Partitions, Violations =        2795
Routed  476/876 Partitions, Violations =        2803
Routed  480/876 Partitions, Violations =        2803
Routed  484/876 Partitions, Violations =        2799
Routed  488/876 Partitions, Violations =        2799
Routed  492/876 Partitions, Violations =        2791
Routed  496/876 Partitions, Violations =        2791
Routed  500/876 Partitions, Violations =        2794
Routed  504/876 Partitions, Violations =        2794
Routed  508/876 Partitions, Violations =        2792
Routed  512/876 Partitions, Violations =        2793
Routed  516/876 Partitions, Violations =        2790
Routed  520/876 Partitions, Violations =        2792
Routed  524/876 Partitions, Violations =        2794
Routed  528/876 Partitions, Violations =        2792
Routed  532/876 Partitions, Violations =        2786
Routed  536/876 Partitions, Violations =        2796
Routed  540/876 Partitions, Violations =        2799
Routed  544/876 Partitions, Violations =        2801
Routed  548/876 Partitions, Violations =        2803
Routed  552/876 Partitions, Violations =        2789
Routed  556/876 Partitions, Violations =        2789
Routed  560/876 Partitions, Violations =        2789
Routed  564/876 Partitions, Violations =        2800
Routed  568/876 Partitions, Violations =        2800
Routed  572/876 Partitions, Violations =        2809
Routed  576/876 Partitions, Violations =        2809
Routed  580/876 Partitions, Violations =        2809
Routed  584/876 Partitions, Violations =        2805
Routed  588/876 Partitions, Violations =        2807
Routed  592/876 Partitions, Violations =        2809
Routed  596/876 Partitions, Violations =        2810
Routed  600/876 Partitions, Violations =        2810
Routed  604/876 Partitions, Violations =        2808
Routed  608/876 Partitions, Violations =        2808
Routed  612/876 Partitions, Violations =        2808
Routed  616/876 Partitions, Violations =        2812
Routed  620/876 Partitions, Violations =        2810
Routed  624/876 Partitions, Violations =        2813
Routed  628/876 Partitions, Violations =        2815
Routed  632/876 Partitions, Violations =        2815
Routed  636/876 Partitions, Violations =        2817
Routed  640/876 Partitions, Violations =        2819
Routed  644/876 Partitions, Violations =        2819
Routed  648/876 Partitions, Violations =        2823
Routed  652/876 Partitions, Violations =        2825
Routed  656/876 Partitions, Violations =        2828
Routed  660/876 Partitions, Violations =        2830
Routed  664/876 Partitions, Violations =        2830
Routed  668/876 Partitions, Violations =        2827
Routed  672/876 Partitions, Violations =        2827
Routed  676/876 Partitions, Violations =        2816
Routed  680/876 Partitions, Violations =        2833
Routed  684/876 Partitions, Violations =        2836
Routed  688/876 Partitions, Violations =        2836
Routed  692/876 Partitions, Violations =        2838
Routed  696/876 Partitions, Violations =        2838
Routed  700/876 Partitions, Violations =        2838
Routed  704/876 Partitions, Violations =        2836
Routed  708/876 Partitions, Violations =        2842
Routed  712/876 Partitions, Violations =        2842
Routed  716/876 Partitions, Violations =        2851
Routed  720/876 Partitions, Violations =        2853
Routed  724/876 Partitions, Violations =        2849
Routed  728/876 Partitions, Violations =        2842
Routed  732/876 Partitions, Violations =        2845
Routed  736/876 Partitions, Violations =        2848
Routed  740/876 Partitions, Violations =        2847
Routed  744/876 Partitions, Violations =        2854
Routed  748/876 Partitions, Violations =        2857
Routed  752/876 Partitions, Violations =        2854
Routed  756/876 Partitions, Violations =        2862
Routed  760/876 Partitions, Violations =        2880
Routed  764/876 Partitions, Violations =        2886
Routed  768/876 Partitions, Violations =        2905
Routed  772/876 Partitions, Violations =        2905
Routed  776/876 Partitions, Violations =        2905
Routed  780/876 Partitions, Violations =        2905
Routed  784/876 Partitions, Violations =        2889
Routed  788/876 Partitions, Violations =        2895
Routed  792/876 Partitions, Violations =        2895
Routed  796/876 Partitions, Violations =        2880
Routed  800/876 Partitions, Violations =        2882
Routed  804/876 Partitions, Violations =        2882
Routed  808/876 Partitions, Violations =        2882
Routed  812/876 Partitions, Violations =        2876
Routed  816/876 Partitions, Violations =        2876
Routed  820/876 Partitions, Violations =        2874
Routed  824/876 Partitions, Violations =        2874
Routed  828/876 Partitions, Violations =        2875
Routed  832/876 Partitions, Violations =        2875
Routed  836/876 Partitions, Violations =        2875
Routed  840/876 Partitions, Violations =        2874
Routed  844/876 Partitions, Violations =        2866
Routed  848/876 Partitions, Violations =        2866
Routed  852/876 Partitions, Violations =        2873
Routed  856/876 Partitions, Violations =        2871
Routed  860/876 Partitions, Violations =        2870
Routed  864/876 Partitions, Violations =        2871
Routed  868/876 Partitions, Violations =        2882
Routed  872/876 Partitions, Violations =        2885
Routed  876/876 Partitions, Violations =        2885

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2885
        Diff net spacing : 82
        End of line enclosure : 66
        Less than minimum area : 3
        Off-grid : 66
        Same net via-cut spacing : 33
        Short : 2528
        Internal-only types : 107

[Iter 5] Elapsed real time: 0:20:56 
[Iter 5] Elapsed cpu  time: sys=0:00:01 usr=0:20:52 total=0:20:54
[Iter 5] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 5] Total (MB): Used  348  Alloctr  350  Proc 2471 

End DR iteration 5 with 876 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  2885
Checked 4/100 Partitions, Violations =  2883
Checked 8/100 Partitions, Violations =  2859
Checked 12/100 Partitions, Violations = 2859
Checked 16/100 Partitions, Violations = 2862
Checked 20/100 Partitions, Violations = 2861
Checked 24/100 Partitions, Violations = 2861
Checked 28/100 Partitions, Violations = 2844
Checked 32/100 Partitions, Violations = 2843
Checked 36/100 Partitions, Violations = 2835
Checked 40/100 Partitions, Violations = 2805
Checked 44/100 Partitions, Violations = 2805
Checked 48/100 Partitions, Violations = 2795
Checked 52/100 Partitions, Violations = 2795
Checked 56/100 Partitions, Violations = 2797
Checked 61/100 Partitions, Violations = 2797
Checked 64/100 Partitions, Violations = 2799
Checked 68/100 Partitions, Violations = 2799
Checked 72/100 Partitions, Violations = 2782
Checked 76/100 Partitions, Violations = 2782
Checked 80/100 Partitions, Violations = 2782
Checked 86/100 Partitions, Violations = 2782
Checked 88/100 Partitions, Violations = 2782
Checked 97/100 Partitions, Violations = 2782
[DRC CHECK] Elapsed real time: 0:21:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:01 usr=0:20:57 total=0:20:59
[DRC CHECK] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DRC CHECK] Total (MB): Used  348  Alloctr  350  Proc 2471 
Start DR iteration 6: non-uniform partition
Routed  1/846 Partitions, Violations =  2777
Routed  4/846 Partitions, Violations =  2764
Routed  8/846 Partitions, Violations =  2766
Routed  12/846 Partitions, Violations = 2759
Routed  16/846 Partitions, Violations = 2750
Routed  20/846 Partitions, Violations = 2744
Routed  24/846 Partitions, Violations = 2742
Routed  28/846 Partitions, Violations = 2735
Routed  32/846 Partitions, Violations = 2731
Routed  36/846 Partitions, Violations = 2731
Routed  40/846 Partitions, Violations = 2724
Routed  44/846 Partitions, Violations = 2717
Routed  48/846 Partitions, Violations = 2714
Routed  52/846 Partitions, Violations = 2718
Routed  56/846 Partitions, Violations = 2717
Routed  60/846 Partitions, Violations = 2717
Routed  64/846 Partitions, Violations = 2715
Routed  68/846 Partitions, Violations = 2710
Routed  72/846 Partitions, Violations = 2707
Routed  76/846 Partitions, Violations = 2695
Routed  80/846 Partitions, Violations = 2690
Routed  84/846 Partitions, Violations = 2684
Routed  88/846 Partitions, Violations = 2673
Routed  92/846 Partitions, Violations = 2668
Routed  96/846 Partitions, Violations = 2664
Routed  100/846 Partitions, Violations =        2657
Routed  104/846 Partitions, Violations =        2660
Routed  108/846 Partitions, Violations =        2660
Routed  112/846 Partitions, Violations =        2657
Routed  116/846 Partitions, Violations =        2654
Routed  120/846 Partitions, Violations =        2659
Routed  124/846 Partitions, Violations =        2660
Routed  128/846 Partitions, Violations =        2660
Routed  132/846 Partitions, Violations =        2661
Routed  136/846 Partitions, Violations =        2663
Routed  140/846 Partitions, Violations =        2669
Routed  144/846 Partitions, Violations =        2670
Routed  148/846 Partitions, Violations =        2670
Routed  152/846 Partitions, Violations =        2669
Routed  156/846 Partitions, Violations =        2667
Routed  160/846 Partitions, Violations =        2664
Routed  164/846 Partitions, Violations =        2660
Routed  168/846 Partitions, Violations =        2660
Routed  172/846 Partitions, Violations =        2658
Routed  176/846 Partitions, Violations =        2653
Routed  180/846 Partitions, Violations =        2654
Routed  184/846 Partitions, Violations =        2640
Routed  188/846 Partitions, Violations =        2638
Routed  192/846 Partitions, Violations =        2644
Routed  196/846 Partitions, Violations =        2644
Routed  200/846 Partitions, Violations =        2647
Routed  204/846 Partitions, Violations =        2652
Routed  208/846 Partitions, Violations =        2654
Routed  212/846 Partitions, Violations =        2654
Routed  216/846 Partitions, Violations =        2656
Routed  220/846 Partitions, Violations =        2669
Routed  224/846 Partitions, Violations =        2668
Routed  228/846 Partitions, Violations =        2677
Routed  232/846 Partitions, Violations =        2676
Routed  236/846 Partitions, Violations =        2673
Routed  240/846 Partitions, Violations =        2679
Routed  244/846 Partitions, Violations =        2683
Routed  248/846 Partitions, Violations =        2693
Routed  252/846 Partitions, Violations =        2702
Routed  256/846 Partitions, Violations =        2699
Routed  260/846 Partitions, Violations =        2705
Routed  264/846 Partitions, Violations =        2717
Routed  268/846 Partitions, Violations =        2717
Routed  272/846 Partitions, Violations =        2724
Routed  276/846 Partitions, Violations =        2730
Routed  280/846 Partitions, Violations =        2736
Routed  284/846 Partitions, Violations =        2741
Routed  288/846 Partitions, Violations =        2741
Routed  292/846 Partitions, Violations =        2741
Routed  296/846 Partitions, Violations =        2753
Routed  300/846 Partitions, Violations =        2762
Routed  304/846 Partitions, Violations =        2767
Routed  308/846 Partitions, Violations =        2770
Routed  312/846 Partitions, Violations =        2772
Routed  316/846 Partitions, Violations =        2766
Routed  320/846 Partitions, Violations =        2780
Routed  324/846 Partitions, Violations =        2781
Routed  328/846 Partitions, Violations =        2794
Routed  332/846 Partitions, Violations =        2797
Routed  336/846 Partitions, Violations =        2799
Routed  340/846 Partitions, Violations =        2802
Routed  344/846 Partitions, Violations =        2813
Routed  348/846 Partitions, Violations =        2821
Routed  352/846 Partitions, Violations =        2828
Routed  356/846 Partitions, Violations =        2833
Routed  360/846 Partitions, Violations =        2839
Routed  364/846 Partitions, Violations =        2845
Routed  368/846 Partitions, Violations =        2848
Routed  372/846 Partitions, Violations =        2862
Routed  376/846 Partitions, Violations =        2871
Routed  380/846 Partitions, Violations =        2867
Routed  384/846 Partitions, Violations =        2866
Routed  388/846 Partitions, Violations =        2866
Routed  392/846 Partitions, Violations =        2866
Routed  396/846 Partitions, Violations =        2870
Routed  400/846 Partitions, Violations =        2873
Routed  404/846 Partitions, Violations =        2879
Routed  408/846 Partitions, Violations =        2885
Routed  412/846 Partitions, Violations =        2885
Routed  416/846 Partitions, Violations =        2891
Routed  420/846 Partitions, Violations =        2889
Routed  424/846 Partitions, Violations =        2887
Routed  428/846 Partitions, Violations =        2889
Routed  432/846 Partitions, Violations =        2897
Routed  436/846 Partitions, Violations =        2902
Routed  440/846 Partitions, Violations =        2902
Routed  444/846 Partitions, Violations =        2906
Routed  448/846 Partitions, Violations =        2910
Routed  452/846 Partitions, Violations =        2917
Routed  456/846 Partitions, Violations =        2918
Routed  460/846 Partitions, Violations =        2916
Routed  464/846 Partitions, Violations =        2921
Routed  468/846 Partitions, Violations =        2959
Routed  472/846 Partitions, Violations =        2963
Routed  476/846 Partitions, Violations =        2966
Routed  480/846 Partitions, Violations =        2964
Routed  484/846 Partitions, Violations =        2985
Routed  488/846 Partitions, Violations =        2984
Routed  492/846 Partitions, Violations =        2991
Routed  496/846 Partitions, Violations =        2997
Routed  500/846 Partitions, Violations =        2995
Routed  504/846 Partitions, Violations =        2993
Routed  508/846 Partitions, Violations =        2998
Routed  512/846 Partitions, Violations =        2998
Routed  516/846 Partitions, Violations =        3011
Routed  520/846 Partitions, Violations =        3011
Routed  524/846 Partitions, Violations =        3014
Routed  528/846 Partitions, Violations =        3019
Routed  532/846 Partitions, Violations =        3016
Routed  536/846 Partitions, Violations =        3015
Routed  540/846 Partitions, Violations =        3014
Routed  544/846 Partitions, Violations =        3013
Routed  548/846 Partitions, Violations =        3032
Routed  552/846 Partitions, Violations =        3034
Routed  556/846 Partitions, Violations =        3037
Routed  560/846 Partitions, Violations =        3025
Routed  564/846 Partitions, Violations =        3035
Routed  568/846 Partitions, Violations =        3034
Routed  572/846 Partitions, Violations =        3029
Routed  576/846 Partitions, Violations =        3027
Routed  580/846 Partitions, Violations =        3033
Routed  584/846 Partitions, Violations =        3032
Routed  588/846 Partitions, Violations =        3032
Routed  592/846 Partitions, Violations =        3037
Routed  596/846 Partitions, Violations =        3040
Routed  600/846 Partitions, Violations =        3042
Routed  604/846 Partitions, Violations =        3041
Routed  608/846 Partitions, Violations =        3048
Routed  612/846 Partitions, Violations =        3052
Routed  616/846 Partitions, Violations =        3055
Routed  620/846 Partitions, Violations =        3058
Routed  624/846 Partitions, Violations =        3060
Routed  628/846 Partitions, Violations =        3063
Routed  632/846 Partitions, Violations =        3070
Routed  636/846 Partitions, Violations =        3068
Routed  640/846 Partitions, Violations =        3086
Routed  644/846 Partitions, Violations =        3089
Routed  648/846 Partitions, Violations =        3088
Routed  652/846 Partitions, Violations =        3091
Routed  656/846 Partitions, Violations =        3097
Routed  660/846 Partitions, Violations =        3097
Routed  664/846 Partitions, Violations =        3095
Routed  668/846 Partitions, Violations =        3098
Routed  672/846 Partitions, Violations =        3101
Routed  676/846 Partitions, Violations =        3109
Routed  680/846 Partitions, Violations =        3113
Routed  684/846 Partitions, Violations =        3115
Routed  688/846 Partitions, Violations =        3119
Routed  692/846 Partitions, Violations =        3140
Routed  696/846 Partitions, Violations =        3140
Routed  700/846 Partitions, Violations =        3152
Routed  704/846 Partitions, Violations =        3159
Routed  708/846 Partitions, Violations =        3164
Routed  712/846 Partitions, Violations =        3163
Routed  716/846 Partitions, Violations =        3164
Routed  720/846 Partitions, Violations =        3166
Routed  724/846 Partitions, Violations =        3166
Routed  728/846 Partitions, Violations =        3168
Routed  732/846 Partitions, Violations =        3171
Routed  736/846 Partitions, Violations =        3176
Routed  740/846 Partitions, Violations =        3176
Routed  744/846 Partitions, Violations =        3178
Routed  748/846 Partitions, Violations =        3177
Routed  752/846 Partitions, Violations =        3183
Routed  756/846 Partitions, Violations =        3189
Routed  760/846 Partitions, Violations =        3188
Routed  764/846 Partitions, Violations =        3183
Routed  768/846 Partitions, Violations =        3201
Routed  772/846 Partitions, Violations =        3206
Routed  776/846 Partitions, Violations =        3209
Routed  780/846 Partitions, Violations =        3216
Routed  784/846 Partitions, Violations =        3221
Routed  788/846 Partitions, Violations =        3228
Routed  792/846 Partitions, Violations =        3230
Routed  796/846 Partitions, Violations =        3232
Routed  800/846 Partitions, Violations =        3248
Routed  804/846 Partitions, Violations =        3244
Routed  808/846 Partitions, Violations =        3234
Routed  812/846 Partitions, Violations =        3240
Routed  816/846 Partitions, Violations =        3249
Routed  820/846 Partitions, Violations =        3257
Routed  824/846 Partitions, Violations =        3255
Routed  828/846 Partitions, Violations =        3262
Routed  832/846 Partitions, Violations =        3277
Routed  836/846 Partitions, Violations =        3287
Routed  840/846 Partitions, Violations =        3287
Routed  844/846 Partitions, Violations =        3281

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3279
        Diff net spacing : 73
        End of line enclosure : 113
        Less than minimum area : 10
        Less than minimum width : 1
        Off-grid : 86
        Same net spacing : 5
        Same net via-cut spacing : 115
        Short : 2747
        Internal-only types : 129

[Iter 6] Elapsed real time: 0:28:00 
[Iter 6] Elapsed cpu  time: sys=0:00:02 usr=0:27:55 total=0:27:57
[Iter 6] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 6] Total (MB): Used  348  Alloctr  350  Proc 2471 

End DR iteration 6 with 846 parts

Start DR iteration 7: non-uniform partition
Routed  1/821 Partitions, Violations =  3278
Routed  4/821 Partitions, Violations =  3270
Routed  8/821 Partitions, Violations =  3255
Routed  12/821 Partitions, Violations = 3238
Routed  16/821 Partitions, Violations = 3235
Routed  20/821 Partitions, Violations = 3219
Routed  24/821 Partitions, Violations = 3222
Routed  28/821 Partitions, Violations = 3214
Routed  32/821 Partitions, Violations = 3210
Routed  36/821 Partitions, Violations = 3220
Routed  40/821 Partitions, Violations = 3185
Routed  44/821 Partitions, Violations = 3174
Routed  48/821 Partitions, Violations = 3163
Routed  52/821 Partitions, Violations = 3161
Routed  56/821 Partitions, Violations = 3160
Routed  60/821 Partitions, Violations = 3168
Routed  64/821 Partitions, Violations = 3150
Routed  68/821 Partitions, Violations = 3142
Routed  72/821 Partitions, Violations = 3121
Routed  76/821 Partitions, Violations = 3117
Routed  80/821 Partitions, Violations = 3109
Routed  84/821 Partitions, Violations = 3090
Routed  88/821 Partitions, Violations = 3086
Routed  92/821 Partitions, Violations = 3093
Routed  96/821 Partitions, Violations = 3094
Routed  100/821 Partitions, Violations =        3077
Routed  104/821 Partitions, Violations =        3075
Routed  108/821 Partitions, Violations =        3066
Routed  112/821 Partitions, Violations =        3059
Routed  116/821 Partitions, Violations =        3060
Routed  120/821 Partitions, Violations =        3051
Routed  124/821 Partitions, Violations =        3042
Routed  128/821 Partitions, Violations =        3039
Routed  132/821 Partitions, Violations =        3031
Routed  136/821 Partitions, Violations =        3018
Routed  140/821 Partitions, Violations =        3013
Routed  144/821 Partitions, Violations =        2979
Routed  148/821 Partitions, Violations =        2982
Routed  152/821 Partitions, Violations =        2968
Routed  156/821 Partitions, Violations =        2959
Routed  160/821 Partitions, Violations =        2953
Routed  164/821 Partitions, Violations =        2954
Routed  168/821 Partitions, Violations =        2945
Routed  172/821 Partitions, Violations =        2942
Routed  176/821 Partitions, Violations =        2931
Routed  180/821 Partitions, Violations =        2928
Routed  184/821 Partitions, Violations =        2932
Routed  188/821 Partitions, Violations =        2939
Routed  192/821 Partitions, Violations =        2914
Routed  196/821 Partitions, Violations =        2913
Routed  200/821 Partitions, Violations =        2903
Routed  204/821 Partitions, Violations =        2907
Routed  208/821 Partitions, Violations =        2904
Routed  212/821 Partitions, Violations =        2910
Routed  216/821 Partitions, Violations =        2922
Routed  220/821 Partitions, Violations =        2915
Routed  224/821 Partitions, Violations =        2920
Routed  228/821 Partitions, Violations =        2919
Routed  232/821 Partitions, Violations =        2930
Routed  236/821 Partitions, Violations =        2930
Routed  240/821 Partitions, Violations =        2929
Routed  244/821 Partitions, Violations =        2923
Routed  248/821 Partitions, Violations =        2919
Routed  252/821 Partitions, Violations =        2926
Routed  256/821 Partitions, Violations =        2914
Routed  260/821 Partitions, Violations =        2901
Routed  264/821 Partitions, Violations =        2907
Routed  268/821 Partitions, Violations =        2910
Routed  272/821 Partitions, Violations =        2932
Routed  276/821 Partitions, Violations =        2936
Routed  280/821 Partitions, Violations =        2949
Routed  284/821 Partitions, Violations =        2957
Routed  288/821 Partitions, Violations =        2961
Routed  292/821 Partitions, Violations =        2970
Routed  296/821 Partitions, Violations =        2974
Routed  300/821 Partitions, Violations =        2981
Routed  304/821 Partitions, Violations =        2992
Routed  308/821 Partitions, Violations =        2994
Routed  312/821 Partitions, Violations =        3000
Routed  316/821 Partitions, Violations =        3000
Routed  320/821 Partitions, Violations =        3007
Routed  324/821 Partitions, Violations =        3012
Routed  328/821 Partitions, Violations =        3004
Routed  332/821 Partitions, Violations =        3006
Routed  336/821 Partitions, Violations =        3008
Routed  340/821 Partitions, Violations =        3009
Routed  344/821 Partitions, Violations =        3007
Routed  348/821 Partitions, Violations =        3009
Routed  352/821 Partitions, Violations =        3012
Routed  356/821 Partitions, Violations =        3017
Routed  360/821 Partitions, Violations =        3012
Routed  364/821 Partitions, Violations =        3011
Routed  368/821 Partitions, Violations =        3013
Routed  372/821 Partitions, Violations =        3016
Routed  376/821 Partitions, Violations =        3011
Routed  380/821 Partitions, Violations =        3011
Routed  384/821 Partitions, Violations =        3011
Routed  388/821 Partitions, Violations =        3017
Routed  392/821 Partitions, Violations =        3023
Routed  396/821 Partitions, Violations =        3029
Routed  400/821 Partitions, Violations =        3037
Routed  404/821 Partitions, Violations =        3038
Routed  408/821 Partitions, Violations =        3029
Routed  412/821 Partitions, Violations =        3024
Routed  416/821 Partitions, Violations =        3024
Routed  420/821 Partitions, Violations =        3024
Routed  424/821 Partitions, Violations =        3023
Routed  428/821 Partitions, Violations =        3026
Routed  432/821 Partitions, Violations =        3026
Routed  436/821 Partitions, Violations =        3020
Routed  440/821 Partitions, Violations =        3021
Routed  444/821 Partitions, Violations =        3023
Routed  448/821 Partitions, Violations =        3024
Routed  452/821 Partitions, Violations =        3034
Routed  456/821 Partitions, Violations =        3035
Routed  460/821 Partitions, Violations =        3032
Routed  464/821 Partitions, Violations =        3036
Routed  468/821 Partitions, Violations =        3039
Routed  472/821 Partitions, Violations =        3039
Routed  476/821 Partitions, Violations =        3039
Routed  480/821 Partitions, Violations =        3038
Routed  484/821 Partitions, Violations =        3047
Routed  488/821 Partitions, Violations =        3056
Routed  492/821 Partitions, Violations =        3052
Routed  496/821 Partitions, Violations =        3033
Routed  500/821 Partitions, Violations =        3027
Routed  504/821 Partitions, Violations =        3028
Routed  508/821 Partitions, Violations =        3030
Routed  512/821 Partitions, Violations =        3030
Routed  516/821 Partitions, Violations =        3030
Routed  520/821 Partitions, Violations =        3049
Routed  524/821 Partitions, Violations =        3047
Routed  528/821 Partitions, Violations =        3053
Routed  532/821 Partitions, Violations =        3049
Routed  536/821 Partitions, Violations =        3060
Routed  540/821 Partitions, Violations =        3062
Routed  544/821 Partitions, Violations =        3072
Routed  548/821 Partitions, Violations =        3081
Routed  552/821 Partitions, Violations =        3074
Routed  556/821 Partitions, Violations =        3078
Routed  560/821 Partitions, Violations =        3077
Routed  564/821 Partitions, Violations =        3101
Routed  568/821 Partitions, Violations =        3107
Routed  572/821 Partitions, Violations =        3120
Routed  576/821 Partitions, Violations =        3110
Routed  580/821 Partitions, Violations =        3115
Routed  584/821 Partitions, Violations =        3118
Routed  588/821 Partitions, Violations =        3108
Routed  592/821 Partitions, Violations =        3098
Routed  596/821 Partitions, Violations =        3095
Routed  600/821 Partitions, Violations =        3114
Routed  604/821 Partitions, Violations =        3132
Routed  608/821 Partitions, Violations =        3114
Routed  612/821 Partitions, Violations =        3113
Routed  616/821 Partitions, Violations =        3113
Routed  620/821 Partitions, Violations =        3113
Routed  624/821 Partitions, Violations =        3118
Routed  628/821 Partitions, Violations =        3126
Routed  632/821 Partitions, Violations =        3129
Routed  636/821 Partitions, Violations =        3127
Routed  640/821 Partitions, Violations =        3116
Routed  644/821 Partitions, Violations =        3118
Routed  648/821 Partitions, Violations =        3117
Routed  652/821 Partitions, Violations =        3117
Routed  656/821 Partitions, Violations =        3120
Routed  660/821 Partitions, Violations =        3127
Routed  664/821 Partitions, Violations =        3147
Routed  668/821 Partitions, Violations =        3136
Routed  672/821 Partitions, Violations =        3135
Routed  676/821 Partitions, Violations =        3122
Routed  680/821 Partitions, Violations =        3137
Routed  684/821 Partitions, Violations =        3132
Routed  688/821 Partitions, Violations =        3124
Routed  692/821 Partitions, Violations =        3124
Routed  696/821 Partitions, Violations =        3131
Routed  700/821 Partitions, Violations =        3131
Routed  704/821 Partitions, Violations =        3134
Routed  708/821 Partitions, Violations =        3134
Routed  712/821 Partitions, Violations =        3139
Routed  716/821 Partitions, Violations =        3158
Routed  720/821 Partitions, Violations =        3160
Routed  724/821 Partitions, Violations =        3168
Routed  728/821 Partitions, Violations =        3178
Routed  732/821 Partitions, Violations =        3184
Routed  736/821 Partitions, Violations =        3195
Routed  740/821 Partitions, Violations =        3202
Routed  744/821 Partitions, Violations =        3205
Routed  748/821 Partitions, Violations =        3209
Routed  752/821 Partitions, Violations =        3212
Routed  756/821 Partitions, Violations =        3221
Routed  760/821 Partitions, Violations =        3228
Routed  764/821 Partitions, Violations =        3222
Routed  768/821 Partitions, Violations =        3224
Routed  772/821 Partitions, Violations =        3226
Routed  776/821 Partitions, Violations =        3219
Routed  780/821 Partitions, Violations =        3227
Routed  784/821 Partitions, Violations =        3231
Routed  788/821 Partitions, Violations =        3230
Routed  792/821 Partitions, Violations =        3227
Routed  796/821 Partitions, Violations =        3234
Routed  800/821 Partitions, Violations =        3234
Routed  804/821 Partitions, Violations =        3242
Routed  808/821 Partitions, Violations =        3251
Routed  812/821 Partitions, Violations =        3254
Routed  816/821 Partitions, Violations =        3256
Routed  820/821 Partitions, Violations =        3264

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3266
        Diff net spacing : 69
        End of line enclosure : 133
        Less than minimum area : 8
        Off-grid : 94
        Same net spacing : 5
        Same net via-cut spacing : 140
        Short : 2714
        Internal-only types : 103

[Iter 7] Elapsed real time: 0:35:14 
[Iter 7] Elapsed cpu  time: sys=0:00:02 usr=0:35:08 total=0:35:11
[Iter 7] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 7] Total (MB): Used  348  Alloctr  350  Proc 2471 

End DR iteration 7 with 821 parts

Start DR iteration 8: non-uniform partition
Routed  1/794 Partitions, Violations =  3259
Routed  3/794 Partitions, Violations =  3249
Routed  6/794 Partitions, Violations =  3231
Routed  9/794 Partitions, Violations =  3222
Routed  12/794 Partitions, Violations = 3205
Routed  15/794 Partitions, Violations = 3198
Routed  18/794 Partitions, Violations = 3182
Routed  21/794 Partitions, Violations = 3173
Routed  24/794 Partitions, Violations = 3143
Routed  27/794 Partitions, Violations = 3140
Routed  30/794 Partitions, Violations = 3130
Routed  33/794 Partitions, Violations = 3113
Routed  36/794 Partitions, Violations = 3103
Routed  39/794 Partitions, Violations = 3088
Routed  42/794 Partitions, Violations = 3086
Routed  45/794 Partitions, Violations = 3076
Routed  48/794 Partitions, Violations = 3078
Routed  51/794 Partitions, Violations = 3063
Routed  54/794 Partitions, Violations = 3080
Routed  57/794 Partitions, Violations = 3089
Routed  60/794 Partitions, Violations = 3084
Routed  63/794 Partitions, Violations = 3073
Routed  66/794 Partitions, Violations = 3061
Routed  69/794 Partitions, Violations = 3034
Routed  72/794 Partitions, Violations = 3026
Routed  75/794 Partitions, Violations = 3018
Routed  78/794 Partitions, Violations = 3009
Routed  81/794 Partitions, Violations = 3007
Routed  84/794 Partitions, Violations = 2977
Routed  87/794 Partitions, Violations = 2970
Routed  90/794 Partitions, Violations = 2961
Routed  93/794 Partitions, Violations = 2961
Routed  96/794 Partitions, Violations = 2959
Routed  99/794 Partitions, Violations = 2951
Routed  102/794 Partitions, Violations =        2943
Routed  105/794 Partitions, Violations =        2940
Routed  108/794 Partitions, Violations =        2938
Routed  111/794 Partitions, Violations =        2926
Routed  114/794 Partitions, Violations =        2920
Routed  117/794 Partitions, Violations =        2911
Routed  120/794 Partitions, Violations =        2912
Routed  123/794 Partitions, Violations =        2906
Routed  126/794 Partitions, Violations =        2897
Routed  129/794 Partitions, Violations =        2882
Routed  132/794 Partitions, Violations =        2873
Routed  135/794 Partitions, Violations =        2864
Routed  138/794 Partitions, Violations =        2860
Routed  141/794 Partitions, Violations =        2854
Routed  144/794 Partitions, Violations =        2848
Routed  147/794 Partitions, Violations =        2836
Routed  150/794 Partitions, Violations =        2834
Routed  153/794 Partitions, Violations =        2826
Routed  156/794 Partitions, Violations =        2831
Routed  159/794 Partitions, Violations =        2826
Routed  162/794 Partitions, Violations =        2817
Routed  165/794 Partitions, Violations =        2814
Routed  168/794 Partitions, Violations =        2806
Routed  171/794 Partitions, Violations =        2801
Routed  174/794 Partitions, Violations =        2793
Routed  177/794 Partitions, Violations =        2780
Routed  180/794 Partitions, Violations =        2774
Routed  183/794 Partitions, Violations =        2769
Routed  186/794 Partitions, Violations =        2761
Routed  189/794 Partitions, Violations =        2754
Routed  192/794 Partitions, Violations =        2749
Routed  195/794 Partitions, Violations =        2743
Routed  198/794 Partitions, Violations =        2749
Routed  201/794 Partitions, Violations =        2749
Routed  204/794 Partitions, Violations =        2746
Routed  207/794 Partitions, Violations =        2758
Routed  210/794 Partitions, Violations =        2757
Routed  213/794 Partitions, Violations =        2751
Routed  216/794 Partitions, Violations =        2745
Routed  219/794 Partitions, Violations =        2747
Routed  222/794 Partitions, Violations =        2740
Routed  225/794 Partitions, Violations =        2745
Routed  228/794 Partitions, Violations =        2741
Routed  231/794 Partitions, Violations =        2735
Routed  234/794 Partitions, Violations =        2731
Routed  237/794 Partitions, Violations =        2719
Routed  240/794 Partitions, Violations =        2726
Routed  243/794 Partitions, Violations =        2731
Routed  246/794 Partitions, Violations =        2730
Routed  249/794 Partitions, Violations =        2734
Routed  252/794 Partitions, Violations =        2734
Routed  255/794 Partitions, Violations =        2744
Routed  258/794 Partitions, Violations =        2742
Routed  261/794 Partitions, Violations =        2719
Routed  264/794 Partitions, Violations =        2719
Routed  267/794 Partitions, Violations =        2708
Routed  270/794 Partitions, Violations =        2706
Routed  273/794 Partitions, Violations =        2713
Routed  276/794 Partitions, Violations =        2724
Routed  279/794 Partitions, Violations =        2729
Routed  282/794 Partitions, Violations =        2731
Routed  285/794 Partitions, Violations =        2731
Routed  288/794 Partitions, Violations =        2725
Routed  291/794 Partitions, Violations =        2725
Routed  294/794 Partitions, Violations =        2721
Routed  297/794 Partitions, Violations =        2725
Routed  300/794 Partitions, Violations =        2721
Routed  303/794 Partitions, Violations =        2725
Routed  306/794 Partitions, Violations =        2727
Routed  309/794 Partitions, Violations =        2727
Routed  312/794 Partitions, Violations =        2730
Routed  315/794 Partitions, Violations =        2728
Routed  318/794 Partitions, Violations =        2727
Routed  321/794 Partitions, Violations =        2727
Routed  324/794 Partitions, Violations =        2727
Routed  327/794 Partitions, Violations =        2730
Routed  330/794 Partitions, Violations =        2731
Routed  333/794 Partitions, Violations =        2739
Routed  336/794 Partitions, Violations =        2742
Routed  339/794 Partitions, Violations =        2747
Routed  342/794 Partitions, Violations =        2747
Routed  345/794 Partitions, Violations =        2744
Routed  348/794 Partitions, Violations =        2752
Routed  351/794 Partitions, Violations =        2755
Routed  354/794 Partitions, Violations =        2757
Routed  357/794 Partitions, Violations =        2761
Routed  360/794 Partitions, Violations =        2764
Routed  363/794 Partitions, Violations =        2770
Routed  366/794 Partitions, Violations =        2769
Routed  369/794 Partitions, Violations =        2772
Routed  372/794 Partitions, Violations =        2770
Routed  375/794 Partitions, Violations =        2775
Routed  378/794 Partitions, Violations =        2779
Routed  381/794 Partitions, Violations =        2778
Routed  384/794 Partitions, Violations =        2782
Routed  387/794 Partitions, Violations =        2783
Routed  390/794 Partitions, Violations =        2791
Routed  393/794 Partitions, Violations =        2793
Routed  396/794 Partitions, Violations =        2793
Routed  399/794 Partitions, Violations =        2798
Routed  402/794 Partitions, Violations =        2797
Routed  405/794 Partitions, Violations =        2788
Routed  408/794 Partitions, Violations =        2788
Routed  411/794 Partitions, Violations =        2788
Routed  414/794 Partitions, Violations =        2788
Routed  417/794 Partitions, Violations =        2795
Routed  420/794 Partitions, Violations =        2798
Routed  423/794 Partitions, Violations =        2799
Routed  426/794 Partitions, Violations =        2800
Routed  429/794 Partitions, Violations =        2801
Routed  432/794 Partitions, Violations =        2800
Routed  435/794 Partitions, Violations =        2800
Routed  438/794 Partitions, Violations =        2808
Routed  441/794 Partitions, Violations =        2803
Routed  444/794 Partitions, Violations =        2803
Routed  447/794 Partitions, Violations =        2806
Routed  450/794 Partitions, Violations =        2806
Routed  453/794 Partitions, Violations =        2810
Routed  456/794 Partitions, Violations =        2813
Routed  459/794 Partitions, Violations =        2813
Routed  462/794 Partitions, Violations =        2815
Routed  465/794 Partitions, Violations =        2818
Routed  468/794 Partitions, Violations =        2816
Routed  471/794 Partitions, Violations =        2817
Routed  474/794 Partitions, Violations =        2819
Routed  477/794 Partitions, Violations =        2821
Routed  480/794 Partitions, Violations =        2808
Routed  483/794 Partitions, Violations =        2814
Routed  486/794 Partitions, Violations =        2815
Routed  489/794 Partitions, Violations =        2815
Routed  492/794 Partitions, Violations =        2818
Routed  495/794 Partitions, Violations =        2817
Routed  498/794 Partitions, Violations =        2834
Routed  501/794 Partitions, Violations =        2839
Routed  504/794 Partitions, Violations =        2847
Routed  507/794 Partitions, Violations =        2850
Routed  510/794 Partitions, Violations =        2853
Routed  513/794 Partitions, Violations =        2855
Routed  516/794 Partitions, Violations =        2855
Routed  519/794 Partitions, Violations =        2858
Routed  522/794 Partitions, Violations =        2847
Routed  525/794 Partitions, Violations =        2849
Routed  528/794 Partitions, Violations =        2856
Routed  531/794 Partitions, Violations =        2856
Routed  534/794 Partitions, Violations =        2855
Routed  537/794 Partitions, Violations =        2855
Routed  540/794 Partitions, Violations =        2858
Routed  543/794 Partitions, Violations =        2856
Routed  546/794 Partitions, Violations =        2856
Routed  549/794 Partitions, Violations =        2860
Routed  552/794 Partitions, Violations =        2865
Routed  555/794 Partitions, Violations =        2869
Routed  558/794 Partitions, Violations =        2873
Routed  561/794 Partitions, Violations =        2868
Routed  564/794 Partitions, Violations =        2867
Routed  567/794 Partitions, Violations =        2868
Routed  570/794 Partitions, Violations =        2864
Routed  573/794 Partitions, Violations =        2864
Routed  576/794 Partitions, Violations =        2869
Routed  579/794 Partitions, Violations =        2869
Routed  582/794 Partitions, Violations =        2880
Routed  585/794 Partitions, Violations =        2883
Routed  588/794 Partitions, Violations =        2891
Routed  591/794 Partitions, Violations =        2893
Routed  594/794 Partitions, Violations =        2899
Routed  597/794 Partitions, Violations =        2904
Routed  600/794 Partitions, Violations =        2904
Routed  603/794 Partitions, Violations =        2906
Routed  606/794 Partitions, Violations =        2905
Routed  609/794 Partitions, Violations =        2905
Routed  612/794 Partitions, Violations =        2908
Routed  615/794 Partitions, Violations =        2912
Routed  618/794 Partitions, Violations =        2918
Routed  621/794 Partitions, Violations =        2923
Routed  624/794 Partitions, Violations =        2926
Routed  627/794 Partitions, Violations =        2922
Routed  630/794 Partitions, Violations =        2925
Routed  633/794 Partitions, Violations =        2934
Routed  636/794 Partitions, Violations =        2940
Routed  639/794 Partitions, Violations =        2940
Routed  642/794 Partitions, Violations =        2942
Routed  645/794 Partitions, Violations =        2939
Routed  648/794 Partitions, Violations =        2949
Routed  651/794 Partitions, Violations =        2940
Routed  654/794 Partitions, Violations =        2940
Routed  657/794 Partitions, Violations =        2940
Routed  660/794 Partitions, Violations =        2940
Routed  663/794 Partitions, Violations =        2944
Routed  666/794 Partitions, Violations =        2952
Routed  669/794 Partitions, Violations =        2952
Routed  672/794 Partitions, Violations =        2959
Routed  675/794 Partitions, Violations =        2967
Routed  678/794 Partitions, Violations =        2967
Routed  681/794 Partitions, Violations =        2966
Routed  684/794 Partitions, Violations =        2975
Routed  687/794 Partitions, Violations =        2974
Routed  690/794 Partitions, Violations =        2980
Routed  693/794 Partitions, Violations =        2983
Routed  696/794 Partitions, Violations =        2981
Routed  699/794 Partitions, Violations =        2981
Routed  702/794 Partitions, Violations =        2981
Routed  705/794 Partitions, Violations =        2981
Routed  708/794 Partitions, Violations =        2981
Routed  711/794 Partitions, Violations =        2992
Routed  714/794 Partitions, Violations =        2991
Routed  717/794 Partitions, Violations =        2989
Routed  720/794 Partitions, Violations =        2989
Routed  723/794 Partitions, Violations =        2994
Routed  726/794 Partitions, Violations =        2999
Routed  729/794 Partitions, Violations =        2997
Routed  732/794 Partitions, Violations =        2998
Routed  735/794 Partitions, Violations =        2988
Routed  738/794 Partitions, Violations =        2994
Routed  741/794 Partitions, Violations =        2996
Routed  744/794 Partitions, Violations =        2992
Routed  747/794 Partitions, Violations =        2998
Routed  750/794 Partitions, Violations =        3001
Routed  753/794 Partitions, Violations =        3002
Routed  756/794 Partitions, Violations =        3004
Routed  759/794 Partitions, Violations =        3004
Routed  762/794 Partitions, Violations =        3004
Routed  765/794 Partitions, Violations =        3003
Routed  768/794 Partitions, Violations =        3003
Routed  771/794 Partitions, Violations =        3003
Routed  774/794 Partitions, Violations =        3003
Routed  777/794 Partitions, Violations =        3014
Routed  780/794 Partitions, Violations =        3018
Routed  783/794 Partitions, Violations =        3018
Routed  786/794 Partitions, Violations =        3016
Routed  789/794 Partitions, Violations =        3019
Routed  792/794 Partitions, Violations =        3022

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3025
        Diff net spacing : 210
        End of line enclosure : 150
        Less than minimum area : 14
        Less than minimum width : 1
        Off-grid : 106
        Same net spacing : 2
        Same net via-cut spacing : 96
        Short : 2356
        Internal-only types : 90

[Iter 8] Elapsed real time: 0:42:04 
[Iter 8] Elapsed cpu  time: sys=0:00:02 usr=0:41:57 total=0:41:59
[Iter 8] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 8] Total (MB): Used  348  Alloctr  350  Proc 2471 

End DR iteration 8 with 794 parts

Start DR iteration 9: non-uniform partition
Routed  1/771 Partitions, Violations =  3018
Routed  3/771 Partitions, Violations =  3014
Routed  6/771 Partitions, Violations =  3003
Routed  9/771 Partitions, Violations =  2997
Routed  12/771 Partitions, Violations = 2980
Routed  15/771 Partitions, Violations = 2974
Routed  18/771 Partitions, Violations = 2958
Routed  21/771 Partitions, Violations = 2952
Routed  24/771 Partitions, Violations = 2946
Routed  27/771 Partitions, Violations = 2934
Routed  30/771 Partitions, Violations = 2919
Routed  33/771 Partitions, Violations = 2909
Routed  36/771 Partitions, Violations = 2900
Routed  39/771 Partitions, Violations = 2895
Routed  42/771 Partitions, Violations = 2884
Routed  45/771 Partitions, Violations = 2900
Routed  48/771 Partitions, Violations = 2894
Routed  51/771 Partitions, Violations = 2891
Routed  54/771 Partitions, Violations = 2895
Routed  57/771 Partitions, Violations = 2887
Routed  60/771 Partitions, Violations = 2885
Routed  63/771 Partitions, Violations = 2884
Routed  66/771 Partitions, Violations = 2886
Routed  69/771 Partitions, Violations = 2877
Routed  72/771 Partitions, Violations = 2871
Routed  75/771 Partitions, Violations = 2866
Routed  78/771 Partitions, Violations = 2866
Routed  81/771 Partitions, Violations = 2867
Routed  84/771 Partitions, Violations = 2867
Routed  87/771 Partitions, Violations = 2857
Routed  90/771 Partitions, Violations = 2840
Routed  93/771 Partitions, Violations = 2839
Routed  96/771 Partitions, Violations = 2845
Routed  99/771 Partitions, Violations = 2847
Routed  102/771 Partitions, Violations =        2840
Routed  105/771 Partitions, Violations =        2839
Routed  108/771 Partitions, Violations =        2838
Routed  111/771 Partitions, Violations =        2835
Routed  114/771 Partitions, Violations =        2832
Routed  117/771 Partitions, Violations =        2834
Routed  120/771 Partitions, Violations =        2834
Routed  123/771 Partitions, Violations =        2831
Routed  126/771 Partitions, Violations =        2817
Routed  129/771 Partitions, Violations =        2817
Routed  132/771 Partitions, Violations =        2807
Routed  135/771 Partitions, Violations =        2799
Routed  138/771 Partitions, Violations =        2799
Routed  141/771 Partitions, Violations =        2798
Routed  144/771 Partitions, Violations =        2781
Routed  147/771 Partitions, Violations =        2779
Routed  150/771 Partitions, Violations =        2773
Routed  153/771 Partitions, Violations =        2767
Routed  156/771 Partitions, Violations =        2769
Routed  159/771 Partitions, Violations =        2762
Routed  162/771 Partitions, Violations =        2757
Routed  165/771 Partitions, Violations =        2739
Routed  168/771 Partitions, Violations =        2734
Routed  171/771 Partitions, Violations =        2730
Routed  174/771 Partitions, Violations =        2726
Routed  177/771 Partitions, Violations =        2733
Routed  180/771 Partitions, Violations =        2733
Routed  183/771 Partitions, Violations =        2737
Routed  186/771 Partitions, Violations =        2735
Routed  189/771 Partitions, Violations =        2732
Routed  192/771 Partitions, Violations =        2734
Routed  195/771 Partitions, Violations =        2729
Routed  198/771 Partitions, Violations =        2724
Routed  201/771 Partitions, Violations =        2718
Routed  204/771 Partitions, Violations =        2719
Routed  207/771 Partitions, Violations =        2715
Routed  210/771 Partitions, Violations =        2716
Routed  213/771 Partitions, Violations =        2716
Routed  216/771 Partitions, Violations =        2716
Routed  219/771 Partitions, Violations =        2717
Routed  222/771 Partitions, Violations =        2716
Routed  225/771 Partitions, Violations =        2731
Routed  228/771 Partitions, Violations =        2751
Routed  231/771 Partitions, Violations =        2750
Routed  234/771 Partitions, Violations =        2747
Routed  237/771 Partitions, Violations =        2751
Routed  240/771 Partitions, Violations =        2754
Routed  243/771 Partitions, Violations =        2751
Routed  246/771 Partitions, Violations =        2756
Routed  249/771 Partitions, Violations =        2757
Routed  252/771 Partitions, Violations =        2734
Routed  255/771 Partitions, Violations =        2728
Routed  258/771 Partitions, Violations =        2725
Routed  261/771 Partitions, Violations =        2728
Routed  264/771 Partitions, Violations =        2730
Routed  267/771 Partitions, Violations =        2741
Routed  270/771 Partitions, Violations =        2749
Routed  273/771 Partitions, Violations =        2752
Routed  276/771 Partitions, Violations =        2755
Routed  279/771 Partitions, Violations =        2752
Routed  282/771 Partitions, Violations =        2758
Routed  285/771 Partitions, Violations =        2761
Routed  288/771 Partitions, Violations =        2770
Routed  291/771 Partitions, Violations =        2776
Routed  294/771 Partitions, Violations =        2776
Routed  297/771 Partitions, Violations =        2776
Routed  300/771 Partitions, Violations =        2775
Routed  303/771 Partitions, Violations =        2787
Routed  306/771 Partitions, Violations =        2791
Routed  309/771 Partitions, Violations =        2792
Routed  312/771 Partitions, Violations =        2794
Routed  315/771 Partitions, Violations =        2799
Routed  318/771 Partitions, Violations =        2806
Routed  321/771 Partitions, Violations =        2801
Routed  324/771 Partitions, Violations =        2801
Routed  327/771 Partitions, Violations =        2801
Routed  330/771 Partitions, Violations =        2803
Routed  333/771 Partitions, Violations =        2803
Routed  336/771 Partitions, Violations =        2819
Routed  339/771 Partitions, Violations =        2819
Routed  342/771 Partitions, Violations =        2816
Routed  345/771 Partitions, Violations =        2807
Routed  348/771 Partitions, Violations =        2809
Routed  351/771 Partitions, Violations =        2815
Routed  354/771 Partitions, Violations =        2825
Routed  357/771 Partitions, Violations =        2819
Routed  360/771 Partitions, Violations =        2822
Routed  363/771 Partitions, Violations =        2839
Routed  366/771 Partitions, Violations =        2850
Routed  369/771 Partitions, Violations =        2849
Routed  372/771 Partitions, Violations =        2849
Routed  375/771 Partitions, Violations =        2851
Routed  378/771 Partitions, Violations =        2862
Routed  381/771 Partitions, Violations =        2866
Routed  384/771 Partitions, Violations =        2858
Routed  387/771 Partitions, Violations =        2864
Routed  390/771 Partitions, Violations =        2867
Routed  393/771 Partitions, Violations =        2867
Routed  396/771 Partitions, Violations =        2867
Routed  399/771 Partitions, Violations =        2873
Routed  402/771 Partitions, Violations =        2871
Routed  405/771 Partitions, Violations =        2878
Routed  408/771 Partitions, Violations =        2878
Routed  411/771 Partitions, Violations =        2878
Routed  414/771 Partitions, Violations =        2878
Routed  417/771 Partitions, Violations =        2894
Routed  420/771 Partitions, Violations =        2897
Routed  423/771 Partitions, Violations =        2900
Routed  426/771 Partitions, Violations =        2909
Routed  429/771 Partitions, Violations =        2912
Routed  432/771 Partitions, Violations =        2913
Routed  435/771 Partitions, Violations =        2917
Routed  438/771 Partitions, Violations =        2921
Routed  441/771 Partitions, Violations =        2924
Routed  444/771 Partitions, Violations =        2927
Routed  447/771 Partitions, Violations =        2902
Routed  450/771 Partitions, Violations =        2929
Routed  453/771 Partitions, Violations =        2899
Routed  456/771 Partitions, Violations =        2910
Routed  459/771 Partitions, Violations =        2912
Routed  462/771 Partitions, Violations =        2912
Routed  465/771 Partitions, Violations =        2915
Routed  468/771 Partitions, Violations =        2915
Routed  471/771 Partitions, Violations =        2914
Routed  474/771 Partitions, Violations =        2921
Routed  477/771 Partitions, Violations =        2923
Routed  480/771 Partitions, Violations =        2919
Routed  483/771 Partitions, Violations =        2936
Routed  486/771 Partitions, Violations =        2940
Routed  489/771 Partitions, Violations =        2928
Routed  492/771 Partitions, Violations =        2929
Routed  495/771 Partitions, Violations =        2930
Routed  498/771 Partitions, Violations =        2933
Routed  501/771 Partitions, Violations =        2935
Routed  504/771 Partitions, Violations =        2946
Routed  507/771 Partitions, Violations =        2954
Routed  510/771 Partitions, Violations =        2955
Routed  513/771 Partitions, Violations =        2964
Routed  516/771 Partitions, Violations =        2979
Routed  519/771 Partitions, Violations =        2979
Routed  522/771 Partitions, Violations =        3015
Routed  525/771 Partitions, Violations =        3022
Routed  528/771 Partitions, Violations =        3015
Routed  531/771 Partitions, Violations =        3014
Routed  534/771 Partitions, Violations =        3023
Routed  537/771 Partitions, Violations =        3023
Routed  540/771 Partitions, Violations =        3023
Routed  543/771 Partitions, Violations =        3023
Routed  546/771 Partitions, Violations =        3027
Routed  549/771 Partitions, Violations =        3032
Routed  552/771 Partitions, Violations =        3086
Routed  555/771 Partitions, Violations =        3082
Routed  558/771 Partitions, Violations =        3067
Routed  561/771 Partitions, Violations =        3064
Routed  564/771 Partitions, Violations =        3066
Routed  567/771 Partitions, Violations =        3065
Routed  570/771 Partitions, Violations =        3057
Routed  573/771 Partitions, Violations =        3057
Routed  576/771 Partitions, Violations =        3064
Routed  579/771 Partitions, Violations =        3067
Routed  582/771 Partitions, Violations =        3073
Routed  585/771 Partitions, Violations =        3076
Routed  588/771 Partitions, Violations =        3072
Routed  591/771 Partitions, Violations =        3068
Routed  594/771 Partitions, Violations =        3065
Routed  597/771 Partitions, Violations =        3076
Routed  600/771 Partitions, Violations =        3076
Routed  603/771 Partitions, Violations =        3080
Routed  606/771 Partitions, Violations =        3083
Routed  609/771 Partitions, Violations =        3084
Routed  612/771 Partitions, Violations =        3077
Routed  615/771 Partitions, Violations =        3077
Routed  618/771 Partitions, Violations =        3075
Routed  621/771 Partitions, Violations =        3080
Routed  624/771 Partitions, Violations =        3088
Routed  627/771 Partitions, Violations =        3088
Routed  630/771 Partitions, Violations =        3091
Routed  633/771 Partitions, Violations =        3091
Routed  636/771 Partitions, Violations =        3089
Routed  639/771 Partitions, Violations =        3092
Routed  642/771 Partitions, Violations =        3095
Routed  645/771 Partitions, Violations =        3098
Routed  648/771 Partitions, Violations =        3100
Routed  651/771 Partitions, Violations =        3092
Routed  654/771 Partitions, Violations =        3106
Routed  657/771 Partitions, Violations =        3099
Routed  660/771 Partitions, Violations =        3096
Routed  663/771 Partitions, Violations =        3124
Routed  666/771 Partitions, Violations =        3125
Routed  669/771 Partitions, Violations =        3132
Routed  672/771 Partitions, Violations =        3135
Routed  675/771 Partitions, Violations =        3132
Routed  678/771 Partitions, Violations =        3134
Routed  681/771 Partitions, Violations =        3148
Routed  684/771 Partitions, Violations =        3149
Routed  687/771 Partitions, Violations =        3149
Routed  690/771 Partitions, Violations =        3153
Routed  693/771 Partitions, Violations =        3162
Routed  696/771 Partitions, Violations =        3164
Routed  699/771 Partitions, Violations =        3168
Routed  702/771 Partitions, Violations =        3168
Routed  705/771 Partitions, Violations =        3169
Routed  708/771 Partitions, Violations =        3164
Routed  711/771 Partitions, Violations =        3170
Routed  714/771 Partitions, Violations =        3174
Routed  717/771 Partitions, Violations =        3176
Routed  720/771 Partitions, Violations =        3175
Routed  723/771 Partitions, Violations =        3179
Routed  726/771 Partitions, Violations =        3182
Routed  729/771 Partitions, Violations =        3184
Routed  732/771 Partitions, Violations =        3158
Routed  735/771 Partitions, Violations =        3159
Routed  738/771 Partitions, Violations =        3159
Routed  741/771 Partitions, Violations =        3167
Routed  744/771 Partitions, Violations =        3172
Routed  747/771 Partitions, Violations =        3175
Routed  750/771 Partitions, Violations =        3178
Routed  753/771 Partitions, Violations =        3187
Routed  756/771 Partitions, Violations =        3192
Routed  759/771 Partitions, Violations =        3193
Routed  762/771 Partitions, Violations =        3194
Routed  765/771 Partitions, Violations =        3191
Routed  768/771 Partitions, Violations =        3187
Routed  771/771 Partitions, Violations =        3190

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3190
        Diff net spacing : 66
        End of line enclosure : 130
        Less than minimum area : 4
        Less than minimum width : 1
        Off-grid : 130
        Same net spacing : 5
        Same net via-cut spacing : 154
        Short : 2553
        Internal-only types : 147

[Iter 9] Elapsed real time: 0:46:40 
[Iter 9] Elapsed cpu  time: sys=0:00:02 usr=0:46:33 total=0:46:36
[Iter 9] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 9] Total (MB): Used  348  Alloctr  350  Proc 2471 

End DR iteration 9 with 771 parts

Start DR iteration 10: non-uniform partition
Routed  1/727 Partitions, Violations =  3188
Routed  3/727 Partitions, Violations =  3178
Routed  6/727 Partitions, Violations =  3179
Routed  9/727 Partitions, Violations =  3163
Routed  12/727 Partitions, Violations = 3133
Routed  15/727 Partitions, Violations = 3129
Routed  18/727 Partitions, Violations = 3120
Routed  21/727 Partitions, Violations = 3098
Routed  24/727 Partitions, Violations = 3091
Routed  27/727 Partitions, Violations = 3078
Routed  30/727 Partitions, Violations = 3075
Routed  33/727 Partitions, Violations = 3043
Routed  36/727 Partitions, Violations = 3026
Routed  39/727 Partitions, Violations = 3032
Routed  42/727 Partitions, Violations = 3032
Routed  45/727 Partitions, Violations = 3030
Routed  48/727 Partitions, Violations = 3015
Routed  51/727 Partitions, Violations = 3020
Routed  54/727 Partitions, Violations = 3014
Routed  57/727 Partitions, Violations = 3004
Routed  60/727 Partitions, Violations = 2998
Routed  63/727 Partitions, Violations = 2982
Routed  66/727 Partitions, Violations = 2977
Routed  69/727 Partitions, Violations = 2968
Routed  72/727 Partitions, Violations = 2961
Routed  75/727 Partitions, Violations = 2981
Routed  78/727 Partitions, Violations = 2972
Routed  81/727 Partitions, Violations = 2959
Routed  84/727 Partitions, Violations = 2948
Routed  87/727 Partitions, Violations = 2938
Routed  90/727 Partitions, Violations = 2932
Routed  93/727 Partitions, Violations = 2926
Routed  96/727 Partitions, Violations = 2919
Routed  99/727 Partitions, Violations = 2917
Routed  102/727 Partitions, Violations =        2906
Routed  105/727 Partitions, Violations =        2897
Routed  108/727 Partitions, Violations =        2899
Routed  111/727 Partitions, Violations =        2894
Routed  114/727 Partitions, Violations =        2886
Routed  117/727 Partitions, Violations =        2900
Routed  120/727 Partitions, Violations =        2888
Routed  123/727 Partitions, Violations =        2874
Routed  126/727 Partitions, Violations =        2869
Routed  129/727 Partitions, Violations =        2881
Routed  132/727 Partitions, Violations =        2876
Routed  135/727 Partitions, Violations =        2895
Routed  138/727 Partitions, Violations =        2884
Routed  141/727 Partitions, Violations =        2883
Routed  144/727 Partitions, Violations =        2866
Routed  147/727 Partitions, Violations =        2832
Routed  150/727 Partitions, Violations =        2829
Routed  153/727 Partitions, Violations =        2822
Routed  156/727 Partitions, Violations =        2817
Routed  159/727 Partitions, Violations =        2810
Routed  162/727 Partitions, Violations =        2801
Routed  165/727 Partitions, Violations =        2792
Routed  168/727 Partitions, Violations =        2790
Routed  171/727 Partitions, Violations =        2783
Routed  174/727 Partitions, Violations =        2772
Routed  177/727 Partitions, Violations =        2765
Routed  180/727 Partitions, Violations =        2761
Routed  183/727 Partitions, Violations =        2758
Routed  186/727 Partitions, Violations =        2756
Routed  189/727 Partitions, Violations =        2738
Routed  192/727 Partitions, Violations =        2734
Routed  195/727 Partitions, Violations =        2733
Routed  198/727 Partitions, Violations =        2726
Routed  201/727 Partitions, Violations =        2723
Routed  204/727 Partitions, Violations =        2745
Routed  207/727 Partitions, Violations =        2746
Routed  210/727 Partitions, Violations =        2744
Routed  213/727 Partitions, Violations =        2737
Routed  216/727 Partitions, Violations =        2736
Routed  219/727 Partitions, Violations =        2737
Routed  222/727 Partitions, Violations =        2742
Routed  225/727 Partitions, Violations =        2746
Routed  228/727 Partitions, Violations =        2749
Routed  231/727 Partitions, Violations =        2753
Routed  234/727 Partitions, Violations =        2757
Routed  237/727 Partitions, Violations =        2758
Routed  240/727 Partitions, Violations =        2760
Routed  243/727 Partitions, Violations =        2759
Routed  246/727 Partitions, Violations =        2761
Routed  249/727 Partitions, Violations =        2767
Routed  252/727 Partitions, Violations =        2755
Routed  255/727 Partitions, Violations =        2730
Routed  258/727 Partitions, Violations =        2724
Routed  261/727 Partitions, Violations =        2728
Routed  264/727 Partitions, Violations =        2715
Routed  267/727 Partitions, Violations =        2701
Routed  270/727 Partitions, Violations =        2702
Routed  273/727 Partitions, Violations =        2702
Routed  276/727 Partitions, Violations =        2704
Routed  279/727 Partitions, Violations =        2707
Routed  282/727 Partitions, Violations =        2714
Routed  285/727 Partitions, Violations =        2718
Routed  288/727 Partitions, Violations =        2724
Routed  291/727 Partitions, Violations =        2722
Routed  294/727 Partitions, Violations =        2739
Routed  297/727 Partitions, Violations =        2747
Routed  300/727 Partitions, Violations =        2746
Routed  303/727 Partitions, Violations =        2748
Routed  306/727 Partitions, Violations =        2741
Routed  309/727 Partitions, Violations =        2736
Routed  312/727 Partitions, Violations =        2738
Routed  315/727 Partitions, Violations =        2744
Routed  318/727 Partitions, Violations =        2742
Routed  321/727 Partitions, Violations =        2745
Routed  324/727 Partitions, Violations =        2745
Routed  327/727 Partitions, Violations =        2750
Routed  330/727 Partitions, Violations =        2750
Routed  333/727 Partitions, Violations =        2755
Routed  336/727 Partitions, Violations =        2755
Routed  339/727 Partitions, Violations =        2760
Routed  342/727 Partitions, Violations =        2763
Routed  345/727 Partitions, Violations =        2787
Routed  348/727 Partitions, Violations =        2790
Routed  351/727 Partitions, Violations =        2793
Routed  354/727 Partitions, Violations =        2793
Routed  357/727 Partitions, Violations =        2807
Routed  360/727 Partitions, Violations =        2809
Routed  363/727 Partitions, Violations =        2810
Routed  366/727 Partitions, Violations =        2810
Routed  369/727 Partitions, Violations =        2811
Routed  372/727 Partitions, Violations =        2809
Routed  375/727 Partitions, Violations =        2812
Routed  378/727 Partitions, Violations =        2812
Routed  381/727 Partitions, Violations =        2806
Routed  384/727 Partitions, Violations =        2809
Routed  387/727 Partitions, Violations =        2820
Routed  390/727 Partitions, Violations =        2820
Routed  393/727 Partitions, Violations =        2822
Routed  396/727 Partitions, Violations =        2830
Routed  399/727 Partitions, Violations =        2834
Routed  402/727 Partitions, Violations =        2834
Routed  405/727 Partitions, Violations =        2834
Routed  408/727 Partitions, Violations =        2835
Routed  411/727 Partitions, Violations =        2838
Routed  414/727 Partitions, Violations =        2844
Routed  417/727 Partitions, Violations =        2845
Routed  420/727 Partitions, Violations =        2847
Routed  423/727 Partitions, Violations =        2852
Routed  426/727 Partitions, Violations =        2854
Routed  429/727 Partitions, Violations =        2860
Routed  432/727 Partitions, Violations =        2852
Routed  435/727 Partitions, Violations =        2825
Routed  438/727 Partitions, Violations =        2820
Routed  441/727 Partitions, Violations =        2822
Routed  444/727 Partitions, Violations =        2832
Routed  447/727 Partitions, Violations =        2835
Routed  450/727 Partitions, Violations =        2835
Routed  453/727 Partitions, Violations =        2832
Routed  456/727 Partitions, Violations =        2835
Routed  459/727 Partitions, Violations =        2842
Routed  462/727 Partitions, Violations =        2853
Routed  465/727 Partitions, Violations =        2864
Routed  468/727 Partitions, Violations =        2865
Routed  471/727 Partitions, Violations =        2868
Routed  474/727 Partitions, Violations =        2868
Routed  477/727 Partitions, Violations =        2871
Routed  480/727 Partitions, Violations =        2871
Routed  483/727 Partitions, Violations =        2868
Routed  486/727 Partitions, Violations =        2868
Routed  489/727 Partitions, Violations =        2869
Routed  492/727 Partitions, Violations =        2887
Routed  495/727 Partitions, Violations =        2900
Routed  498/727 Partitions, Violations =        2900
Routed  501/727 Partitions, Violations =        2888
Routed  504/727 Partitions, Violations =        2891
Routed  507/727 Partitions, Violations =        2895
Routed  510/727 Partitions, Violations =        2884
Routed  513/727 Partitions, Violations =        2886
Routed  516/727 Partitions, Violations =        2886
Routed  519/727 Partitions, Violations =        2889
Routed  522/727 Partitions, Violations =        2899
Routed  525/727 Partitions, Violations =        2898
Routed  528/727 Partitions, Violations =        2894
Routed  531/727 Partitions, Violations =        2892
Routed  534/727 Partitions, Violations =        2896
Routed  537/727 Partitions, Violations =        2899
Routed  540/727 Partitions, Violations =        2904
Routed  543/727 Partitions, Violations =        2907
Routed  546/727 Partitions, Violations =        2911
Routed  549/727 Partitions, Violations =        2919
Routed  552/727 Partitions, Violations =        2919
Routed  555/727 Partitions, Violations =        2924
Routed  558/727 Partitions, Violations =        2934
Routed  561/727 Partitions, Violations =        2938
Routed  564/727 Partitions, Violations =        2938
Routed  567/727 Partitions, Violations =        2948
Routed  570/727 Partitions, Violations =        2948
Routed  573/727 Partitions, Violations =        2951
Routed  576/727 Partitions, Violations =        2957
Routed  579/727 Partitions, Violations =        2957
Routed  582/727 Partitions, Violations =        2967
Routed  585/727 Partitions, Violations =        2967
Routed  588/727 Partitions, Violations =        2974
Routed  591/727 Partitions, Violations =        2974
Routed  594/727 Partitions, Violations =        2983
Routed  597/727 Partitions, Violations =        2978
Routed  600/727 Partitions, Violations =        2980
Routed  603/727 Partitions, Violations =        2985
Routed  606/727 Partitions, Violations =        2985
Routed  609/727 Partitions, Violations =        2985
Routed  612/727 Partitions, Violations =        2989
Routed  615/727 Partitions, Violations =        2995
Routed  618/727 Partitions, Violations =        2993
Routed  621/727 Partitions, Violations =        2989
Routed  624/727 Partitions, Violations =        2988
Routed  627/727 Partitions, Violations =        2988
Routed  630/727 Partitions, Violations =        2989
Routed  633/727 Partitions, Violations =        2993
Routed  636/727 Partitions, Violations =        2996
Routed  639/727 Partitions, Violations =        2996
Routed  642/727 Partitions, Violations =        2993
Routed  645/727 Partitions, Violations =        3000
Routed  648/727 Partitions, Violations =        3003
Routed  651/727 Partitions, Violations =        3002
Routed  654/727 Partitions, Violations =        3002
Routed  657/727 Partitions, Violations =        3004
Routed  660/727 Partitions, Violations =        3006
Routed  663/727 Partitions, Violations =        3006
Routed  666/727 Partitions, Violations =        3006
Routed  669/727 Partitions, Violations =        3006
Routed  672/727 Partitions, Violations =        3005
Routed  675/727 Partitions, Violations =        3007
Routed  678/727 Partitions, Violations =        3016
Routed  681/727 Partitions, Violations =        3016
Routed  684/727 Partitions, Violations =        3018
Routed  687/727 Partitions, Violations =        3018
Routed  690/727 Partitions, Violations =        3021
Routed  693/727 Partitions, Violations =        3036
Routed  696/727 Partitions, Violations =        3036
Routed  699/727 Partitions, Violations =        3045
Routed  702/727 Partitions, Violations =        3050
Routed  705/727 Partitions, Violations =        3062
Routed  708/727 Partitions, Violations =        3067
Routed  711/727 Partitions, Violations =        3066
Routed  714/727 Partitions, Violations =        3078
Routed  717/727 Partitions, Violations =        3078
Routed  720/727 Partitions, Violations =        3092
Routed  723/727 Partitions, Violations =        3100
Routed  726/727 Partitions, Violations =        3110

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3110
        Diff net spacing : 61
        End of line enclosure : 120
        Less than minimum area : 7
        Less than NDR width : 1
        Off-grid : 139
        Same net spacing : 2
        Same net via-cut spacing : 139
        Short : 2517
        Internal-only types : 124

[Iter 10] Elapsed real time: 0:51:04 
[Iter 10] Elapsed cpu  time: sys=0:00:03 usr=0:50:57 total=0:51:00
[Iter 10] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 10] Total (MB): Used  348  Alloctr  350  Proc 2471 

End DR iteration 10 with 727 parts

Stop DR since not converging

Information: Detail Routing terminated early because DRCs were not converging: true (ZRT-312)

Begin revisit internal-only type DRCs ...

Checked 1/11 Partitions, Violations =   3078
Checked 2/11 Partitions, Violations =   3057
Checked 3/11 Partitions, Violations =   3045
Checked 4/11 Partitions, Violations =   3033
Checked 5/11 Partitions, Violations =   3022
Checked 6/11 Partitions, Violations =   3012
Checked 7/11 Partitions, Violations =   3006
Checked 8/11 Partitions, Violations =   3000
Checked 9/11 Partitions, Violations =   2995
Checked 10/11 Partitions, Violations =  2992
Checked 11/11 Partitions, Violations =  2989

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2989

[REVISIT DRC] Elapsed real time: 0:00:00 
[REVISIT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[REVISIT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[REVISIT DRC] Total (MB): Used  348  Alloctr  350  Proc 2471 
[DR] Elapsed real time: 0:51:04 
[DR] Elapsed cpu  time: sys=0:00:03 usr=0:50:57 total=0:51:00
[DR] Stage (MB): Used    2  Alloctr    1  Proc    0 
[DR] Total (MB): Used  330  Alloctr  331  Proc 2471 
[DR: Done] Elapsed real time: 0:51:04 
[DR: Done] Elapsed cpu  time: sys=0:00:03 usr=0:50:57 total=0:51:00
[DR: Done] Stage (MB): Used    2  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used  330  Alloctr  331  Proc 2471 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 373 aligned/redundant DRCs. (ZRT-305)

DR finished with 2616 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2616
        Diff net spacing : 51
        End of line enclosure : 120
        Less than minimum area : 9
        Less than NDR width : 1
        Off-grid : 139
        Same net spacing : 2
        Same net via-cut spacing : 138
        Short : 2156



Total Wire Length =                    12859 micron
Total Number of Contacts =             5824
Total Number of Wires =                9747
Total Number of PtConns =              1086
Total Number of Routed Wires =       9747
Total Routed Wire Length =           11917 micron
Total Number of Routed Contacts =       5824
        Layer                 M1 :          1 micron
        Layer                 M2 :        334 micron
        Layer                 M3 :       7332 micron
        Layer                 M4 :       4405 micron
        Layer                 M5 :        313 micron
        Layer                 M6 :        464 micron
        Layer                 M7 :          9 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via       VIA67SQ_C(rot) :          3
        Via       VIA56SQ_C(rot) :         41
        Via              VIA56SQ :         31
        Via              VIA45SQ :          1
        Via         VIA45SQ(rot) :        182
        Via            VIA34SQ_C :       1413
        Via              VIA34SQ :         10
        Via         VIA34SQ(rot) :        100
        Via          VIA3_34SQ_C :       1157
        Via       VIA3_34SQ(rot) :         91
        Via            VIA23SQ_C :        371
        Via       VIA23SQ_C(rot) :        179
        Via          VIA23BAR2_C :         19
        Via              VIA23SQ :         55
        Via         VIA23SQ(rot) :          1
        Via            VIA23BAR1 :         44
        Via          VIA2_33SQ_C :          1
        Via     VIA2_33SQ_C(rot) :          1
        Via     VIA23_3SQ_C(rot) :       1834
        Via   VIA2_33_3SQ_C(rot) :        115
        Via            VIA12SQ_C :        170
        Via          VIA12BAR1_C :          2
        Via          VIA1_32SQ_C :          2
        Via        VIA1_32_3SQ_C :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 5824 vias)
 
    Layer VIA1       =  0.00% (0      / 175     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (175     vias)
    Layer VIA2       =  0.00% (0      / 2620    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2620    vias)
    Layer VIA3       =  0.00% (0      / 2771    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2771    vias)
    Layer VIA4       =  0.00% (0      / 183     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (183     vias)
    Layer VIA5       =  0.00% (0      / 72      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (72      vias)
    Layer VIA6       =  0.00% (0      / 3       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3       vias)
 
  Total double via conversion rate    =  0.00% (0 / 5824 vias)
 
    Layer VIA1       =  0.00% (0      / 175     vias)
    Layer VIA2       =  0.00% (0      / 2620    vias)
    Layer VIA3       =  0.00% (0      / 2771    vias)
    Layer VIA4       =  0.00% (0      / 183     vias)
    Layer VIA5       =  0.00% (0      / 72      vias)
    Layer VIA6       =  0.00% (0      / 3       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 5824 vias)
 
    Layer VIA1       =  0.00% (0      / 175     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (175     vias)
    Layer VIA2       =  0.00% (0      / 2620    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2620    vias)
    Layer VIA3       =  0.00% (0      / 2771    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2771    vias)
    Layer VIA4       =  0.00% (0      / 183     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (183     vias)
    Layer VIA5       =  0.00% (0      / 72      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (72      vias)
    Layer VIA6       =  0.00% (0      / 3       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3       vias)
 

Total number of nets = 64394
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 2616
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block cv32e40p_top are cleared. (TIM-123)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_CTS.design'. (TIM-125)
Information: Design cv32e40p_CTS has 64379 nets, 0 global routed, 109 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'cv32e40p_top'. (NEX-022)
Information: Design Average RC for design cv32e40p_CTS  (NEX-011)
Information: r = 2.591334 ohm/um, via_r = 0.650554 ohm/cut, c = 0.131646 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.179617 ohm/um, via_r = 1.038181 ohm/cut, c = 0.143675 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 64377, routed nets = 109, across physical hierarchy nets = 0, parasitics cached nets = 64377, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-clock-opt optimization Phase 33 Iter  1         0.00      1.49         7       0.031           -           2.084
Enable dominated scenarios

npo-clock-opt optimization complete                 0.00      1.49         4       0.031           -           2.084
Co-efficient Ratio Summary:
4.193421606340  6.578038174925  2.479639387277  7.744187567880  0.485169524877  3.179932733784  5.567214754587  2.894454387461  6.565921017863  -9.017937605874  3.105259379716  9.865050609851  6.078193764085  2.744732741123
8.318115605192  9.699225027278  2.464623050064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578593224  -7.876358018112  2.192714672479  0.965355241094  2.700118243881  3.840984464440
3.750206054354  7.663458843484  6.212201267950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287596892  -7.205135612169  8.279941303297  1.185347690997  3.334408608244  5.867133131622
7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270537326  -7.050450594780  2.404507060897  6.131474844054  4.100282266110  1.274242989655
4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474522495  -0.513656896621  5.028159505728  6.111435746103  6.181444512107  1.581109765776
7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.472458902409  3.368484394994  4.897111549020  6.860149344452  -2.000104151691  9.096935000390  2.199663409512  0.915972467443  5.466526908426
8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716012888  7.173433718510  9.939562708373  3.617852772683  8.946772737652  -1.169969632707  4.520536759973  3.092591109795  5.580798536993  1.131821363510
0.721709625254  7.515947417690  0.649322209371  1.017031043513  5.811519666269  5.826730883342  4.349383292435  0.216216918317  9.612142722527  -7.311156882104  0.824198709173  0.358782586693  8.022080569284  2.603666185844
5.024802551363  1.359359521353  5.407563451201  2.804123477518  1.265300052200  0.417760313533  1.833872465081  6.448557737188  4.848373412548  -2.936801155033  8.672073319928  4.214926616610  9.007698270112  3.308631778452
5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.551199989997  2.300508202625  0.754685030179  1.961421411696  2.781303641418  -3.355375255650  9.438588088305  9.138323942545  9.020270208464  9.978905095117
7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407559547  -7.269363108696  3.368082398487  7.095262815702  7.411307156476  6.944770576650
5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.287277774418  7.540401048505  0.000353617956  -5.833784656721  4.755166474148  4.389082956592  1.217834901793  7.505308910467
0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619614242  -9.406669196875  2.780543825956  0.725815614657  8.793294687635  8.918646819113
5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717340238  -7.977150103284  5.096476213259  1.514992670128  7.396862620513  5.512693427835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326283131  -4.288630287880  5.818507587645  2.345150322627  0.037396605045  0.494214840392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377560982  -3.652834162614  2.539253892705  6.654530118747  4.022465951365  6.796155102757
0.618562611981  3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345247245  -8.902409436848  4.395575439297  1.541641886014  9.244422100010  4.051125509534
5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888017343  -3.718510093956  2.709954311261  2.774204094677  2.637622016996  9.532231052994
6.656262309097  9.409795558072  6.136993113139  7.763510099569  9.625363283480  7.417067964932  2.209371101703  1.043513581151  9.666269882673  -0.883342534938  3.293016071107  6.910938161214  2.422597631115  6.782638682351
9.141628035492  1.286693806794  9.569285360313  2.585844527359  2.551363255729  9.521356540756  3.451201280412  3.477518126530  0.052200841776  -0.313533283387  2.468107145317  7.733253684837  3.115162193680  1.055567467149
4.124225421016  5.316610904255  7.270113430810  7.178452560747  1.109985851474  3.640423276467  6.979434932421  6.938770155119  9.989997030050  -8.202625175468  5.033295697604  1.417761478130  3.344032235537  5.155184543790
9.893602913456  2.642545906513  9.208465097847  1.495117746745  7.734047317127  4.721421981592  0.740044433141  4.637138041352  4.984361130991  -0.198619845279  8.209229691744  7.920694762340  7.252161626936  3.008120936740
3.103784704595  1.515702855821  6.156479694424  6.976650523956  5.921087480218  9.647382389440  1.463832453161  0.419342160515  5.657807917373  -0.247963028727  7.777534255502  1.044670200035  3.310570483378  4.556255075458
7.289445438746  1.656592121786  3.901793750587  4.310467080093  3.986343950985  1.607812396408  5.274420834112  3.831811560490  7.969926602608  -3.246462495006  4.131356422803  6.934892702961  9.317868040666  9.096317778996
4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.096373414109  4.270014844388  1.384045006444  0.375020605316  9.766348784229  -9.621220216795  0.778086264630  7.782308605671  7.043854897715  0.003726009589
7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.333443640824  4.586760973162  2.717389438536  4.966981599976  -1.759148834708  7.766341663082  6.763086006332  6.986761828863  0.187323681792
8.323007234311  9.122627003721  6.705045249478  0.240392817363  1.613985254405  4.410021006611  0.127471858965  5.457074665306  3.562487380882  -0.782685825367  8.478044375582  3.546081992637  7.263512765283  4.062157353867
4.638167665259  9.918747402238  5.051365879662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.748604182210  7.958456746975  -6.204172838711  9.395247010499  8.061127068234  5.940875290240  9.336381539499
4.489711154206  0.686014924821  2.200010905169  1.909534515515  9.219704219186  2.091597906744  3.546609230842  6.814269005588  3.460719826522  -4.824446479456  7.353518004201  1.164350801288  8.710973771851  0.993499370837
3.361785277562  3.894677263141  2.116996453270  7.452994680473  2.309097089104  5.558079513699  3.113139776351  0.072170962525  4.751594241769  -0.064932320937  1.104834138017  3.587230166626  9.585203488334  2.434471429243

npo-clock-opt final QoR
_______________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk_i
8: scan_clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0030     0.0049      5   0.2586     1.4923     79
    2   8   0.0000     0.0000      0   0.1655     0.6427      4
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0          -
    2   *   0.0030     0.0049      5   0.2586     1.4923     79        0     0.0000        5          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0030     0.0049      5   0.2586     1.4923     79        0     0.0000        5          -     31310.35      61892      36304       5431
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt final QoR Summary         WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt final QoR Summary      0.0030     0.0049      5   0.2586     1.4923     79        0        5          -     31310.35      61892

npo-clock-opt command complete                CPU:  7435 s (  2.07 hr )  ELAPSE:  7501 s (  2.08 hr )  MEM-PEAK:  1404 MB
npo-clock-opt command statistics  CPU=4406 sec (1.22 hr) ELAPSED=4444 sec (1.23 hr) MEM-PEAK=1.371 GB
Information: Running auto PG connection. (NDM-099)
1
# clock_opt -to build_clock
# clock_opt -from route_clock -to route_clock
# clock_opt -from final_opt
## If any issue at analysis, update CT constraints 
##################################################
connect_pg_net -net "VDD" [get_pins -hierarchical "*/VDD*"]
connect_pg_net -net "VSS" [get_pins -hierarchical "*/VSS"]
# ================================================ #
# =================== Reports ==================== #
# ================================================ #
sh mkdir -p reports output_cts 
report_routing_rules -verbose >  reports/cts_routing_rules.rpt
report_clock_routing_rules >  reports/cts_clock_routing_rules.rpt
report_ports -verbose [get_ports *clk*] >  reports/cts_ports.rpt
report_clock_settings >  reports/cts_clk_setting.rpt
report_utilization > reports/utilization.rpt
check_pg_drc  > reports/drc_final.rpt
check_routes  > reports/routes_violations.rpt
report_design > reports/design.rpt
report_cell   > reports/cells.rpt
report_qor    > reports/qor.rpt
report_timing > reports/timing.rpt
write_def output_cts/cv32e40p.def
****************************************
Report : Data Mismatches
Version: O-2018.06-SP1
Date   : Fri May 30 18:15:12 2025
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
ROW                            : 376
TRACKS                         : 20
VIAS                           : 8
NONDEFAULTRULES                : 1
COMPONENTS                     : 64727
PINS                           : 396
PINPROPERTIES                  : 394
SPECIALNETS                    : 106
NETS                           : 64392
SCANCHAINS                     : 6
1
write_verilog -include {all} output_cts/cv32e40p.v
1
save_block -as cv32e40p_CTS
Information: Saving block 'cv32e40p_top:cv32e40p_CTS.design'
1
puts "finish_cts"
finish_cts
start_gui
icc2_shell> gui_show_error_data
icc2_shell> sizeof_collection [get_cells */*CTS*]
167
icc2_shell> gui_show_error_data
icc2_shell> change_selection [get_cells */*CTS*]
icc2_shell> change_selection [get_cells */*CTS* */*/*CTS*]
Error: extra positional option '*/*/*CTS*' (CMD-012)
icc2_shell> change_selection [get_cells {*/*CTS* */*/*CTS*}]
icc2_shell> change_selection [get_cells {*/*CTS* */*/*CTS* */*/*/*CTS}]
Warning: No cell objects matched '*/*/*/*CTS' (SEL-004)
icc2_shell> change_selection [get_cells {*/*CTS* */*/*CTS* */*/*/*CTS*}]
icc2_shell> change_selection [get_cells {*/*CTS* */*/*CTS* */*/*/*CTS*}]
icc2_shell> change_selection [get_cells {*/*CTS* */*/*CTS* */*/*/*CTS* */*/*/*/*CTS*}]
icc2_shell> get_cells */*/*/*/*/*CTS*
{core_i/ex_stage_i/alu_i/alu_div_i/sub_109/CTS_copt_h_inst_64857 core_i/ex_stage_i/alu_i/alu_div_i/sub_109/CTS_copt_h_inst_64858 core_i/ex_stage_i/alu_i/alu_div_i/sub_109/CTS_copt_h_inst_64859 core_i/ex_stage_i/alu_i/alu_div_i/sub_109/CTS_copt_h_inst_64860 core_i/ex_stage_i/alu_i/alu_div_i/sub_109/CTS_copt_h_inst_64861 core_i/ex_stage_i/alu_i/alu_div_i/sub_109/CTS_copt_h_inst_65802 core_i/ex_stage_i/alu_i/alu_div_i/sub_109/CTS_copt_h_inst_65803 core_i/ex_stage_i/alu_i/alu_div_i/sub_109/CTS_copt_h_inst_65804 core_i/ex_stage_i/alu_i/alu_div_i/add_109/CTS_copt_h_inst_64680 core_i/ex_stage_i/alu_i/alu_div_i/add_109/CTS_copt_h_inst_64681 core_i/ex_stage_i/alu_i/alu_div_i/add_109/CTS_copt_h_inst_64682 core_i/ex_stage_i/alu_i/alu_div_i/add_109/CTS_copt_h_inst_64683 core_i/ex_stage_i/alu_i/alu_div_i/add_109/CTS_copt_h_inst_64684 core_i/ex_stage_i/alu_i/alu_div_i/add_109/CTS_copt_h_inst_65725 core_i/ex_stage_i/alu_i/alu_div_i/add_109/CTS_copt_h_inst_65726 core_i/ex_stage_i/alu_i/alu_div_i/add_109/CTS_copt_h_inst_65727 core_i/ex_stage_i/alu_i/alu_div_i/add_109/CTS_copt_h_inst_65926 core_i/ex_stage_i/alu_i/alu_div_i/add_109/CTS_copt_h_inst_66898 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_50480 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_50485 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_50486 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_50487 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_50488 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_51798 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_51802 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_51803 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_51804 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_51805 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_51806 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_52421 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_52422 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_52423 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_52424 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_52426 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_52427 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_52428 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_52430 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_52432 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_52738 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_60810 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_60811 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_60812 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_60813 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_60814 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_60815 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_60817 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_60819}
icc2_shell> get_cells */*/*/*/*/*/*CTS*
Warning: No cell objects matched '*/*/*/*/*/*/*CTS*' (SEL-004)
Error: Nothing matched for collection (SEL-005)
icc2_shell> get_cells */*/*/*/*/*CTS*
{core_i/ex_stage_i/alu_i/alu_div_i/sub_109/CTS_copt_h_inst_64857 core_i/ex_stage_i/alu_i/alu_div_i/sub_109/CTS_copt_h_inst_64858 core_i/ex_stage_i/alu_i/alu_div_i/sub_109/CTS_copt_h_inst_64859 core_i/ex_stage_i/alu_i/alu_div_i/sub_109/CTS_copt_h_inst_64860 core_i/ex_stage_i/alu_i/alu_div_i/sub_109/CTS_copt_h_inst_64861 core_i/ex_stage_i/alu_i/alu_div_i/sub_109/CTS_copt_h_inst_65802 core_i/ex_stage_i/alu_i/alu_div_i/sub_109/CTS_copt_h_inst_65803 core_i/ex_stage_i/alu_i/alu_div_i/sub_109/CTS_copt_h_inst_65804 core_i/ex_stage_i/alu_i/alu_div_i/add_109/CTS_copt_h_inst_64680 core_i/ex_stage_i/alu_i/alu_div_i/add_109/CTS_copt_h_inst_64681 core_i/ex_stage_i/alu_i/alu_div_i/add_109/CTS_copt_h_inst_64682 core_i/ex_stage_i/alu_i/alu_div_i/add_109/CTS_copt_h_inst_64683 core_i/ex_stage_i/alu_i/alu_div_i/add_109/CTS_copt_h_inst_64684 core_i/ex_stage_i/alu_i/alu_div_i/add_109/CTS_copt_h_inst_65725 core_i/ex_stage_i/alu_i/alu_div_i/add_109/CTS_copt_h_inst_65726 core_i/ex_stage_i/alu_i/alu_div_i/add_109/CTS_copt_h_inst_65727 core_i/ex_stage_i/alu_i/alu_div_i/add_109/CTS_copt_h_inst_65926 core_i/ex_stage_i/alu_i/alu_div_i/add_109/CTS_copt_h_inst_66898 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_50480 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_50485 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_50486 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_50487 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_50488 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_51798 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_51802 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_51803 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_51804 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_51805 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_51806 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_52421 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_52422 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_52423 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_52424 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_52426 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_52427 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_52428 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_52430 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_52432 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_52738 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_60810 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_60811 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_60812 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_60813 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_60814 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_60815 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_60817 core_i/ex_stage_i/alu_i/alu_div_i/r76/CTS_copt_h_inst_60819}
icc2_shell> change_selection [get_cells {*/*CTS* */*/*CTS* */*/*/*CTS* */*/*/*/*CTS* */*/*/*/*/*CTS*}]
icc2_shell> change_selection [get_cells {*/*CTS* */*/*CTS* */*/*/*CTS* */*/*/*/*CTS* */*/*/*/*/*CTS*}]
icc2_shell> sizeof_collection [get_cells {*/*CTS* */*/*CTS* */*/*/*CTS* */*/*/*/*CTS* */*/*/*/*/*CTS*}]
35794
icc2_shell> gui_show_error_data
icc2_shell> 