verilog work "asic_core.v"
