

================================================================
== Vivado HLS Report for 'nqueens'
================================================================
* Date:           Mon Aug 30 18:26:55 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        nqueens
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.149 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1             |        8|        8|         1|          -|          -|        8|    no    |
        |- Loop 2             |        ?|        ?|         ?|          -|          -| 1 ~ 100 |    no    |
        | + Loop 2.1          |        ?|        ?|         ?|          -|          -|        ?|    no    |
        |  ++ Loop 2.1.1      |        ?|        ?|         ?|          -|          -|        ?|    no    |
        |   +++ Loop 2.1.1.1  |        ?|        ?|         2|          -|          -|        ?|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 11 4 
4 --> 5 
5 --> 6 
6 --> 7 5 8 
7 --> 6 
8 --> 9 
9 --> 10 11 
10 --> 4 11 
11 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !7"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @nqueens_str) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%a = alloca [8 x i32], align 16" [nqueens/nqueens.cpp:8]   --->   Operation 14 'alloca' 'a' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [nqueens/nqueens.cpp:6]   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.65ns)   --->   "br label %1" [nqueens/nqueens.cpp:10]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%x_0 = phi i4 [ 0, %0 ], [ %x, %2 ]"   --->   Operation 17 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.72ns)   --->   "%icmp_ln10 = icmp eq i4 %x_0, -8" [nqueens/nqueens.cpp:10]   --->   Operation 18 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.79ns)   --->   "%x = add i4 %x_0, 1" [nqueens/nqueens.cpp:10]   --->   Operation 20 'add' 'x' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %.preheader13.preheader, label %2" [nqueens/nqueens.cpp:10]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i4 %x_0 to i64" [nqueens/nqueens.cpp:11]   --->   Operation 22 'zext' 'zext_ln11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%a_addr = getelementptr inbounds [8 x i32]* %a, i64 0, i64 %zext_ln11" [nqueens/nqueens.cpp:11]   --->   Operation 23 'getelementptr' 'a_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.67ns)   --->   "store i32 0, i32* %a_addr, align 4" [nqueens/nqueens.cpp:11]   --->   Operation 24 'store' <Predicate = (!icmp_ln10)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br label %1" [nqueens/nqueens.cpp:10]   --->   Operation 25 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sol_list_1 = alloca i32"   --->   Operation 26 'alloca' 'sol_list_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.65ns)   --->   "store i32 0, i32* %sol_list_1" [nqueens/nqueens.cpp:14]   --->   Operation 27 'store' <Predicate = (icmp_ln10)> <Delay = 0.65>
ST_2 : Operation 28 [1/1] (0.65ns)   --->   "br label %.preheader13" [nqueens/nqueens.cpp:14]   --->   Operation 28 'br' <Predicate = (icmp_ln10)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.47>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%iteration_0 = phi i7 [ %iteration, %.loopexit9 ], [ 0, %.preheader13.preheader ]"   --->   Operation 29 'phi' 'iteration_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%k_aux_0 = phi i32 [ %k_aux_3, %.loopexit9 ], [ 1, %.preheader13.preheader ]" [nqueens/nqueens.cpp:44]   --->   Operation 30 'phi' 'k_aux_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%k_0 = phi i32 [ %k_3, %.loopexit9 ], [ 0, %.preheader13.preheader ]" [nqueens/nqueens.cpp:32]   --->   Operation 31 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%u_0_0 = phi i32 [ %u_0_3, %.loopexit9 ], [ 1, %.preheader13.preheader ]" [nqueens/nqueens.cpp:38]   --->   Operation 32 'phi' 'u_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sol_list_1_load = load i32* %sol_list_1" [nqueens/nqueens.cpp:46]   --->   Operation 33 'load' 'sol_list_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.81ns)   --->   "%icmp_ln14 = icmp ult i7 %iteration_0, -28" [nqueens/nqueens.cpp:14]   --->   Operation 34 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 100, i64 50) nounwind"   --->   Operation 35 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.77ns)   --->   "%iteration = add i7 %iteration_0, 1" [nqueens/nqueens.cpp:14]   --->   Operation 36 'add' 'iteration' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.65ns)   --->   "br i1 %icmp_ln14, label %.preheader8.preheader, label %.loopexit1" [nqueens/nqueens.cpp:14]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 38 [1/1] (0.65ns)   --->   "br label %.preheader8" [nqueens/nqueens.cpp:16]   --->   Operation 38 'br' <Predicate = (icmp_ln14)> <Delay = 0.65>

State 4 <SV = 3> <Delay = 0.67>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%k_aux_1 = phi i32 [ %k_aux_4, %.loopexit._crit_edge ], [ %k_aux_0, %.preheader8.preheader ]"   --->   Operation 39 'phi' 'k_aux_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%k_1 = phi i32 [ %k_5, %.loopexit._crit_edge ], [ %k_0, %.preheader8.preheader ]"   --->   Operation 40 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%u = phi i32 [ %u_0_2, %.loopexit._crit_edge ], [ %u_0_0, %.preheader8.preheader ]" [nqueens/nqueens.cpp:38]   --->   Operation 41 'phi' 'u' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i32 %k_1 to i64" [nqueens/nqueens.cpp:16]   --->   Operation 42 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr inbounds [8 x i32]* %a, i64 0, i64 %sext_ln16" [nqueens/nqueens.cpp:16]   --->   Operation 43 'getelementptr' 'a_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.67ns)   --->   "store i32 0, i32* %a_addr_1, align 4" [nqueens/nqueens.cpp:16]   --->   Operation 44 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 45 [1/1] (0.65ns)   --->   "br label %3" [nqueens/nqueens.cpp:17]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.65>

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%u_0_4 = phi i32 [ %u, %.preheader8 ], [ %u_1, %6 ]"   --->   Operation 46 'phi' 'u_0_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.99ns)   --->   "%icmp_ln17 = icmp slt i32 %u_0_4, 9" [nqueens/nqueens.cpp:17]   --->   Operation 47 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %.preheader.preheader, label %.loopexit.loopexit" [nqueens/nqueens.cpp:17]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.65ns)   --->   "br label %.preheader" [nqueens/nqueens.cpp:19]   --->   Operation 49 'br' <Predicate = (icmp_ln17)> <Delay = 0.65>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 50 'br' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.01>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%count_0 = phi i32 [ %select_ln20_1, %_ifconv ], [ 0, %.preheader.preheader ]" [nqueens/nqueens.cpp:20]   --->   Operation 51 'phi' 'count_0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%j_0 = phi i31 [ %j, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 52 'phi' 'j_0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i31 %j_0 to i32" [nqueens/nqueens.cpp:19]   --->   Operation 53 'zext' 'zext_ln19' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.99ns)   --->   "%icmp_ln19 = icmp slt i32 %zext_ln19, %k_1" [nqueens/nqueens.cpp:19]   --->   Operation 54 'icmp' 'icmp_ln19' <Predicate = (icmp_ln17)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (1.00ns)   --->   "%j = add i31 %j_0, 1" [nqueens/nqueens.cpp:19]   --->   Operation 55 'add' 'j' <Predicate = (icmp_ln17)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %_ifconv, label %4" [nqueens/nqueens.cpp:19]   --->   Operation 56 'br' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i31 %j_0 to i64" [nqueens/nqueens.cpp:20]   --->   Operation 57 'zext' 'zext_ln20' <Predicate = (icmp_ln17 & icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr inbounds [8 x i32]* %a, i64 0, i64 %zext_ln20" [nqueens/nqueens.cpp:20]   --->   Operation 58 'getelementptr' 'a_addr_2' <Predicate = (icmp_ln17 & icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 59 [2/2] (0.67ns)   --->   "%a_load = load i32* %a_addr_2, align 4" [nqueens/nqueens.cpp:20]   --->   Operation 59 'load' 'a_load' <Predicate = (icmp_ln17 & icmp_ln19)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 60 [1/1] (0.99ns)   --->   "%icmp_ln24 = icmp eq i32 %count_0, %k_1" [nqueens/nqueens.cpp:24]   --->   Operation 60 'icmp' 'icmp_ln24' <Predicate = (icmp_ln17 & !icmp_ln19)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %5, label %6" [nqueens/nqueens.cpp:24]   --->   Operation 61 'br' <Predicate = (icmp_ln17 & !icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.01ns)   --->   "%u_1 = add nsw i32 %u_0_4, 1" [nqueens/nqueens.cpp:17]   --->   Operation 62 'add' 'u_1' <Predicate = (icmp_ln17 & !icmp_ln19 & !icmp_ln24)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "br label %3" [nqueens/nqueens.cpp:17]   --->   Operation 63 'br' <Predicate = (icmp_ln17 & !icmp_ln19 & !icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.67ns)   --->   "store i32 %u_0_4, i32* %a_addr_1, align 4" [nqueens/nqueens.cpp:25]   --->   Operation 64 'store' <Predicate = (icmp_ln17 & !icmp_ln19 & icmp_ln24)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br label %.loopexit" [nqueens/nqueens.cpp:26]   --->   Operation 65 'br' <Predicate = (icmp_ln17 & !icmp_ln19 & icmp_ln24)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.14>
ST_7 : Operation 66 [1/2] (0.67ns)   --->   "%a_load = load i32* %a_addr_2, align 4" [nqueens/nqueens.cpp:20]   --->   Operation 66 'load' 'a_load' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 67 [1/1] (0.99ns)   --->   "%icmp_ln20 = icmp eq i32 %u_0_4, %a_load" [nqueens/nqueens.cpp:20]   --->   Operation 67 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (1.01ns)   --->   "%sub_ln20 = sub nsw i32 %u_0_4, %a_load" [nqueens/nqueens.cpp:20]   --->   Operation 68 'sub' 'sub_ln20' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (1.01ns)   --->   "%neg = sub i32 0, %sub_ln20" [nqueens/nqueens.cpp:20]   --->   Operation 69 'sub' 'neg' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.99ns)   --->   "%abscond = icmp sgt i32 %sub_ln20, 0" [nqueens/nqueens.cpp:20]   --->   Operation 70 'icmp' 'abscond' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln20_1)   --->   "%abs = select i1 %abscond, i32 %sub_ln20, i32 %neg" [nqueens/nqueens.cpp:20]   --->   Operation 71 'select' 'abs' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (1.01ns)   --->   "%sub_ln20_1 = sub nsw i32 %k_1, %zext_ln19" [nqueens/nqueens.cpp:20]   --->   Operation 72 'sub' 'sub_ln20_1' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.99ns) (out node of the LUT)   --->   "%icmp_ln20_1 = icmp eq i32 %abs, %sub_ln20_1" [nqueens/nqueens.cpp:20]   --->   Operation 73 'icmp' 'icmp_ln20_1' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (1.01ns)   --->   "%count = add nsw i32 %count_0, 1" [nqueens/nqueens.cpp:21]   --->   Operation 74 'add' 'count' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_1)   --->   "%select_ln20 = select i1 %icmp_ln20_1, i32 %count_0, i32 %count" [nqueens/nqueens.cpp:20]   --->   Operation 75 'select' 'select_ln20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln20_1 = select i1 %icmp_ln20, i32 %count_0, i32 %select_ln20" [nqueens/nqueens.cpp:20]   --->   Operation 76 'select' 'select_ln20_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "br label %.preheader" [nqueens/nqueens.cpp:19]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.67>
ST_8 : Operation 78 [2/2] (0.67ns)   --->   "%a_load_1 = load i32* %a_addr_1, align 4" [nqueens/nqueens.cpp:31]   --->   Operation 78 'load' 'a_load_1' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 9 <SV = 7> <Delay = 2.32>
ST_9 : Operation 79 [1/2] (0.67ns)   --->   "%a_load_1 = load i32* %a_addr_1, align 4" [nqueens/nqueens.cpp:31]   --->   Operation 79 'load' 'a_load_1' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 80 [1/1] (0.99ns)   --->   "%icmp_ln31 = icmp eq i32 %a_load_1, 0" [nqueens/nqueens.cpp:31]   --->   Operation 80 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.65ns)   --->   "br i1 %icmp_ln31, label %7, label %.loopexit._crit_edge" [nqueens/nqueens.cpp:31]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.65>
ST_9 : Operation 82 [1/1] (1.01ns)   --->   "%k = add nsw i32 %k_1, -1" [nqueens/nqueens.cpp:32]   --->   Operation 82 'add' 'k' <Predicate = (icmp_ln31)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (0.99ns)   --->   "%icmp_ln34 = icmp eq i32 %k_aux_1, 1" [nqueens/nqueens.cpp:34]   --->   Operation 83 'icmp' 'icmp_ln34' <Predicate = (icmp_ln31)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %.loopexit9.loopexit, label %8" [nqueens/nqueens.cpp:34]   --->   Operation 84 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i32 %k to i64" [nqueens/nqueens.cpp:38]   --->   Operation 85 'sext' 'sext_ln38' <Predicate = (icmp_ln31 & !icmp_ln34)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr inbounds [8 x i32]* %a, i64 0, i64 %sext_ln38" [nqueens/nqueens.cpp:38]   --->   Operation 86 'getelementptr' 'a_addr_3' <Predicate = (icmp_ln31 & !icmp_ln34)> <Delay = 0.00>
ST_9 : Operation 87 [2/2] (0.67ns)   --->   "%a_load_2 = load i32* %a_addr_3, align 4" [nqueens/nqueens.cpp:38]   --->   Operation 87 'load' 'a_load_2' <Predicate = (icmp_ln31 & !icmp_ln34)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 88 [1/1] (0.67ns)   --->   "store i32 0, i32* %a_addr_3, align 4" [nqueens/nqueens.cpp:39]   --->   Operation 88 'store' <Predicate = (icmp_ln31 & !icmp_ln34)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 89 [1/1] (0.65ns)   --->   "br label %.loopexit9"   --->   Operation 89 'br' <Predicate = (icmp_ln31 & icmp_ln34)> <Delay = 0.65>

State 10 <SV = 8> <Delay = 3.67>
ST_10 : Operation 90 [1/2] (0.67ns)   --->   "%a_load_2 = load i32* %a_addr_3, align 4" [nqueens/nqueens.cpp:38]   --->   Operation 90 'load' 'a_load_2' <Predicate = (icmp_ln31)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 91 [1/1] (1.01ns)   --->   "%u_0 = add nsw i32 %a_load_2, 1" [nqueens/nqueens.cpp:38]   --->   Operation 91 'add' 'u_0' <Predicate = (icmp_ln31)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (1.01ns)   --->   "%k_4 = add nsw i32 %k_1, -2" [nqueens/nqueens.cpp:40]   --->   Operation 92 'add' 'k_4' <Predicate = (icmp_ln31)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (1.01ns)   --->   "%k_aux = add nsw i32 %k_aux_1, -2" [nqueens/nqueens.cpp:41]   --->   Operation 93 'add' 'k_aux' <Predicate = (icmp_ln31)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.65ns)   --->   "br label %.loopexit._crit_edge" [nqueens/nqueens.cpp:42]   --->   Operation 94 'br' <Predicate = (icmp_ln31)> <Delay = 0.65>
ST_10 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node k_aux_4)   --->   "%k_aux_2 = phi i32 [ %k_aux, %8 ], [ %k_aux_1, %.loopexit ]"   --->   Operation 95 'phi' 'k_aux_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node k_5)   --->   "%k_2 = phi i32 [ %k_4, %8 ], [ %k_1, %.loopexit ]"   --->   Operation 96 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%u_0_2 = phi i32 [ %u_0, %8 ], [ 1, %.loopexit ]"   --->   Operation 97 'phi' 'u_0_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (1.01ns) (out node of the LUT)   --->   "%k_5 = add nsw i32 %k_2, 1" [nqueens/nqueens.cpp:43]   --->   Operation 98 'add' 'k_5' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (1.01ns) (out node of the LUT)   --->   "%k_aux_4 = add nsw i32 %k_aux_2, 1" [nqueens/nqueens.cpp:44]   --->   Operation 99 'add' 'k_aux_4' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.99ns)   --->   "%icmp_ln45 = icmp eq i32 %k_5, 8" [nqueens/nqueens.cpp:45]   --->   Operation 100 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %9, label %.preheader8" [nqueens/nqueens.cpp:45]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (1.01ns)   --->   "%sol_list = add nsw i32 %sol_list_1_load, 1" [nqueens/nqueens.cpp:46]   --->   Operation 102 'add' 'sol_list' <Predicate = (icmp_ln45)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (0.65ns)   --->   "store i32 %sol_list, i32* %sol_list_1" [nqueens/nqueens.cpp:47]   --->   Operation 103 'store' <Predicate = (icmp_ln45)> <Delay = 0.65>
ST_10 : Operation 104 [1/1] (0.65ns)   --->   "br label %.loopexit9" [nqueens/nqueens.cpp:47]   --->   Operation 104 'br' <Predicate = (icmp_ln45)> <Delay = 0.65>

State 11 <SV = 9> <Delay = 0.65>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%phi_ln50 = phi i1 [ true, %9 ], [ false, %.loopexit9.loopexit ]" [nqueens/nqueens.cpp:50]   --->   Operation 105 'phi' 'phi_ln50' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%k_aux_3 = phi i32 [ %k_aux_4, %9 ], [ 0, %.loopexit9.loopexit ]"   --->   Operation 106 'phi' 'k_aux_3' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%k_3 = phi i32 [ 8, %9 ], [ %k, %.loopexit9.loopexit ]"   --->   Operation 107 'phi' 'k_3' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%u_0_3 = phi i32 [ %u_0_2, %9 ], [ 1, %.loopexit9.loopexit ]" [nqueens/nqueens.cpp:38]   --->   Operation 108 'phi' 'u_0_3' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%sol_list_1_load_1 = load i32* %sol_list_1"   --->   Operation 109 'load' 'sol_list_1_load_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.65ns)   --->   "br i1 %phi_ln50, label %.preheader13, label %.loopexit1" [nqueens/nqueens.cpp:50]   --->   Operation 110 'br' <Predicate = (icmp_ln14)> <Delay = 0.65>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%sol_list_2 = phi i32 [ %sol_list_1_load, %.preheader13 ], [ %sol_list_1_load_1, %.loopexit9 ]" [nqueens/nqueens.cpp:46]   --->   Operation 111 'phi' 'sol_list_2' <Predicate = (!phi_ln50) | (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "ret i32 %sol_list_2" [nqueens/nqueens.cpp:54]   --->   Operation 112 'ret' <Predicate = (!phi_ln50) | (!icmp_ln14)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x') with incoming values : ('x', nqueens/nqueens.cpp:10) [7]  (0.656 ns)

 <State 2>: 0.797ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', nqueens/nqueens.cpp:10) [7]  (0 ns)
	'add' operation ('x', nqueens/nqueens.cpp:10) [10]  (0.797 ns)

 <State 3>: 1.47ns
The critical path consists of the following:
	'phi' operation ('iteration') with incoming values : ('iteration', nqueens/nqueens.cpp:14) [22]  (0 ns)
	'icmp' operation ('icmp_ln14', nqueens/nqueens.cpp:14) [27]  (0.817 ns)
	multiplexor before 'phi' operation ('sol_list_2', nqueens/nqueens.cpp:46) with incoming values : ('sol_list_1_load', nqueens/nqueens.cpp:46) ('sol_list_1_load_1') [119]  (0.656 ns)

 <State 4>: 0.677ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', nqueens/nqueens.cpp:32) ('k', nqueens/nqueens.cpp:43) [35]  (0 ns)
	'getelementptr' operation ('a_addr_1', nqueens/nqueens.cpp:16) [38]  (0 ns)
	'store' operation ('store_ln16', nqueens/nqueens.cpp:16) of constant 0 on array 'a', nqueens/nqueens.cpp:8 [39]  (0.677 ns)

 <State 5>: 0.991ns
The critical path consists of the following:
	'phi' operation ('u') with incoming values : ('u', nqueens/nqueens.cpp:17) ('u_0', nqueens/nqueens.cpp:38) [42]  (0 ns)
	'icmp' operation ('icmp_ln17', nqueens/nqueens.cpp:17) [43]  (0.991 ns)

 <State 6>: 1.02ns
The critical path consists of the following:
	'add' operation ('u', nqueens/nqueens.cpp:17) [73]  (1.02 ns)

 <State 7>: 4.15ns
The critical path consists of the following:
	'load' operation ('a_load', nqueens/nqueens.cpp:20) on array 'a', nqueens/nqueens.cpp:8 [57]  (0.677 ns)
	'sub' operation ('sub_ln20', nqueens/nqueens.cpp:20) [59]  (1.02 ns)
	'sub' operation ('neg', nqueens/nqueens.cpp:20) [60]  (1.02 ns)
	'select' operation ('abs', nqueens/nqueens.cpp:20) [62]  (0 ns)
	'icmp' operation ('icmp_ln20_1', nqueens/nqueens.cpp:20) [64]  (0.991 ns)
	'select' operation ('select_ln20', nqueens/nqueens.cpp:20) [66]  (0 ns)
	'select' operation ('select_ln20_1', nqueens/nqueens.cpp:20) [67]  (0.449 ns)

 <State 8>: 0.677ns
The critical path consists of the following:
	'load' operation ('a_load_1', nqueens/nqueens.cpp:31) on array 'a', nqueens/nqueens.cpp:8 [81]  (0.677 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'load' operation ('a_load_1', nqueens/nqueens.cpp:31) on array 'a', nqueens/nqueens.cpp:8 [81]  (0.677 ns)
	'icmp' operation ('icmp_ln31', nqueens/nqueens.cpp:31) [82]  (0.991 ns)
	multiplexor before 'phi' operation ('k_aux') with incoming values : ('k_aux', nqueens/nqueens.cpp:41) ('k_aux', nqueens/nqueens.cpp:44) [98]  (0.656 ns)

 <State 10>: 3.68ns
The critical path consists of the following:
	'add' operation ('k', nqueens/nqueens.cpp:40) [94]  (1.02 ns)
	multiplexor before 'phi' operation ('k') with incoming values : ('k', nqueens/nqueens.cpp:32) ('k', nqueens/nqueens.cpp:40) ('k', nqueens/nqueens.cpp:43) [99]  (0.656 ns)
	'phi' operation ('k') with incoming values : ('k', nqueens/nqueens.cpp:32) ('k', nqueens/nqueens.cpp:40) ('k', nqueens/nqueens.cpp:43) [99]  (0 ns)
	'add' operation ('k', nqueens/nqueens.cpp:43) [101]  (1.02 ns)
	'icmp' operation ('icmp_ln45', nqueens/nqueens.cpp:45) [103]  (0.991 ns)

 <State 11>: 0.656ns
The critical path consists of the following:
	'phi' operation ('phi_ln50', nqueens/nqueens.cpp:50) [112]  (0 ns)
	multiplexor before 'phi' operation ('sol_list_2', nqueens/nqueens.cpp:46) with incoming values : ('sol_list_1_load', nqueens/nqueens.cpp:46) ('sol_list_1_load_1') [119]  (0.656 ns)
	'phi' operation ('sol_list_2', nqueens/nqueens.cpp:46) with incoming values : ('sol_list_1_load', nqueens/nqueens.cpp:46) ('sol_list_1_load_1') [119]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
