

================================================================
== Vitis HLS Report for 'compute_out_nodes_features'
================================================================
* Date:           Sat Dec 11 19:29:59 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.879 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_190_1_VITIS_LOOP_191_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%n1 = alloca i32 1"   --->   Operation 13 'alloca' 'n1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%nh = alloca i32 1"   --->   Operation 14 'alloca' 'nh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten23 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_0, i28 %out_nodes_features_prep_V_1, i28 %out_nodes_features_prep_V_2, i28 %out_nodes_features_prep_V_3, i28 %out_nodes_features_prep_V_4, i28 %out_nodes_features_prep_V_5, i28 %out_nodes_features_prep_V_6, i28 %out_nodes_features_prep_V_7, i28 %out_nodes_features_prep_V_8, i28 %out_nodes_features_prep_V_9, i28 %out_nodes_features_prep_V_10, i28 %out_nodes_features_prep_V_11, i28 %out_nodes_features_prep_V_12, i28 %out_nodes_features_prep_V_13, i28 %out_nodes_features_prep_V_14, i28 %out_nodes_features_prep_V_15, i28 %out_nodes_features_prep_V_16, i28 %out_nodes_features_prep_V_17, i28 %out_nodes_features_prep_V_18, i28 %out_nodes_features_prep_V_19, i28 %out_nodes_features_prep_V_20, i28 %out_nodes_features_prep_V_21, i28 %out_nodes_features_prep_V_22, i28 %out_nodes_features_prep_V_23, i28 %out_nodes_features_prep_V_24, i28 %out_nodes_features_prep_V_25, i28 %out_nodes_features_prep_V_26, i28 %out_nodes_features_prep_V_27, i28 %out_nodes_features_prep_V_28, i28 %out_nodes_features_prep_V_29, i28 %out_nodes_features_prep_V_30, i28 %out_nodes_features_prep_V_31, i28 %out_nodes_features_prep_V_32, i28 %out_nodes_features_prep_V_33, i28 %out_nodes_features_prep_V_34, i28 %out_nodes_features_prep_V_35, i28 %out_nodes_features_prep_V_36, i28 %out_nodes_features_prep_V_37, i28 %out_nodes_features_prep_V_38, i28 %out_nodes_features_prep_V_39, i28 %out_nodes_features_prep_V_40, i28 %out_nodes_features_prep_V_41, i28 %out_nodes_features_prep_V_42, i28 %out_nodes_features_prep_V_43, i28 %out_nodes_features_prep_V_44, i28 %out_nodes_features_prep_V_45, i28 %out_nodes_features_prep_V_46, i28 %out_nodes_features_prep_V_47, i28 %out_nodes_features_prep_V_48, i28 %out_nodes_features_prep_V_49, i28 %out_nodes_features_prep_V_50, i28 %out_nodes_features_prep_V_51, i28 %out_nodes_features_prep_V_52, i28 %out_nodes_features_prep_V_53, i28 %out_nodes_features_prep_V_54, i28 %out_nodes_features_prep_V_55, i28 %out_nodes_features_prep_V_56, i28 %out_nodes_features_prep_V_57, i28 %out_nodes_features_prep_V_58, i28 %out_nodes_features_prep_V_59, i28 %out_nodes_features_prep_V_60, i28 %out_nodes_features_prep_V_61, i28 %out_nodes_features_prep_V_62, i28 %out_nodes_features_prep_V_63, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_sum_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %all_attention_coefficients_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %nodes_features_proj_V_0, i28 %nodes_features_proj_V_1, i28 %nodes_features_proj_V_2, i28 %nodes_features_proj_V_3, i28 %nodes_features_proj_V_4, i28 %nodes_features_proj_V_5, i28 %nodes_features_proj_V_6, i28 %nodes_features_proj_V_7, i28 %nodes_features_proj_V_8, i28 %nodes_features_proj_V_9, i28 %nodes_features_proj_V_10, i28 %nodes_features_proj_V_11, i28 %nodes_features_proj_V_12, i28 %nodes_features_proj_V_13, i28 %nodes_features_proj_V_14, i28 %nodes_features_proj_V_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes"   --->   Operation 20 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %num_of_nodes_read, i4 0"   --->   Operation 21 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_94 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %num_of_nodes_read, i2 0"   --->   Operation 22 'bitconcatenate' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln190 = store i34 0, i34 %indvar_flatten23" [GAT_compute.cpp:190]   --->   Operation 23 'store' 'store_ln190' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln190 = store i3 0, i3 %nh" [GAT_compute.cpp:190]   --->   Operation 24 'store' 'store_ln190' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln190 = store i32 0, i32 %n1" [GAT_compute.cpp:190]   --->   Operation 25 'store' 'store_ln190' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln190 = br void %.lr.ph" [GAT_compute.cpp:190]   --->   Operation 26 'br' 'br_ln190' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.35>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten23_load = load i34 %indvar_flatten23" [GAT_compute.cpp:190]   --->   Operation 27 'load' 'indvar_flatten23_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.90ns)   --->   "%icmp_ln190 = icmp_eq  i34 %indvar_flatten23_load, i34 %tmp_94" [GAT_compute.cpp:190]   --->   Operation 28 'icmp' 'icmp_ln190' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.90ns)   --->   "%add_ln190_1 = add i34 %indvar_flatten23_load, i34 1" [GAT_compute.cpp:190]   --->   Operation 29 'add' 'add_ln190_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln190, void %._crit_edge97.loopexit, void" [GAT_compute.cpp:190]   --->   Operation 30 'br' 'br_ln190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%n1_load = load i32 %n1" [GAT_compute.cpp:191]   --->   Operation 31 'load' 'n1_load' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%nh_load = load i3 %nh" [GAT_compute.cpp:190]   --->   Operation 32 'load' 'nh_load' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.57ns)   --->   "%add_ln190 = add i3 %nh_load, i3 1" [GAT_compute.cpp:190]   --->   Operation 33 'add' 'add_ln190' <Predicate = (!icmp_ln190)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.85ns)   --->   "%icmp_ln191 = icmp_eq  i32 %n1_load, i32 %num_of_nodes_read" [GAT_compute.cpp:191]   --->   Operation 34 'icmp' 'icmp_ln191' <Predicate = (!icmp_ln190)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.22ns)   --->   "%select_ln190 = select i1 %icmp_ln191, i32 0, i32 %n1_load" [GAT_compute.cpp:190]   --->   Operation 35 'select' 'select_ln190' <Predicate = (!icmp_ln190)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.27ns)   --->   "%select_ln190_1 = select i1 %icmp_ln191, i3 %add_ln190, i3 %nh_load" [GAT_compute.cpp:190]   --->   Operation 36 'select' 'select_ln190_1' <Predicate = (!icmp_ln190)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln195 = zext i3 %select_ln190_1" [GAT_compute.cpp:195]   --->   Operation 37 'zext' 'zext_ln195' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_2 : Operation 38 [3/3] (0.99ns) (grouped into DSP with root node add_ln195)   --->   "%mul_ln195 = mul i11 %zext_ln195, i11 200" [GAT_compute.cpp:195]   --->   Operation 38 'mul' 'mul_ln195' <Predicate = (!icmp_ln190)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln190 = trunc i3 %select_ln190_1" [GAT_compute.cpp:190]   --->   Operation 39 'trunc' 'trunc_ln190' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln195 = trunc i32 %select_ln190" [GAT_compute.cpp:195]   --->   Operation 40 'trunc' 'trunc_ln195' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln195_1 = trunc i32 %select_ln190" [GAT_compute.cpp:195]   --->   Operation 41 'trunc' 'trunc_ln195_1' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.88ns)   --->   "%add_ln191 = add i32 %select_ln190, i32 1" [GAT_compute.cpp:191]   --->   Operation 42 'add' 'add_ln191' <Predicate = (!icmp_ln190)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln190 = store i34 %add_ln190_1, i34 %indvar_flatten23" [GAT_compute.cpp:190]   --->   Operation 43 'store' 'store_ln190' <Predicate = (!icmp_ln190)> <Delay = 0.38>
ST_2 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln190 = store i3 %select_ln190_1, i3 %nh" [GAT_compute.cpp:190]   --->   Operation 44 'store' 'store_ln190' <Predicate = (!icmp_ln190)> <Delay = 0.38>
ST_2 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln191 = store i32 %add_ln191, i32 %n1" [GAT_compute.cpp:191]   --->   Operation 45 'store' 'store_ln191' <Predicate = (!icmp_ln190)> <Delay = 0.38>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln211 = ret" [GAT_compute.cpp:211]   --->   Operation 46 'ret' 'ret_ln211' <Predicate = (icmp_ln190)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 47 [2/3] (0.99ns) (grouped into DSP with root node add_ln195)   --->   "%mul_ln195 = mul i11 %zext_ln195, i11 200" [GAT_compute.cpp:195]   --->   Operation 47 'mul' 'mul_ln195' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 48 [1/3] (0.00ns) (grouped into DSP with root node add_ln195)   --->   "%mul_ln195 = mul i11 %zext_ln195, i11 200" [GAT_compute.cpp:195]   --->   Operation 48 'mul' 'mul_ln195' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into DSP with root node add_ln195)   --->   "%zext_ln190 = zext i11 %mul_ln195" [GAT_compute.cpp:190]   --->   Operation 49 'zext' 'zext_ln190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln195 = add i18 %zext_ln190, i18 %trunc_ln195_1" [GAT_compute.cpp:195]   --->   Operation 50 'add' 'add_ln195' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.18>
ST_5 : Operation 51 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln195 = add i18 %zext_ln190, i18 %trunc_ln195_1" [GAT_compute.cpp:195]   --->   Operation 51 'add' 'add_ln195' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 52 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln195_1 = mul i18 %add_ln195, i18 200" [GAT_compute.cpp:195]   --->   Operation 52 'mul' 'mul_ln195_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.53>
ST_6 : Operation 53 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln195_1 = mul i18 %add_ln195, i18 200" [GAT_compute.cpp:195]   --->   Operation 53 'mul' 'mul_ln195_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.53>
ST_7 : Operation 54 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln195_1 = mul i18 %add_ln195, i18 200" [GAT_compute.cpp:195]   --->   Operation 54 'mul' 'mul_ln195_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 55 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln195_1 = mul i18 %add_ln195, i18 200" [GAT_compute.cpp:195]   --->   Operation 55 'mul' 'mul_ln195_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln195 = call void @compute_out_nodes_features_Pipeline_VITIS_LOOP_193_3_VITIS_LOOP_197_4, i36 %tmp_s, i18 %mul_ln195_1, i3 %select_ln190_1, i28 %all_attention_coefficients_V, i28 %nodes_features_proj_V_0, i28 %nodes_features_proj_V_1, i28 %nodes_features_proj_V_2, i28 %nodes_features_proj_V_3, i28 %nodes_features_proj_V_4, i28 %nodes_features_proj_V_5, i28 %nodes_features_proj_V_6, i28 %nodes_features_proj_V_7, i28 %nodes_features_proj_V_8, i28 %nodes_features_proj_V_9, i28 %nodes_features_proj_V_10, i28 %nodes_features_proj_V_11, i28 %nodes_features_proj_V_12, i28 %nodes_features_proj_V_13, i28 %nodes_features_proj_V_14, i28 %nodes_features_proj_V_15, i28 %out_nodes_features_sum_V" [GAT_compute.cpp:195]   --->   Operation 56 'call' 'call_ln195' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln195 = call void @compute_out_nodes_features_Pipeline_VITIS_LOOP_193_3_VITIS_LOOP_197_4, i36 %tmp_s, i18 %mul_ln195_1, i3 %select_ln190_1, i28 %all_attention_coefficients_V, i28 %nodes_features_proj_V_0, i28 %nodes_features_proj_V_1, i28 %nodes_features_proj_V_2, i28 %nodes_features_proj_V_3, i28 %nodes_features_proj_V_4, i28 %nodes_features_proj_V_5, i28 %nodes_features_proj_V_6, i28 %nodes_features_proj_V_7, i28 %nodes_features_proj_V_8, i28 %nodes_features_proj_V_9, i28 %nodes_features_proj_V_10, i28 %nodes_features_proj_V_11, i28 %nodes_features_proj_V_12, i28 %nodes_features_proj_V_13, i28 %nodes_features_proj_V_14, i28 %nodes_features_proj_V_15, i28 %out_nodes_features_sum_V" [GAT_compute.cpp:195]   --->   Operation 57 'call' 'call_ln195' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.58>
ST_11 : Operation 58 [2/2] (0.58ns)   --->   "%call_ln195 = call void @compute_out_nodes_features_Pipeline_VITIS_LOOP_205_5, i8 %trunc_ln195, i2 %trunc_ln190, i28 %out_nodes_features_prep_V_0, i28 %out_nodes_features_sum_V, i28 %out_nodes_features_prep_V_1, i28 %out_nodes_features_prep_V_2, i28 %out_nodes_features_prep_V_3, i28 %out_nodes_features_prep_V_4, i28 %out_nodes_features_prep_V_5, i28 %out_nodes_features_prep_V_6, i28 %out_nodes_features_prep_V_7, i28 %out_nodes_features_prep_V_8, i28 %out_nodes_features_prep_V_9, i28 %out_nodes_features_prep_V_10, i28 %out_nodes_features_prep_V_11, i28 %out_nodes_features_prep_V_12, i28 %out_nodes_features_prep_V_13, i28 %out_nodes_features_prep_V_14, i28 %out_nodes_features_prep_V_15, i28 %out_nodes_features_prep_V_16, i28 %out_nodes_features_prep_V_17, i28 %out_nodes_features_prep_V_18, i28 %out_nodes_features_prep_V_19, i28 %out_nodes_features_prep_V_20, i28 %out_nodes_features_prep_V_21, i28 %out_nodes_features_prep_V_22, i28 %out_nodes_features_prep_V_23, i28 %out_nodes_features_prep_V_24, i28 %out_nodes_features_prep_V_25, i28 %out_nodes_features_prep_V_26, i28 %out_nodes_features_prep_V_27, i28 %out_nodes_features_prep_V_28, i28 %out_nodes_features_prep_V_29, i28 %out_nodes_features_prep_V_30, i28 %out_nodes_features_prep_V_31, i28 %out_nodes_features_prep_V_32, i28 %out_nodes_features_prep_V_33, i28 %out_nodes_features_prep_V_34, i28 %out_nodes_features_prep_V_35, i28 %out_nodes_features_prep_V_36, i28 %out_nodes_features_prep_V_37, i28 %out_nodes_features_prep_V_38, i28 %out_nodes_features_prep_V_39, i28 %out_nodes_features_prep_V_40, i28 %out_nodes_features_prep_V_41, i28 %out_nodes_features_prep_V_42, i28 %out_nodes_features_prep_V_43, i28 %out_nodes_features_prep_V_44, i28 %out_nodes_features_prep_V_45, i28 %out_nodes_features_prep_V_46, i28 %out_nodes_features_prep_V_47, i28 %out_nodes_features_prep_V_48, i28 %out_nodes_features_prep_V_49, i28 %out_nodes_features_prep_V_50, i28 %out_nodes_features_prep_V_51, i28 %out_nodes_features_prep_V_52, i28 %out_nodes_features_prep_V_53, i28 %out_nodes_features_prep_V_54, i28 %out_nodes_features_prep_V_55, i28 %out_nodes_features_prep_V_56, i28 %out_nodes_features_prep_V_57, i28 %out_nodes_features_prep_V_58, i28 %out_nodes_features_prep_V_59, i28 %out_nodes_features_prep_V_60, i28 %out_nodes_features_prep_V_61, i28 %out_nodes_features_prep_V_62, i28 %out_nodes_features_prep_V_63" [GAT_compute.cpp:195]   --->   Operation 58 'call' 'call_ln195' <Predicate = true> <Delay = 0.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_190_1_VITIS_LOOP_191_2_str"   --->   Operation 59 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln191 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [GAT_compute.cpp:191]   --->   Operation 60 'specloopname' 'specloopname_ln191' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln195 = call void @compute_out_nodes_features_Pipeline_VITIS_LOOP_205_5, i8 %trunc_ln195, i2 %trunc_ln190, i28 %out_nodes_features_prep_V_0, i28 %out_nodes_features_sum_V, i28 %out_nodes_features_prep_V_1, i28 %out_nodes_features_prep_V_2, i28 %out_nodes_features_prep_V_3, i28 %out_nodes_features_prep_V_4, i28 %out_nodes_features_prep_V_5, i28 %out_nodes_features_prep_V_6, i28 %out_nodes_features_prep_V_7, i28 %out_nodes_features_prep_V_8, i28 %out_nodes_features_prep_V_9, i28 %out_nodes_features_prep_V_10, i28 %out_nodes_features_prep_V_11, i28 %out_nodes_features_prep_V_12, i28 %out_nodes_features_prep_V_13, i28 %out_nodes_features_prep_V_14, i28 %out_nodes_features_prep_V_15, i28 %out_nodes_features_prep_V_16, i28 %out_nodes_features_prep_V_17, i28 %out_nodes_features_prep_V_18, i28 %out_nodes_features_prep_V_19, i28 %out_nodes_features_prep_V_20, i28 %out_nodes_features_prep_V_21, i28 %out_nodes_features_prep_V_22, i28 %out_nodes_features_prep_V_23, i28 %out_nodes_features_prep_V_24, i28 %out_nodes_features_prep_V_25, i28 %out_nodes_features_prep_V_26, i28 %out_nodes_features_prep_V_27, i28 %out_nodes_features_prep_V_28, i28 %out_nodes_features_prep_V_29, i28 %out_nodes_features_prep_V_30, i28 %out_nodes_features_prep_V_31, i28 %out_nodes_features_prep_V_32, i28 %out_nodes_features_prep_V_33, i28 %out_nodes_features_prep_V_34, i28 %out_nodes_features_prep_V_35, i28 %out_nodes_features_prep_V_36, i28 %out_nodes_features_prep_V_37, i28 %out_nodes_features_prep_V_38, i28 %out_nodes_features_prep_V_39, i28 %out_nodes_features_prep_V_40, i28 %out_nodes_features_prep_V_41, i28 %out_nodes_features_prep_V_42, i28 %out_nodes_features_prep_V_43, i28 %out_nodes_features_prep_V_44, i28 %out_nodes_features_prep_V_45, i28 %out_nodes_features_prep_V_46, i28 %out_nodes_features_prep_V_47, i28 %out_nodes_features_prep_V_48, i28 %out_nodes_features_prep_V_49, i28 %out_nodes_features_prep_V_50, i28 %out_nodes_features_prep_V_51, i28 %out_nodes_features_prep_V_52, i28 %out_nodes_features_prep_V_53, i28 %out_nodes_features_prep_V_54, i28 %out_nodes_features_prep_V_55, i28 %out_nodes_features_prep_V_56, i28 %out_nodes_features_prep_V_57, i28 %out_nodes_features_prep_V_58, i28 %out_nodes_features_prep_V_59, i28 %out_nodes_features_prep_V_60, i28 %out_nodes_features_prep_V_61, i28 %out_nodes_features_prep_V_62, i28 %out_nodes_features_prep_V_63" [GAT_compute.cpp:195]   --->   Operation 61 'call' 'call_ln195' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 62 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten23') [86]  (0 ns)
	'store' operation ('store_ln190', GAT_compute.cpp:190) of constant 0 on local variable 'indvar_flatten23' [94]  (0.387 ns)

 <State 2>: 2.35ns
The critical path consists of the following:
	'load' operation ('n1_load', GAT_compute.cpp:191) on local variable 'n1' [104]  (0 ns)
	'icmp' operation ('icmp_ln191', GAT_compute.cpp:191) [108]  (0.859 ns)
	'select' operation ('select_ln190', GAT_compute.cpp:190) [109]  (0.227 ns)
	'add' operation ('add_ln191', GAT_compute.cpp:191) [122]  (0.88 ns)
	'store' operation ('store_ln191', GAT_compute.cpp:191) of variable 'add_ln191', GAT_compute.cpp:191 on local variable 'n1' [125]  (0.387 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[117] ('mul_ln195', GAT_compute.cpp:195) [112]  (0.996 ns)

 <State 4>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[117] ('mul_ln195', GAT_compute.cpp:195) [112]  (0 ns)
	'add' operation of DSP[117] ('add_ln195', GAT_compute.cpp:195) [117]  (0.645 ns)

 <State 5>: 1.18ns
The critical path consists of the following:
	'add' operation of DSP[117] ('add_ln195', GAT_compute.cpp:195) [117]  (0.645 ns)
	'mul' operation of DSP[118] ('mul_ln195_1', GAT_compute.cpp:195) [118]  (0.535 ns)

 <State 6>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[118] ('mul_ln195_1', GAT_compute.cpp:195) [118]  (0.535 ns)

 <State 7>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[118] ('mul_ln195_1', GAT_compute.cpp:195) [118]  (0.535 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0.581ns
The critical path consists of the following:
	'call' operation ('call_ln195', GAT_compute.cpp:195) to 'compute_out_nodes_features_Pipeline_VITIS_LOOP_205_5' [121]  (0.581 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
