git clone --depth 1 --no-tags https://github.com/shubhv26/MIPS-based-32-bit-single-cycle-and-multi-cycle-microprocessor-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191663342
git clone --depth 1 --no-tags https://github.com/sidlathar/usb-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203208264
git clone --depth 1 --no-tags https://github.com/pavankrissh/Fucntional-Verification-using-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211894475
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/MPSoC-DBG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211776520
git clone --depth 1 --no-tags https://github.com/vrezhsargsyan89/round_robin_arb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202676371
git clone --depth 1 --no-tags https://github.com/apurv2304/Frogger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192022372
git clone --depth 1 --no-tags https://github.com/rejoymathews32/System_Verilog_SDRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192235742
git clone --depth 1 --no-tags https://github.com/GBlankers/VHDL-Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187868941
git clone --depth 1 --no-tags https://github.com/akki0084/MIPS-based-32-bit-single-cycle-and-multi-cycle-microprocessor-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189136591
git clone --depth 1 --no-tags https://github.com/lucasanthony/Maquinas-de-estados.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193590158
git clone --depth 1 --no-tags https://github.com/sagar5258/google.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203298577
git clone --depth 1 --no-tags https://github.com/nguyensinhton9x/uvm_uart_apb_env.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197792028
git clone --depth 1 --no-tags https://github.com/mcagriaksoy/spi-vip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190100505
git clone --depth 1 --no-tags https://github.com/jiegec/GuGuMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194965176
git clone --depth 1 --no-tags https://github.com/chriskiefer/Iceyntese.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208305354
git clone --depth 1 --no-tags https://github.com/devangKhamar/CORDIC-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190831395
git clone --depth 1 --no-tags https://github.com/flasonil/intel8085.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191591732
git clone --depth 1 --no-tags https://github.com/chandanpalai/UVM-sample-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210856103
git clone --depth 1 --no-tags https://github.com/lcskl/cryptographyIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202931301
git clone --depth 1 --no-tags https://github.com/zan-pu/vga-driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207337955
git clone --depth 1 --no-tags https://github.com/sanjeevs/sva_work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205717096
git clone --depth 1 --no-tags https://github.com/mbstrange2/verilog_tutorial_edge_count.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211904211
git clone --depth 1 --no-tags https://github.com/hellgate202/video_stream_to_window.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211399400
git clone --depth 1 --no-tags https://github.com/jakesanggulee/PTM-Packet-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208813673
git clone --depth 1 --no-tags https://github.com/GilSherman/Gil-Sherman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202347347
git clone --depth 1 --no-tags https://github.com/CristianG89/Design_Digital_Systems_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206828529
git clone --depth 1 --no-tags https://github.com/Dmitriy0111/vcv_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189717628
git clone --depth 1 --no-tags https://github.com/ameetgohil/sva_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192665943
git clone --depth 1 --no-tags https://github.com/curoles/dark-circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194600894
git clone --depth 1 --no-tags https://github.com/ManuelonGithub/xmakina_multi_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198133493
git clone --depth 1 --no-tags https://github.com/dhaivat7/Verilog_CalC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195114522
git clone --depth 1 --no-tags https://github.com/jotingen/RISCV-DE10-Nano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200416402
git clone --depth 1 --no-tags https://github.com/abdo1819/mips_single_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211704394
git clone --depth 1 --no-tags https://github.com/ilya-dementev/crossbar-switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189306670
git clone --depth 1 --no-tags https://github.com/AlAlves/darkriscv-Yosysbundle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192982645
git clone --depth 1 --no-tags https://github.com/name1e5s/MIPS-Edu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205816610
git clone --depth 1 --no-tags https://github.com/jadavs/FPGA_FlappyBird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198867631
git clone --depth 1 --no-tags https://github.com/vidor-libraries/ST_MIXER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193879961
git clone --depth 1 --no-tags https://github.com/hypernyan/runge-kutta-vlg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188925859
git clone --depth 1 --no-tags https://github.com/sadhanrudresh/My-experiment-with-SystemVerilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205639076
git clone --depth 1 --no-tags https://github.com/JacobLondon/tea-encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205046341
git clone --depth 1 --no-tags https://github.com/mcagriaksoy/simple-spi-vip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190942736
git clone --depth 1 --no-tags https://github.com/edwildson/MotorDePasso.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198205845
git clone --depth 1 --no-tags https://github.com/MichaelNguyenz229/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193822966
git clone --depth 1 --no-tags https://github.com/dngkphm/cpp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192994782
git clone --depth 1 --no-tags https://github.com/xxxbano/Hardware_Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202900149
git clone --depth 1 --no-tags https://github.com/tal-aya/proyect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202489893
git clone --depth 1 --no-tags https://github.com/Dane-Horn/HLDA-Final-Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210604214
git clone --depth 1 --no-tags https://github.com/calonso88/iir_csa_sum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210192698
git clone --depth 1 --no-tags https://github.com/haniehm26/Architecture-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197241848
git clone --depth 1 --no-tags https://github.com/alferbra/dm_cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197910822
git clone --depth 1 --no-tags https://github.com/mrdhindsa/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207905657
git clone --depth 1 --no-tags https://github.com/jonnxpr/part3---v2-LAOC-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208516127
git clone --depth 1 --no-tags https://github.com/Jaquelineds/Verilog-CPU-Peripheral.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206882724
git clone --depth 1 --no-tags https://github.com/tallerdigitales2019s2/laboratorio3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206191535
git clone --depth 1 --no-tags https://github.com/iagotito/FPGASomadorMultiplicador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206558677
git clone --depth 1 --no-tags https://github.com/fumimaker/Pynq_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194209449
git clone --depth 1 --no-tags https://github.com/Chepelash/fpga_lab_C1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194405734
git clone --depth 1 --no-tags https://github.com/slothfamily/A2RT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194399570
git clone --depth 1 --no-tags https://github.com/RadhikaF/ELEC3720.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194582439
git clone --depth 1 --no-tags https://github.com/victormanu/LabTallerDigitales3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205465478
git clone --depth 1 --no-tags https://github.com/kkgithub4/prj7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188364071
git clone --depth 1 --no-tags https://github.com/joaosoaresaalm/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187498333
git clone --depth 1 --no-tags https://github.com/austin-lee117/ece385_spring2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191494102
git clone --depth 1 --no-tags https://github.com/Artem1199/ECE581-P2P3-Sequencer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197707412
git clone --depth 1 --no-tags https://github.com/yoshi-ki/3S-thu34.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198757958
git clone --depth 1 --no-tags https://github.com/jyao-10/RISCV-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200410174
git clone --depth 1 --no-tags https://github.com/nnikolov3/GreyAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199511784
git clone --depth 1 --no-tags https://github.com/BalajSaleem/Pipelined-Mips-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212151018
git clone --depth 1 --no-tags https://github.com/abishekvenkit/FPGA-Super-Hexagon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198753074
git clone --depth 1 --no-tags https://github.com/psaikishna444/krishna-mirafra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194589242
git clone --depth 1 --no-tags https://github.com/pwgardipee/Segway-Controller-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192793344
git clone --depth 1 --no-tags https://github.com/blcxgreat/Hazard-light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187542694
git clone --depth 1 --no-tags https://github.com/abs-tudelft/fletcher-aws.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195216986
git clone --depth 1 --no-tags https://github.com/name1e5s/fiveCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187791180
git clone --depth 1 --no-tags https://github.com/absn2/cpu_hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207134552
git clone --depth 1 --no-tags https://github.com/atomichighfive/tolkai.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205429214
git clone --depth 1 --no-tags https://github.com/silenceluo/Verilog_Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201991888
git clone --depth 1 --no-tags https://github.com/gcdagis97/verification-MIPS-instructions-with-Questa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207368378
git clone --depth 1 --no-tags https://github.com/jimmyorourke/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207456183
git clone --depth 1 --no-tags https://github.com/melt-umn/ableC-parallel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209898798
git clone --depth 1 --no-tags https://github.com/ravik0/ECE3829_Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207665227
git clone --depth 1 --no-tags https://github.com/dogacankaynak/Evacuation-Elevator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207111159
git clone --depth 1 --no-tags https://github.com/10611anil/Calculator_functional_hardware_verification_systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195099434
git clone --depth 1 --no-tags https://github.com/Hazlinda/Multiplexer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194593169
git clone --depth 1 --no-tags https://github.com/Rincedent/CycloneVSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194639002
git clone --depth 1 --no-tags https://github.com/iprabhat29/Wishbone_Slave_with_memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196352101
git clone --depth 1 --no-tags https://github.com/Hecravi-Sali/ECCR0010.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196538035
git clone --depth 1 --no-tags https://github.com/nicolasukd/ELO-212-Grupo3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197473084
git clone --depth 1 --no-tags https://github.com/AugureZenn/TestGit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203744892
git clone --depth 1 --no-tags https://github.com/yuh328/ISA-MMP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204066977
git clone --depth 1 --no-tags https://github.com/east1203/sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203969946
git clone --depth 1 --no-tags https://github.com/taller-de-diseno-de-sistemas-digitales/Laboratorio-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204583322
git clone --depth 1 --no-tags https://github.com/cagrigungor/Basys3-FPGA-Beti-Board-Elevator-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202886328
git clone --depth 1 --no-tags https://github.com/AlterFritz88/computer_learn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200705284
git clone --depth 1 --no-tags https://github.com/AminiAria/CPE133Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193010174
git clone --depth 1 --no-tags https://github.com/Hazlinda/Priority-Encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194992596
git clone --depth 1 --no-tags https://github.com/kleinkuang/HDL_Template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195856432
git clone --depth 1 --no-tags https://github.com/slab-project-audio-synth/HW_Digital_Audio_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201035018
