{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545791408100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545791408125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 26 10:30:07 2018 " "Processing started: Wed Dec 26 10:30:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545791408125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545791408125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off analog -c analog " "Command: quartus_map --read_settings_files=on --write_settings_files=off analog -c analog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545791408125 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1545791410197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545791410198 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "analog.v(129) " "Verilog HDL information at analog.v(129): always construct contains both blocking and non-blocking assignments" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 129 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1545791437274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "analog.v 4 4 " "Found 4 design units, including 4 entities, in source file analog.v" { { "Info" "ISGN_ENTITY_NAME" "1 analog " "Found entity 1: analog" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545791437284 ""} { "Info" "ISGN_ENTITY_NAME" "2 two_ten " "Found entity 2: two_ten" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545791437284 ""} { "Info" "ISGN_ENTITY_NAME" "3 debounce " "Found entity 3: debounce" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545791437284 ""} { "Info" "ISGN_ENTITY_NAME" "4 sw " "Found entity 4: sw" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545791437284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545791437284 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "analog " "Elaborating entity \"analog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545791437381 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "maze_con analog.v(59) " "Verilog HDL or VHDL warning at analog.v(59): object \"maze_con\" assigned a value but never read" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545791437383 "|analog"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 analog.v(144) " "Verilog HDL assignment warning at analog.v(144): truncated value with size 32 to match size of target (7)" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545791437388 "|analog"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 analog.v(145) " "Verilog HDL assignment warning at analog.v(145): truncated value with size 32 to match size of target (3)" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545791437388 "|analog"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 analog.v(155) " "Verilog HDL assignment warning at analog.v(155): truncated value with size 32 to match size of target (7)" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545791437389 "|analog"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 analog.v(156) " "Verilog HDL assignment warning at analog.v(156): truncated value with size 32 to match size of target (3)" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545791437390 "|analog"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 analog.v(168) " "Verilog HDL assignment warning at analog.v(168): truncated value with size 32 to match size of target (7)" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545791437391 "|analog"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 analog.v(169) " "Verilog HDL assignment warning at analog.v(169): truncated value with size 32 to match size of target (3)" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545791437392 "|analog"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 analog.v(180) " "Verilog HDL assignment warning at analog.v(180): truncated value with size 32 to match size of target (7)" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545791437393 "|analog"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 analog.v(181) " "Verilog HDL assignment warning at analog.v(181): truncated value with size 32 to match size of target (3)" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545791437393 "|analog"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 analog.v(219) " "Verilog HDL assignment warning at analog.v(219): truncated value with size 32 to match size of target (4)" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545791437395 "|analog"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw sw:a1 " "Elaborating entity \"sw\" for hierarchy \"sw:a1\"" {  } { { "analog.v" "a1" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545791437469 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 analog.v(425) " "Verilog HDL assignment warning at analog.v(425): truncated value with size 32 to match size of target (20)" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545791437470 "|analog|sw:a1"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "analog.v" "" { Text "D:/intelFPGA_lite/18.0/analog/analog.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545791440163 "|analog|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1545791440163 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "435 " "Implemented 435 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1545791440163 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1545791440163 ""} { "Info" "ICUT_CUT_TM_LCELLS" "390 " "Implemented 390 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1545791440163 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1545791440163 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/18.0/analog/output_files/analog.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/18.0/analog/output_files/analog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545791440311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545791440372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 26 10:30:40 2018 " "Processing ended: Wed Dec 26 10:30:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545791440372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545791440372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545791440372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545791440372 ""}
