
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.098147                       # Number of seconds simulated
sim_ticks                                 98146964000                       # Number of ticks simulated
final_tick                                98146964000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1492332                       # Simulator instruction rate (inst/s)
host_op_rate                                  2462093                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3271736860                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670028                       # Number of bytes of host memory used
host_seconds                                    30.00                       # Real time elapsed on the host
sim_insts                                    44767600                       # Number of instructions simulated
sim_ops                                      73858898                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  98146964000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           47360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2064896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2112256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        47360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1612096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1612096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              740                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            32264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               33004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         25189                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              25189                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             482542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           21038817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              21521359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        482542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           482542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        16425327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16425327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        16425327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            482542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          21038817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             37946686                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  98146964000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  98146964000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20998403                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5824776                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           232                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           111                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  98146964000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  98146964000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59428522                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     98146964000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        196293928                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44767600                       # Number of instructions committed
system.cpu.committedOps                      73858898                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              73334921                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4306                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      945812                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4246118                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     73334921                       # number of integer instructions
system.cpu.num_fp_insts                          4306                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           164564256                       # number of times the integer registers were read
system.cpu.num_int_register_writes           64004149                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6398                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3197                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27729350                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24993551                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26823172                       # number of memory refs
system.cpu.num_load_insts                    20998396                       # Number of load instructions
system.cpu.num_store_insts                    5824776                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  196293928                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5689975                       # Number of branches fetched
system.cpu.op_class::No_OpClass                177072      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45851855     62.08%     62.32% # Class of executed instruction
system.cpu.op_class::IntMult                       15      0.00%     62.32% # Class of executed instruction
system.cpu.op_class::IntDiv                   1004199      1.36%     63.68% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAlu                      682      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdCvt                      770      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMisc                     524      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdShift                    129      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::MemRead                 20997424     28.43%     92.11% # Class of executed instruction
system.cpu.op_class::MemWrite                 5824086      7.89%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 972      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73858898                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  98146964000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.960585                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26823179                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             66525                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            403.204495                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   127.960585                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999692                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999692                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53712883                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53712883                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  98146964000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20939959                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20939959                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5803706                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5803706                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26743665                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26743665                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26743665                       # number of overall hits
system.cpu.dcache.overall_hits::total        26743665                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        58444                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         58444                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        21070                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21070                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        79514                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          79514                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        79514                       # number of overall misses
system.cpu.dcache.overall_misses::total         79514                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  10038583500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10038583500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1792229500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1792229500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  11830813000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11830813000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  11830813000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11830813000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20998403                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20998403                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5824776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5824776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26823179                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26823179                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26823179                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26823179                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002783                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002783                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003617                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003617                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002964                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002964                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002964                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002964                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 171764.141743                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 171764.141743                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 85060.726151                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85060.726151                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 148789.056015                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 148789.056015                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 148789.056015                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 148789.056015                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        59785                       # number of writebacks
system.cpu.dcache.writebacks::total             59785                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        58444                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        58444                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        21070                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21070                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        79514                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        79514                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        79514                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        79514                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   9980139500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9980139500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1771159500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1771159500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  11751299000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11751299000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  11751299000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11751299000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002783                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002783                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003617                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003617                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002964                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002964                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002964                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002964                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 170764.141743                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 170764.141743                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 84060.726151                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84060.726151                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 147789.056015                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 147789.056015                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 147789.056015                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 147789.056015                       # average overall mshr miss latency
system.cpu.dcache.replacements                  66397                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  98146964000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  98146964000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  98146964000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.953844                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59428522                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               948                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          62688.314346                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.953844                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999639                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999639                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         118857992                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        118857992                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  98146964000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59427574                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59427574                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59427574                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59427574                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59427574                       # number of overall hits
system.cpu.icache.overall_hits::total        59427574                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          948                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           948                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          948                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            948                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          948                       # number of overall misses
system.cpu.icache.overall_misses::total           948                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    145263500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    145263500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    145263500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    145263500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    145263500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    145263500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59428522                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59428522                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59428522                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59428522                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59428522                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59428522                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 153231.540084                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 153231.540084                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 153231.540084                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 153231.540084                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 153231.540084                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 153231.540084                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          820                       # number of writebacks
system.cpu.icache.writebacks::total               820                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          948                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          948                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          948                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          948                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          948                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          948                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    144315500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    144315500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    144315500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    144315500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    144315500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    144315500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 152231.540084                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 152231.540084                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 152231.540084                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 152231.540084                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 152231.540084                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 152231.540084                       # average overall mshr miss latency
system.cpu.icache.replacements                    820                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  98146964000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  98146964000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  98146964000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   511.735102                       # Cycle average of tags in use
system.l2.tags.total_refs                      147605                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     48423                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.048242                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.867860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.056979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        508.810264                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.003648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.002064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.993770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999483                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          271                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1229855                       # Number of tag accesses
system.l2.tags.data_accesses                  1229855                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  98146964000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        59785                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            59785                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          820                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              820                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             12989                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                12989                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1070                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1070                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             175                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                175                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          18276                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18276                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   175                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 19346                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19521                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  175                       # number of overall hits
system.l2.overall_hits::cpu.data                19346                       # number of overall hits
system.l2.overall_hits::total                   19521                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             7011                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7011                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           773                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              773                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        40168                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           40168                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 773                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               47179                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47952                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                773                       # number of overall misses
system.l2.overall_misses::cpu.data              47179                       # number of overall misses
system.l2.overall_misses::total                 47952                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1591925000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1591925000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    141046000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    141046000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   9700556500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9700556500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     141046000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   11292481500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11433527500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    141046000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  11292481500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11433527500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        59785                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        59785                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          820                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          820                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         12989                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            12989                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           8081                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8081                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          948                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            948                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        58444                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         58444                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               948                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             66525                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                67473                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              948                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            66525                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               67473                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.867591                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.867591                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.815401                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.815401                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.687290                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.687290                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.815401                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.709192                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.710684                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.815401                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.709192                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.710684                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 227061.046926                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 227061.046926                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 182465.717982                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 182465.717982                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 241499.614121                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 241499.614121                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 182465.717982                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 239353.981644                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 238436.926510                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 182465.717982                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 239353.981644                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 238436.926510                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                42668                       # number of writebacks
system.l2.writebacks::total                     42668                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           74                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            74                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         7011                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7011                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          773                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          773                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        40168                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        40168                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            773                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          47179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47952                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           773                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         47179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47952                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1521815000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1521815000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    133316000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    133316000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   9298876500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9298876500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    133316000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  10820691500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10954007500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    133316000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  10820691500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10954007500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.867591                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.867591                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.815401                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.815401                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.687290                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.687290                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.815401                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.709192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.710684                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.815401                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.709192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.710684                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 217061.046926                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 217061.046926                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 172465.717982                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 172465.717982                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 231499.614121                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 231499.614121                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 172465.717982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 229353.981644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 228436.926510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 172465.717982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 229353.981644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 228436.926510                       # average overall mshr miss latency
system.l2.replacements                          47911                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  98146964000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  4044.704648                       # Cycle average of tags in use
system.l3.tags.total_refs                       92395                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     58209                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.587297                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      296.894003                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst        341.035846                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       3406.774799                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.072484                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.083261                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.831732                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.987477                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         3840                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   1583681                       # Number of tag accesses
system.l3.tags.data_accesses                  1583681                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  98146964000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        42668                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            42668                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                248                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   248                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst             33                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data          14667                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             14700                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                    33                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data                 14915                       # number of demand (read+write) hits
system.l3.demand_hits::total                    14948                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                   33                       # number of overall hits
system.l3.overall_hits::cpu.data                14915                       # number of overall hits
system.l3.overall_hits::total                   14948                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6763                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6763                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          740                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        25501                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           26241                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 740                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               32264                       # number of demand (read+write) misses
system.l3.demand_misses::total                  33004                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                740                       # number of overall misses
system.l3.overall_misses::cpu.data              32264                       # number of overall misses
system.l3.overall_misses::total                 33004                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   1442090000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1442090000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    124466500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   8692279499                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   8816745999                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     124466500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   10134369499                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      10258835999                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    124466500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  10134369499                       # number of overall miss cycles
system.l3.overall_miss_latency::total     10258835999                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        42668                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        42668                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           7011                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              7011                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          773                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        40168                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         40941                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               773                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             47179                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                47952                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              773                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            47179                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               47952                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.964627                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.964627                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.957309                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.634859                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.640947                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.957309                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.683864                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.688272                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.957309                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.683864                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.688272                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 213232.293361                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 213232.293361                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 168197.972973                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 340860.338771                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 335991.235052                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 168197.972973                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 314107.658660                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 310836.141044                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 168197.972973                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 314107.658660                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 310836.141044                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                25189                       # number of writebacks
system.l3.writebacks::total                     25189                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks         2947                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          2947                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6763                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6763                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          740                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        25501                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        26241                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            740                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          32264                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             33004                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           740                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         32264                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            33004                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   1374460000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1374460000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    117066500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   8437269499                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   8554335999                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    117066500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   9811729499                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   9928795999                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    117066500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   9811729499                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   9928795999                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.964627                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.964627                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.957309                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.634859                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.640947                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.957309                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.683864                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.688272                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.957309                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.683864                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.688272                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 203232.293361                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 203232.293361                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 158197.972973                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 330860.338771                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 325991.235052                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 158197.972973                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 304107.658660                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 300836.141044                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 158197.972973                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 304107.658660                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 300836.141044                       # average overall mshr miss latency
system.l3.replacements                          54113                       # number of replacements
system.membus.snoop_filter.tot_requests         65037                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        32033                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  98146964000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              26241                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        25189                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3469                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6763                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6763                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         26241                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        94666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        94666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  94666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      3724352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      3724352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3724352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             33004                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   33004    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               33004                       # Request fanout histogram
system.membus.reqLayer2.occupancy           165892000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          165060000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       147679                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        80206                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          17267                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        17267                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  98146964000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             59392                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       127642                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          820                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           40779                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           12989                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          12989                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8081                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8081                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           948                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        58444                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       225425                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                228141                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       113152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8083840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8196992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          102024                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4342848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           182486                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.094621                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.292691                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 165219     90.54%     90.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  17267      9.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             182486                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          134444500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1422000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         106282000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  98146964000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             40941                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        67857                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           33646                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             7011                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            7011                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        40941                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       143294                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      5799680                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           54113                       # Total snoops (count)
system.tol3bus.snoopTraffic                   1612096                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           149466                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.362042                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.480593                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  95353     63.80%     63.80% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  54113     36.20%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             149466                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           90349989                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          71928010                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
