==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10.0 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,-t -L C:/openCV/opencv/build_mingw/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 -argv  ../../../../data/left_800x600.png  ../../../../data/right_800x600.png  
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 64.465 seconds; current allocated memory: 0.957 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 988.039 MB.
INFO: [HLS 200-10] Analyzing design file 'xf_stereolbm_accel.cpp' ... 
WARNING: [HLS 207-989] '_XF_EROSION_HPP__' is used as a header guard here, followed by #define of a different macro (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:17:9)
INFO: [HLS 207-923] '_XF_EROSION_HPP_' is defined here; did you mean '_XF_EROSION_HPP__'? (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:18:9)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_reshape' is ignored (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_video_mem.hpp:759:47)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (xf_stereolbm_accel.cpp:106:9)
WARNING: [HLS 214-169] There are a total of 7 such instances of non-canonical statements in the dataflow region (xf_stereolbm_accel.cpp:106:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:470:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:800:9)
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file xf_stereolbm_accel.cpp
WARNING: [HLS 207-5292] unused parameter 'src' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'stride' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1036:41)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1224:102)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1530:34)
WARNING: [HLS 207-5292] unused parameter '_cm_size' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:241:41)
WARNING: [HLS 207-5292] unused parameter '_dc_size' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:242:41)
WARNING: [HLS 207-5292] unused parameter 't1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:45:52)
WARNING: [HLS 207-5292] unused parameter 'm1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:48:52)
WARNING: [HLS 207-5292] unused parameter 'b1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:51:52)
WARNING: [HLS 207-5292] unused parameter 'm0' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:95:52)
WARNING: [HLS 207-5292] unused parameter 'm1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:96:52)
WARNING: [HLS 207-5292] unused parameter 'm2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:97:52)
WARNING: [HLS 207-5292] unused parameter 'src_buf3' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:573:54)
WARNING: [HLS 207-5292] unused parameter 'src_buf4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:1267:54)
WARNING: [HLS 207-5292] unused parameter '_src_mat' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:1564:72)
WARNING: [HLS 207-5292] unused parameter 'read_index' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:1580:26)
WARNING: [HLS 207-5292] unused parameter 'preFilterType' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:685:29)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 25.501 seconds; current allocated memory: 1004.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'xf::cv::Mat<7, 600, 800, 1, 2>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 600, 800, 1, 2>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<2, 600, 800, 1, 2>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'void xf::cv::xFStereoPreProcess<600, 800, 2, 0, 3, 0, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, hls::stream<DataType<0, 1>::name, 0>&, int, int, short, short)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:688:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<3, 600, 800, 1, 2>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<3, 600, 800, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:605:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<2, 600, 800, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:605:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 600, 800, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:605:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<7, 600, 800, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:605:0)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<7, 600, 800, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<7, 600, 800, 1, 2>::Mat(int, int)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 600, 800, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<0, 600, 800, 1, 2>::Mat(int, int)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<2, 600, 800, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<2, 600, 800, 1, 2>::Mat(int, int)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<3, 600, 800, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<3, 600, 800, 1, 2>::Mat(int, int)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 6, 4>(PixelType<4>::name*, StreamType<6>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, StreamType<1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<4>::name*, PixelType<4>::name*, StreamType<6>::name&, StreamType<6>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:272:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 6, 4>(PixelType<4>::name*, StreamType<6>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, StreamType<1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<4>::name*, PixelType<4>::name*, StreamType<6>::name&, StreamType<6>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:271:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 6, 4>(PixelType<4>::name*, StreamType<6>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, StreamType<1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<4>::name*, PixelType<4>::name*, StreamType<6>::name&, StreamType<6>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:261:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 6, 4>(PixelType<4>::name*, StreamType<6>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, StreamType<1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<4>::name*, PixelType<4>::name*, StreamType<6>::name&, StreamType<6>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:260:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 6, 4>(PixelType<4>::name*, StreamType<6>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, StreamType<1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<4>::name*, PixelType<4>::name*, StreamType<6>::name&, StreamType<6>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:257:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 6, 4>(PixelType<4>::name*, StreamType<6>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, StreamType<1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<4>::name*, PixelType<4>::name*, StreamType<6>::name&, StreamType<6>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:256:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 6, 4>(PixelType<4>::name*, StreamType<6>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, unsigned short, unsigned short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:447:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 6, 4>(PixelType<4>::name*, StreamType<6>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, unsigned short, unsigned short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:446:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::ProcessSobel3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, StreamType<1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<4>::name*, PixelType<4>::name*, StreamType<6>::name&, StreamType<6>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' into 'void xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, unsigned short, unsigned short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392:9)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<3, 600, 800, 1, 2>::Mat(int, int)' into 'void xf::cv::xFStereoPreProcess<600, 800, 2, 0, 3, 0, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, hls::stream<DataType<0, 1>::name, 0>&, int, int, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:692:53)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<3, 600, 800, 1, 2>::Mat(int, int)' into 'void xf::cv::xFStereoPreProcess<600, 800, 2, 0, 3, 0, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, hls::stream<DataType<0, 1>::name, 0>&, int, int, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:695:56)
INFO: [HLS 214-131] Inlining function 'int xf::cv::xFabsdiff2<int>(int, int)' into 'void xf::cv::xFUpdateTextureSum<15, 0, 15, 0>(unsigned char (*) [15], unsigned char*, int, int, int, int*)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:163:29)
INFO: [HLS 214-131] Inlining function 'int xf::cv::xFabsdiff2<int>(int, int)' into 'void xf::cv::xFUpdateTextureSum<15, 0, 15, 0>(unsigned char (*) [15], unsigned char*, int, int, int, int*)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165:64)
INFO: [HLS 214-131] Inlining function 'int xf::cv::xFabsdiff2<int>(int, int)' into 'void xf::cv::xFUpdateTextureSum<15, 0, 15, 0>(unsigned char (*) [15], unsigned char*, int, int, int, int*)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:165:29)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFMinSAD<2>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' into 'void xf::cv::xFMinSAD<4>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:92:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFMinSAD<2>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' into 'void xf::cv::xFMinSAD<4>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:93:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFMinSAD<4>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' into 'void xf::cv::xFMinSAD<8>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:92:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFMinSAD<4>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' into 'void xf::cv::xFMinSAD<8>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:93:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFMinSAD<8>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' into 'void xf::cv::xFMinSAD<16>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:92:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFMinSAD<8>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' into 'void xf::cv::xFMinSAD<16>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:93:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFMinSAD<16>::find<int, ap_uint<16> >(int*, ap_uint<16>&, int&)' into 'void xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>(hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<2, 1>::name, 0>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:515:21)
INFO: [HLS 214-131] Inlining function 'short xf::cv::xFSADComputeInc<15, 15, 30, unsigned char>(unsigned char (*) [15], unsigned char (*) [30], unsigned char, unsigned short, short*)' into 'void xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>(hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<2, 1>::name, 0>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:446:36)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFInsertLeft<15, 30, unsigned char>(unsigned char (*) [30], unsigned char*)' into 'void xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>(hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<2, 1>::name, 0>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:442:17)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFInsertLeft<15, 15, unsigned char>(unsigned char (*) [15], unsigned char*)' into 'void xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>(hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<2, 1>::name, 0>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:441:17)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFShiftRight<unsigned char, 15, 30>(unsigned char (*) [30])' into 'void xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>(hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<2, 1>::name, 0>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:440:17)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFShiftRight<unsigned char, 15, 15>(unsigned char (*) [15])' into 'void xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>(hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<2, 1>::name, 0>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:439:17)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFUpdateTextureSum<15, 0, 15, 0>(unsigned char (*) [15], unsigned char*, int, int, int, int*)' into 'void xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>(hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<0, 1>::name, 0>&, hls::stream<DataType<2, 1>::name, 0>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:436:17)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFStereoPreProcess<600, 800, 2, 0, 3, 0, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, hls::stream<DataType<0, 1>::name, 0>&, int, int, short, short)' into 'void xf::cv::xFFindStereoCorrespondenceLBMNO<600, 800, 0, 2, 1, 2, 2, 2, 15, 128, 16, 8, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:808:5)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFStereoPreProcess<600, 800, 2, 0, 3, 0, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, hls::stream<DataType<0, 1>::name, 0>&, int, int, short, short)' into 'void xf::cv::xFFindStereoCorrespondenceLBMNO<600, 800, 0, 2, 1, 2, 2, 2, 15, 128, 16, 8, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806:5)
INFO: [HLS 214-131] Inlining function 'log_reduce::log(double)' into 'log_reduce::log10(double)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\common\hls_log_double.cpp:18:14)
INFO: [HLS 214-131] Inlining function 'xf::cv::Scalar<1, short>::Scalar()' into 'ConvertShiftAbs(xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&)' (xf_stereolbm_accel.cpp:7:27)
INFO: [HLS 214-131] Inlining function 'xf::cv::Scalar<1, unsigned char>::Scalar()' into 'ConvertShiftAbs(xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&)' (xf_stereolbm_accel.cpp:8:35)
INFO: [HLS 214-131] Inlining function 'void xf::cv::function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' into 'void xf::cv::Process_function<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 600, 800, 1, 2>&, DataType<0, 1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:189:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::Process_function<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 600, 800, 1, 2>&, DataType<0, 1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' into 'void xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::dilate_function_apply<1, 0, 3, 3>(PixelType<0>::uname*, PixelType<0>::uname (*) [3], unsigned char (*) [3])' into 'void xf::cv::Process_function_d<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 600, 800, 1, 2>&, DataType<0, 1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:185:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::Process_function_d<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned char (*) [3], xf::cv::Mat<0, 600, 800, 1, 2>&, DataType<0, 1>::name (*) [(800) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::uname (*) [(xfNPixelsPerCycle<1>::nppc) + ((3) - (1))], DataType<0, 1>::name&, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, int&, int&)' into 'void xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:328:9)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<7, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:92:50)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<7, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:93:50)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<7, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:94:50)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:142:46)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<7, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:95:50)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:137:46)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:96:49)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:132:49)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:97:49)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:99:49)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:100:49)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<2, 600, 800, 1, 2>::Mat(int, int)' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:101:50)
INFO: [HLS 214-377] Adding '_d' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:246:9)
INFO: [HLS 214-377] Adding '_s' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:246:9)
INFO: [HLS 214-210] Disaggregating variable '_d' (xf_stereolbm_accel.cpp:8:35)
INFO: [HLS 214-210] Disaggregating variable '_s' (xf_stereolbm_accel.cpp:7:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_140_3' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:140:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_155_4' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:155:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_5' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:163:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_175_6' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:175:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_179_7' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:179:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_180_8' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:180:35)
INFO: [HLS 214-291] Loop 'Apply_dilate_Loop' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:39:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:45:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_50_2' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:50:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_220_9' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:220:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_224_10' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:224:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_142_3' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:142:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_159_4' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:159:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_167_5' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:167:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_179_6' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:179:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_183_7' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:183:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_184_8' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:184:35)
INFO: [HLS 214-291] Loop 'Apply_dilate_Loop' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:39:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:45:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_50_2' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:50:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_224_9' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:224:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_228_10' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:228:21)
INFO: [HLS 214-291] Loop 'Extract_pixels_loop' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:346:5)
INFO: [HLS 214-291] Loop 'loop_get_data_from_linebuff_with_offset' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:430:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_400_2' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:400:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_407_3' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:407:39)
INFO: [HLS 214-291] Loop 'loop_get_data_from_linebuff' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:423:21)
INFO: [HLS 214-291] Loop 'text_sum_loop1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:157:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_177_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:177:23)
INFO: [HLS 214-291] Loop 'shift_right_loop2' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:196:5)
INFO: [HLS 214-291] Loop 'shift_right_loop1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:201:9)
INFO: [HLS 214-291] Loop 'insert_right_loop1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:216:5)
INFO: [HLS 214-291] Loop 'loop_sad_compute' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:445:17)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_235_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:235:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_243_2' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:243:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_77_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:77:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_83_2' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:83:26)
INFO: [HLS 214-291] Loop 'loop_unique_search_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:553:29)
INFO: [HLS 214-291] Loop 'loop_unique_search_0' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:534:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_637_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:637:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_325_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:325:23)
INFO: [HLS 214-291] Loop 'Compute_Grad_Loop' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:153:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_158_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:158:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_375_3' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:375:35)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_112_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:112:20) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_107_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:107:23) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_155_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:155:27) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_50_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:50:19) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_45_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:45:26) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop lower bound from 3 to 2 for loop 'VITIS_LOOP_224_10' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:224:21) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop upper bound from 3 to 2 for loop 'VITIS_LOOP_224_10' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:224:21) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 2 for loop 'VITIS_LOOP_334_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:334:27) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop upper bound from 3 to 2 for loop 'VITIS_LOOP_334_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:334:27) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop upper bound from 3 to 1 for loop 'init_boarder' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:307:5) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop upper bound from 3 to 1 for loop 'read_lines' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:290:5) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_279_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:279:20) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_112_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:112:20) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_107_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:107:23) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_159_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:159:27) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_50_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:50:19) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_45_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:45:26) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop lower bound from 3 to 2 for loop 'VITIS_LOOP_228_10' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:228:21) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop upper bound from 3 to 2 for loop 'VITIS_LOOP_228_10' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:228:21) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 2 for loop 'VITIS_LOOP_337_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:337:27) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop upper bound from 3 to 2 for loop 'VITIS_LOOP_337_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:337:27) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop upper bound from 3 to 1 for loop 'init_boarder' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:311:5) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop upper bound from 3 to 1 for loop 'read_lines' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:294:5) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_283_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:283:20) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:107:23) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:112:20) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_3' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:140:27) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_155_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:155:27) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_5' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:163:31) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_175_6' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:175:27) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_175_6' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:175:27) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' has been removed because the loop is unrolled completely (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'Apply_dilate_Loop' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:39:5) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:45:26) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:50:19) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_179_7' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:179:20) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_180_8' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:180:35) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_220_9' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:220:27) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_224_10' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:224:21) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 2 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_334_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:334:27) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 2 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:107:23) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:112:20) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_142_3' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:142:27) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_159_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:159:27) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_5' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:167:31) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_179_6' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:179:27) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_179_6' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:179:27) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' has been removed because the loop is unrolled completely (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'Apply_dilate_Loop' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:39:5) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:45:26) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:50:19) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_183_7' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:183:20) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_184_8' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:184:35) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_224_9' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:224:27) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_228_10' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:228:21) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 2 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_337_4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:337:27) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' completely with a factor of 2 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-186] Unrolling loop 'Extract_pixels_loop' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:346:5) in function 'xf::cv::xfExtractPixels<1, 1, 0>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:337:0)
INFO: [HLS 214-186] Unrolling loop 'loop_sad_init' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:372:13) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 16 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_377_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:377:35) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 15 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'loop_get_data_from_linebuff_with_offset' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:430:21) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 15 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_400_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:400:39) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 14 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_407_3' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:407:39) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 14 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'loop_get_data_from_linebuff' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:423:21) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 15 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'text_sum_loop1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:157:5) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 15 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_177_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:177:23) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 14 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'shift_right_loop2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:196:5) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 14 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'shift_right_loop1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:201:9) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 15 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'shift_right_loop2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:196:5) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 29 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'insert_right_loop1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:216:5) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 15 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'loop_sad_compute' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:445:17) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 16 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_243_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:243:23) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 14 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_235_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:235:23) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 15 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:77:26) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 8 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:83:26) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 8 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:77:26) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 4 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:83:26) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 4 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:77:26) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 2 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:83:26) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 2 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'loop_unique_search_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:553:29) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 16 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'loop_unique_search_0' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:534:29) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' completely with a factor of 16 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:273:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_637_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:637:31) in function 'xf::cv::xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:621:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_325_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:325:23) in function 'xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:310:0)
INFO: [HLS 214-186] Unrolling loop 'Compute_Grad_Loop' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:153:5) in function 'xf::cv::xFSobel3x3<1, 1, 0, 4>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:158:20) in function 'xf::cv::xFSobel3x3<1, 1, 0, 4>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_375_3' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:375:35) in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:183:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 600, 800, 1, 2>::write<2, (void*)0>(int, ap_uint<8>) (.229.234.245)' into 'int xf::cv::AXIvideo2xfMat<8, 0, 600, 800, 1, 2>(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, xf::cv::Mat<0, 600, 800, 1, 2>&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:101:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> xf::cv::xf_one_over_x_approx<32, 12, (ap_q_mode)5, (ap_o_mode)3>(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void xf::cv::xFComputeUndistortCoordinates<ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<11>, ap_uint<11>, ap_fixed<17, 12, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<17, 12, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, 5>(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, ap_uint<11>, ap_uint<11>, ap_fixed<17, 12, (ap_q_mode)0, (ap_o_mode)0, 0>&, ap_fixed<17, 12, (ap_q_mode)0, (ap_o_mode)0, 0>&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:86:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<7, 600, 800, 1, 2>::write<2, (void*)0>(int, ap_uint<32>) (.354.366)' into 'xf::cv::Mat<7, 600, 800, 1, 2>::write_float(int, float) (.351.363)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:699:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<7, 600, 800, 1, 2>::write_float(int, float) (.351.363)' into 'void xf::cv::xFInitUndistortRectifyMapInverseKernel<600, 800, 9, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 7, 1, 2, 2, ap_uint<32> >(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, xf::cv::Mat<7, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, unsigned short, unsigned short, int) (.348.360.390.396.421.428.435)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:157:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<32> xf::cv::Mat<7, 600, 800, 1, 2>::read<2, (void*)0>(int) (.342.378)' into 'xf::cv::Mat<7, 600, 800, 1, 2>::read_float(int) (.339.375)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:688:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 600, 800, 1, 2>::read<2, (void*)0>(int) (.224.238.248)' into 'void xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, unsigned short, unsigned short) (.277.283.296.320.336.372.384.402)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:183:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<7, 600, 800, 1, 2>::read_float(int) (.339.375)' into 'void xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, unsigned short, unsigned short) (.277.283.296.320.336.372.384.402)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:183:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'void xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, unsigned short, unsigned short) (.277.283.296.320.336.372.384.402)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:183:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 600, 800, 1, 2>::write<2, (void*)0>(int, ap_uint<8>) (.229.234.245)' into 'void xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, unsigned short, unsigned short) (.277.283.296.320.336.372.384.402)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:183:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 600, 800, 1, 2>::read<2, (void*)0>(int) (.224.238.248)' into 'void xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, unsigned short, unsigned short) (.136.145.160.172.305.314)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:310:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<3, 600, 800, 1, 2>::write<2, (void*)0>(int, ap_uint<16>) (.139.148)' into 'void xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, xf::cv::Mat<3, 600, 800, 1, 2>&, unsigned short, unsigned short) (.136.145.160.172.305.314)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:310:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> xf::cv::Mat<3, 600, 800, 1, 2>::read<2, (void*)0>(int) (.130.154)' into 'void xf::cv::xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>(xf::cv::Mat<3, 600, 800, 1, 2>&, hls::stream<DataType<0, 1>::name, 0>&, int, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:621:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> xf::cv::Mat<3, 600, 800, 1, 2>::read<2, (void*)0>(int) (.130.154)' into 'void xf::cv::xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>(xf::cv::Mat<3, 600, 800, 1, 2>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:663:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<2, 600, 800, 1, 2>::write<2, (void*)0>(int, ap_uint<16>)' into 'void xf::cv::xFFindStereoCorrespondenceLBMNO<600, 800, 0, 2, 1, 2, 2, 2, 15, 128, 16, 8, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:794:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::xFFindStereoCorrespondenceLBM<600, 800, 0, 2, 1, 2, 2, 2, 15, 128, 16, false>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::xFSBMState<15, 128, 16>&, short, short)' into 'void xf::cv::StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::xFSBMState<15, 128, 16>&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:909:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' into 'short generic_cast_IEEE754<short, double>(double, bool)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, double>(double, bool)' into '__hls_fptosi_double_i16' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:54:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i16' into 'ConvertShiftAbs(xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&)' (xf_stereolbm_accel.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> xf::cv::Mat<2, 600, 800, 1, 2>::read<2, (void*)0>(int)' into 'ConvertShiftAbs(xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&)' (xf_stereolbm_accel.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 600, 800, 1, 2>::write<2, (void*)0>(int, ap_uint<8>) (.229.234.245)' into 'ConvertShiftAbs(xf::cv::Mat<2, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&)' (xf_stereolbm_accel.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 600, 800, 1, 2>::read<2, (void*)0>(int) (.224.238.248)' into 'void xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 600, 800, 1, 2>::write<2, (void*)0>(int, ap_uint<8>) (.229.234.245)' into 'void xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:258:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 600, 800, 1, 2>::read<2, (void*)0>(int) (.224.238.248)' into 'void xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 600, 800, 1, 2>::write<2, (void*)0>(int, ap_uint<8>) (.229.234.245)' into 'void xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>(xf::cv::Mat<0, 600, 800, 1, 2>&, xf::cv::Mat<0, 600, 800, 1, 2>&, unsigned short, unsigned short, unsigned char (*) [3])' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:254:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 600, 800, 1, 2>::read<2, (void*)0>(int) (.224.238.248)' into 'int xf::cv::xfMat2AXIvideo<8, 0, 600, 800, 1, 2>(xf::cv::Mat<0, 600, 800, 1, 2>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:181:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::xFSBMState<15, 128, 16>::xFSBMState()' into 'stereolbm_axis_cambm(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int, int, int, int)' (xf_stereolbm_accel.cpp:29:0)
INFO: [HLS 214-248] Applying array_partition to 'kernel_new': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'kernel_new.1': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'cameraMatrixHLS': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:162:7)
INFO: [HLS 214-248] Applying array_partition to 'distCoeffsHLS': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:163:10)
INFO: [HLS 214-248] Applying array_partition to 'iRnewCameraMatrixHLS': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:164:10)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 2. Complete partitioning on dimension 4. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187:5)
INFO: [HLS 214-248] Applying array_partition to 'GradientValuesX': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:319:5)
INFO: [HLS 214-248] Applying array_partition to 'GradientValuesY': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:321:5)
INFO: [HLS 214-248] Applying array_partition to 'src_buf1': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:328:5)
INFO: [HLS 214-248] Applying array_partition to 'src_buf2': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:329:9)
INFO: [HLS 214-248] Applying array_partition to 'src_buf3': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:330:9)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:339:46)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations.
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:337:47)
INFO: [HLS 214-248] Applying array_partition to 'left_line_buf': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:275:47)
INFO: [HLS 214-248] Applying array_partition to 'right_line_buf': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:288:47)
INFO: [HLS 214-248] Applying array_partition to 'l_window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:302:19)
INFO: [HLS 214-248] Applying array_partition to 'r_window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:307:16)
INFO: [HLS 214-248] Applying array_partition to 'l_tmp': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:318:19)
INFO: [HLS 214-248] Applying array_partition to 'r_tmp': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:322:16)
INFO: [HLS 214-248] Applying array_partition to 'text_sum': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:326:6)
INFO: [HLS 214-248] Applying array_partition to 'sad': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:330:6)
INFO: [HLS 214-248] Applying array_partition to 'sad_cols': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:335:12)
INFO: [HLS 214-248] Applying array_partition to 'buf_cop.i': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:97:37)
INFO: [HLS 214-248] Applying array_partition to 'row_ind': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:259:17)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:275:40)
INFO: [HLS 214-248] Applying array_partition to 'buf_cop.i': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:97:37)
INFO: [HLS 214-248] Applying array_partition to 'row_ind': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:255:17)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 1. (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:271:40)
INFO: [HLS 214-364] Automatically inlining function 'void xf::cv::xFComputeUndistortCoordinates<ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<11>, ap_uint<11>, ap_fixed<17, 12, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<17, 12, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, 5>(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, ap_uint<11>, ap_uint<11>, ap_fixed<17, 12, (ap_q_mode)0, (ap_o_mode)0, 0>&, ap_fixed<17, 12, (ap_q_mode)0, (ap_o_mode)0, 0>&)' to improve effectiveness of pipeline pragma in function 'void xf::cv::xFInitUndistortRectifyMapInverseKernel<600, 800, 9, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 7, 1, 2, 2, ap_uint<32> >(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, xf::cv::Mat<7, 600, 800, 1, 2>&, xf::cv::Mat<7, 600, 800, 1, 2>&, unsigned short, unsigned short, int) (.348.360.390.396.421.428.435)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 17.634 seconds; current allocated memory: 1008.773 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1008.887 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.602 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:434: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:126: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.024 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_432_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:432) in function 'xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_283_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:283) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_279_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:279) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>' automatically.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 in function 'xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_432_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:432) in function 'xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 64 for loop 'loop_height' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:252:9) in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 64 for loop 'loop_height' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:252:9) in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>'.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_315_3' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:315) in function 'xf::cv::xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_311_3' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:311) in function 'xf::cv::xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_432_2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:432) in function 'xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'src_buf_temp_copy_extract' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:156) automatically.
INFO: [XFORM 203-102] Partitioning array 'src_buf_temp_copy_extract' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:152) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_816_1_proc' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:816) to a process function for dataflow in function 'xf::cv::xFFindStereoCorrespondenceLBMNO<600, 800, 0, 2, 1, 2, 2, 2, 15, 128, 16, 8, false>'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_46_1_proc' (xf_stereolbm_accel.cpp:46) to a process function for dataflow in function 'stereolbm_axis_cambm'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_55_2_proc' (xf_stereolbm_accel.cpp:55) to a process function for dataflow in function 'stereolbm_axis_cambm'.
WARNING: [HLS 200-805] An internal stream 'left_clipped' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:795) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'right_clipped' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:796) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream '_disp_strm' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:798) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:464:1), detected/extracted 2 process function(s): 
	 'xf::cv::remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc'
	 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:464:1), detected/extracted 2 process function(s): 
	 'xf::cv::remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc'
	 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::xFFindStereoCorrespondenceLBMNO<600, 800, 0, 2, 1, 2, 2, 2, 15, 128, 16, 8, false>' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:692:1), detected/extracted 9 process function(s): 
	 'entry_proc'
	 'xf::cv::Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3'
	 'xf::cv::xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4'
	 'xf::cv::xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5'
	 'xf::cv::Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>'
	 'xf::cv::xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>'
	 'xf::cv::xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>'
	 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>'
	 'xf::cv::xFFindStereoCorrespondenceLBMNO<600, 800, 0, 2, 1, 2, 2, 2, 15, 128, 16, 8, false>_Loop_VITIS_LOOP_816_1_proc13'.
INFO: [XFORM 203-712] Applying dataflow to function 'stereolbm_axis_cambm' (xf_stereolbm_accel.cpp:23:1), detected/extracted 17 process function(s): 
	 'Loop_VITIS_LOOP_46_1_proc'
	 'Loop_VITIS_LOOP_55_2_proc'
	 'Block_for.end72_proc'
	 'xf::cv::AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1'
	 'xf::cv::AXIvideo2xfMat<8, 0, 600, 800, 1, 2>'
	 'xf::cv::InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>'
	 'xf::cv::remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2'
	 'xf::cv::InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7'
	 'xf::cv::remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>'
	 'xf::cv::StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2>'
	 'Block_for.end7235_proc'
	 'ConvertShiftAbs'
	 'Block_for.end7237_proc'
	 'xf::cv::erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2>'
	 'Block_for.end7239_proc'
	 'xf::cv::dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2>'
	 'xf::cv::xfMat2AXIvideo<8, 0, 600, 800, 1, 2>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:318:19) to (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:482:38) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>'... converting 60 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:484:37) to (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:575:25) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>'... converting 100 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542:21) to (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:444:13) in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542:21) to (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:444:13) in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:203:9) to (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:200:9) in function 'xf::cv::xFInitUndistortRectifyMapInverseKernel<600, 800, 9, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 7, 1, 2, 2, ap_uint<32> >'... converting 23 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:632:9) to (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:630:9) in function 'xf::cv::xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:632:9) to (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:630:9) in function 'xf::cv::xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (xf_stereolbm_accel.cpp:57:9) to (xf_stereolbm_accel.cpp:55:22) in function 'Loop_VITIS_LOOP_55_2_proc'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (xf_stereolbm_accel.cpp:48:9) to (xf_stereolbm_accel.cpp:46:22) in function 'Loop_VITIS_LOOP_46_1_proc'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:51:37)...228 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:15:9)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::cv::xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:15:9)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::cv::xFImageClipUtility<1>' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:598:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.838 seconds; current allocated memory: 1.072 GB.
WARNING: [HLS 200-1898] Assuming tripcount of loop 'loop_col'(C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:385:13) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>' is always greater than zero so that the loop_flatten pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:391:9) can be applied. Note that if tripcount is ever zero, cosimulation mismatches may occur.
WARNING: [HLS 200-960] Cannot flatten loop 'Row_Loop' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:366:5) in function 'xf::cv::xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_mux' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:366:9) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_row' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360:5) in function 'xf::cv::xFSADBlockMatching<600, 800, 0, 2, 15, 128, 16, 8, 614, 814, 814, 15, 30, 6, 14, false>'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_height' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:195:5) in function 'xf::cv::xFInitUndistortRectifyMapInverseKernel<600, 800, 9, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 7, 1, 2, 2, ap_uint<32> >'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.5' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.4' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.3' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'r1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:224).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'r2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:225).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.8' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.7' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.6' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:187).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'r1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:224).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'r2' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_remap.hpp:225).
WARNING: [HLS 200-1614] Cosimulation may deadlock if process xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process AXIvideo2xfMat<8, 0, 600, 800, 1, 2> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.914 seconds; current allocated memory: 1.703 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'stereolbm_axis_cambm' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_for.end72_proc' to 'Block_for_end72_proc'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt' to 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat' to 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt' to 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1' to 'AXIvideo2xfMat_8_0_600_800_1_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt' to 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat' to 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt' to 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<8, 0, 600, 800, 1, 2>' to 'AXIvideo2xfMat_8_0_600_800_1_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>' to 'InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc' to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_1' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_2' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6_Pipeline_loop_width' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width'.
WARNING: [SYN 201-103] Legalizing function name 'xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>.6' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6'.
WARNING: [SYN 201-103] Legalizing function name 'remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2' to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2'.
WARNING: [SYN 201-103] Legalizing function name 'InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7' to 'InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7'.
WARNING: [SYN 201-103] Legalizing function name 'remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>_Block_entry1_proc' to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_1' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_2' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>_Pipeline_loop_width' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width'.
WARNING: [SYN 201-103] Legalizing function name 'xFRemapLI<0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false>' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>' to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFGradientX3x3<0, 4>' to 'xFGradientX3x3_0_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFGradientY3x3<0, 4>' to 'xFGradientY3x3_0_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFSobel3x3<1, 1, 0, 4>' to 'xFSobel3x3_1_1_0_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>' to 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>.3' to 'Sobel_0_3_0_3_600_800_1_false_2_2_2_3'.
WARNING: [SYN 201-103] Legalizing function name 'xFImageClipUtility<1>' to 'xFImageClipUtility_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip' to 'xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip'.
WARNING: [SYN 201-103] Legalizing function name 'xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4' to 'xFImageClip_600_800_1_2_4_0_3_0_800_4'.
WARNING: [SYN 201-103] Legalizing function name 'xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5_Pipeline_loop_col_clip' to 'xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip'.
WARNING: [SYN 201-103] Legalizing function name 'xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>.5' to 'xFReadOutStream_600_800_1_2_4_0_3_800_5'.
WARNING: [SYN 201-103] Legalizing function name 'Sobel<0, 3, 0, 3, 600, 800, 1, false, 2, 2, 2>' to 'Sobel_0_3_0_3_600_800_1_false_2_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip' to 'xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip'.
WARNING: [SYN 201-103] Legalizing function name 'xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>' to 'xFImageClip_600_800_1_2_4_0_3_0_800_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip' to 'xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip'.
WARNING: [SYN 201-103] Legalizing function name 'xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>' to 'xFReadOutStream_600_800_1_2_4_0_3_800_s'.
WARNING: [SYN 201-103] Legalizing function name 'StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2>' to 'StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_for.end7235_proc' to 'Block_for_end7235_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_for.end7237_proc' to 'Block_for_end7237_proc'.
WARNING: [SYN 201-103] Legalizing function name 'xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1' to 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1'.
WARNING: [SYN 201-103] Legalizing function name 'xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2' to 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2'.
WARNING: [SYN 201-103] Legalizing function name 'xfExtractPixels<1, 1, 0>' to 'xfExtractPixels_1_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop' to 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop'.
WARNING: [SYN 201-103] Legalizing function name 'xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' to 'xferode_600_800_1_0_1_2_2_0_801_3_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'erode<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2>' to 'erode_0_0_600_800_0_3_3_1_1_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_for.end7239_proc' to 'Block_for_end7239_proc'.
WARNING: [SYN 201-103] Legalizing function name 'xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_279_1' to 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1'.
WARNING: [SYN 201-103] Legalizing function name 'xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_294_2' to 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2'.
WARNING: [SYN 201-103] Legalizing function name 'xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop' to 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop'.
WARNING: [SYN 201-103] Legalizing function name 'xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>' to 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2>' to 'dilate_0_0_600_800_0_3_3_1_1_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi' to 'xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi'.
WARNING: [SYN 201-103] Legalizing function name 'xfMat2AXIvideo<8, 0, 600, 800, 1, 2>' to 'xfMat2AXIvideo_8_0_600_800_1_2_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_46_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.702 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_55_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_55_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.712 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_for_end72_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_start_hunt'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_start_hunt'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col_zxi2mat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_col_zxi2mat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_last_hunt'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_last_hunt'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_8_0_600_800_1_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.714 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_start_hunt'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_start_hunt'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.714 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col_zxi2mat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_col_zxi2mat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.715 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_last_hunt'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_last_hunt'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.715 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_8_0_600_800_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.716 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.716 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_171_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_178_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_height_loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 31, loop 'loop_height_loop_width'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.653 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFInitUndistortRectifyMapInverseKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.721 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.721 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.721 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.721 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.721 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln439_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=k00) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'loop_width'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 1.724 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.724 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.724 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.725 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.725 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.726 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.726 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln439_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=k00) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'loop_width'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 1.728 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.729 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.729 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.730 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSobelFilter3x3_Pipeline_Clear_Row_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Clear_Row_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Clear_Row_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.730 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFGradientX3x3_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xFGradientX3x3<0, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'xFGradientX3x3<0, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.730 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFGradientY3x3_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xFGradientY3x3<0, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'xFGradientY3x3<0, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.730 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSobel3x3_1_1_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xFSobel3x3<1, 1, 0, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'xFSobel3x3<1, 1, 0, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.730 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSobelFilter3x3_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Col_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'Col_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.731 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel_0_3_0_3_600_800_1_false_2_2_2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFImageClipUtility_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xFImageClipUtility<1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'xFImageClipUtility<1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col_clip'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'loop_col_clip'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.733 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFImageClip_600_800_1_2_4_0_3_0_800_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.733 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col_clip'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_col_clip'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.733 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFReadOutStream_600_800_1_2_4_0_3_800_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.733 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel_0_3_0_3_600_800_1_false_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.733 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col_clip'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'loop_col_clip'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.734 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFImageClip_600_800_1_2_4_0_3_0_800_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.734 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col_clip'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_col_clip'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.735 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFReadOutStream_600_800_1_2_4_0_3_800_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.735 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'right_line_buf_13'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_row_loop_mux_loop_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 44, loop 'loop_row_loop_mux_loop_col'
WARNING: [HLS 200-871] Estimated clock period (7.570 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col' consists of the following:
	'load' operation ('col', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:385) on local variable 'col' [1045]  (0.000 ns)
	'icmp' operation ('icmp_ln385', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:385) [1364]  (2.107 ns)
	'select' operation ('select_ln360_259', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:360) [1892]  (0.993 ns)
	'select' operation ('select_ln366_256', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:366) [2151]  (0.805 ns)
	'add' operation ('col', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:385) [5425]  (2.077 ns)
	'store' operation ('col_6_write_ln385', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:385) of variable 'col', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:385 on local variable 'col' [6139]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 12.478 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.705 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSADBlockMatching' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.274 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_816_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_816_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFFindStereoCorrespondenceLBMNO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_xFSADBlockMatching_U0 (from entry_proc_U0 to xFSADBlockMatching_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_for_end7235_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertShiftAbs_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_width'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertShiftAbs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_for_end7237_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_283_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_283_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_298_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_298_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfExtractPixels_1_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xfExtractPixels<1, 1, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'xfExtractPixels<1, 1, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Col_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'Col_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xferode_600_800_1_0_1_2_2_0_801_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'erode_0_0_600_800_0_3_3_1_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_for_end7239_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_279_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_279_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_294_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_294_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Col_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'Col_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dilate_0_0_600_800_0_3_3_1_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col_mat2axi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_col_mat2axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2AXIvideo_8_0_600_800_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stereolbm_axis_cambm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO bmState_preFilterCap (from Block_for_end72_proc_U0 to StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO bmState_uniquenessRatio (from Block_for_end72_proc_U0 to StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO bmState_textureThreshold (from Block_for_end72_proc_U0 to StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO leftRemappedMat_rows (from Block_for_end72_proc_U0 to StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO leftRemappedMat_cols (from Block_for_end72_proc_U0 to StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO rightRemappedMat_rows (from Block_for_end72_proc_U0 to StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO rightRemappedMat_cols (from Block_for_end72_proc_U0 to StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO img_disp8u_rows (from Block_for_end7235_proc_U0 to erode_0_0_600_800_0_3_3_1_1_2_2_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO img_disp8u_cols (from Block_for_end7235_proc_U0 to erode_0_0_600_800_0_3_3_1_1_2_2_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO img_disp8u_erode_rows (from Block_for_end7237_proc_U0 to dilate_0_0_600_800_0_3_3_1_1_2_2_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO img_disp8u_erode_cols (from Block_for_end7237_proc_U0 to dilate_0_0_600_800_0_3_3_1_1_2_2_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO img_disp8u_dilate_rows (from Block_for_end7239_proc_U0 to xfMat2AXIvideo_8_0_600_800_1_2_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO img_disp8u_dilate_cols (from Block_for_end7239_proc_U0 to xfMat2AXIvideo_8_0_600_800_1_2_U0) to 8 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_46_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_46_1_proc' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_46_1_proc'.
INFO: [RTMG 210-279] Implementing memory 'stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_l_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_r_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_irA_l_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.573 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_55_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_55_2_proc' pipeline 'VITIS_LOOP_55_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_55_2_proc'.
INFO: [RTMG 210-279] Implementing memory 'stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_l_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_r_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_for_end72_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_for_end72_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat' pipeline 'loop_col_zxi2mat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_8_0_600_800_1_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_8_0_600_800_1_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat' pipeline 'loop_col_zxi2mat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_8_0_600_800_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_8_0_600_800_1_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1' pipeline 'VITIS_LOOP_171_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2' pipeline 'VITIS_LOOP_178_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width' pipeline 'loop_height_loop_width' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'loop_height_loop_width' in module 'xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width'. Estimated max control fanout for pipeline is 15410.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_11ns_32_2_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_52_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_32s_52_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_34s_32s_52_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_34s_32s_65_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFInitUndistortRectifyMapInverseKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFInitUndistortRectifyMapInverseKernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.779 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'loop_width' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_RAM_AUTO_1R1W' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_RAM_Abkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_3_RAM_AUTO_1R1W' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_3_RAMcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_4_RAM_AUTO_1R1W' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_4_RAMdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_5_RAM_AUTO_1R1W' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_5_RAMeOg' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_11ns_11ns_8ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_8ns_18_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_5ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_5ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_10ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width'.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_RAM_Abkb' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6'.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_r1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.882 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2'.
INFO: [RTMG 210-285] Implementing FIFO 'rows_loc_channel_U(stereolbm_axis_cambm_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_loc_channel_U(stereolbm_axis_cambm_fifo_w16_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'loop_width' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_buf_RAM_AUTO_1R1W' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_buf_RAM_AUTfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_buf_5_RAM_AUTO_1R1W' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_buf_5_RAM_Ag8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_buf_4_RAM_AUTO_1R1W' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_buf_4_RAM_Ahbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_buf_3_RAM_AUTO_1R1W' to 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_buf_3_RAM_Aibs' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_11ns_11ns_8ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_8ns_18_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_5ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_5ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_10ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s'.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s_r1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.884 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s'.
INFO: [RTMG 210-285] Implementing FIFO 'rows_loc_channel_U(stereolbm_axis_cambm_fifo_w16_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_loc_channel_U(stereolbm_axis_cambm_fifo_w16_d2_S_x)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSobelFilter3x3_Pipeline_Clear_Row_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFSobelFilter3x3_Pipeline_Clear_Row_Loop' pipeline 'Clear_Row_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSobelFilter3x3_Pipeline_Clear_Row_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFGradientX3x3_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFGradientX3x3_0_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFGradientY3x3_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFGradientY3x3_0_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSobel3x3_1_1_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSobel3x3_1_1_0_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSobelFilter3x3_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'Col_Loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFSobelFilter3x3_Pipeline_Col_Loop' pipeline 'Col_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSobelFilter3x3_Pipeline_Col_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_RAM_S2P_BRAM_1R1W' to 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_RAM_S2P_BRAM_1jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_1_RAM_S2P_BRAM_1R1W' to 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_1_RAM_S2P_BRAMkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_2_RAM_S2P_BRAM_1R1W' to 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_2_RAM_S2P_BRAMlbW' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s'.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_RAM_S2P_BRAM_1jbC' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel_0_3_0_3_600_800_1_false_2_2_2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel_0_3_0_3_600_800_1_false_2_2_2_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFImageClipUtility_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFImageClipUtility_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip' pipeline 'loop_col_clip' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFImageClip_600_800_1_2_4_0_3_0_800_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFImageClip_600_800_1_2_4_0_3_0_800_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip' pipeline 'loop_col_clip' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFReadOutStream_600_800_1_2_4_0_3_800_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFReadOutStream_600_800_1_2_4_0_3_800_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel_0_3_0_3_600_800_1_false_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel_0_3_0_3_600_800_1_false_2_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip' pipeline 'loop_col_clip' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFImageClip_600_800_1_2_4_0_3_0_800_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFImageClip_600_800_1_2_4_0_3_0_800_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip' pipeline 'loop_col_clip' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFReadOutStream_600_800_1_2_4_0_3_800_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFReadOutStream_600_800_1_2_4_0_3_800_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col' pipeline 'loop_row_loop_mux_loop_col' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_RAM_AUTOmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_1_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_1_RAM_AUncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_2_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_2_RAM_AUocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_3_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_3_RAM_AUpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_4_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_4_RAM_AUqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_5_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_5_RAM_AUrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_6_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_6_RAM_AUsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_7_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_7_RAM_AUtde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_8_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_8_RAM_AUudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_9_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_9_RAM_AUvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_10_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_10_RAM_AwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_11_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_11_RAM_AxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_12_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_12_RAM_Ayd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_13_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_13_RAM_Azec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_14_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_14_RAM_AAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_RAM_1WNBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_1_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_1_RAM_1CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_2_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_2_RAM_1DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_3_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_3_RAM_1Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_4_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_4_RAM_1Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_5_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_5_RAM_1Gfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_6_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_6_RAM_1Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_7_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_7_RAM_1IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_8_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_8_RAM_1JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_9_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_9_RAM_1KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_10_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_10_RAM_Lf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_11_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_11_RAM_Mgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_12_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_12_RAM_Ngs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_13_RAM_1WNR_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_13_RAM_OgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_14_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_14_RAM_PgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_edge_neighbor_RAM_AUTO_1R1W' to 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_edge_neighbor_RAM_AUTOQgW' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col' is 15693 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_29s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_29_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_24ns_16s_10_28_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col'.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_RAM_AUTOmb6' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_RAM_1WNBew' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_14_RAM_PgM' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_minsad_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_mind_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_skip_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_edge_neighbor_RAM_AUTOQgW' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.928 seconds; current allocated memory: 1.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSADBlockMatching' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_17ns_20ns_37_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSADBlockMatching'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 3 seconds. Elapsed time: 10.387 seconds; current allocated memory: 2.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP' pipeline 'VITIS_LOOP_816_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.426 seconds; current allocated memory: 2.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 2.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFFindStereoCorrespondenceLBMNO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFFindStereoCorrespondenceLBMNO'.
INFO: [RTMG 210-285] Implementing FIFO 'sbmstate_preFilterCap_c18_U(stereolbm_axis_cambm_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sbmstate_preFilterCap_c19_U(stereolbm_axis_cambm_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sbmstate_textureThreshold_c_U(stereolbm_axis_cambm_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sbmstate_uniquenessRatio_c_U(stereolbm_axis_cambm_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c21_U(stereolbm_axis_cambm_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c22_U(stereolbm_axis_cambm_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c23_U(stereolbm_axis_cambm_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c24_U(stereolbm_axis_cambm_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_c26_U(stereolbm_axis_cambm_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_c27_U(stereolbm_axis_cambm_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_c28_U(stereolbm_axis_cambm_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_c29_U(stereolbm_axis_cambm_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_sobel_x_data_U(stereolbm_axis_cambm_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_sobel_y_data_U(stereolbm_axis_cambm_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'left_clipped_U(stereolbm_axis_cambm_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sbmstate_preFilterCap_c_U(stereolbm_axis_cambm_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c20_U(stereolbm_axis_cambm_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_c25_U(stereolbm_axis_cambm_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_sobel_x_data_1_U(stereolbm_axis_cambm_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_sobel_y_data_1_U(stereolbm_axis_cambm_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'right_clipped_U(stereolbm_axis_cambm_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_disp_strm_U(stereolbm_axis_cambm_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c_U(stereolbm_axis_cambm_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_c_U(stereolbm_axis_cambm_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFImageClip_600_800_1_2_4_0_3_0_800_4_U0_U(stereolbm_axis_cambm_start_for_xFImageClip_600_800_1_2_4_0_3_0_800_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFReadOutStream_600_800_1_2_4_0_3_800_5_U0_U(stereolbm_axis_cambm_start_for_xFReadOutStream_600_800_1_2_4_0_3_800_5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFImageClip_600_800_1_2_4_0_3_0_800_U0_U(stereolbm_axis_cambm_start_for_xFImageClip_600_800_1_2_4_0_3_0_800_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFReadOutStream_600_800_1_2_4_0_3_800_U0_U(stereolbm_axis_cambm_start_for_xFReadOutStream_600_800_1_2_4_0_3_800_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFSADBlockMatching_U0_U(stereolbm_axis_cambm_start_for_xFSADBlockMatching_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_U0_U(stereolbm_axis_cambm_start_for_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.676 seconds; current allocated memory: 2.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 2.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_for_end7235_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_for_end7235_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 2.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertShiftAbs_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvertShiftAbs_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertShiftAbs_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 2.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertShiftAbs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertShiftAbs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 2.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_for_end7237_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_for_end7237_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 2.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2' pipeline 'VITIS_LOOP_298_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 2.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfExtractPixels_1_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfExtractPixels_1_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 2.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'Col_Loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop' pipeline 'Col_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 2.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xferode_600_800_1_0_1_2_2_0_801_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xferode_600_800_1_0_1_2_2_0_801_3_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 2.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'erode_0_0_600_800_0_3_3_1_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'erode_0_0_600_800_0_3_3_1_1_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.229 seconds; current allocated memory: 2.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_for_end7239_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_for_end7239_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 2.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2' pipeline 'VITIS_LOOP_294_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 2.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'Col_Loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop' pipeline 'Col_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 2.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfdilate_600_800_1_0_1_2_2_0_801_3_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 2.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dilate_0_0_600_800_0_3_3_1_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dilate_0_0_600_800_0_3_3_1_1_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 2.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi' pipeline 'loop_col_mat2axi' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 2.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2AXIvideo_8_0_600_800_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2AXIvideo_8_0_600_800_1_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 2.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stereolbm_axis_cambm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inL_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inL_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inL_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inL_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inL_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inL_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inL_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inR_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inR_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inR_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inR_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inR_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inR_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_inR_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/vid_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/preFilterCap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/uniquenessRatio' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stereolbm_axis_cambm/textureThreshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'stereolbm_axis_cambm' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'rows', 'cols', 'preFilterCap', 'uniquenessRatio', 'textureThreshold' and 'return' to AXI-Lite port Ctrl.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d4_S' is changed to 'fifo_w32_d4_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'stereolbm_axis_cambm'.
INFO: [HLS 200-741] Implementing PIPO stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mapxLMat_rows_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mapxLMat_cols_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mapxRMat_rows_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mapxRMat_cols_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgL_in_rows_c59_channel_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgL_in_cols_c60_channel_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgR_in_rows_c61_channel_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgR_in_cols_c62_channel_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bmState_preFilterCap_U(stereolbm_axis_cambm_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bmState_uniquenessRatio_U(stereolbm_axis_cambm_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bmState_textureThreshold_U(stereolbm_axis_cambm_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'leftRemappedMat_rows_U(stereolbm_axis_cambm_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'leftRemappedMat_cols_U(stereolbm_axis_cambm_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rightRemappedMat_rows_U(stereolbm_axis_cambm_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rightRemappedMat_cols_U(stereolbm_axis_cambm_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgL_in_data_U(stereolbm_axis_cambm_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgL_in_rows_c_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgL_in_cols_c_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgR_in_data_U(stereolbm_axis_cambm_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgR_in_rows_c_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgR_in_cols_c_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mapxLMat_data_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mapyLMat_data_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'leftRemappedMat_data_U(stereolbm_axis_cambm_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mapxRMat_data_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mapyRMat_data_U(stereolbm_axis_cambm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rightRemappedMat_data_U(stereolbm_axis_cambm_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp16u_data_U(stereolbm_axis_cambm_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp8u_rows_U(stereolbm_axis_cambm_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp8u_cols_U(stereolbm_axis_cambm_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp8u_data_U(stereolbm_axis_cambm_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp8u_erode_rows_U(stereolbm_axis_cambm_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp8u_erode_cols_U(stereolbm_axis_cambm_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp8u_erode_data_U(stereolbm_axis_cambm_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp8u_dilate_rows_U(stereolbm_axis_cambm_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp8u_dilate_cols_U(stereolbm_axis_cambm_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_disp8u_dilate_data_U(stereolbm_axis_cambm_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0_U(stereolbm_axis_cambm_start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0_U(stereolbm_axis_cambm_start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ConvertShiftAbs_U0_U(stereolbm_axis_cambm_start_for_ConvertShiftAbs_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.523 seconds; current allocated memory: 2.042 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.366 seconds; current allocated memory: 2.050 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.267 seconds; current allocated memory: 2.074 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for stereolbm_axis_cambm.
INFO: [VLOG 209-307] Generating Verilog RTL for stereolbm_axis_cambm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.11 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 79 seconds. CPU system time: 10 seconds. Elapsed time: 128.823 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-1510] Running: export_design -flow impl -rtl verilog -format ip_catalog -display_name stereolbm_axis_cambm 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file stereolbm_axis_cambm.prj/sol1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 36 seconds. CPU system time: 1 seconds. Elapsed time: 849.808 seconds; current allocated memory: 23.359 MB.
