--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf xem6010.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - hi_in<0> does not clock data to hi_out<1>
WARNING:Timing:3225 - Timing constraint COMP "hi_out<1>" OFFSET = OUT 11.93 ns 
   AFTER COMP "hi_in<0>" "RISING"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point host/flop3 (SLICE_X31Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop2 (FF)
  Destination:          host/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.517ns (Levels of Logic = 0)
  Clock Path Skew:      -0.441ns (0.119 - 0.560)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop2 to host/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y4.AQ       Tcko                  0.476   host/rst2
                                                       host/flop2
    SLICE_X31Y4.AX       net (fanout=2)        0.927   host/rst2
    SLICE_X31Y4.CLK      Tdick                 0.114   host/rst3
                                                       host/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.517ns (0.590ns logic, 0.927ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point host/flop4 (SLICE_X31Y4.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop3 (FF)
  Destination:          host/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop3 to host/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y4.AQ       Tcko                  0.430   host/rst3
                                                       host/flop3
    SLICE_X31Y4.A4       net (fanout=1)        0.924   host/rst3
    SLICE_X31Y4.CLK      Tas                   0.264   host/rst3
                                                       host/rst3_rt
                                                       host/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.618ns (0.694ns logic, 0.924ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point host/flop2 (SLICE_X32Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop1 (FF)
  Destination:          host/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.153ns (Levels of Logic = 0)
  Clock Path Skew:      0.587ns (0.713 - 0.126)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop1 to host/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y3.BQ       Tcko                  0.525   host/rst1
                                                       host/flop1
    SLICE_X32Y4.AX       net (fanout=1)        0.514   host/rst1
    SLICE_X32Y4.CLK      Tdick                 0.114   host/rst2
                                                       host/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.153ns (0.639ns logic, 0.514ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point host/flop2 (SLICE_X32Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop1 (FF)
  Destination:          host/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.519ns (Levels of Logic = 0)
  Clock Path Skew:      0.384ns (0.384 - 0.000)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop1 to host/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y3.BQ       Tcko                  0.234   host/rst1
                                                       host/flop1
    SLICE_X32Y4.AX       net (fanout=1)        0.237   host/rst1
    SLICE_X32Y4.CLK      Tckdi       (-Th)    -0.048   host/rst2
                                                       host/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.519ns (0.282ns logic, 0.237ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Paths for end point host/flop4 (SLICE_X31Y4.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop3 (FF)
  Destination:          host/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.799ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop3 to host/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y4.AQ       Tcko                  0.198   host/rst3
                                                       host/flop3
    SLICE_X31Y4.A4       net (fanout=1)        0.446   host/rst3
    SLICE_X31Y4.CLK      Tah         (-Th)    -0.155   host/rst3
                                                       host/rst3_rt
                                                       host/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (0.353ns logic, 0.446ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point host/flop3 (SLICE_X31Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.962ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop2 (FF)
  Destination:          host/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.707ns (Levels of Logic = 0)
  Clock Path Skew:      -0.255ns (0.000 - 0.255)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop2 to host/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y4.AQ       Tcko                  0.200   host/rst2
                                                       host/flop2
    SLICE_X31Y4.AX       net (fanout=2)        0.448   host/rst2
    SLICE_X31Y4.CLK      Tckdi       (-Th)    -0.059   host/rst3
                                                       host/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.707ns (0.259ns logic, 0.448ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 43429 paths analyzed, 8010 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.772ns.
--------------------------------------------------------------------------------

Paths for end point host/delays[3].fdreout0 (OLOGIC_X20Y2.D1), 48 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_1 (FF)
  Destination:          host/delays[3].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      18.158ns (Levels of Logic = 5)
  Clock Path Skew:      0.521ns (1.171 - 0.650)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_1 to host/delays[3].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y17.AQ      Tcko                  0.476   ok1<20>
                                                       host/core0/core0/ti_addr_1
    SLICE_X25Y61.A2      net (fanout=56)       6.844   ok1<17>
    SLICE_X25Y61.A       Tilo                  0.259   DAC_start_win_6<3>
                                                       wo25/ti_addr[7]_ep_addr[7]_equal_2_o81
    SLICE_X19Y61.C2      net (fanout=1)        1.001   wo25/ti_addr[7]_ep_addr[7]_equal_2_o8
    SLICE_X19Y61.C       Tilo                  0.259   wi19/ep_datahold<9>
                                                       wo25/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X18Y57.A4      net (fanout=4)        0.760   wo25/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X18Y57.A       Tilo                  0.254   wireOR/ok2<88>5
                                                       wireOR/ok2<88>6
    SLICE_X13Y32.B3      net (fanout=1)        2.366   wireOR/ok2<88>5
    SLICE_X13Y32.B       Tilo                  0.259   wireOR/ok2<90>4
                                                       wireOR/ok2<88>7
    SLICE_X13Y32.C4      net (fanout=1)        0.320   ok2<3>
    SLICE_X13Y32.C       Tilo                  0.259   wireOR/ok2<90>4
                                                       host/core0/core0/Mmux_hi_dataout1311
    OLOGIC_X20Y2.D1      net (fanout=1)        3.923   host/okCH<6>
    OLOGIC_X20Y2.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<3>
                                                       host/delays[3].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     18.158ns (2.944ns logic, 15.214ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_1 (FF)
  Destination:          host/delays[3].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      17.846ns (Levels of Logic = 5)
  Clock Path Skew:      0.521ns (1.171 - 0.650)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_1 to host/delays[3].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y17.AQ      Tcko                  0.476   ok1<20>
                                                       host/core0/core0/ti_addr_1
    SLICE_X20Y52.D1      net (fanout=56)       6.241   ok1<17>
    SLICE_X20Y52.D       Tilo                  0.235   wo23/ti_addr[7]_ep_addr[7]_equal_2_o8
                                                       wo23/ti_addr[7]_ep_addr[7]_equal_2_o81
    SLICE_X21Y53.A1      net (fanout=1)        0.723   wo23/ti_addr[7]_ep_addr[7]_equal_2_o8
    SLICE_X21Y53.A       Tilo                  0.259   ep1cwirein<3>
                                                       wo23/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X18Y57.A2      net (fanout=16)       1.353   wo23/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X18Y57.A       Tilo                  0.254   wireOR/ok2<88>5
                                                       wireOR/ok2<88>6
    SLICE_X13Y32.B3      net (fanout=1)        2.366   wireOR/ok2<88>5
    SLICE_X13Y32.B       Tilo                  0.259   wireOR/ok2<90>4
                                                       wireOR/ok2<88>7
    SLICE_X13Y32.C4      net (fanout=1)        0.320   ok2<3>
    SLICE_X13Y32.C       Tilo                  0.259   wireOR/ok2<90>4
                                                       host/core0/core0/Mmux_hi_dataout1311
    OLOGIC_X20Y2.D1      net (fanout=1)        3.923   host/okCH<6>
    OLOGIC_X20Y2.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<3>
                                                       host/delays[3].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     17.846ns (2.920ns logic, 14.926ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_0 (FF)
  Destination:          host/delays[3].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      16.154ns (Levels of Logic = 4)
  Clock Path Skew:      0.491ns (1.171 - 0.680)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_0 to host/delays[3].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y15.DQ      Tcko                  0.430   ok1<16>
                                                       host/core0/core0/ti_addr_0
    SLICE_X19Y61.C1      net (fanout=57)       6.146   ok1<16>
    SLICE_X19Y61.C       Tilo                  0.259   wi19/ep_datahold<9>
                                                       wo25/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X18Y57.A4      net (fanout=4)        0.760   wo25/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X18Y57.A       Tilo                  0.254   wireOR/ok2<88>5
                                                       wireOR/ok2<88>6
    SLICE_X13Y32.B3      net (fanout=1)        2.366   wireOR/ok2<88>5
    SLICE_X13Y32.B       Tilo                  0.259   wireOR/ok2<90>4
                                                       wireOR/ok2<88>7
    SLICE_X13Y32.C4      net (fanout=1)        0.320   ok2<3>
    SLICE_X13Y32.C       Tilo                  0.259   wireOR/ok2<90>4
                                                       host/core0/core0/Mmux_hi_dataout1311
    OLOGIC_X20Y2.D1      net (fanout=1)        3.923   host/okCH<6>
    OLOGIC_X20Y2.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<3>
                                                       host/delays[3].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     16.154ns (2.639ns logic, 13.515ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point host/delays[0].fdreout0 (OLOGIC_X13Y0.D1), 75 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_1 (FF)
  Destination:          host/delays[0].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      17.899ns (Levels of Logic = 6)
  Clock Path Skew:      0.544ns (1.194 - 0.650)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_1 to host/delays[0].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y17.AQ      Tcko                  0.476   ok1<20>
                                                       host/core0/core0/ti_addr_1
    SLICE_X25Y61.A2      net (fanout=56)       6.844   ok1<17>
    SLICE_X25Y61.A       Tilo                  0.259   DAC_start_win_6<3>
                                                       wo25/ti_addr[7]_ep_addr[7]_equal_2_o81
    SLICE_X19Y61.C2      net (fanout=1)        1.001   wo25/ti_addr[7]_ep_addr[7]_equal_2_o8
    SLICE_X19Y61.C       Tilo                  0.259   wi19/ep_datahold<9>
                                                       wo25/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X19Y61.D5      net (fanout=4)        0.242   wo25/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X19Y61.D       Tilo                  0.259   wi19/ep_datahold<9>
                                                       wo25/Mmux_ok2<15:0>11
    SLICE_X20Y53.D6      net (fanout=1)        1.050   ok2x<85>
    SLICE_X20Y53.D       Tilo                  0.235   wi1c/ep_datahold<3>
                                                       wireOR/ok2<85>6
    SLICE_X17Y30.B3      net (fanout=1)        2.332   wireOR/ok2<85>5
    SLICE_X17Y30.B       Tilo                  0.259   host/okCH<3>
                                                       wireOR/ok2<85>7
    SLICE_X17Y30.C4      net (fanout=1)        0.320   ok2<0>
    SLICE_X17Y30.C       Tilo                  0.259   host/okCH<3>
                                                       host/core0/core0/Mmux_hi_dataout1611
    OLOGIC_X13Y0.D1      net (fanout=1)        2.926   host/okCH<3>
    OLOGIC_X13Y0.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<0>
                                                       host/delays[0].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     17.899ns (3.184ns logic, 14.715ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_1 (FF)
  Destination:          host/delays[0].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      16.144ns (Levels of Logic = 6)
  Clock Path Skew:      0.544ns (1.194 - 0.650)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_1 to host/delays[0].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y17.AQ      Tcko                  0.476   ok1<20>
                                                       host/core0/core0/ti_addr_1
    SLICE_X20Y52.D1      net (fanout=56)       6.241   ok1<17>
    SLICE_X20Y52.D       Tilo                  0.235   wo23/ti_addr[7]_ep_addr[7]_equal_2_o8
                                                       wo23/ti_addr[7]_ep_addr[7]_equal_2_o81
    SLICE_X21Y53.A1      net (fanout=1)        0.723   wo23/ti_addr[7]_ep_addr[7]_equal_2_o8
    SLICE_X21Y53.A       Tilo                  0.259   ep1cwirein<3>
                                                       wo23/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X21Y53.B6      net (fanout=16)       0.160   wo23/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X21Y53.B       Tilo                  0.259   ep1cwirein<3>
                                                       wo23/Mmux_ok2<15:0>11
    SLICE_X20Y53.D4      net (fanout=1)        0.282   ok2x<51>
    SLICE_X20Y53.D       Tilo                  0.235   wi1c/ep_datahold<3>
                                                       wireOR/ok2<85>6
    SLICE_X17Y30.B3      net (fanout=1)        2.332   wireOR/ok2<85>5
    SLICE_X17Y30.B       Tilo                  0.259   host/okCH<3>
                                                       wireOR/ok2<85>7
    SLICE_X17Y30.C4      net (fanout=1)        0.320   ok2<0>
    SLICE_X17Y30.C       Tilo                  0.259   host/okCH<3>
                                                       host/core0/core0/Mmux_hi_dataout1611
    OLOGIC_X13Y0.D1      net (fanout=1)        2.926   host/okCH<3>
    OLOGIC_X13Y0.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<0>
                                                       host/delays[0].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     16.144ns (3.160ns logic, 12.984ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_0 (FF)
  Destination:          host/delays[0].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      15.895ns (Levels of Logic = 5)
  Clock Path Skew:      0.530ns (0.847 - 0.317)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_0 to host/delays[0].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y15.DQ      Tcko                  0.430   ok1<16>
                                                       host/core0/core0/ti_addr_0
    SLICE_X19Y61.C1      net (fanout=57)       6.146   ok1<16>
    SLICE_X19Y61.C       Tilo                  0.259   wi19/ep_datahold<9>
                                                       wo25/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X19Y61.D5      net (fanout=4)        0.242   wo25/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X19Y61.D       Tilo                  0.259   wi19/ep_datahold<9>
                                                       wo25/Mmux_ok2<15:0>11
    SLICE_X20Y53.D6      net (fanout=1)        1.050   ok2x<85>
    SLICE_X20Y53.D       Tilo                  0.235   wi1c/ep_datahold<3>
                                                       wireOR/ok2<85>6
    SLICE_X17Y30.B3      net (fanout=1)        2.332   wireOR/ok2<85>5
    SLICE_X17Y30.B       Tilo                  0.259   host/okCH<3>
                                                       wireOR/ok2<85>7
    SLICE_X17Y30.C4      net (fanout=1)        0.320   ok2<0>
    SLICE_X17Y30.C       Tilo                  0.259   host/okCH<3>
                                                       host/core0/core0/Mmux_hi_dataout1611
    OLOGIC_X13Y0.D1      net (fanout=1)        2.926   host/okCH<3>
    OLOGIC_X13Y0.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<0>
                                                       host/delays[0].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     15.895ns (2.879ns logic, 13.016ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point host/delays[2].fdreout0 (OLOGIC_X14Y3.D1), 57 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_1 (FF)
  Destination:          host/delays[2].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      17.590ns (Levels of Logic = 5)
  Clock Path Skew:      0.522ns (1.172 - 0.650)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_1 to host/delays[2].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y17.AQ      Tcko                  0.476   ok1<20>
                                                       host/core0/core0/ti_addr_1
    SLICE_X25Y61.A2      net (fanout=56)       6.844   ok1<17>
    SLICE_X25Y61.A       Tilo                  0.259   DAC_start_win_6<3>
                                                       wo25/ti_addr[7]_ep_addr[7]_equal_2_o81
    SLICE_X19Y61.C2      net (fanout=1)        1.001   wo25/ti_addr[7]_ep_addr[7]_equal_2_o8
    SLICE_X19Y61.C       Tilo                  0.259   wi19/ep_datahold<9>
                                                       wo25/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X19Y48.D6      net (fanout=4)        1.271   wo25/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X19Y48.D       Tilo                  0.259   wireOR/ok2<87>5
                                                       wireOR/ok2<87>6
    SLICE_X17Y30.A3      net (fanout=1)        1.851   wireOR/ok2<87>5
    SLICE_X17Y30.A       Tilo                  0.259   host/okCH<3>
                                                       wireOR/ok2<87>7
    SLICE_X17Y30.C2      net (fanout=1)        0.530   ok2<2>
    SLICE_X17Y30.CMUX    Tilo                  0.337   host/okCH<3>
                                                       host/core0/core0/Mmux_hi_dataout1411
    OLOGIC_X14Y3.D1      net (fanout=1)        3.066   host/okCH<5>
    OLOGIC_X14Y3.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     17.590ns (3.027ns logic, 14.563ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_1 (FF)
  Destination:          host/delays[2].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      16.402ns (Levels of Logic = 5)
  Clock Path Skew:      0.522ns (1.172 - 0.650)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_1 to host/delays[2].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y17.AQ      Tcko                  0.476   ok1<20>
                                                       host/core0/core0/ti_addr_1
    SLICE_X20Y52.D1      net (fanout=56)       6.241   ok1<17>
    SLICE_X20Y52.D       Tilo                  0.235   wo23/ti_addr[7]_ep_addr[7]_equal_2_o8
                                                       wo23/ti_addr[7]_ep_addr[7]_equal_2_o81
    SLICE_X21Y53.A1      net (fanout=1)        0.723   wo23/ti_addr[7]_ep_addr[7]_equal_2_o8
    SLICE_X21Y53.A       Tilo                  0.259   ep1cwirein<3>
                                                       wo23/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X19Y48.D4      net (fanout=16)       0.988   wo23/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X19Y48.D       Tilo                  0.259   wireOR/ok2<87>5
                                                       wireOR/ok2<87>6
    SLICE_X17Y30.A3      net (fanout=1)        1.851   wireOR/ok2<87>5
    SLICE_X17Y30.A       Tilo                  0.259   host/okCH<3>
                                                       wireOR/ok2<87>7
    SLICE_X17Y30.C2      net (fanout=1)        0.530   ok2<2>
    SLICE_X17Y30.CMUX    Tilo                  0.337   host/okCH<3>
                                                       host/core0/core0/Mmux_hi_dataout1411
    OLOGIC_X14Y3.D1      net (fanout=1)        3.066   host/okCH<5>
    OLOGIC_X14Y3.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     16.402ns (3.003ns logic, 13.399ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_0 (FF)
  Destination:          host/delays[2].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      15.586ns (Levels of Logic = 4)
  Clock Path Skew:      0.492ns (1.172 - 0.680)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_0 to host/delays[2].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y15.DQ      Tcko                  0.430   ok1<16>
                                                       host/core0/core0/ti_addr_0
    SLICE_X19Y61.C1      net (fanout=57)       6.146   ok1<16>
    SLICE_X19Y61.C       Tilo                  0.259   wi19/ep_datahold<9>
                                                       wo25/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X19Y48.D6      net (fanout=4)        1.271   wo25/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X19Y48.D       Tilo                  0.259   wireOR/ok2<87>5
                                                       wireOR/ok2<87>6
    SLICE_X17Y30.A3      net (fanout=1)        1.851   wireOR/ok2<87>5
    SLICE_X17Y30.A       Tilo                  0.259   host/okCH<3>
                                                       wireOR/ok2<87>7
    SLICE_X17Y30.C2      net (fanout=1)        0.530   ok2<2>
    SLICE_X17Y30.CMUX    Tilo                  0.337   host/okCH<3>
                                                       host/core0/core0/Mmux_hi_dataout1411
    OLOGIC_X14Y3.D1      net (fanout=1)        3.066   host/okCH<5>
    OLOGIC_X14Y3.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     15.586ns (2.722ns logic, 12.864ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/pc0/zero_flag_flop (SLICE_X26Y13.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/pc0/flag_enable_flop (FF)
  Destination:          host/core0/core0/a0/pc0/zero_flag_flop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.293ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/pc0/flag_enable_flop to host/core0/core0/a0/pc0/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y15.DMUX    Tshcko                0.266   host/core0/core0/a0/pc0/KCPSM6_STROBES
                                                       host/core0/core0/a0/pc0/flag_enable_flop
    SLICE_X26Y13.CE      net (fanout=1)        0.135   host/core0/core0/a0/pc0/flag_enable
    SLICE_X26Y13.CLK     Tckce       (-Th)     0.108   host/core0/core0/a0/pc0/KCPSM6_FLAGS
                                                       host/core0/core0/a0/pc0/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                      0.293ns (0.158ns logic, 0.135ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA (SLICE_X44Y6.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.305ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/c0/dataout_3 (FF)
  Destination:          host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.309ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/c0/dataout_3 to host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y6.DQ       Tcko                  0.200   host/core0/core0/a0/c0/dataout<3>
                                                       host/core0/core0/a0/c0/dataout_3
    SLICE_X44Y6.AX       net (fanout=1)        0.229   host/core0/core0/a0/c0/dataout<3>
    SLICE_X44Y6.CLK      Tdh         (-Th)     0.120   host/core0/core0/a0/tok_mem_dataout<5>
                                                       host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.309ns (0.080ns logic, 0.229ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/pc0/carry_flag_flop (SLICE_X26Y13.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/pc0/flag_enable_flop (FF)
  Destination:          host/core0/core0/a0/pc0/carry_flag_flop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.309ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/pc0/flag_enable_flop to host/core0/core0/a0/pc0/carry_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y15.DMUX    Tshcko                0.266   host/core0/core0/a0/pc0/KCPSM6_STROBES
                                                       host/core0/core0/a0/pc0/flag_enable_flop
    SLICE_X26Y13.CE      net (fanout=1)        0.135   host/core0/core0/a0/pc0/flag_enable
    SLICE_X26Y13.CLK     Tckce       (-Th)     0.092   host/core0/core0/a0/pc0/KCPSM6_FLAGS
                                                       host/core0/core0/a0/pc0/carry_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                      0.309ns (0.174ns logic, 0.135ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.840ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKA
  Logical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X0Y32.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKA
  Logical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X2Y30.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD       
  TIMEGRP         
"SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"         
TS_SYS_CLK3 / 0.78125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13348 paths analyzed, 1285 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.047ns.
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3 (SLICE_X17Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3 (FF)
  Requirement:          6.400ns
  Data Path Delay:      4.059ns (Levels of Logic = 1)
  Clock Path Skew:      -0.409ns (2.019 - 2.428)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y84.AQ       Tcko                  0.476   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X5Y89.C1       net (fanout=1)        0.972   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X5Y89.C        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X17Y93.SR      net (fanout=56)       2.057   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X17Y93.CLK     Trck                  0.295   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.059ns (1.030ns logic, 3.029ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3 (FF)
  Requirement:          12.800ns
  Data Path Delay:      5.665ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.612 - 0.661)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y70.AQ      Tcko                  0.430   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X5Y89.C4       net (fanout=3)        2.624   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X5Y89.C        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X17Y93.SR      net (fanout=56)       2.057   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X17Y93.CLK     Trck                  0.295   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3
    -------------------------------------------------  ---------------------------
    Total                                      5.665ns (0.984ns logic, 4.681ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1 (SLICE_X17Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1 (FF)
  Requirement:          6.400ns
  Data Path Delay:      4.038ns (Levels of Logic = 1)
  Clock Path Skew:      -0.409ns (2.019 - 2.428)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y84.AQ       Tcko                  0.476   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X5Y89.C1       net (fanout=1)        0.972   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X5Y89.C        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X17Y93.SR      net (fanout=56)       2.057   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X17Y93.CLK     Trck                  0.274   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.038ns (1.009ns logic, 3.029ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1 (FF)
  Requirement:          12.800ns
  Data Path Delay:      5.644ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.612 - 0.661)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y70.AQ      Tcko                  0.430   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X5Y89.C4       net (fanout=3)        2.624   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X5Y89.C        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X17Y93.SR      net (fanout=56)       2.057   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X17Y93.CLK     Trck                  0.274   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1
    -------------------------------------------------  ---------------------------
    Total                                      5.644ns (0.963ns logic, 4.681ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2 (SLICE_X17Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2 (FF)
  Requirement:          6.400ns
  Data Path Delay:      4.034ns (Levels of Logic = 1)
  Clock Path Skew:      -0.409ns (2.019 - 2.428)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y84.AQ       Tcko                  0.476   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X5Y89.C1       net (fanout=1)        0.972   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X5Y89.C        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X17Y93.SR      net (fanout=56)       2.057   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X17Y93.CLK     Trck                  0.270   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.034ns (1.005ns logic, 3.029ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2 (FF)
  Requirement:          12.800ns
  Data Path Delay:      5.640ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.612 - 0.661)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y70.AQ      Tcko                  0.430   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X5Y89.C4       net (fanout=3)        2.624   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X5Y89.C        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X17Y93.SR      net (fanout=56)       2.057   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X17Y93.CLK     Trck                  0.270   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2
    -------------------------------------------------  ---------------------------
    Total                                      5.640ns (0.959ns logic, 4.681ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_SYS_CLK3 / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0 (SLICE_X11Y95.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.342ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.347ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.078 - 0.073)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y94.BQ      Tcko                  0.200   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X11Y95.SR      net (fanout=59)       0.275   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X11Y95.CLK     Tcksr       (-Th)     0.128   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0
    -------------------------------------------------  ---------------------------
    Total                                      0.347ns (0.072ns logic, 0.275ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7 (SLICE_X11Y95.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.343ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.348ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.078 - 0.073)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y94.BQ      Tcko                  0.200   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X11Y95.SR      net (fanout=59)       0.275   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X11Y95.CLK     Tcksr       (-Th)     0.127   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7
    -------------------------------------------------  ---------------------------
    Total                                      0.348ns (0.073ns logic, 0.275ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1 (SLICE_X11Y95.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.354ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.078 - 0.073)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y94.BQ      Tcko                  0.200   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X11Y95.SR      net (fanout=59)       0.275   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X11Y95.CLK     Tcksr       (-Th)     0.121   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1
    -------------------------------------------------  ---------------------------
    Total                                      0.354ns (0.079ns logic, 0.275ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_SYS_CLK3 / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.401ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS/CLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X6Y87.CLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" 
TS_SYS_CLK3 /         6.25 PHASE 0.8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" TS_SYS_CLK3 /
        6.25 PHASE 0.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" 
TS_SYS_CLK3 /         6.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" TS_SYS_CLK3 /
        6.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" 
TS_SYS_CLK3 /         1.5625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4315 paths analyzed, 2048 endpoints analyzed, 9 failing endpoints
 9 timing errors detected. (9 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 3819.840ns.
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3 (SLICE_X1Y28.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -11.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.474ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -10.064ns (4.504 - 14.568)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y28.AQ       Tcko                  0.476   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3
    SLICE_X1Y28.A5       net (fanout=1)        0.734   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<3>
    SLICE_X1Y28.CLK      Tas                   0.264   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<4>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<3>_rt
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.474ns (0.740ns logic, 0.734ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9 (SLICE_X1Y28.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -11.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.449ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -10.064ns (4.504 - 14.568)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y28.DQ       Tcko                  0.476   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9
    SLICE_X1Y28.D5       net (fanout=1)        0.709   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>
    SLICE_X1Y28.CLK      Tas                   0.264   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<4>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>_rt
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.449ns (0.740ns logic, 0.709ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10 (SLICE_X7Y32.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -11.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.359ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -10.065ns (4.502 - 14.567)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.525   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<10>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10
    SLICE_X7Y32.AX       net (fanout=1)        0.720   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<10>
    SLICE_X7Y32.CLK      Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<10>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10
    -------------------------------------------------  ---------------------------
    Total                                      1.359ns (0.639ns logic, 0.720ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" TS_SYS_CLK3 /
        1.5625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y20.DIA18), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_18 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.303ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.068 - 0.071)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_18 to SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.AQ       Tcko                  0.198   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_21
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_18
    RAMB16_X0Y20.DIA18   net (fanout=2)        0.158   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_18
    RAMB16_X0Y20.CLKA    Trckd_DIA   (-Th)     0.053   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.303ns (0.145ns logic, 0.158ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y20.DIA19), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_19 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.374ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.068 - 0.071)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_19 to SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.BQ       Tcko                  0.198   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_21
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_19
    RAMB16_X0Y20.DIA19   net (fanout=2)        0.229   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_19
    RAMB16_X0Y20.CLKA    Trckd_DIA   (-Th)     0.053   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.374ns (0.145ns logic, 0.229ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y20.DIA20), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_20 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.374ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.068 - 0.071)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_20 to SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.CQ       Tcko                  0.198   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_21
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_20
    RAMB16_X0Y20.DIA20   net (fanout=2)        0.229   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_20
    RAMB16_X0Y20.CLKA    Trckd_DIA   (-Th)     0.053   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.374ns (0.145ns logic, 0.229ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" TS_SYS_CLK3 /
        1.5625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y24.CLKB
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD 
TIMEGRP         "variable_freq_clk_generator_inst_clkout_i" TS_SYS_CLK3 / 0.84 
HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10936563 paths analyzed, 7684 endpoints analyzed, 16 failing endpoints
 16 timing errors detected. (13 setup errors, 3 hold errors, 0 component switching limit errors)
 Minimum period is  14.868ns.
--------------------------------------------------------------------------------

Paths for end point DAC_output_2/DAC_DIN (SLICE_X34Y87.A5), 1767147 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_2_3 (FF)
  Destination:          DAC_output_2/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      14.777ns (Levels of Logic = 19)
  Clock Path Skew:      -0.056ns (0.581 - 0.637)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_2_3 to DAC_output_2/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y86.BQ      Tcko                  0.430   DAC_register_2<8>
                                                       DAC_register_2_3
    SLICE_X26Y86.B1      net (fanout=3)        0.737   DAC_register_2<3>
    SLICE_X26Y86.COUT    Topcyb                0.483   DAC_register_2<1>
                                                       DAC_output_2/Madd_n0214_Madd_Madd_lut<5>
                                                       DAC_output_2/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X26Y87.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X26Y87.COUT    Tbyp                  0.093   DAC_register_2<6>
                                                       DAC_output_2/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X26Y88.CIN     net (fanout=1)        0.082   DAC_output_2/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X26Y88.COUT    Tbyp                  0.093   DAC_register_2<9>
                                                       DAC_output_2/Madd_n0214_Madd_Madd_cy<15>
    SLICE_X26Y89.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0214_Madd_Madd_cy<15>
    SLICE_X26Y89.BMUX    Tcinb                 0.310   DAC_register_2<10>
                                                       DAC_output_2/Madd_n0214_Madd_Madd_xor<17>
    SLICE_X29Y86.D4      net (fanout=36)       1.105   DAC_output_2/n0214<17>
    SLICE_X29Y86.DMUX    Tilo                  0.337   DAC_output_2/multiplier_in<8>
                                                       DAC_output_2/Mmux_multiplier_in161
    SLICE_X30Y87.B6      net (fanout=3)        0.768   DAC_output_2/multiplier_in<7>
    SLICE_X30Y87.COUT    Topcyb                0.483   DAC_output_2/Msub_subtract_result_cy<7>
                                                       DAC_output_2/Msub_subtract_result_lut<5>
                                                       DAC_output_2/Msub_subtract_result_cy<7>
    SLICE_X30Y88.CIN     net (fanout=1)        0.082   DAC_output_2/Msub_subtract_result_cy<7>
    SLICE_X30Y88.COUT    Tbyp                  0.093   DAC_output_2/Msub_subtract_result_cy<11>
                                                       DAC_output_2/Msub_subtract_result_cy<11>
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   DAC_output_2/Msub_subtract_result_cy<11>
    SLICE_X30Y89.DMUX    Tcind                 0.320   DAC_output_2/subtract_result<15>
                                                       DAC_output_2/Msub_subtract_result_xor<15>
    SLICE_X33Y88.D2      net (fanout=30)       0.853   DAC_output_2/subtract_result<15>
    SLICE_X33Y88.D       Tilo                  0.259   DAC_output_2/DAC_input_suppressed<13>
                                                       DAC_output_2/Mmux_DAC_input_suppressed51
    SLICE_X33Y90.B4      net (fanout=6)        0.598   DAC_output_2/DAC_input_suppressed<13>
    SLICE_X33Y90.B       Tilo                  0.259   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[10]_MUX_607_o
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o7111
    SLICE_X35Y89.A5      net (fanout=22)       0.535   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
    SLICE_X35Y89.A       Tilo                  0.259   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[3]_MUX_670_o
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o712
    SLICE_X35Y89.B6      net (fanout=24)       0.236   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o71
    SLICE_X35Y89.B       Tilo                  0.259   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[3]_MUX_670_o
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o73
    SLICE_X36Y88.B5      net (fanout=9)        0.516   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o
    SLICE_X36Y88.B       Tilo                  0.235   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o
                                                       DAC_output_2/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_673_o151
    SLICE_X36Y88.C4      net (fanout=1)        0.371   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o
    SLICE_X36Y88.CMUX    Tilo                  0.403   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o
                                                       DAC_output_2/Mmux_DAC_input_scaled<12>_3
                                                       DAC_output_2/Mmux_DAC_input_scaled<12>_2_f7
    SLICE_X34Y84.B3      net (fanout=1)        0.898   DAC_output_2/DAC_input_scaled<12>
    SLICE_X34Y84.B       Tilo                  0.254   DAC_output_2/SF131
                                                       DAC_output_2/SF1312
    SLICE_X34Y84.C4      net (fanout=1)        0.330   DAC_output_2/SF1312
    SLICE_X34Y84.C       Tilo                  0.255   DAC_output_2/SF131
                                                       DAC_output_2/SF1313
    SLICE_X32Y91.B4      net (fanout=2)        0.993   DAC_output_2/SF131
    SLICE_X32Y91.B       Tilo                  0.235   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[4]_MUX_669_o
                                                       DAC_output_2/main_state[31]_GND_66_o_Select_53_o14
    SLICE_X34Y87.B4      net (fanout=1)        0.764   DAC_output_2/main_state[31]_GND_66_o_Select_53_o14
    SLICE_X34Y87.B       Tilo                  0.254   DAC_output_2/DAC_DIN
                                                       DAC_output_2/main_state[31]_GND_66_o_Select_53_o16
    SLICE_X34Y87.A5      net (fanout=1)        0.247   DAC_output_2/main_state[31]_GND_66_o_Select_53_o16
    SLICE_X34Y87.CLK     Tas                   0.339   DAC_output_2/DAC_DIN
                                                       DAC_output_2/main_state[31]_GND_66_o_Select_53_o17
                                                       DAC_output_2/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     14.777ns (5.653ns logic, 9.124ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_2_5 (FF)
  Destination:          DAC_output_2/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      14.732ns (Levels of Logic = 19)
  Clock Path Skew:      -0.056ns (0.581 - 0.637)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_2_5 to DAC_output_2/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y86.BQ      Tcko                  0.525   DAC_register_2<1>
                                                       DAC_register_2_5
    SLICE_X26Y86.DX      net (fanout=5)        0.971   DAC_register_2<5>
    SLICE_X26Y86.COUT    Tdxcy                 0.109   DAC_register_2<1>
                                                       DAC_output_2/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X26Y87.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X26Y87.COUT    Tbyp                  0.093   DAC_register_2<6>
                                                       DAC_output_2/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X26Y88.CIN     net (fanout=1)        0.082   DAC_output_2/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X26Y88.COUT    Tbyp                  0.093   DAC_register_2<9>
                                                       DAC_output_2/Madd_n0214_Madd_Madd_cy<15>
    SLICE_X26Y89.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0214_Madd_Madd_cy<15>
    SLICE_X26Y89.BMUX    Tcinb                 0.310   DAC_register_2<10>
                                                       DAC_output_2/Madd_n0214_Madd_Madd_xor<17>
    SLICE_X29Y86.D4      net (fanout=36)       1.105   DAC_output_2/n0214<17>
    SLICE_X29Y86.DMUX    Tilo                  0.337   DAC_output_2/multiplier_in<8>
                                                       DAC_output_2/Mmux_multiplier_in161
    SLICE_X30Y87.B6      net (fanout=3)        0.768   DAC_output_2/multiplier_in<7>
    SLICE_X30Y87.COUT    Topcyb                0.483   DAC_output_2/Msub_subtract_result_cy<7>
                                                       DAC_output_2/Msub_subtract_result_lut<5>
                                                       DAC_output_2/Msub_subtract_result_cy<7>
    SLICE_X30Y88.CIN     net (fanout=1)        0.082   DAC_output_2/Msub_subtract_result_cy<7>
    SLICE_X30Y88.COUT    Tbyp                  0.093   DAC_output_2/Msub_subtract_result_cy<11>
                                                       DAC_output_2/Msub_subtract_result_cy<11>
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   DAC_output_2/Msub_subtract_result_cy<11>
    SLICE_X30Y89.DMUX    Tcind                 0.320   DAC_output_2/subtract_result<15>
                                                       DAC_output_2/Msub_subtract_result_xor<15>
    SLICE_X33Y88.D2      net (fanout=30)       0.853   DAC_output_2/subtract_result<15>
    SLICE_X33Y88.D       Tilo                  0.259   DAC_output_2/DAC_input_suppressed<13>
                                                       DAC_output_2/Mmux_DAC_input_suppressed51
    SLICE_X33Y90.B4      net (fanout=6)        0.598   DAC_output_2/DAC_input_suppressed<13>
    SLICE_X33Y90.B       Tilo                  0.259   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[10]_MUX_607_o
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o7111
    SLICE_X35Y89.A5      net (fanout=22)       0.535   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
    SLICE_X35Y89.A       Tilo                  0.259   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[3]_MUX_670_o
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o712
    SLICE_X35Y89.B6      net (fanout=24)       0.236   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o71
    SLICE_X35Y89.B       Tilo                  0.259   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[3]_MUX_670_o
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o73
    SLICE_X36Y88.B5      net (fanout=9)        0.516   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o
    SLICE_X36Y88.B       Tilo                  0.235   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o
                                                       DAC_output_2/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_673_o151
    SLICE_X36Y88.C4      net (fanout=1)        0.371   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o
    SLICE_X36Y88.CMUX    Tilo                  0.403   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o
                                                       DAC_output_2/Mmux_DAC_input_scaled<12>_3
                                                       DAC_output_2/Mmux_DAC_input_scaled<12>_2_f7
    SLICE_X34Y84.B3      net (fanout=1)        0.898   DAC_output_2/DAC_input_scaled<12>
    SLICE_X34Y84.B       Tilo                  0.254   DAC_output_2/SF131
                                                       DAC_output_2/SF1312
    SLICE_X34Y84.C4      net (fanout=1)        0.330   DAC_output_2/SF1312
    SLICE_X34Y84.C       Tilo                  0.255   DAC_output_2/SF131
                                                       DAC_output_2/SF1313
    SLICE_X32Y91.B4      net (fanout=2)        0.993   DAC_output_2/SF131
    SLICE_X32Y91.B       Tilo                  0.235   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[4]_MUX_669_o
                                                       DAC_output_2/main_state[31]_GND_66_o_Select_53_o14
    SLICE_X34Y87.B4      net (fanout=1)        0.764   DAC_output_2/main_state[31]_GND_66_o_Select_53_o14
    SLICE_X34Y87.B       Tilo                  0.254   DAC_output_2/DAC_DIN
                                                       DAC_output_2/main_state[31]_GND_66_o_Select_53_o16
    SLICE_X34Y87.A5      net (fanout=1)        0.247   DAC_output_2/main_state[31]_GND_66_o_Select_53_o16
    SLICE_X34Y87.CLK     Tas                   0.339   DAC_output_2/DAC_DIN
                                                       DAC_output_2/main_state[31]_GND_66_o_Select_53_o17
                                                       DAC_output_2/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     14.732ns (5.374ns logic, 9.358ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_2_3 (FF)
  Destination:          DAC_output_2/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      14.726ns (Levels of Logic = 19)
  Clock Path Skew:      -0.056ns (0.581 - 0.637)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_2_3 to DAC_output_2/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y86.BQ      Tcko                  0.430   DAC_register_2<8>
                                                       DAC_register_2_3
    SLICE_X26Y86.B1      net (fanout=3)        0.737   DAC_register_2<3>
    SLICE_X26Y86.COUT    Topcyb                0.483   DAC_register_2<1>
                                                       DAC_output_2/Madd_n0214_Madd_Madd_lut<5>
                                                       DAC_output_2/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X26Y87.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X26Y87.COUT    Tbyp                  0.093   DAC_register_2<6>
                                                       DAC_output_2/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X26Y88.CIN     net (fanout=1)        0.082   DAC_output_2/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X26Y88.COUT    Tbyp                  0.093   DAC_register_2<9>
                                                       DAC_output_2/Madd_n0214_Madd_Madd_cy<15>
    SLICE_X26Y89.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0214_Madd_Madd_cy<15>
    SLICE_X26Y89.BMUX    Tcinb                 0.310   DAC_register_2<10>
                                                       DAC_output_2/Madd_n0214_Madd_Madd_xor<17>
    SLICE_X29Y86.D4      net (fanout=36)       1.105   DAC_output_2/n0214<17>
    SLICE_X29Y86.DMUX    Tilo                  0.337   DAC_output_2/multiplier_in<8>
                                                       DAC_output_2/Mmux_multiplier_in161
    SLICE_X30Y87.B6      net (fanout=3)        0.768   DAC_output_2/multiplier_in<7>
    SLICE_X30Y87.COUT    Topcyb                0.483   DAC_output_2/Msub_subtract_result_cy<7>
                                                       DAC_output_2/Msub_subtract_result_lut<5>
                                                       DAC_output_2/Msub_subtract_result_cy<7>
    SLICE_X30Y88.CIN     net (fanout=1)        0.082   DAC_output_2/Msub_subtract_result_cy<7>
    SLICE_X30Y88.COUT    Tbyp                  0.093   DAC_output_2/Msub_subtract_result_cy<11>
                                                       DAC_output_2/Msub_subtract_result_cy<11>
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   DAC_output_2/Msub_subtract_result_cy<11>
    SLICE_X30Y89.DMUX    Tcind                 0.320   DAC_output_2/subtract_result<15>
                                                       DAC_output_2/Msub_subtract_result_xor<15>
    SLICE_X33Y88.D2      net (fanout=30)       0.853   DAC_output_2/subtract_result<15>
    SLICE_X33Y88.D       Tilo                  0.259   DAC_output_2/DAC_input_suppressed<13>
                                                       DAC_output_2/Mmux_DAC_input_suppressed51
    SLICE_X33Y90.B4      net (fanout=6)        0.598   DAC_output_2/DAC_input_suppressed<13>
    SLICE_X33Y90.B       Tilo                  0.259   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[10]_MUX_607_o
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o7111
    SLICE_X35Y89.A5      net (fanout=22)       0.535   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
    SLICE_X35Y89.A       Tilo                  0.259   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[3]_MUX_670_o
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o712
    SLICE_X35Y89.B6      net (fanout=24)       0.236   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o71
    SLICE_X35Y89.B       Tilo                  0.259   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[3]_MUX_670_o
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o73
    SLICE_X34Y90.A5      net (fanout=9)        0.480   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o
    SLICE_X34Y90.A       Tilo                  0.254   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[10]_MUX_621_o
                                                       DAC_output_2/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_673_o161
    SLICE_X32Y90.C6      net (fanout=1)        0.347   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_667_o
    SLICE_X32Y90.CMUX    Tilo                  0.403   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[9]_MUX_622_o
                                                       DAC_output_2/Mmux_DAC_input_scaled<13>_3
                                                       DAC_output_2/Mmux_DAC_input_scaled<13>_2_f7
    SLICE_X34Y84.B5      net (fanout=1)        0.888   DAC_output_2/DAC_input_scaled<13>
    SLICE_X34Y84.B       Tilo                  0.254   DAC_output_2/SF131
                                                       DAC_output_2/SF1312
    SLICE_X34Y84.C4      net (fanout=1)        0.330   DAC_output_2/SF1312
    SLICE_X34Y84.C       Tilo                  0.255   DAC_output_2/SF131
                                                       DAC_output_2/SF1313
    SLICE_X32Y91.B4      net (fanout=2)        0.993   DAC_output_2/SF131
    SLICE_X32Y91.B       Tilo                  0.235   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[4]_MUX_669_o
                                                       DAC_output_2/main_state[31]_GND_66_o_Select_53_o14
    SLICE_X34Y87.B4      net (fanout=1)        0.764   DAC_output_2/main_state[31]_GND_66_o_Select_53_o14
    SLICE_X34Y87.B       Tilo                  0.254   DAC_output_2/DAC_DIN
                                                       DAC_output_2/main_state[31]_GND_66_o_Select_53_o16
    SLICE_X34Y87.A5      net (fanout=1)        0.247   DAC_output_2/main_state[31]_GND_66_o_Select_53_o16
    SLICE_X34Y87.CLK     Tas                   0.339   DAC_output_2/DAC_DIN
                                                       DAC_output_2/main_state[31]_GND_66_o_Select_53_o17
                                                       DAC_output_2/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     14.726ns (5.672ns logic, 9.054ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point DAC_output_1/DAC_DIN (SLICE_X35Y83.A5), 1767147 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_1_3 (FF)
  Destination:          DAC_output_1/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      13.727ns (Levels of Logic = 19)
  Clock Path Skew:      -0.051ns (0.589 - 0.640)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_1_3 to DAC_output_1/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y71.AQ      Tcko                  0.430   DAC_register_1<3>
                                                       DAC_register_1_3
    SLICE_X36Y71.BX      net (fanout=3)        0.979   DAC_register_1<3>
    SLICE_X36Y71.COUT    Tbxcy                 0.197   DAC_register_1<6>
                                                       DAC_output_1/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X36Y72.CIN     net (fanout=1)        0.082   DAC_output_1/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X36Y72.COUT    Tbyp                  0.091   DAC_register_1<5>
                                                       DAC_output_1/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X36Y73.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X36Y73.COUT    Tbyp                  0.091   DAC_register_1<9>
                                                       DAC_output_1/Madd_n0214_Madd_Madd_cy<15>
    SLICE_X36Y74.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0214_Madd_Madd_cy<15>
    SLICE_X36Y74.BMUX    Tcinb                 0.277   DAC_register_1<8>
                                                       DAC_output_1/Madd_n0214_Madd_Madd_xor<17>
    SLICE_X37Y73.D4      net (fanout=36)       0.796   DAC_output_1/n0214<17>
    SLICE_X37Y73.D       Tilo                  0.259   DAC_output_1/multiplier_in<6>
                                                       DAC_output_1/Mmux_multiplier_in151
    SLICE_X38Y73.A6      net (fanout=3)        0.364   DAC_output_1/multiplier_in<6>
    SLICE_X38Y73.COUT    Topcya                0.474   DAC_register_1<10>
                                                       DAC_output_1/Msub_subtract_result_lut<4>
                                                       DAC_output_1/Msub_subtract_result_cy<7>
    SLICE_X38Y74.CIN     net (fanout=1)        0.003   DAC_output_1/Msub_subtract_result_cy<7>
    SLICE_X38Y74.COUT    Tbyp                  0.093   DAC_output_1/Msub_subtract_result_cy<11>
                                                       DAC_output_1/Msub_subtract_result_cy<11>
    SLICE_X38Y75.CIN     net (fanout=1)        0.003   DAC_output_1/Msub_subtract_result_cy<11>
    SLICE_X38Y75.DMUX    Tcind                 0.320   DAC_output_1/subtract_result<15>
                                                       DAC_output_1/Msub_subtract_result_xor<15>
    SLICE_X34Y76.B3      net (fanout=30)       0.974   DAC_output_1/subtract_result<15>
    SLICE_X34Y76.B       Tilo                  0.254   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[12]_MUX_577_o
                                                       DAC_output_1/Mmux_DAC_input_suppressed41
    SLICE_X39Y77.D4      net (fanout=7)        0.810   DAC_output_1/DAC_input_suppressed<12>
    SLICE_X39Y77.D       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o7111
    SLICE_X39Y77.C6      net (fanout=22)       0.200   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
    SLICE_X39Y77.C       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o712
    SLICE_X36Y79.A6      net (fanout=24)       0.692   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o71
    SLICE_X36Y79.A       Tilo                  0.235   DAC_output_1/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o73
    SLICE_X38Y78.B6      net (fanout=9)        0.420   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o
    SLICE_X38Y78.B       Tilo                  0.254   DAC_thresh_pol_6
                                                       DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_673_o171
    SLICE_X38Y78.C4      net (fanout=1)        0.330   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_666_o
    SLICE_X38Y78.CMUX    Tilo                  0.430   DAC_thresh_pol_6
                                                       DAC_output_1/Mmux_DAC_input_scaled<14>_3
                                                       DAC_output_1/Mmux_DAC_input_scaled<14>_2_f7
    SLICE_X34Y84.A6      net (fanout=1)        0.883   DAC_output_1/DAC_input_scaled<14>
    SLICE_X34Y84.A       Tilo                  0.254   DAC_output_2/SF131
                                                       DAC_output_1/SF1312
    SLICE_X34Y84.C1      net (fanout=1)        0.540   DAC_output_1/SF1312
    SLICE_X34Y84.CMUX    Tilo                  0.326   DAC_output_2/SF131
                                                       DAC_output_1/SF1313
    SLICE_X35Y81.B5      net (fanout=2)        0.663   DAC_output_1/SF131
    SLICE_X35Y81.B       Tilo                  0.259   DAC_output_1/main_state[31]_GND_66_o_Select_53_o11
                                                       DAC_output_1/main_state[31]_GND_66_o_Select_53_o11
    SLICE_X35Y83.B6      net (fanout=1)        0.358   DAC_output_1/main_state[31]_GND_66_o_Select_53_o11
    SLICE_X35Y83.B       Tilo                  0.259   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_66_o_Select_53_o13
    SLICE_X35Y83.A5      net (fanout=1)        0.230   DAC_output_1/main_state[31]_GND_66_o_Select_53_o13
    SLICE_X35Y83.CLK     Tas                   0.373   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_66_o_Select_53_o14
                                                       DAC_output_1/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     13.727ns (5.394ns logic, 8.333ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_1_3 (FF)
  Destination:          DAC_output_1/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      13.698ns (Levels of Logic = 19)
  Clock Path Skew:      -0.051ns (0.589 - 0.640)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_1_3 to DAC_output_1/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y71.AQ      Tcko                  0.430   DAC_register_1<3>
                                                       DAC_register_1_3
    SLICE_X36Y71.BX      net (fanout=3)        0.979   DAC_register_1<3>
    SLICE_X36Y71.COUT    Tbxcy                 0.197   DAC_register_1<6>
                                                       DAC_output_1/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X36Y72.CIN     net (fanout=1)        0.082   DAC_output_1/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X36Y72.COUT    Tbyp                  0.091   DAC_register_1<5>
                                                       DAC_output_1/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X36Y73.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X36Y73.COUT    Tbyp                  0.091   DAC_register_1<9>
                                                       DAC_output_1/Madd_n0214_Madd_Madd_cy<15>
    SLICE_X36Y74.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0214_Madd_Madd_cy<15>
    SLICE_X36Y74.BMUX    Tcinb                 0.277   DAC_register_1<8>
                                                       DAC_output_1/Madd_n0214_Madd_Madd_xor<17>
    SLICE_X37Y73.D4      net (fanout=36)       0.796   DAC_output_1/n0214<17>
    SLICE_X37Y73.D       Tilo                  0.259   DAC_output_1/multiplier_in<6>
                                                       DAC_output_1/Mmux_multiplier_in151
    SLICE_X38Y73.A6      net (fanout=3)        0.364   DAC_output_1/multiplier_in<6>
    SLICE_X38Y73.COUT    Topcya                0.474   DAC_register_1<10>
                                                       DAC_output_1/Msub_subtract_result_lut<4>
                                                       DAC_output_1/Msub_subtract_result_cy<7>
    SLICE_X38Y74.CIN     net (fanout=1)        0.003   DAC_output_1/Msub_subtract_result_cy<7>
    SLICE_X38Y74.COUT    Tbyp                  0.093   DAC_output_1/Msub_subtract_result_cy<11>
                                                       DAC_output_1/Msub_subtract_result_cy<11>
    SLICE_X38Y75.CIN     net (fanout=1)        0.003   DAC_output_1/Msub_subtract_result_cy<11>
    SLICE_X38Y75.DMUX    Tcind                 0.320   DAC_output_1/subtract_result<15>
                                                       DAC_output_1/Msub_subtract_result_xor<15>
    SLICE_X34Y76.B3      net (fanout=30)       0.974   DAC_output_1/subtract_result<15>
    SLICE_X34Y76.B       Tilo                  0.254   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[12]_MUX_577_o
                                                       DAC_output_1/Mmux_DAC_input_suppressed41
    SLICE_X39Y77.D4      net (fanout=7)        0.810   DAC_output_1/DAC_input_suppressed<12>
    SLICE_X39Y77.D       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o7111
    SLICE_X39Y77.C6      net (fanout=22)       0.200   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
    SLICE_X39Y77.C       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o712
    SLICE_X36Y79.A6      net (fanout=24)       0.692   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o71
    SLICE_X36Y79.A       Tilo                  0.235   DAC_output_1/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o73
    SLICE_X36Y78.B6      net (fanout=9)        0.370   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o
    SLICE_X36Y78.B       Tilo                  0.235   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o
                                                       DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_673_o151
    SLICE_X36Y78.C6      net (fanout=1)        0.261   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o
    SLICE_X36Y78.CMUX    Tilo                  0.403   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o
                                                       DAC_output_1/Mmux_DAC_input_scaled<12>_3
                                                       DAC_output_1/Mmux_DAC_input_scaled<12>_2_f7
    SLICE_X34Y84.A4      net (fanout=1)        1.019   DAC_output_1/DAC_input_scaled<12>
    SLICE_X34Y84.A       Tilo                  0.254   DAC_output_2/SF131
                                                       DAC_output_1/SF1312
    SLICE_X34Y84.C1      net (fanout=1)        0.540   DAC_output_1/SF1312
    SLICE_X34Y84.CMUX    Tilo                  0.326   DAC_output_2/SF131
                                                       DAC_output_1/SF1313
    SLICE_X35Y81.B5      net (fanout=2)        0.663   DAC_output_1/SF131
    SLICE_X35Y81.B       Tilo                  0.259   DAC_output_1/main_state[31]_GND_66_o_Select_53_o11
                                                       DAC_output_1/main_state[31]_GND_66_o_Select_53_o11
    SLICE_X35Y83.B6      net (fanout=1)        0.358   DAC_output_1/main_state[31]_GND_66_o_Select_53_o11
    SLICE_X35Y83.B       Tilo                  0.259   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_66_o_Select_53_o13
    SLICE_X35Y83.A5      net (fanout=1)        0.230   DAC_output_1/main_state[31]_GND_66_o_Select_53_o13
    SLICE_X35Y83.CLK     Tas                   0.373   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_66_o_Select_53_o14
                                                       DAC_output_1/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     13.698ns (5.348ns logic, 8.350ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_1_3 (FF)
  Destination:          DAC_output_1/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      13.661ns (Levels of Logic = 19)
  Clock Path Skew:      -0.051ns (0.589 - 0.640)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_1_3 to DAC_output_1/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y71.AQ      Tcko                  0.430   DAC_register_1<3>
                                                       DAC_register_1_3
    SLICE_X36Y71.BX      net (fanout=3)        0.979   DAC_register_1<3>
    SLICE_X36Y71.COUT    Tbxcy                 0.197   DAC_register_1<6>
                                                       DAC_output_1/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X36Y72.CIN     net (fanout=1)        0.082   DAC_output_1/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X36Y72.COUT    Tbyp                  0.091   DAC_register_1<5>
                                                       DAC_output_1/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X36Y73.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X36Y73.COUT    Tbyp                  0.091   DAC_register_1<9>
                                                       DAC_output_1/Madd_n0214_Madd_Madd_cy<15>
    SLICE_X36Y74.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0214_Madd_Madd_cy<15>
    SLICE_X36Y74.BMUX    Tcinb                 0.277   DAC_register_1<8>
                                                       DAC_output_1/Madd_n0214_Madd_Madd_xor<17>
    SLICE_X37Y72.C6      net (fanout=36)       0.703   DAC_output_1/n0214<17>
    SLICE_X37Y72.C       Tilo                  0.259   DAC_register_1<4>
                                                       DAC_output_1/Mmux_HPF_output131
    SLICE_X38Y73.CX      net (fanout=3)        0.748   DAC_output_1/HPF_output<6>
    SLICE_X38Y73.COUT    Tcxcy                 0.117   DAC_register_1<10>
                                                       DAC_output_1/Msub_subtract_result_cy<7>
    SLICE_X38Y74.CIN     net (fanout=1)        0.003   DAC_output_1/Msub_subtract_result_cy<7>
    SLICE_X38Y74.COUT    Tbyp                  0.093   DAC_output_1/Msub_subtract_result_cy<11>
                                                       DAC_output_1/Msub_subtract_result_cy<11>
    SLICE_X38Y75.CIN     net (fanout=1)        0.003   DAC_output_1/Msub_subtract_result_cy<11>
    SLICE_X38Y75.DMUX    Tcind                 0.320   DAC_output_1/subtract_result<15>
                                                       DAC_output_1/Msub_subtract_result_xor<15>
    SLICE_X34Y76.B3      net (fanout=30)       0.974   DAC_output_1/subtract_result<15>
    SLICE_X34Y76.B       Tilo                  0.254   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[12]_MUX_577_o
                                                       DAC_output_1/Mmux_DAC_input_suppressed41
    SLICE_X39Y77.D4      net (fanout=7)        0.810   DAC_output_1/DAC_input_suppressed<12>
    SLICE_X39Y77.D       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o7111
    SLICE_X39Y77.C6      net (fanout=22)       0.200   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
    SLICE_X39Y77.C       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o712
    SLICE_X36Y79.A6      net (fanout=24)       0.692   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o71
    SLICE_X36Y79.A       Tilo                  0.235   DAC_output_1/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o73
    SLICE_X38Y78.B6      net (fanout=9)        0.420   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o
    SLICE_X38Y78.B       Tilo                  0.254   DAC_thresh_pol_6
                                                       DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_673_o171
    SLICE_X38Y78.C4      net (fanout=1)        0.330   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_666_o
    SLICE_X38Y78.CMUX    Tilo                  0.430   DAC_thresh_pol_6
                                                       DAC_output_1/Mmux_DAC_input_scaled<14>_3
                                                       DAC_output_1/Mmux_DAC_input_scaled<14>_2_f7
    SLICE_X34Y84.A6      net (fanout=1)        0.883   DAC_output_1/DAC_input_scaled<14>
    SLICE_X34Y84.A       Tilo                  0.254   DAC_output_2/SF131
                                                       DAC_output_1/SF1312
    SLICE_X34Y84.C1      net (fanout=1)        0.540   DAC_output_1/SF1312
    SLICE_X34Y84.CMUX    Tilo                  0.326   DAC_output_2/SF131
                                                       DAC_output_1/SF1313
    SLICE_X35Y81.B5      net (fanout=2)        0.663   DAC_output_1/SF131
    SLICE_X35Y81.B       Tilo                  0.259   DAC_output_1/main_state[31]_GND_66_o_Select_53_o11
                                                       DAC_output_1/main_state[31]_GND_66_o_Select_53_o11
    SLICE_X35Y83.B6      net (fanout=1)        0.358   DAC_output_1/main_state[31]_GND_66_o_Select_53_o11
    SLICE_X35Y83.B       Tilo                  0.259   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_66_o_Select_53_o13
    SLICE_X35Y83.A5      net (fanout=1)        0.230   DAC_output_1/main_state[31]_GND_66_o_Select_53_o13
    SLICE_X35Y83.CLK     Tas                   0.373   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_66_o_Select_53_o14
                                                       DAC_output_1/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     13.661ns (5.037ns logic, 8.624ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point DAC_output_7/DAC_DIN (SLICE_X34Y101.A5), 1089819 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_7_4 (FF)
  Destination:          DAC_output_7/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      13.658ns (Levels of Logic = 19)
  Clock Path Skew:      -0.043ns (0.588 - 0.631)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_7_4 to DAC_output_7/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y98.DQ      Tcko                  0.525   DAC_register_7<4>
                                                       DAC_register_7_4
    SLICE_X26Y97.C3      net (fanout=5)        0.598   DAC_register_7<4>
    SLICE_X26Y97.COUT    Topcyc                0.328   DAC_thresh_8<12>
                                                       DAC_output_7/Madd_n0214_Madd_Madd_lut<6>
                                                       DAC_output_7/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X26Y98.CIN     net (fanout=1)        0.003   DAC_output_7/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X26Y98.COUT    Tbyp                  0.093   DAC_register_7<4>
                                                       DAC_output_7/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X26Y99.CIN     net (fanout=1)        0.003   DAC_output_7/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X26Y99.COUT    Tbyp                  0.093   DAC_output_7/Madd_n0214_Madd_Madd_cy<15>
                                                       DAC_output_7/Madd_n0214_Madd_Madd_cy<15>
    SLICE_X26Y100.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0214_Madd_Madd_cy<15>
    SLICE_X26Y100.BMUX   Tcinb                 0.310   DAC_register_7<11>
                                                       DAC_output_7/Madd_n0214_Madd_Madd_xor<17>
    SLICE_X26Y100.D2     net (fanout=50)       0.886   DAC_output_7/n0214<17>
    SLICE_X26Y100.D      Tilo                  0.254   DAC_register_7<11>
                                                       DAC_output_7/Mmux_HPF_output111
    SLICE_X28Y99.AX      net (fanout=3)        0.671   DAC_output_7/HPF_output<4>
    SLICE_X28Y99.COUT    Taxcy                 0.281   DAC_output_7/Msub_subtract_result_cy<7>
                                                       DAC_output_7/Msub_subtract_result_cy<7>
    SLICE_X28Y100.CIN    net (fanout=1)        0.003   DAC_output_7/Msub_subtract_result_cy<7>
    SLICE_X28Y100.COUT   Tbyp                  0.091   DAC_output_7/Msub_subtract_result_cy<11>
                                                       DAC_output_7/Msub_subtract_result_cy<11>
    SLICE_X28Y101.CIN    net (fanout=1)        0.003   DAC_output_7/Msub_subtract_result_cy<11>
    SLICE_X28Y101.DMUX   Tcind                 0.289   DAC_output_7/subtract_result<15>
                                                       DAC_output_7/Msub_subtract_result_xor<15>
    SLICE_X25Y101.B5     net (fanout=30)       0.646   DAC_output_7/subtract_result<15>
    SLICE_X25Y101.B      Tilo                  0.259   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[12]_MUX_577_o
                                                       DAC_output_7/Mmux_DAC_input_suppressed41
    SLICE_X27Y101.D3     net (fanout=7)        0.617   DAC_output_7/DAC_input_suppressed<12>
    SLICE_X27Y101.D      Tilo                  0.259   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o7111
    SLICE_X27Y101.C6     net (fanout=22)       0.232   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
    SLICE_X27Y101.C      Tilo                  0.259   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o712
    SLICE_X28Y98.A4      net (fanout=24)       0.827   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o71
    SLICE_X28Y98.A       Tilo                  0.235   DAC_register_7<8>
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o73
    SLICE_X26Y101.B6     net (fanout=9)        0.656   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o
    SLICE_X26Y101.B      Tilo                  0.254   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o
                                                       DAC_output_7/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_673_o151
    SLICE_X26Y101.C4     net (fanout=1)        0.330   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o
    SLICE_X26Y101.CMUX   Tilo                  0.430   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o
                                                       DAC_output_7/Mmux_DAC_input_scaled<12>_3
                                                       DAC_output_7/Mmux_DAC_input_scaled<12>_2_f7
    SLICE_X33Y102.A3     net (fanout=1)        1.182   DAC_output_7/DAC_input_scaled<12>
    SLICE_X33Y102.A      Tilo                  0.259   DAC_output_3/state_clk
                                                       DAC_output_7/SF1312
    SLICE_X33Y102.C2     net (fanout=1)        0.530   DAC_output_7/SF1312
    SLICE_X33Y102.CMUX   Tilo                  0.337   DAC_output_3/state_clk
                                                       DAC_output_7/SF1313
    SLICE_X32Y101.C6     net (fanout=2)        0.422   DAC_output_7/SF131
    SLICE_X32Y101.C      Tilo                  0.235   DAC_output_7/main_state[31]_GND_66_o_Select_53_o13
                                                       DAC_output_7/main_state[31]_GND_66_o_Select_53_o15
    SLICE_X34Y101.B5     net (fanout=1)        0.415   DAC_output_7/main_state[31]_GND_66_o_Select_53_o15
    SLICE_X34Y101.B      Tilo                  0.254   DAC_output_7/DAC_DIN
                                                       DAC_output_7/main_state[31]_GND_66_o_Select_53_o16
    SLICE_X34Y101.A5     net (fanout=1)        0.247   DAC_output_7/main_state[31]_GND_66_o_Select_53_o16
    SLICE_X34Y101.CLK    Tas                   0.339   DAC_output_7/DAC_DIN
                                                       DAC_output_7/main_state[31]_GND_66_o_Select_53_o17
                                                       DAC_output_7/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     13.658ns (5.384ns logic, 8.274ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_7_4 (FF)
  Destination:          DAC_output_7/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      13.619ns (Levels of Logic = 19)
  Clock Path Skew:      -0.043ns (0.588 - 0.631)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_7_4 to DAC_output_7/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y98.DQ      Tcko                  0.525   DAC_register_7<4>
                                                       DAC_register_7_4
    SLICE_X26Y97.C3      net (fanout=5)        0.598   DAC_register_7<4>
    SLICE_X26Y97.COUT    Topcyc                0.328   DAC_thresh_8<12>
                                                       DAC_output_7/Madd_n0214_Madd_Madd_lut<6>
                                                       DAC_output_7/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X26Y98.CIN     net (fanout=1)        0.003   DAC_output_7/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X26Y98.COUT    Tbyp                  0.093   DAC_register_7<4>
                                                       DAC_output_7/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X26Y99.CIN     net (fanout=1)        0.003   DAC_output_7/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X26Y99.COUT    Tbyp                  0.093   DAC_output_7/Madd_n0214_Madd_Madd_cy<15>
                                                       DAC_output_7/Madd_n0214_Madd_Madd_cy<15>
    SLICE_X26Y100.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0214_Madd_Madd_cy<15>
    SLICE_X26Y100.BMUX   Tcinb                 0.310   DAC_register_7<11>
                                                       DAC_output_7/Madd_n0214_Madd_Madd_xor<17>
    SLICE_X26Y100.D2     net (fanout=50)       0.886   DAC_output_7/n0214<17>
    SLICE_X26Y100.D      Tilo                  0.254   DAC_register_7<11>
                                                       DAC_output_7/Mmux_HPF_output111
    SLICE_X28Y99.AX      net (fanout=3)        0.671   DAC_output_7/HPF_output<4>
    SLICE_X28Y99.COUT    Taxcy                 0.281   DAC_output_7/Msub_subtract_result_cy<7>
                                                       DAC_output_7/Msub_subtract_result_cy<7>
    SLICE_X28Y100.CIN    net (fanout=1)        0.003   DAC_output_7/Msub_subtract_result_cy<7>
    SLICE_X28Y100.COUT   Tbyp                  0.091   DAC_output_7/Msub_subtract_result_cy<11>
                                                       DAC_output_7/Msub_subtract_result_cy<11>
    SLICE_X28Y101.CIN    net (fanout=1)        0.003   DAC_output_7/Msub_subtract_result_cy<11>
    SLICE_X28Y101.DMUX   Tcind                 0.289   DAC_output_7/subtract_result<15>
                                                       DAC_output_7/Msub_subtract_result_xor<15>
    SLICE_X25Y101.B5     net (fanout=30)       0.646   DAC_output_7/subtract_result<15>
    SLICE_X25Y101.B      Tilo                  0.259   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[12]_MUX_577_o
                                                       DAC_output_7/Mmux_DAC_input_suppressed41
    SLICE_X27Y101.D3     net (fanout=7)        0.617   DAC_output_7/DAC_input_suppressed<12>
    SLICE_X27Y101.D      Tilo                  0.259   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o7111
    SLICE_X27Y101.C6     net (fanout=22)       0.232   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
    SLICE_X27Y101.C      Tilo                  0.259   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o712
    SLICE_X28Y98.A4      net (fanout=24)       0.827   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o71
    SLICE_X28Y98.A       Tilo                  0.235   DAC_register_7<8>
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o73
    SLICE_X26Y101.B6     net (fanout=9)        0.656   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o
    SLICE_X26Y101.B      Tilo                  0.254   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o
                                                       DAC_output_7/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_673_o151
    SLICE_X26Y101.C4     net (fanout=1)        0.330   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o
    SLICE_X26Y101.CMUX   Tilo                  0.430   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o
                                                       DAC_output_7/Mmux_DAC_input_scaled<12>_3
                                                       DAC_output_7/Mmux_DAC_input_scaled<12>_2_f7
    SLICE_X33Y102.A3     net (fanout=1)        1.182   DAC_output_7/DAC_input_scaled<12>
    SLICE_X33Y102.A      Tilo                  0.259   DAC_output_3/state_clk
                                                       DAC_output_7/SF1312
    SLICE_X33Y102.C2     net (fanout=1)        0.530   DAC_output_7/SF1312
    SLICE_X33Y102.CMUX   Tilo                  0.337   DAC_output_3/state_clk
                                                       DAC_output_7/SF1313
    SLICE_X33Y101.B5     net (fanout=2)        0.427   DAC_output_7/SF131
    SLICE_X33Y101.B      Tilo                  0.259   DAC_output_7/main_state[31]_GND_66_o_Select_53_o7
                                                       DAC_output_7/main_state[31]_GND_66_o_Select_53_o14
    SLICE_X34Y101.B6     net (fanout=1)        0.347   DAC_output_7/main_state[31]_GND_66_o_Select_53_o14
    SLICE_X34Y101.B      Tilo                  0.254   DAC_output_7/DAC_DIN
                                                       DAC_output_7/main_state[31]_GND_66_o_Select_53_o16
    SLICE_X34Y101.A5     net (fanout=1)        0.247   DAC_output_7/main_state[31]_GND_66_o_Select_53_o16
    SLICE_X34Y101.CLK    Tas                   0.339   DAC_output_7/DAC_DIN
                                                       DAC_output_7/main_state[31]_GND_66_o_Select_53_o17
                                                       DAC_output_7/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     13.619ns (5.408ns logic, 8.211ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_7_5 (FF)
  Destination:          DAC_output_7/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      13.608ns (Levels of Logic = 19)
  Clock Path Skew:      -0.043ns (0.588 - 0.631)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_7_5 to DAC_output_7/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y98.CQ      Tcko                  0.525   DAC_register_7<4>
                                                       DAC_register_7_5
    SLICE_X26Y97.DX      net (fanout=5)        0.767   DAC_register_7<5>
    SLICE_X26Y97.COUT    Tdxcy                 0.109   DAC_thresh_8<12>
                                                       DAC_output_7/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X26Y98.CIN     net (fanout=1)        0.003   DAC_output_7/Madd_n0214_Madd_Madd_cy<7>
    SLICE_X26Y98.COUT    Tbyp                  0.093   DAC_register_7<4>
                                                       DAC_output_7/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X26Y99.CIN     net (fanout=1)        0.003   DAC_output_7/Madd_n0214_Madd_Madd_cy<11>
    SLICE_X26Y99.COUT    Tbyp                  0.093   DAC_output_7/Madd_n0214_Madd_Madd_cy<15>
                                                       DAC_output_7/Madd_n0214_Madd_Madd_cy<15>
    SLICE_X26Y100.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0214_Madd_Madd_cy<15>
    SLICE_X26Y100.BMUX   Tcinb                 0.310   DAC_register_7<11>
                                                       DAC_output_7/Madd_n0214_Madd_Madd_xor<17>
    SLICE_X26Y100.D2     net (fanout=50)       0.886   DAC_output_7/n0214<17>
    SLICE_X26Y100.D      Tilo                  0.254   DAC_register_7<11>
                                                       DAC_output_7/Mmux_HPF_output111
    SLICE_X28Y99.AX      net (fanout=3)        0.671   DAC_output_7/HPF_output<4>
    SLICE_X28Y99.COUT    Taxcy                 0.281   DAC_output_7/Msub_subtract_result_cy<7>
                                                       DAC_output_7/Msub_subtract_result_cy<7>
    SLICE_X28Y100.CIN    net (fanout=1)        0.003   DAC_output_7/Msub_subtract_result_cy<7>
    SLICE_X28Y100.COUT   Tbyp                  0.091   DAC_output_7/Msub_subtract_result_cy<11>
                                                       DAC_output_7/Msub_subtract_result_cy<11>
    SLICE_X28Y101.CIN    net (fanout=1)        0.003   DAC_output_7/Msub_subtract_result_cy<11>
    SLICE_X28Y101.DMUX   Tcind                 0.289   DAC_output_7/subtract_result<15>
                                                       DAC_output_7/Msub_subtract_result_xor<15>
    SLICE_X25Y101.B5     net (fanout=30)       0.646   DAC_output_7/subtract_result<15>
    SLICE_X25Y101.B      Tilo                  0.259   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[12]_MUX_577_o
                                                       DAC_output_7/Mmux_DAC_input_suppressed41
    SLICE_X27Y101.D3     net (fanout=7)        0.617   DAC_output_7/DAC_input_suppressed<12>
    SLICE_X27Y101.D      Tilo                  0.259   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o7111
    SLICE_X27Y101.C6     net (fanout=22)       0.232   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
    SLICE_X27Y101.C      Tilo                  0.259   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o712
    SLICE_X28Y98.A4      net (fanout=24)       0.827   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o71
    SLICE_X28Y98.A       Tilo                  0.235   DAC_register_7<8>
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o73
    SLICE_X26Y101.B6     net (fanout=9)        0.656   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o
    SLICE_X26Y101.B      Tilo                  0.254   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o
                                                       DAC_output_7/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_673_o151
    SLICE_X26Y101.C4     net (fanout=1)        0.330   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o
    SLICE_X26Y101.CMUX   Tilo                  0.430   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o
                                                       DAC_output_7/Mmux_DAC_input_scaled<12>_3
                                                       DAC_output_7/Mmux_DAC_input_scaled<12>_2_f7
    SLICE_X33Y102.A3     net (fanout=1)        1.182   DAC_output_7/DAC_input_scaled<12>
    SLICE_X33Y102.A      Tilo                  0.259   DAC_output_3/state_clk
                                                       DAC_output_7/SF1312
    SLICE_X33Y102.C2     net (fanout=1)        0.530   DAC_output_7/SF1312
    SLICE_X33Y102.CMUX   Tilo                  0.337   DAC_output_3/state_clk
                                                       DAC_output_7/SF1313
    SLICE_X32Y101.C6     net (fanout=2)        0.422   DAC_output_7/SF131
    SLICE_X32Y101.C      Tilo                  0.235   DAC_output_7/main_state[31]_GND_66_o_Select_53_o13
                                                       DAC_output_7/main_state[31]_GND_66_o_Select_53_o15
    SLICE_X34Y101.B5     net (fanout=1)        0.415   DAC_output_7/main_state[31]_GND_66_o_Select_53_o15
    SLICE_X34Y101.B      Tilo                  0.254   DAC_output_7/DAC_DIN
                                                       DAC_output_7/main_state[31]_GND_66_o_Select_53_o16
    SLICE_X34Y101.A5     net (fanout=1)        0.247   DAC_output_7/main_state[31]_GND_66_o_Select_53_o16
    SLICE_X34Y101.CLK    Tas                   0.339   DAC_output_7/DAC_DIN
                                                       DAC_output_7/main_state[31]_GND_66_o_Select_53_o17
                                                       DAC_output_7/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     13.608ns (5.165ns logic, 8.443ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i" TS_SYS_CLK3 / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3 (SLICE_X4Y23.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -2.719ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3 (FF)
  Requirement:          6.381ns
  Data Path Delay:      1.384ns (Levels of Logic = 0)
  Clock Path Skew:      10.054ns (14.558 - 4.504)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 2304.000ns
  Destination Clock:    dataclk rising at 2297.619ns
  Clock Uncertainty:    0.430ns

  Clock Uncertainty:          0.430ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.BQ       Tcko                  0.495   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3
    SLICE_X4Y23.DX       net (fanout=1)        0.982   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<3>
    SLICE_X4Y23.CLK      Tckdi       (-Th)     0.093   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (0.402ns logic, 0.982ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1 (SLICE_X4Y23.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -2.632ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1 (FF)
  Requirement:          6.381ns
  Data Path Delay:      1.471ns (Levels of Logic = 0)
  Clock Path Skew:      10.054ns (14.558 - 4.504)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 2304.000ns
  Destination Clock:    dataclk rising at 2297.619ns
  Clock Uncertainty:    0.430ns

  Clock Uncertainty:          0.430ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.AQ       Tcko                  0.495   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1
    SLICE_X4Y23.BX       net (fanout=1)        1.069   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1>
    SLICE_X4Y23.CLK      Tckdi       (-Th)     0.093   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.471ns (0.402ns logic, 1.069ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2 (SLICE_X4Y23.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -2.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2 (FF)
  Requirement:          6.381ns
  Data Path Delay:      1.705ns (Levels of Logic = 0)
  Clock Path Skew:      10.054ns (14.558 - 4.504)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 2304.000ns
  Destination Clock:    dataclk rising at 2297.619ns
  Clock Uncertainty:    0.430ns

  Clock Uncertainty:          0.430ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.BMUX     Tshcko                0.543   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2
    SLICE_X4Y23.CX       net (fanout=1)        1.255   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<2>
    SLICE_X4Y23.CLK      Tckdi       (-Th)     0.093   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.705ns (0.450ns logic, 1.255ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i" TS_SYS_CLK3 / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X0Y32.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X2Y30.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X3Y40.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<1>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.061ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.869ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      6.185ns (Levels of Logic = 1)
  Clock Path Delay:     1.601ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X48Y9.CLK      net (fanout=586)      1.741   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.601ns (-5.512ns logic, 7.113ns route)

  Maximum Data Path at Slow Process Corner: host/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y9.CQ       Tcko                  0.525   host/okCH<0>
                                                       host/core0/core0/hi_busy
    Y19.O                net (fanout=1)        2.938   host/okCH<0>
    Y19.PAD              Tioop                 2.722   hi_out<0>
                                                       host/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      6.185ns (3.247ns logic, 2.938ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.870ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.055ns (Levels of Logic = 1)
  Clock Path Delay:     1.090ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X48Y9.CLK      net (fanout=586)      0.697   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (-1.700ns logic, 2.790ns route)

  Minimum Data Path at Fast Process Corner: host/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y9.CQ       Tcko                  0.234   host/okCH<0>
                                                       host/core0/core0/hi_busy
    Y19.O                net (fanout=1)        1.425   host/okCH<0>
    Y19.PAD              Tioop                 1.396   hi_out<0>
                                                       host/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.055ns (1.630ns logic, 1.425ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.325ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/cycle_1 (SLICE_X5Y63.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.005ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/a0/d0/cycle_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.395ns (Levels of Logic = 2)
  Clock Path Delay:     1.345ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/a0/d0/cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp692.IMUX.18
    SLICE_X12Y18.A3      net (fanout=15)       3.784   hi_in_7_IBUF
    SLICE_X12Y18.AMUX    Tilo                  0.298   host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X5Y63.SR       net (fanout=32)       4.459   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X5Y63.CLK      Trck                  0.297   host/core0/core0/a0/d0/Mcount_div1
                                                       host/core0/core0/a0/d0/cycle_1
    -------------------------------------------------  ---------------------------
    Total                                     10.395ns (2.152ns logic, 8.243ns route)
                                                       (20.7% logic, 79.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X5Y63.CLK      net (fanout=586)      1.423   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.345ns (-4.753ns logic, 6.098ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/div_4 (SLICE_X5Y62.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.107ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/a0/d0/div_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.292ns (Levels of Logic = 2)
  Clock Path Delay:     1.344ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/a0/d0/div_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp692.IMUX.18
    SLICE_X12Y18.A3      net (fanout=15)       3.784   hi_in_7_IBUF
    SLICE_X12Y18.AMUX    Tilo                  0.298   host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X5Y62.SR       net (fanout=32)       4.274   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X5Y62.CLK      Trck                  0.379   host/core0/core0/a0/d0/div<4>
                                                       host/core0/core0/a0/d0/div_4
    -------------------------------------------------  ---------------------------
    Total                                     10.292ns (2.234ns logic, 8.058ns route)
                                                       (21.7% logic, 78.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/div_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X5Y62.CLK      net (fanout=586)      1.422   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.344ns (-4.753ns logic, 6.097ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/div_2 (SLICE_X5Y62.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.132ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/a0/d0/div_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.267ns (Levels of Logic = 2)
  Clock Path Delay:     1.344ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp692.IMUX.18
    SLICE_X12Y18.A3      net (fanout=15)       3.784   hi_in_7_IBUF
    SLICE_X12Y18.AMUX    Tilo                  0.298   host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X5Y62.SR       net (fanout=32)       4.274   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X5Y62.CLK      Trck                  0.354   host/core0/core0/a0/d0/div<4>
                                                       host/core0/core0/a0/d0/div_2
    -------------------------------------------------  ---------------------------
    Total                                     10.267ns (2.209ns logic, 8.058ns route)
                                                       (21.5% logic, 78.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X5Y62.CLK      net (fanout=586)      1.422   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.344ns (-4.753ns logic, 6.097ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd2 (SLICE_X20Y13.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.060ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.004ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp692.IMUX.18
    SLICE_X20Y13.A5      net (fanout=15)       2.051   hi_in_7_IBUF
    SLICE_X20Y13.CLK     Tah         (-Th)    -0.190   host/core0/core0/state_FSM_FFd2
                                                       host/core0/core0/state_FSM_FFd2_rstpot
                                                       host/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.004ns (0.953ns logic, 2.051ns route)
                                                       (31.7% logic, 68.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X20Y13.CLK     net (fanout=586)      0.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.827ns logic, 2.996ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd11 (SLICE_X24Y12.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.097ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.040ns (Levels of Logic = 2)
  Clock Path Delay:     1.168ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp692.IMUX.18
    SLICE_X24Y12.D2      net (fanout=15)       2.156   hi_in_7_IBUF
    SLICE_X24Y12.CLK     Tah         (-Th)    -0.121   host/core0/core0/state_FSM_FFd12
                                                       host/core0/core0/state_FSM_FFd11_rstpot
                                                       host/core0/core0/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      3.040ns (0.884ns logic, 2.156ns route)
                                                       (29.1% logic, 70.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y12.CLK     net (fanout=586)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (-1.827ns logic, 2.995ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_wireupdate (SLICE_X24Y11.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.147ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.088ns (Levels of Logic = 2)
  Clock Path Delay:     1.166ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp692.IMUX.18
    SLICE_X24Y11.A1      net (fanout=15)       2.135   hi_in_7_IBUF
    SLICE_X24Y11.CLK     Tah         (-Th)    -0.190   ok1<28>
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11
                                                       host/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      3.088ns (0.953ns logic, 2.135ns route)
                                                       (30.9% logic, 69.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y11.CLK     net (fanout=586)      0.746   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (-1.827ns logic, 2.993ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.737ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/cycle_1 (SLICE_X5Y63.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.593ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/d0/cycle_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.807ns (Levels of Logic = 2)
  Clock Path Delay:     1.345ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/a0/d0/cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp692.IMUX.17
    SLICE_X12Y18.A1      net (fanout=14)       5.196   hi_in_6_IBUF
    SLICE_X12Y18.AMUX    Tilo                  0.298   host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X5Y63.SR       net (fanout=32)       4.459   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X5Y63.CLK      Trck                  0.297   host/core0/core0/a0/d0/Mcount_div1
                                                       host/core0/core0/a0/d0/cycle_1
    -------------------------------------------------  ---------------------------
    Total                                     11.807ns (2.152ns logic, 9.655ns route)
                                                       (18.2% logic, 81.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X5Y63.CLK      net (fanout=586)      1.423   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.345ns (-4.753ns logic, 6.098ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/div_4 (SLICE_X5Y62.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.695ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/d0/div_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.704ns (Levels of Logic = 2)
  Clock Path Delay:     1.344ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/a0/d0/div_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp692.IMUX.17
    SLICE_X12Y18.A1      net (fanout=14)       5.196   hi_in_6_IBUF
    SLICE_X12Y18.AMUX    Tilo                  0.298   host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X5Y62.SR       net (fanout=32)       4.274   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X5Y62.CLK      Trck                  0.379   host/core0/core0/a0/d0/div<4>
                                                       host/core0/core0/a0/d0/div_4
    -------------------------------------------------  ---------------------------
    Total                                     11.704ns (2.234ns logic, 9.470ns route)
                                                       (19.1% logic, 80.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/div_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X5Y62.CLK      net (fanout=586)      1.422   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.344ns (-4.753ns logic, 6.097ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/div_2 (SLICE_X5Y62.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.720ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/d0/div_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.679ns (Levels of Logic = 2)
  Clock Path Delay:     1.344ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp692.IMUX.17
    SLICE_X12Y18.A1      net (fanout=14)       5.196   hi_in_6_IBUF
    SLICE_X12Y18.AMUX    Tilo                  0.298   host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X5Y62.SR       net (fanout=32)       4.274   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X5Y62.CLK      Trck                  0.354   host/core0/core0/a0/d0/div<4>
                                                       host/core0/core0/a0/d0/div_2
    -------------------------------------------------  ---------------------------
    Total                                     11.679ns (2.209ns logic, 9.470ns route)
                                                       (18.9% logic, 81.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X5Y62.CLK      net (fanout=586)      1.422   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.344ns (-4.753ns logic, 6.097ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_reset (SLICE_X24Y15.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.040ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.987ns (Levels of Logic = 2)
  Clock Path Delay:     1.172ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp692.IMUX.17
    SLICE_X24Y15.B5      net (fanout=14)       2.103   hi_in_6_IBUF
    SLICE_X24Y15.CLK     Tah         (-Th)    -0.121   host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>112
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11
                                                       host/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      2.987ns (0.884ns logic, 2.103ns route)
                                                       (29.6% logic, 70.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y15.CLK     net (fanout=586)      0.752   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.172ns (-1.827ns logic, 2.999ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd2 (SLICE_X20Y13.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.042ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.986ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp692.IMUX.17
    SLICE_X20Y13.A3      net (fanout=14)       2.033   hi_in_6_IBUF
    SLICE_X20Y13.CLK     Tah         (-Th)    -0.190   host/core0/core0/state_FSM_FFd2
                                                       host/core0/core0/state_FSM_FFd2_rstpot
                                                       host/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.986ns (0.953ns logic, 2.033ns route)
                                                       (31.9% logic, 68.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X20Y13.CLK     net (fanout=586)      0.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.827ns logic, 2.996ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X25Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.107ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.052ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp692.IMUX.17
    SLICE_X24Y11.D4      net (fanout=14)       2.014   hi_in_6_IBUF
    SLICE_X24Y11.D       Tilo                  0.142   ok1<28>
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X25Y13.SR      net (fanout=1)        0.271   host/core0/core0/hi_cmd<2>_2
    SLICE_X25Y13.CLK     Tcksr       (-Th)     0.138   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.052ns (0.767ns logic, 2.285ns route)
                                                       (25.1% logic, 74.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X25Y13.CLK     net (fanout=586)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.827ns logic, 2.997ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.690ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/cycle_1 (SLICE_X5Y63.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.640ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/a0/d0/cycle_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.760ns (Levels of Logic = 2)
  Clock Path Delay:     1.345ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/a0/d0/cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp692.IMUX.16
    SLICE_X12Y18.A2      net (fanout=14)       5.149   hi_in_5_IBUF
    SLICE_X12Y18.AMUX    Tilo                  0.298   host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X5Y63.SR       net (fanout=32)       4.459   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X5Y63.CLK      Trck                  0.297   host/core0/core0/a0/d0/Mcount_div1
                                                       host/core0/core0/a0/d0/cycle_1
    -------------------------------------------------  ---------------------------
    Total                                     11.760ns (2.152ns logic, 9.608ns route)
                                                       (18.3% logic, 81.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X5Y63.CLK      net (fanout=586)      1.423   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.345ns (-4.753ns logic, 6.098ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/div_4 (SLICE_X5Y62.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.742ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/a0/d0/div_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.657ns (Levels of Logic = 2)
  Clock Path Delay:     1.344ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/a0/d0/div_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp692.IMUX.16
    SLICE_X12Y18.A2      net (fanout=14)       5.149   hi_in_5_IBUF
    SLICE_X12Y18.AMUX    Tilo                  0.298   host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X5Y62.SR       net (fanout=32)       4.274   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X5Y62.CLK      Trck                  0.379   host/core0/core0/a0/d0/div<4>
                                                       host/core0/core0/a0/d0/div_4
    -------------------------------------------------  ---------------------------
    Total                                     11.657ns (2.234ns logic, 9.423ns route)
                                                       (19.2% logic, 80.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/div_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X5Y62.CLK      net (fanout=586)      1.422   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.344ns (-4.753ns logic, 6.097ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/div_2 (SLICE_X5Y62.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.767ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/a0/d0/div_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.632ns (Levels of Logic = 2)
  Clock Path Delay:     1.344ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp692.IMUX.16
    SLICE_X12Y18.A2      net (fanout=14)       5.149   hi_in_5_IBUF
    SLICE_X12Y18.AMUX    Tilo                  0.298   host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X5Y62.SR       net (fanout=32)       4.274   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X5Y62.CLK      Trck                  0.354   host/core0/core0/a0/d0/div<4>
                                                       host/core0/core0/a0/d0/div_2
    -------------------------------------------------  ---------------------------
    Total                                     11.632ns (2.209ns logic, 9.423ns route)
                                                       (19.0% logic, 81.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X5Y62.CLK      net (fanout=586)      1.422   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.344ns (-4.753ns logic, 6.097ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd11 (SLICE_X24Y12.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.956ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.899ns (Levels of Logic = 2)
  Clock Path Delay:     1.168ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp692.IMUX.16
    SLICE_X24Y12.D3      net (fanout=14)       2.015   hi_in_5_IBUF
    SLICE_X24Y12.CLK     Tah         (-Th)    -0.121   host/core0/core0/state_FSM_FFd12
                                                       host/core0/core0/state_FSM_FFd11_rstpot
                                                       host/core0/core0/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      2.899ns (0.884ns logic, 2.015ns route)
                                                       (30.5% logic, 69.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y12.CLK     net (fanout=586)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (-1.827ns logic, 2.995ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_wireupdate (SLICE_X24Y11.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.976ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.917ns (Levels of Logic = 2)
  Clock Path Delay:     1.166ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp692.IMUX.16
    SLICE_X24Y11.A4      net (fanout=14)       1.964   hi_in_5_IBUF
    SLICE_X24Y11.CLK     Tah         (-Th)    -0.190   ok1<28>
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11
                                                       host/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      2.917ns (0.953ns logic, 1.964ns route)
                                                       (32.7% logic, 67.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y11.CLK     net (fanout=586)      0.746   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (-1.827ns logic, 2.993ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd12 (SLICE_X24Y12.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.025ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.968ns (Levels of Logic = 2)
  Clock Path Delay:     1.168ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp692.IMUX.16
    SLICE_X24Y12.D3      net (fanout=14)       2.015   hi_in_5_IBUF
    SLICE_X24Y12.CLK     Tah         (-Th)    -0.190   host/core0/core0/state_FSM_FFd12
                                                       host/core0/core0/state_FSM_FFd12_rstpot
                                                       host/core0/core0/state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      2.968ns (0.953ns logic, 2.015ns route)
                                                       (32.1% logic, 67.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y12.CLK     net (fanout=586)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (-1.827ns logic, 2.995ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.313ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/cycle_1 (SLICE_X5Y63.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.017ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/a0/d0/cycle_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.383ns (Levels of Logic = 2)
  Clock Path Delay:     1.345ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/a0/d0/cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp692.IMUX.15
    SLICE_X12Y18.A4      net (fanout=14)       3.772   hi_in_4_IBUF
    SLICE_X12Y18.AMUX    Tilo                  0.298   host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X5Y63.SR       net (fanout=32)       4.459   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X5Y63.CLK      Trck                  0.297   host/core0/core0/a0/d0/Mcount_div1
                                                       host/core0/core0/a0/d0/cycle_1
    -------------------------------------------------  ---------------------------
    Total                                     10.383ns (2.152ns logic, 8.231ns route)
                                                       (20.7% logic, 79.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X5Y63.CLK      net (fanout=586)      1.423   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.345ns (-4.753ns logic, 6.098ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/div_4 (SLICE_X5Y62.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.119ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/a0/d0/div_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.280ns (Levels of Logic = 2)
  Clock Path Delay:     1.344ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/a0/d0/div_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp692.IMUX.15
    SLICE_X12Y18.A4      net (fanout=14)       3.772   hi_in_4_IBUF
    SLICE_X12Y18.AMUX    Tilo                  0.298   host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X5Y62.SR       net (fanout=32)       4.274   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X5Y62.CLK      Trck                  0.379   host/core0/core0/a0/d0/div<4>
                                                       host/core0/core0/a0/d0/div_4
    -------------------------------------------------  ---------------------------
    Total                                     10.280ns (2.234ns logic, 8.046ns route)
                                                       (21.7% logic, 78.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/div_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X5Y62.CLK      net (fanout=586)      1.422   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.344ns (-4.753ns logic, 6.097ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/div_2 (SLICE_X5Y62.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.144ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/a0/d0/div_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.255ns (Levels of Logic = 2)
  Clock Path Delay:     1.344ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp692.IMUX.15
    SLICE_X12Y18.A4      net (fanout=14)       3.772   hi_in_4_IBUF
    SLICE_X12Y18.AMUX    Tilo                  0.298   host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X5Y62.SR       net (fanout=32)       4.274   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X5Y62.CLK      Trck                  0.354   host/core0/core0/a0/d0/div<4>
                                                       host/core0/core0/a0/d0/div_2
    -------------------------------------------------  ---------------------------
    Total                                     10.255ns (2.209ns logic, 8.046ns route)
                                                       (21.5% logic, 78.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X5Y62.CLK      net (fanout=586)      1.422   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.344ns (-4.753ns logic, 6.097ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd2 (SLICE_X20Y13.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.976ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.920ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp692.IMUX.15
    SLICE_X20Y13.A4      net (fanout=14)       1.967   hi_in_4_IBUF
    SLICE_X20Y13.CLK     Tah         (-Th)    -0.190   host/core0/core0/state_FSM_FFd2
                                                       host/core0/core0/state_FSM_FFd2_rstpot
                                                       host/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.920ns (0.953ns logic, 1.967ns route)
                                                       (32.6% logic, 67.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X20Y13.CLK     net (fanout=586)      0.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.827ns logic, 2.996ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_wireupdate (SLICE_X24Y11.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.989ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.930ns (Levels of Logic = 2)
  Clock Path Delay:     1.166ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp692.IMUX.15
    SLICE_X24Y11.A6      net (fanout=14)       1.977   hi_in_4_IBUF
    SLICE_X24Y11.CLK     Tah         (-Th)    -0.190   ok1<28>
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11
                                                       host/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      2.930ns (0.953ns logic, 1.977ns route)
                                                       (32.5% logic, 67.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y11.CLK     net (fanout=586)      0.746   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (-1.827ns logic, 2.993ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X25Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.191ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.136ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp692.IMUX.15
    SLICE_X24Y11.D3      net (fanout=14)       2.098   hi_in_4_IBUF
    SLICE_X24Y11.D       Tilo                  0.142   ok1<28>
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X25Y13.SR      net (fanout=1)        0.271   host/core0/core0/hi_cmd<2>_2
    SLICE_X25Y13.CLK     Tcksr       (-Th)     0.138   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.136ns (0.767ns logic, 2.369ns route)
                                                       (24.5% logic, 75.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X25Y13.CLK     net (fanout=586)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.827ns logic, 2.997ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.141ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X25Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.989ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.218ns (Levels of Logic = 2)
  Clock Path Delay:     1.352ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp692.IMUX.14
    SLICE_X24Y11.D5      net (fanout=1)        3.065   hi_in_3_IBUF
    SLICE_X24Y11.DMUX    Tilo                  0.298   ok1<28>
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X25Y14.SR      net (fanout=2)        0.830   host/core0/core0/hi_cmd<2>_0
    SLICE_X25Y14.CLK     Tsrck                 0.468   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.218ns (2.323ns logic, 3.895ns route)
                                                       (37.4% logic, 62.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X25Y14.CLK     net (fanout=586)      1.430   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (-4.753ns logic, 6.105ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X24Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.284ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.921ns (Levels of Logic = 2)
  Clock Path Delay:     1.350ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp692.IMUX.14
    SLICE_X24Y11.D5      net (fanout=1)        3.065   hi_in_3_IBUF
    SLICE_X24Y11.DMUX    Tilo                  0.298   ok1<28>
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X24Y13.SR      net (fanout=2)        0.620   host/core0/core0/hi_cmd<2>_0
    SLICE_X24Y13.CLK     Tsrck                 0.381   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      5.921ns (2.236ns logic, 3.685ns route)
                                                       (37.8% logic, 62.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y13.CLK     net (fanout=586)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (-4.753ns logic, 6.103ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X25Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.344ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.861ns (Levels of Logic = 2)
  Clock Path Delay:     1.350ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp692.IMUX.14
    SLICE_X24Y11.D5      net (fanout=1)        3.065   hi_in_3_IBUF
    SLICE_X24Y11.D       Tilo                  0.235   ok1<28>
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X25Y13.SR      net (fanout=1)        0.587   host/core0/core0/hi_cmd<2>_2
    SLICE_X25Y13.CLK     Tsrck                 0.417   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      5.861ns (2.209ns logic, 3.652ns route)
                                                       (37.7% logic, 62.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X25Y13.CLK     net (fanout=586)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (-4.753ns logic, 6.103ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X25Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.691ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.436ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp692.IMUX.14
    SLICE_X24Y11.D5      net (fanout=1)        1.398   hi_in_3_IBUF
    SLICE_X24Y11.D       Tilo                  0.142   ok1<28>
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X25Y13.SR      net (fanout=1)        0.271   host/core0/core0/hi_cmd<2>_2
    SLICE_X25Y13.CLK     Tcksr       (-Th)     0.138   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.436ns (0.767ns logic, 1.669ns route)
                                                       (31.5% logic, 68.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X25Y13.CLK     net (fanout=586)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.827ns logic, 2.997ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X25Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.698ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.443ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp692.IMUX.14
    SLICE_X24Y11.D5      net (fanout=1)        1.398   hi_in_3_IBUF
    SLICE_X24Y11.D       Tilo                  0.142   ok1<28>
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X25Y13.SR      net (fanout=1)        0.271   host/core0/core0/hi_cmd<2>_2
    SLICE_X25Y13.CLK     Tcksr       (-Th)     0.131   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.443ns (0.774ns logic, 1.669ns route)
                                                       (31.7% logic, 68.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X25Y13.CLK     net (fanout=586)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.827ns logic, 2.997ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X25Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.856ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.603ns (Levels of Logic = 2)
  Clock Path Delay:     1.172ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp692.IMUX.14
    SLICE_X24Y11.D5      net (fanout=1)        1.398   hi_in_3_IBUF
    SLICE_X24Y11.DMUX    Tilo                  0.183   ok1<28>
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X25Y14.SR      net (fanout=2)        0.386   host/core0/core0/hi_cmd<2>_0
    SLICE_X25Y14.CLK     Tcksr       (-Th)     0.127   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.603ns (0.819ns logic, 1.784ns route)
                                                       (31.5% logic, 68.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X25Y14.CLK     net (fanout=586)      0.752   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.172ns (-1.827ns logic, 2.999ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.527ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X25Y13.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.603ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.602ns (Levels of Logic = 2)
  Clock Path Delay:     1.350ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp692.IMUX.13
    SLICE_X25Y14.D2      net (fanout=2)        3.971   hi_in_2_IBUF
    SLICE_X25Y14.D       Tilo                  0.259   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14-In11
    SLICE_X25Y13.AX      net (fanout=1)        0.701   host/core0/core0/state_FSM_FFd14-In1
    SLICE_X25Y13.CLK     Tdick                 0.114   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.602ns (1.930ns logic, 4.672ns route)
                                                       (29.2% logic, 70.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X25Y13.CLK     net (fanout=586)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (-4.753ns logic, 6.103ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X23Y14.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.616ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.591ns (Levels of Logic = 4)
  Clock Path Delay:     1.352ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp692.IMUX.13
    SLICE_X24Y13.D4      net (fanout=2)        3.490   hi_in_2_IBUF
    SLICE_X24Y13.DMUX    Tilo                  0.298   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd17-In2
    SLICE_X23Y14.B6      net (fanout=1)        0.403   host/core0/core0/state_FSM_FFd17-In2
    SLICE_X23Y14.B       Tilo                  0.259   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In3
    SLICE_X23Y14.C4      net (fanout=1)        0.320   host/core0/core0/state_FSM_FFd17-In3
    SLICE_X23Y14.CLK     Tas                   0.264   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In4
                                                       host/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      6.591ns (2.378ns logic, 4.213ns route)
                                                       (36.1% logic, 63.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y14.CLK     net (fanout=586)      1.430   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (-4.753ns logic, 6.105ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X25Y13.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.912ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.293ns (Levels of Logic = 3)
  Clock Path Delay:     1.350ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp692.IMUX.13
    SLICE_X24Y13.D4      net (fanout=2)        3.490   hi_in_2_IBUF
    SLICE_X24Y13.D       Tilo                  0.235   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X25Y13.A2      net (fanout=1)        0.747   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X25Y13.CLK     Tas                   0.264   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd16-In1_rt
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.293ns (2.056ns logic, 4.237ns route)
                                                       (32.7% logic, 67.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X25Y13.CLK     net (fanout=586)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (-4.753ns logic, 6.103ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X24Y13.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.917ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.662ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp692.IMUX.13
    SLICE_X24Y13.D4      net (fanout=2)        1.709   hi_in_2_IBUF
    SLICE_X24Y13.CLK     Tah         (-Th)    -0.190   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16-In11
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.662ns (0.953ns logic, 1.709ns route)
                                                       (35.8% logic, 64.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y13.CLK     net (fanout=586)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.827ns logic, 2.997ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X25Y14.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.242ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.989ns (Levels of Logic = 2)
  Clock Path Delay:     1.172ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp692.IMUX.13
    SLICE_X25Y14.D2      net (fanout=2)        2.011   hi_in_2_IBUF
    SLICE_X25Y14.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14-In11
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.989ns (0.978ns logic, 2.011ns route)
                                                       (32.7% logic, 67.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X25Y14.CLK     net (fanout=586)      0.752   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.172ns (-1.827ns logic, 2.999ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X25Y13.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.409ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.154ns (Levels of Logic = 3)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp692.IMUX.13
    SLICE_X24Y13.D4      net (fanout=2)        1.709   hi_in_2_IBUF
    SLICE_X24Y13.D       Tilo                  0.142   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X25Y13.A2      net (fanout=1)        0.385   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X25Y13.CLK     Tah         (-Th)    -0.155   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd16-In1_rt
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (1.060ns logic, 2.094ns route)
                                                       (33.6% logic, 66.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X25Y13.CLK     net (fanout=586)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.827ns logic, 2.997ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.769ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X23Y14.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.361ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.846ns (Levels of Logic = 4)
  Clock Path Delay:     1.352ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp692.IMUX.12
    SLICE_X24Y13.D3      net (fanout=2)        4.745   hi_in_1_IBUF
    SLICE_X24Y13.DMUX    Tilo                  0.298   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd17-In2
    SLICE_X23Y14.B6      net (fanout=1)        0.403   host/core0/core0/state_FSM_FFd17-In2
    SLICE_X23Y14.B       Tilo                  0.259   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In3
    SLICE_X23Y14.C4      net (fanout=1)        0.320   host/core0/core0/state_FSM_FFd17-In3
    SLICE_X23Y14.CLK     Tas                   0.264   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In4
                                                       host/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      7.846ns (2.378ns logic, 5.468ns route)
                                                       (30.3% logic, 69.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y14.CLK     net (fanout=586)      1.430   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (-4.753ns logic, 6.105ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X25Y13.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.657ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.548ns (Levels of Logic = 3)
  Clock Path Delay:     1.350ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp692.IMUX.12
    SLICE_X24Y13.D3      net (fanout=2)        4.745   hi_in_1_IBUF
    SLICE_X24Y13.D       Tilo                  0.235   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X25Y13.A2      net (fanout=1)        0.747   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X25Y13.CLK     Tas                   0.264   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd16-In1_rt
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      7.548ns (2.056ns logic, 5.492ns route)
                                                       (27.2% logic, 72.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X25Y13.CLK     net (fanout=586)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (-4.753ns logic, 6.103ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X25Y13.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.720ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.485ns (Levels of Logic = 2)
  Clock Path Delay:     1.350ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp692.IMUX.12
    SLICE_X25Y14.D5      net (fanout=2)        4.854   hi_in_1_IBUF
    SLICE_X25Y14.D       Tilo                  0.259   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14-In11
    SLICE_X25Y13.AX      net (fanout=1)        0.701   host/core0/core0/state_FSM_FFd14-In1
    SLICE_X25Y13.CLK     Tdick                 0.114   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      7.485ns (1.930ns logic, 5.555ns route)
                                                       (25.8% logic, 74.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X25Y13.CLK     net (fanout=586)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (-4.753ns logic, 6.103ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X24Y13.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.780ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.525ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp692.IMUX.12
    SLICE_X24Y13.D3      net (fanout=2)        2.572   hi_in_1_IBUF
    SLICE_X24Y13.CLK     Tah         (-Th)    -0.190   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16-In11
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.525ns (0.953ns logic, 2.572ns route)
                                                       (27.0% logic, 73.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y13.CLK     net (fanout=586)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.827ns logic, 2.997ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X25Y14.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.830ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.577ns (Levels of Logic = 2)
  Clock Path Delay:     1.172ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp692.IMUX.12
    SLICE_X25Y14.D5      net (fanout=2)        2.599   hi_in_1_IBUF
    SLICE_X25Y14.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14-In11
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.577ns (0.978ns logic, 2.599ns route)
                                                       (27.3% logic, 72.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X25Y14.CLK     net (fanout=586)      0.752   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.172ns (-1.827ns logic, 2.999ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X25Y13.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.161ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.906ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp692.IMUX.12
    SLICE_X25Y14.D5      net (fanout=2)        2.599   hi_in_1_IBUF
    SLICE_X25Y14.D       Tilo                  0.156   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14-In11
    SLICE_X25Y13.AX      net (fanout=1)        0.329   host/core0/core0/state_FSM_FFd14-In1
    SLICE_X25Y13.CLK     Tckdi       (-Th)    -0.059   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.906ns (0.978ns logic, 2.928ns route)
                                                       (25.0% logic, 75.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X25Y13.CLK     net (fanout=586)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.827ns logic, 2.997ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.721ns.
--------------------------------------------------------------------------------

Paths for end point host/delays[15].fdrein0 (ILOGIC_X25Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.109ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<15> (PAD)
  Destination:          host/delays[15].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<15> to host/delays[15].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.557   hi_inout<15>
                                                       hi_inout<15>
                                                       host/delays[15].iobf0/IBUF
                                                       ProtoComp688.IMUX.16
    IODELAY_X25Y1.IDATAINnet (fanout=1)        0.153   host/iobf0_hi_datain<15>
    IODELAY_X25Y1.DATAOUTTioddo_IDATAIN        5.082   host/delays[15].iodelay_inst
                                                       host/delays[15].iodelay_inst
    ILOGIC_X25Y1.DDLY    net (fanout=1)        0.007   host/iodly0_datain<15>
    ILOGIC_X25Y1.CLK0    Tidockd               0.532   host/hi_datain<15>
                                                       ProtoComp755.D2OFFBYP_SRC.15
                                                       host/delays[15].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[15].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X25Y1.CLK0    net (fanout=586)      1.963   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (-4.753ns logic, 6.638ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[5].fdrein0 (ILOGIC_X20Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<5> (PAD)
  Destination:          host/delays[5].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<5> to host/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V15.I                Tiopi                 1.557   hi_inout<5>
                                                       hi_inout<5>
                                                       host/delays[5].iobf0/IBUF
                                                       ProtoComp688.IMUX.5
    IODELAY_X20Y0.IDATAINnet (fanout=1)        0.153   host/iobf0_hi_datain<5>
    IODELAY_X20Y0.DATAOUTTioddo_IDATAIN        5.082   host/delays[5].iodelay_inst
                                                       host/delays[5].iodelay_inst
    ILOGIC_X20Y0.DDLY    net (fanout=1)        0.007   host/iodly0_datain<5>
    ILOGIC_X20Y0.CLK0    Tidockd               0.532   host/hi_datain<5>
                                                       ProtoComp755.D2OFFBYP_SRC.5
                                                       host/delays[5].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X20Y0.CLK0    net (fanout=586)      1.964   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.753ns logic, 6.639ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[11].fdrein0 (ILOGIC_X7Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.130ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<11> (PAD)
  Destination:          host/delays[11].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.906ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<11> to host/delays[11].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB6.I                Tiopi                 1.557   hi_inout<11>
                                                       hi_inout<11>
                                                       host/delays[11].iobf0/IBUF
                                                       ProtoComp688.IMUX.12
    IODELAY_X7Y0.IDATAIN net (fanout=1)        0.153   host/iobf0_hi_datain<11>
    IODELAY_X7Y0.DATAOUT Tioddo_IDATAIN        5.082   host/delays[11].iodelay_inst
                                                       host/delays[11].iodelay_inst
    ILOGIC_X7Y0.DDLY     net (fanout=1)        0.007   host/iodly0_datain<11>
    ILOGIC_X7Y0.CLK0     Tidockd               0.532   host/hi_datain<11>
                                                       ProtoComp755.D2OFFBYP_SRC.11
                                                       host/delays[11].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[11].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X7Y0.CLK0     net (fanout=586)      1.984   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (-4.753ns logic, 6.659ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point host/delays[8].fdrein0 (ILOGIC_X8Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<8> (PAD)
  Destination:          host/delays[8].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.428ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<8> to host/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.763   hi_inout<8>
                                                       hi_inout<8>
                                                       host/delays[8].iobf0/IBUF
                                                       ProtoComp688.IMUX.8
    IODELAY_X8Y3.IDATAIN net (fanout=1)        0.093   host/iobf0_hi_datain<8>
    IODELAY_X8Y3.DATAOUT Tioddo_IDATAIN        1.178   host/delays[8].iodelay_inst
                                                       host/delays[8].iodelay_inst
    ILOGIC_X8Y3.DDLY     net (fanout=1)        0.005   host/iodly0_datain<8>
    ILOGIC_X8Y3.CLK0     Tiockdd     (-Th)    -0.136   host/hi_datain<8>
                                                       ProtoComp755.D2OFFBYP_SRC.8
                                                       host/delays[8].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X8Y3.CLK0     net (fanout=586)      1.008   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.428ns (-1.827ns logic, 3.255ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[2].fdrein0 (ILOGIC_X14Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<2> (PAD)
  Destination:          host/delays[2].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<2> to host/delays[2].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y13.I                Tiopi                 0.763   hi_inout<2>
                                                       hi_inout<2>
                                                       host/delays[2].iobf0/IBUF
                                                       ProtoComp688.IMUX.2
    IODELAY_X14Y3.IDATAINnet (fanout=1)        0.093   host/iobf0_hi_datain<2>
    IODELAY_X14Y3.DATAOUTTioddo_IDATAIN        1.178   host/delays[2].iodelay_inst
                                                       host/delays[2].iodelay_inst
    ILOGIC_X14Y3.DDLY    net (fanout=1)        0.005   host/iodly0_datain<2>
    ILOGIC_X14Y3.CLK0    Tiockdd     (-Th)    -0.136   host/hi_datain<2>
                                                       ProtoComp755.D2OFFBYP_SRC.2
                                                       host/delays[2].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[2].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X14Y3.CLK0    net (fanout=586)      0.990   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-1.827ns logic, 3.237ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[3].fdrein0 (ILOGIC_X20Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          host/delays[3].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 3)
  Clock Path Delay:     1.408ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to host/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       host/delays[3].iobf0/IBUF
                                                       ProtoComp688.IMUX.3
    IODELAY_X20Y2.IDATAINnet (fanout=1)        0.091   host/iobf0_hi_datain<3>
    IODELAY_X20Y2.DATAOUTTioddo_IDATAIN        1.178   host/delays[3].iodelay_inst
                                                       host/delays[3].iodelay_inst
    ILOGIC_X20Y2.DDLY    net (fanout=1)        0.005   host/iodly0_datain<3>
    ILOGIC_X20Y2.CLK0    Tiockdd     (-Th)    -0.136   host/hi_datain<3>
                                                       ProtoComp755.D2OFFBYP_SRC.3
                                                       host/delays[3].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (2.077ns logic, 0.096ns route)
                                                       (95.6% logic, 4.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X20Y2.CLK0    net (fanout=586)      0.988   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.408ns (-1.827ns logic, 3.235ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.777ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<8> (Y7.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.853ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[8].fdreout0 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.262ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[8].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X8Y3.CLK0     net (fanout=586)      2.402   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.262ns (-5.512ns logic, 7.774ns route)

  Maximum Data Path at Slow Process Corner: host/delays[8].fdreout0 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y3.OQ       Tockq                 1.080   host/fdreout0_hi_dataout<8>
                                                       host/delays[8].fdreout0
    Y7.O                 net (fanout=1)        0.438   host/fdreout0_hi_dataout<8>
    Y7.PAD               Tioop                 2.722   hi_inout<8>
                                                       host/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.234ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[8].fdreout1 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.262ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[8].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X8Y3.CLK0     net (fanout=586)      2.402   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.262ns (-5.512ns logic, 7.774ns route)

  Maximum Data Path at Slow Process Corner: host/delays[8].fdreout1 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y3.TQ       Tockq                 0.699   host/fdreout0_hi_dataout<8>
                                                       host/delays[8].fdreout1
    Y7.T                 net (fanout=1)        0.438   host/fdreout1_hi_drive<8>
    Y7.PAD               Tiotp                 2.722   hi_inout<8>
                                                       host/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<2> (Y13.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.872ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[2].fdreout0 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.243ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[2].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X14Y3.CLK0    net (fanout=586)      2.383   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.243ns (-5.512ns logic, 7.755ns route)

  Maximum Data Path at Slow Process Corner: host/delays[2].fdreout0 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.OQ      Tockq                 1.080   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout0
    Y13.O                net (fanout=1)        0.438   host/fdreout0_hi_dataout<2>
    Y13.PAD              Tioop                 2.722   hi_inout<2>
                                                       host/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.253ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[2].fdreout1 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.243ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[2].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X14Y3.CLK0    net (fanout=586)      2.383   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.243ns (-5.512ns logic, 7.755ns route)

  Maximum Data Path at Slow Process Corner: host/delays[2].fdreout1 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.TQ      Tockq                 0.699   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout1
    Y13.T                net (fanout=1)        0.438   host/fdreout1_hi_drive<2>
    Y13.PAD              Tiotp                 2.722   hi_inout<2>
                                                       host/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<3> (AB18.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.873ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[3].fdreout0 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.242ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[3].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y2.CLK0    net (fanout=586)      2.382   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.242ns (-5.512ns logic, 7.754ns route)

  Maximum Data Path at Slow Process Corner: host/delays[3].fdreout0 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y2.OQ      Tockq                 1.080   host/fdreout0_hi_dataout<3>
                                                       host/delays[3].fdreout0
    AB18.O               net (fanout=1)        0.438   host/fdreout0_hi_dataout<3>
    AB18.PAD             Tioop                 2.722   hi_inout<3>
                                                       host/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.254ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[3].fdreout1 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.242ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[3].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y2.CLK0    net (fanout=586)      2.382   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.242ns (-5.512ns logic, 7.754ns route)

  Maximum Data Path at Slow Process Corner: host/delays[3].fdreout1 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y2.TQ      Tockq                 0.699   host/fdreout0_hi_dataout<3>
                                                       host/delays[3].fdreout1
    AB18.T               net (fanout=1)        0.438   host/fdreout1_hi_drive<3>
    AB18.PAD             Tiotp                 2.722   hi_inout<3>
                                                       host/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<15> (AA20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.051ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[15].fdreout0 (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.326ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[15].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X25Y1.CLK0    net (fanout=586)      0.933   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.326ns (-1.700ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: host/delays[15].fdreout0 to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.OQ      Tockq                 0.336   host/fdreout0_hi_dataout<15>
                                                       host/delays[15].fdreout0
    AA20.O               net (fanout=1)        0.268   host/fdreout0_hi_dataout<15>
    AA20.PAD             Tioop                 1.396   hi_inout<15>
                                                       host/delays[15].iobf0/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.943ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[15].fdreout1 (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.326ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[15].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X25Y1.CLK0    net (fanout=586)      0.933   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.326ns (-1.700ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: host/delays[15].fdreout1 to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.TQ      Tockq                 0.228   host/fdreout0_hi_dataout<15>
                                                       host/delays[15].fdreout1
    AA20.T               net (fanout=1)        0.268   host/fdreout1_hi_drive<15>
    AA20.PAD             Tiotp                 1.396   hi_inout<15>
                                                       host/delays[15].iobf0/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<5> (V15.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.052ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[5].fdreout0 (FF)
  Destination:          hi_inout<5> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.327ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y0.CLK0    net (fanout=586)      0.934   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (-1.700ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: host/delays[5].fdreout0 to hi_inout<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y0.OQ      Tockq                 0.336   host/fdreout0_hi_dataout<5>
                                                       host/delays[5].fdreout0
    V15.O                net (fanout=1)        0.268   host/fdreout0_hi_dataout<5>
    V15.PAD              Tioop                 1.396   hi_inout<5>
                                                       host/delays[5].iobf0/OBUFT
                                                       hi_inout<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.944ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[5].fdreout1 (FF)
  Destination:          hi_inout<5> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.327ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[5].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y0.CLK0    net (fanout=586)      0.934   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (-1.700ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: host/delays[5].fdreout1 to hi_inout<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y0.TQ      Tockq                 0.228   host/fdreout0_hi_dataout<5>
                                                       host/delays[5].fdreout1
    V15.T                net (fanout=1)        0.268   host/fdreout1_hi_drive<5>
    V15.PAD              Tiotp                 1.396   hi_inout<5>
                                                       host/delays[5].iobf0/OBUFT
                                                       hi_inout<5>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<11> (AB6.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.073ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[11].fdreout0 (FF)
  Destination:          hi_inout<11> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.348ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[11].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X7Y0.CLK0     net (fanout=586)      0.955   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.348ns (-1.700ns logic, 3.048ns route)

  Minimum Data Path at Fast Process Corner: host/delays[11].fdreout0 to hi_inout<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y0.OQ       Tockq                 0.336   host/fdreout0_hi_dataout<11>
                                                       host/delays[11].fdreout0
    AB6.O                net (fanout=1)        0.268   host/fdreout0_hi_dataout<11>
    AB6.PAD              Tioop                 1.396   hi_inout<11>
                                                       host/delays[11].iobf0/OBUFT
                                                       hi_inout<11>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.965ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[11].fdreout1 (FF)
  Destination:          hi_inout<11> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.348ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[11].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp692.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X7Y0.CLK0     net (fanout=586)      0.955   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.348ns (-1.700ns logic, 3.048ns route)

  Minimum Data Path at Fast Process Corner: host/delays[11].fdreout1 to hi_inout<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y0.TQ       Tockq                 0.228   host/fdreout0_hi_dataout<11>
                                                       host/delays[11].fdreout1
    AB6.T                net (fanout=1)        0.268   host/fdreout1_hi_drive<11>
    AB6.PAD              Tiotp                 1.396   hi_inout<11>
                                                       host/delays[11].iobf0/OBUFT
                                                       hi_inout<11>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|     17.772ns|            0|            0|            3|        43429|
| TS_host_dcm_clk0              |     20.830ns|     17.772ns|          N/A|            0|            0|        43429|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_SYS_CLK3
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK3                    |     10.000ns|      5.340ns|   5968.500ns|            0|           25|            0|     10954226|
| TS_SDRAM_FIFO_inst_memc3_infra|     12.800ns|     10.047ns|          N/A|            0|            0|        13348|            0|
| structure_inst_mcb_drp_clk_buf|             |             |             |             |             |             |             |
| g_in                          |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_180     |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_0       |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      6.400ns|   3819.840ns|          N/A|            9|            0|         4315|            0|
| structure_inst_clk0_bufg_in   |             |             |             |             |             |             |             |
| TS_variable_freq_clk_generator|     11.905ns|     14.868ns|          N/A|           16|            0|     10936563|            0|
| _inst_clkout_i                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    6.769(R)|      SLOW  |   -2.080(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    5.527(R)|      SLOW  |   -1.217(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    5.141(R)|      SLOW  |   -0.991(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |    9.313(R)|      SLOW  |   -1.476(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |   10.690(R)|      SLOW  |   -1.456(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |   10.737(R)|      SLOW  |   -1.540(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |    9.325(R)|      SLOW  |   -1.560(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    5.643(R)|      SLOW  |   -0.472(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    5.700(R)|      SLOW  |   -0.529(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    5.700(R)|      SLOW  |   -0.529(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    5.664(R)|      SLOW  |   -0.493(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    5.721(R)|      SLOW  |   -0.550(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         6.729(R)|      SLOW  |         2.967(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         6.729(R)|      SLOW  |         2.967(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         6.758(R)|      SLOW  |         2.996(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         6.757(R)|      SLOW  |         2.995(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         6.757(R)|      SLOW  |         2.995(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |         6.706(R)|      SLOW  |         2.944(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |         6.728(R)|      SLOW  |         2.966(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |         6.728(R)|      SLOW  |         2.966(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         6.777(R)|      SLOW  |         3.015(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |         6.728(R)|      SLOW  |         2.966(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|         6.728(R)|      SLOW  |         2.966(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         6.727(R)|      SLOW  |         2.965(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         6.727(R)|      SLOW  |         2.965(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|         6.756(R)|      SLOW  |         2.994(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|         6.756(R)|      SLOW  |         2.994(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|         6.705(R)|      SLOW  |         2.943(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |         8.061(R)|      SLOW  |         3.870(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk1_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1_in        |   14.868|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   17.772|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.765; Ideal Clock Offset To Actual Clock 2.528; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |    9.325(R)|      SLOW  |   -1.560(R)|      FAST  |    4.005|    9.060|       -2.528|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.325|         -  |      -1.560|         -  |    4.005|    9.060|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 9.197; Ideal Clock Offset To Actual Clock 3.223; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |   10.737(R)|      SLOW  |   -1.540(R)|      FAST  |    2.593|    9.040|       -3.223|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.737|         -  |      -1.540|         -  |    2.593|    9.040|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 9.234; Ideal Clock Offset To Actual Clock 3.158; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |   10.690(R)|      SLOW  |   -1.456(R)|      FAST  |    2.640|    8.956|       -3.158|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.690|         -  |      -1.456|         -  |    2.640|    8.956|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.837; Ideal Clock Offset To Actual Clock 2.480; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |    9.313(R)|      SLOW  |   -1.476(R)|      FAST  |    4.017|    8.976|       -2.480|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.313|         -  |      -1.476|         -  |    4.017|    8.976|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.150; Ideal Clock Offset To Actual Clock -0.649; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    5.141(R)|      SLOW  |   -0.991(R)|      FAST  |    8.989|    7.691|        0.649|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.141|         -  |      -0.991|         -  |    8.989|    7.691|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.310; Ideal Clock Offset To Actual Clock -0.343; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    5.527(R)|      SLOW  |   -1.217(R)|      FAST  |    8.603|    7.917|        0.343|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.527|         -  |      -1.217|         -  |    8.603|    7.917|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.689; Ideal Clock Offset To Actual Clock 0.709; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    6.769(R)|      SLOW  |   -2.080(R)|      FAST  |    7.361|    8.780|       -0.709|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.769|         -  |      -2.080|         -  |    7.361|    8.780|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 5.249; Ideal Clock Offset To Actual Clock -1.819; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<1>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<2>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<3>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<4>       |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |    4.167|    0.492|        1.838|
hi_inout<5>       |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
hi_inout<6>       |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<7>       |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<8>       |    5.643(R)|      SLOW  |   -0.472(R)|      FAST  |    4.187|    0.472|        1.858|
hi_inout<9>       |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<10>      |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<11>      |    5.700(R)|      SLOW  |   -0.529(R)|      FAST  |    4.130|    0.529|        1.801|
hi_inout<12>      |    5.700(R)|      SLOW  |   -0.529(R)|      FAST  |    4.130|    0.529|        1.801|
hi_inout<13>      |    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |    4.168|    0.491|        1.839|
hi_inout<14>      |    5.664(R)|      SLOW  |   -0.493(R)|      FAST  |    4.166|    0.493|        1.837|
hi_inout<15>      |    5.721(R)|      SLOW  |   -0.550(R)|      FAST  |    4.109|    0.550|        1.780|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.721|         -  |      -0.472|         -  |    4.109|    0.472|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |        8.061|      SLOW  |        3.870|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 0.072 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        6.729|      SLOW  |        2.967|      FAST  |         0.024|
hi_inout<1>                                    |        6.729|      SLOW  |        2.967|      FAST  |         0.024|
hi_inout<2>                                    |        6.758|      SLOW  |        2.996|      FAST  |         0.053|
hi_inout<3>                                    |        6.757|      SLOW  |        2.995|      FAST  |         0.052|
hi_inout<4>                                    |        6.757|      SLOW  |        2.995|      FAST  |         0.052|
hi_inout<5>                                    |        6.706|      SLOW  |        2.944|      FAST  |         0.001|
hi_inout<6>                                    |        6.728|      SLOW  |        2.966|      FAST  |         0.023|
hi_inout<7>                                    |        6.728|      SLOW  |        2.966|      FAST  |         0.023|
hi_inout<8>                                    |        6.777|      SLOW  |        3.015|      FAST  |         0.072|
hi_inout<9>                                    |        6.728|      SLOW  |        2.966|      FAST  |         0.023|
hi_inout<10>                                   |        6.728|      SLOW  |        2.966|      FAST  |         0.023|
hi_inout<11>                                   |        6.727|      SLOW  |        2.965|      FAST  |         0.022|
hi_inout<12>                                   |        6.727|      SLOW  |        2.965|      FAST  |         0.022|
hi_inout<13>                                   |        6.756|      SLOW  |        2.994|      FAST  |         0.051|
hi_inout<14>                                   |        6.756|      SLOW  |        2.994|      FAST  |         0.051|
hi_inout<15>                                   |        6.705|      SLOW  |        2.943|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 25  Score: 128016  (Setup/Max: 120267, Hold: 7749)

Constraints cover 10998717 paths, 0 nets, and 38729 connections

Design statistics:
   Minimum period: 3819.840ns{1}   (Maximum frequency:   0.262MHz)
   Minimum input required time before clock:  10.737ns
   Minimum output required time after clock:   8.061ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 16 07:58:04 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 436 MB



