# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SingleCycleProcessor.srcs/sources_1/new/alu.vhd" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/control.vhd" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/datapath.vhd" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/decoder_5x32.vhd" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/decstage.vhd" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/exstage.vhd" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/ifstage.vhd" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/immed_converter.vhd" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/memstage.vhd" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/mux_2x1.vhd" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/mux_2x1_5b.vhd" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/mux_32x1.vhd" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/pc_adder.vhd" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/proc_sc.vhd" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/ram.vhd" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/register_32.vhd" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/rf.vhd" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/proc_sc_tb.vhd" \

# Do not sort compile order
nosort
