<a href='D:\Code_Projects\RequirementAnalyzer\RequirementAnalyzer.App\Output\Index.html'>Home</a><h1>SYR_SM_MCU_3_31</h1></br><li>7.10.1.1.43 SYR_SM_MCU_3_31</br></li><li>7.10.1.1.43.1 Description</br></li><li>7.10.1.1.43.1.0-1 Brief description:After boot, STCU2 MBIST status registers (pass or fail) shall be cross checked with the content of MEMU MBIST buffer to detect failures affecting the reporting of MBIST errors.
<Related registers>
　MEMU:CERR_STSn、CERR_ADDRn、
　　　　　　UNCERR_STS、UNCERR_ADDR
　STCU:STCU_MBSn、STCU_MBEn、
　　　　　　STCU_MBUFMn
NOTE  : In case of Single Bit Error, reset is NOT needed. </br></li><li>7.10.1.1.43.1.0-2 Preconditions:</br></li><li>7.10.1.1.43.1.0-3 Trigger:</br></li><li>7.10.1.1.43.1.0-4 Input data:</br></li><li>7.10.1.1.43.1.0-5 Description of behaviour:</br></li><li>7.10.1.1.43.1.0-6 Timing Requirements:</br></li><li>7.10.1.1.43.1.0-7 Output data:</br></li><li>7.10.1.1.43.1.0-8 Postconditions:</br></li><li>7.10.1.1.43.1.0-9 Descriptions of exceptions:</br></li><li>7.10.1.1.43.1.0-10 Dependencies and interactions:</br></li><li>7.10.1.1.43.2 Differences to CRS</br></li><li>7.10.1.1.43.2.0-1 xxx</br></li><li>7.10.1.1.43.3 Questions and Answers</br></li><li>7.10.1.1.43.3.0-1 xxx</br></li>