- ğŸ‘‹ Hi, Iâ€™m @neelpatidar20
- ğŸ‘€ Iâ€™m interested in IC Design and Verification in VLSI Domain.
- ğŸŒ± Iâ€™m currently learning System Verilog and UVM/OEM.
- ğŸ’ï¸ Iâ€™m looking to collaborate on Digital System Design.
- ğŸ“« Mail me at- neel.s.patidar@gmail.com

<!---
neelpatidar20/neelpatidar20 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
