

================================================================
== Vitis HLS Report for 'matprod_Pipeline_VITIS_LOOP_26_1'
================================================================
* Date:           Tue Jan  9 20:32:11 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        first_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.414 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |        ?|        ?|        15|          4|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    3|       -|      -|    -|
|Expression       |        -|    -|       0|    319|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   14|     708|    965|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     84|    -|
|Register         |        -|    -|     726|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   17|    1434|   1464|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_4_full_dsp_1_U9  |dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|  433|  773|    0|
    |dmul_64ns_64ns_64_4_max_dsp_1_U10  |dmul_64ns_64ns_64_4_max_dsp_1   |        0|  11|  275|  192|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  14|  708|  965|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_10s_10s_10ns_10_4_1_U12  |mac_muladd_10s_10s_10ns_10_4_1  |  i0 * i1 + i2|
    |mac_muladd_10s_10s_10ns_10_4_1_U13  |mac_muladd_10s_10s_10ns_10_4_1  |  i0 * i1 + i2|
    |mac_muladd_10s_10s_10s_10_4_1_U11   |mac_muladd_10s_10s_10s_10_4_1   |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_201_p2   |         +|   0|  0|  39|          32|           1|
    |j_1_fu_190_p2        |         +|   0|  0|  39|          32|           1|
    |k_1_fu_174_p2        |         +|   0|  0|  39|          32|           1|
    |icmp_ln26_fu_145_p2  |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln28_fu_168_p2  |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln31_fu_180_p2  |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln35_fu_196_p2  |      icmp|   0|  0|  18|          32|          32|
    |i_3_fu_207_p3        |    select|   0|  0|  32|           1|          32|
    |j_2_fu_215_p3        |    select|   0|  0|  32|           1|           1|
    |m3_buffer_d0         |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 319|         228|         199|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  21|          5|    1|          5|
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_sig_allocacmp_regc_load  |   9|          2|   64|        128|
    |i_fu_46                     |   9|          2|   32|         64|
    |j_fu_42                     |   9|          2|   32|         64|
    |k_fu_38                     |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  84|         19|  164|        331|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln33_reg_384                  |  10|   0|   10|          0|
    |add_reg_400                       |  64|   0|   64|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |empty_20_reg_343                  |  10|   0|   10|          0|
    |empty_21_reg_349                  |  10|   0|   10|          0|
    |empty_reg_337                     |  10|   0|   10|          0|
    |i_fu_46                           |  32|   0|   32|          0|
    |icmp_ln26_reg_333                 |   1|   0|    1|          0|
    |icmp_ln28_reg_355                 |   1|   0|    1|          0|
    |icmp_ln31_reg_360                 |   1|   0|    1|          0|
    |j_fu_42                           |  32|   0|   32|          0|
    |k_fu_38                           |  32|   0|   32|          0|
    |m1_buffer_load_reg_369            |  64|   0|   64|          0|
    |m2_buffer_load_reg_379            |  64|   0|   64|          0|
    |mul_reg_389                       |  64|   0|   64|          0|
    |mul_reg_389_pp0_iter3_reg         |  64|   0|   64|          0|
    |regc                              |  64|   0|   64|          0|
    |add_ln33_reg_384                  |  64|  32|   10|          0|
    |icmp_ln28_reg_355                 |  64|  32|    1|          0|
    |icmp_ln31_reg_360                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 726|  96|  546|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+--------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_26_1|  return value|
|N1                  |   in|   32|     ap_none|                                N1|        scalar|
|trunc_ln6_1         |   in|   10|     ap_none|                       trunc_ln6_1|        scalar|
|m1_buffer_address0  |  out|   10|   ap_memory|                         m1_buffer|         array|
|m1_buffer_ce0       |  out|    1|   ap_memory|                         m1_buffer|         array|
|m1_buffer_q0        |   in|   64|   ap_memory|                         m1_buffer|         array|
|trunc_ln6           |   in|   10|     ap_none|                         trunc_ln6|        scalar|
|m2_buffer_address0  |  out|   10|   ap_memory|                         m2_buffer|         array|
|m2_buffer_ce0       |  out|    1|   ap_memory|                         m2_buffer|         array|
|m2_buffer_q0        |   in|   64|   ap_memory|                         m2_buffer|         array|
|N2                  |   in|   32|     ap_none|                                N2|        scalar|
|m3_buffer_address0  |  out|   10|   ap_memory|                         m3_buffer|         array|
|m3_buffer_ce0       |  out|    1|   ap_memory|                         m3_buffer|         array|
|m3_buffer_we0       |  out|    1|   ap_memory|                         m3_buffer|         array|
|m3_buffer_d0        |  out|   64|   ap_memory|                         m3_buffer|         array|
|N3                  |   in|   32|     ap_none|                                N3|        scalar|
+--------------------+-----+-----+------------+----------------------------------+--------------+

