

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s'
================================================================
* Date:           Wed Feb 26 01:36:45 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.496 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     763|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|       -|    -|
|Register             |        -|     -|        -|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|        0|     763|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|        0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|        0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln58_38_fu_604_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_39_fu_620_p2  |         +|   0|  0|  17|          13|           9|
    |add_ln58_40_fu_630_p2  |         +|   0|  0|  22|          15|          15|
    |add_ln58_41_fu_640_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_42_fu_646_p2  |         +|   0|  0|  19|          12|          12|
    |add_ln58_43_fu_666_p2  |         +|   0|  0|  20|          13|          13|
    |add_ln58_44_fu_682_p2  |         +|   0|  0|  19|          12|           8|
    |add_ln58_45_fu_692_p2  |         +|   0|  0|  22|          15|          15|
    |add_ln58_46_fu_702_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_47_fu_708_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_48_fu_728_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_49_fu_734_p2  |         +|   0|  0|  16|          15|          15|
    |add_ln58_50_fu_740_p2  |         +|   0|  0|  17|          10|           8|
    |add_ln58_51_fu_750_p2  |         +|   0|  0|  16|          15|          15|
    |add_ln58_52_fu_760_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_53_fu_816_p2  |         +|   0|  0|  16|          15|          15|
    |add_ln58_54_fu_822_p2  |         +|   0|  0|  16|          15|          15|
    |add_ln58_55_fu_832_p2  |         +|   0|  0|  22|          15|          15|
    |add_ln58_56_fu_842_p2  |         +|   0|  0|  21|          14|           9|
    |add_ln58_57_fu_852_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_58_fu_858_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_fu_598_p2     |         +|   0|  0|  16|          16|          16|
    |empty_fu_774_p2        |         +|   0|  0|  15|           8|           8|
    |mult_22_fu_484_p2      |         +|   0|  0|  21|          14|          14|
    |mult_26_fu_552_p2      |         +|   0|  0|  20|          13|          13|
    |tmp_fu_562_p2          |         +|   0|  0|  17|          10|          10|
    |empty_27_fu_784_p2     |         -|   0|  0|  16|           9|           9|
    |mult_11_fu_220_p2      |         -|   0|  0|  17|          10|          10|
    |mult_15_fu_282_p2      |         -|   0|  0|  18|           1|          11|
    |mult_16_fu_326_p2      |         -|   0|  0|  16|          16|          16|
    |mult_17_fu_344_p2      |         -|   0|  0|  19|          12|          12|
    |mult_19_fu_394_p2      |         -|   0|  0|  21|          14|          14|
    |mult_20_fu_416_p2      |         -|   0|  0|  17|          10|          10|
    |mult_21_fu_450_p2      |         -|   0|  0|  21|          14|          14|
    |mult_25_fu_526_p2      |         -|   0|  0|  18|           1|          11|
    |sub_ln42_fu_308_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln58_13_fu_610_p2  |         -|   0|  0|  20|          13|          13|
    |sub_ln58_14_fu_656_p2  |         -|   0|  0|  18|          11|          11|
    |sub_ln58_15_fu_676_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln58_16_fu_714_p2  |         -|   0|  0|  22|          15|          15|
    |sub_ln58_fu_592_p2     |         -|   0|  0|  17|          13|          13|
    |tmp632_fu_798_p2       |         -|   0|  0|  17|          10|          10|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 763|         534|         554|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+-------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_ready     |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8>|  return value|
|ap_return_0  |  out|   11|  ap_ctrl_hs|  dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8>|  return value|
|ap_return_1  |  out|   11|  ap_ctrl_hs|  dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8>|  return value|
|ap_return_2  |  out|   11|  ap_ctrl_hs|  dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8>|  return value|
|ap_return_3  |  out|   11|  ap_ctrl_hs|  dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8>|  return value|
|data_0_val   |   in|    9|     ap_none|                                                                   data_0_val|        scalar|
|data_1_val   |   in|    7|     ap_none|                                                                   data_1_val|        scalar|
|data_6_val   |   in|    7|     ap_none|                                                                   data_6_val|        scalar|
|data_7_val   |   in|    7|     ap_none|                                                                   data_7_val|        scalar|
|data_22_val  |   in|    8|     ap_none|                                                                  data_22_val|        scalar|
|data_49_val  |   in|   10|     ap_none|                                                                  data_49_val|        scalar|
|data_55_val  |   in|    7|     ap_none|                                                                  data_55_val|        scalar|
|data_59_val  |   in|    9|     ap_none|                                                                  data_59_val|        scalar|
|data_63_val  |   in|    8|     ap_none|                                                                  data_63_val|        scalar|
+-------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

