all zFpgaTiming done...
2 FPGA(s):
    U0_M0_F0 / U0/M0/F00
    U0_M0_F1 / U0/M0/F01
