###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Tue Apr 13 12:22:19 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.123
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.025
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[4] v |                            | 0.023 |        |   0.025 |   -0.098 | 
     | sb_wide                          | in_3_1[4] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.027 |   -0.096 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.023 |  0.001 |   0.027 |   -0.096 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 | I2_4 v -> ZN_4 ^    | nem_ohmux_invd1_4i_8b      | 0.052 |  0.027 |   0.054 |   -0.069 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.052 |  0.000 |   0.054 |   -0.069 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 | I0_4 ^ -> ZN_4 v    | nem_ohmux_invd1_2i_8b      | 0.024 |  0.020 |   0.074 |   -0.049 | 
     | sb_wide                          | out_0_1[4] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.064 |   -0.059 | 
     | FE_OFC379_out_BUS16_S0_T1_4      |                     | BUFFD5BWP40                | 0.027 | -0.010 |   0.064 |   -0.059 | 
     | FE_OFC379_out_BUS16_S0_T1_4      | I v -> Z v          | BUFFD5BWP40                | 0.058 |  0.043 |   0.107 |   -0.016 | 
     |                                  |                     | pe_tile_new_unq1           | 0.067 |  0.016 |   0.123 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.124
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[15] v |                            | 0.025 |        |   0.026 |   -0.097 | 
     | sb_wide                           | in_3_1[15] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.028 |   -0.095 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.025 |  0.002 |   0.028 |   -0.095 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 | I2_7 v -> ZN_7 ^     | nem_ohmux_invd1_4i_8b      | 0.069 |  0.026 |   0.055 |   -0.069 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15 |                      | nem_ohmux_invd1_2i_8b      | 0.069 |  0.000 |   0.055 |   -0.069 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd1_2i_8b      | 0.026 |  0.021 |   0.075 |   -0.048 | 
     | sb_wide                           | out_2_1[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.066 |   -0.057 | 
     | FE_OFC99_out_BUS16_S2_T1_15       |                      | BUFFD5BWP40                | 0.029 | -0.009 |   0.066 |   -0.057 | 
     | FE_OFC99_out_BUS16_S2_T1_15       | I v -> Z v           | BUFFD5BWP40                | 0.053 |  0.053 |   0.120 |   -0.004 | 
     |                                   |                      | pe_tile_new_unq1           | 0.054 |  0.004 |   0.124 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.125
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T2[13] v |                            | 0.026 |        |   0.027 |   -0.098 | 
     | sb_wide                           | in_3_2[13] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.028 |   -0.097 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.027 |  0.001 |   0.028 |   -0.097 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15 | I2_5 v -> ZN_5 ^     | nem_ohmux_invd1_4i_8b      | 0.079 |  0.031 |   0.059 |   -0.066 | 
     | sb_wide/sb_unq1_mux_gate_0_2_8_15 |                      | nem_ohmux_invd1_2i_8b      | 0.079 |  0.000 |   0.059 |   -0.066 | 
     | sb_wide/sb_unq1_mux_gate_0_2_8_15 | I0_5 ^ -> ZN_5 v     | nem_ohmux_invd1_2i_8b      | 0.021 |  0.022 |   0.081 |   -0.044 | 
     | sb_wide                           | out_0_2[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.072 |   -0.053 | 
     | FE_OFC173_out_BUS16_S0_T2_13      |                      | BUFFD6BWP40                | 0.023 | -0.009 |   0.072 |   -0.053 | 
     | FE_OFC173_out_BUS16_S0_T2_13      | I v -> Z v           | BUFFD6BWP40                | 0.044 |  0.042 |   0.114 |   -0.012 | 
     |                                   |                      | pe_tile_new_unq1           | 0.050 |  0.012 |   0.125 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.126
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T4[5] v |                            | 0.026 |        |   0.027 |   -0.099 | 
     | sb_wide                          | in_0_4[5] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.029 |   -0.097 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.027 |  0.002 |   0.029 |   -0.097 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7 | I0_5 v -> ZN_5 ^    | nem_ohmux_invd1_4i_8b      | 0.057 |  0.029 |   0.057 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.057 |  0.000 |   0.057 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7 | I0_5 ^ -> ZN_5 v    | nem_ohmux_invd1_2i_8b      | 0.026 |  0.025 |   0.082 |   -0.044 | 
     | sb_wide                          | out_1_4[5] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.072 |   -0.053 | 
     | FE_OFC239_out_BUS16_S1_T4_5      |                     | BUFFD6BWP40                | 0.029 | -0.010 |   0.072 |   -0.053 | 
     | FE_OFC239_out_BUS16_S1_T4_5      | I v -> Z v          | BUFFD6BWP40                | 0.043 |  0.046 |   0.118 |   -0.008 | 
     |                                  |                     | pe_tile_new_unq1           | 0.046 |  0.008 |   0.126 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.127
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[3] v |                            | 0.023 |        |   0.026 |   -0.101 | 
     | sb_wide                          | in_3_1[3] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.027 |   -0.100 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.024 |  0.001 |   0.027 |   -0.100 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 | I2_3 v -> ZN_3 ^    | nem_ohmux_invd1_4i_8b      | 0.057 |  0.030 |   0.057 |   -0.070 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.057 |  0.000 |   0.057 |   -0.070 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd1_2i_8b      | 0.023 |  0.024 |   0.081 |   -0.046 | 
     | sb_wide                          | out_0_1[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.071 |   -0.056 | 
     | FE_OFC382_out_BUS16_S0_T1_3      |                     | BUFFD5BWP40                | 0.025 | -0.010 |   0.071 |   -0.056 | 
     | FE_OFC382_out_BUS16_S0_T1_3      | I v -> Z v          | BUFFD5BWP40                | 0.055 |  0.043 |   0.113 |   -0.014 | 
     |                                  |                     | pe_tile_new_unq1           | 0.062 |  0.014 |   0.127 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.128
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T4[15] v |                            | 0.028 |        |   0.027 |   -0.100 | 
     | sb_wide                           | in_3_4[15] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.031 |   -0.097 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.029 |  0.003 |   0.031 |   -0.097 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 | I2_7 v -> ZN_7 ^     | nem_ohmux_invd1_4i_8b      | 0.074 |  0.029 |   0.060 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15 |                      | nem_ohmux_invd1_2i_8b      | 0.074 |  0.000 |   0.060 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd1_2i_8b      | 0.030 |  0.024 |   0.083 |   -0.044 | 
     | sb_wide                           | out_0_4[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.074 |   -0.053 | 
     | FE_OFC101_out_BUS16_S0_T4_15      |                      | BUFFD5BWP40                | 0.033 | -0.009 |   0.074 |   -0.053 | 
     | FE_OFC101_out_BUS16_S0_T4_15      | I v -> Z v           | BUFFD5BWP40                | 0.045 |  0.049 |   0.123 |   -0.004 | 
     |                                   |                      | pe_tile_new_unq1           | 0.046 |  0.004 |   0.128 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.128
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.029
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T4[13] v |                            | 0.031 |        |   0.029 |   -0.099 | 
     | sb_wide                           | in_3_4[13] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.032 |   -0.096 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.032 |  0.003 |   0.032 |   -0.096 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 | I2_5 v -> ZN_5 ^     | nem_ohmux_invd1_4i_8b      | 0.069 |  0.030 |   0.062 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15 |                      | nem_ohmux_invd1_2i_8b      | 0.069 |  0.000 |   0.062 |   -0.066 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15 | I0_5 ^ -> ZN_5 v     | nem_ohmux_invd1_2i_8b      | 0.019 |  0.024 |   0.086 |   -0.042 | 
     | sb_wide                           | out_0_4[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.077 |   -0.051 | 
     | FE_OFC136_out_BUS16_S0_T4_13      |                      | CKBD4BWP40                 | 0.021 | -0.009 |   0.077 |   -0.051 | 
     | FE_OFC136_out_BUS16_S0_T4_13      | I v -> Z v           | CKBD4BWP40                 | 0.052 |  0.048 |   0.125 |   -0.003 | 
     |                                   |                      | pe_tile_new_unq1           | 0.053 |  0.003 |   0.128 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.129
  Slack Time                    0.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T4[2] v |                            | 0.026 |        |   0.027 |   -0.103 | 
     | sb_wide                          | in_0_4[2] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.027 |   -0.102 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.026 |  0.001 |   0.027 |   -0.102 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7 | I0_2 v -> ZN_2 ^    | nem_ohmux_invd1_4i_8b      | 0.061 |  0.031 |   0.058 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.061 |  0.000 |   0.058 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7 | I0_2 ^ -> ZN_2 v    | nem_ohmux_invd1_2i_8b      | 0.023 |  0.024 |   0.082 |   -0.047 | 
     | sb_wide                          | out_1_4[2] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.072 |   -0.057 | 
     | FE_OFC247_out_BUS16_S1_T4_2      |                     | BUFFD6BWP40                | 0.025 | -0.010 |   0.072 |   -0.057 | 
     | FE_OFC247_out_BUS16_S1_T4_2      | I v -> Z v          | BUFFD6BWP40                | 0.053 |  0.050 |   0.122 |   -0.007 | 
     |                                  |                     | pe_tile_new_unq1           | 0.055 |  0.007 |   0.129 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.129
  Slack Time                    0.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.025
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[1] v |                            | 0.023 |        |   0.025 |   -0.105 | 
     | sb_wide                          | in_3_1[1] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.027 |   -0.102 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.023 |  0.002 |   0.027 |   -0.102 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd1_4i_8b      | 0.057 |  0.027 |   0.055 |   -0.075 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.057 |  0.000 |   0.055 |   -0.075 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd1_2i_8b      | 0.027 |  0.026 |   0.081 |   -0.049 | 
     | sb_wide                          | out_0_1[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.071 |   -0.059 | 
     | FE_OFC374_out_BUS16_S0_T1_1      |                     | BUFFD5BWP40                | 0.030 | -0.010 |   0.071 |   -0.059 | 
     | FE_OFC374_out_BUS16_S0_T1_1      | I v -> Z v          | BUFFD5BWP40                | 0.057 |  0.044 |   0.115 |   -0.015 | 
     |                                  |                     | pe_tile_new_unq1           | 0.064 |  0.015 |   0.129 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.130
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T2[13] v |                            | 0.026 |        |   0.027 |   -0.103 | 
     | sb_wide                           | in_3_2[13] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.029 |   -0.101 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.027 |  0.002 |   0.029 |   -0.101 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15 | I2_5 v -> ZN_5 ^     | nem_ohmux_invd1_4i_8b      | 0.058 |  0.033 |   0.061 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_1_2_8_15 |                      | nem_ohmux_invd1_2i_8b      | 0.058 |  0.000 |   0.061 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_1_2_8_15 | I0_5 ^ -> ZN_5 v     | nem_ohmux_invd1_2i_8b      | 0.022 |  0.022 |   0.083 |   -0.046 | 
     | sb_wide                           | out_1_2[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.074 |   -0.056 | 
     | FE_OFC157_out_BUS16_S1_T2_13      |                      | CKBD5BWP40                 | 0.025 | -0.009 |   0.074 |   -0.056 | 
     | FE_OFC157_out_BUS16_S1_T2_13      | I v -> Z v           | CKBD5BWP40                 | 0.053 |  0.048 |   0.122 |   -0.007 | 
     |                                   |                      | pe_tile_new_unq1           | 0.056 |  0.007 |   0.130 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.130
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[7] v |                            | 0.026 |        |   0.027 |   -0.103 | 
     | sb_wide                          | in_3_0[7] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.030 |   -0.100 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.026 |  0.003 |   0.030 |   -0.100 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 | I2_7 v -> ZN_7 ^    | nem_ohmux_invd1_4i_8b      | 0.035 |  0.025 |   0.056 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.035 |  0.000 |   0.056 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 | I0_7 ^ -> ZN_7 v    | nem_ohmux_invd1_2i_8b      | 0.035 |  0.025 |   0.080 |   -0.050 | 
     | sb_wide                          | out_0_0[7] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.070 |   -0.060 | 
     | FE_OFC394_out_BUS16_S0_T0_7      |                     | CKBD4BWP40                 | 0.039 | -0.010 |   0.070 |   -0.060 | 
     | FE_OFC394_out_BUS16_S0_T0_7      | I v -> Z v          | CKBD4BWP40                 | 0.058 |  0.053 |   0.123 |   -0.007 | 
     |                                  |                     | pe_tile_new_unq1           | 0.060 |  0.007 |   0.130 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.130
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.031
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T0[5] v |                            | 0.035 |        |   0.031 |   -0.099 | 
     | sb_wide                          | in_0_0[5] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.033 |   -0.097 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.036 |  0.002 |   0.033 |   -0.097 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_5 v -> ZN_5 ^    | nem_ohmux_invd1_4i_8b      | 0.040 |  0.029 |   0.062 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.040 |  0.000 |   0.062 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_5 ^ -> ZN_5 v    | nem_ohmux_invd1_2i_8b      | 0.027 |  0.021 |   0.083 |   -0.047 | 
     | sb_wide                          | out_3_0[5] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.073 |   -0.057 | 
     | FE_OFC328_out_BUS16_S3_T0_5      |                     | CKBD4BWP40                 | 0.030 | -0.010 |   0.073 |   -0.057 | 
     | FE_OFC328_out_BUS16_S3_T0_5      | I v -> Z v          | CKBD4BWP40                 | 0.057 |  0.051 |   0.124 |   -0.006 | 
     |                                  |                     | pe_tile_new_unq1           | 0.058 |  0.006 |   0.130 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.130
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T4[1] v |                            | 0.027 |        |   0.027 |   -0.103 | 
     | sb_wide                          | in_0_4[1] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.027 |   -0.103 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.028 |  0.000 |   0.027 |   -0.103 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7 | I0_1 v -> ZN_1 ^    | nem_ohmux_invd1_4i_8b      | 0.060 |  0.029 |   0.056 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.060 |  0.000 |   0.056 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd1_2i_8b      | 0.034 |  0.028 |   0.084 |   -0.046 | 
     | sb_wide                          | out_1_4[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.075 |   -0.056 | 
     | FE_OFC248_out_BUS16_S1_T4_1      |                     | BUFFD6BWP40                | 0.038 | -0.010 |   0.075 |   -0.056 | 
     | FE_OFC248_out_BUS16_S1_T4_1      | I v -> Z v          | BUFFD6BWP40                | 0.043 |  0.049 |   0.123 |   -0.007 | 
     |                                  |                     | pe_tile_new_unq1           | 0.045 |  0.007 |   0.130 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.130
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T4[4] v |                            | 0.026 |        |   0.027 |   -0.103 | 
     | sb_wide                          | in_0_4[4] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.028 |   -0.103 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.027 |  0.001 |   0.028 |   -0.103 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7 | I0_4 v -> ZN_4 ^    | nem_ohmux_invd1_4i_8b      | 0.054 |  0.027 |   0.055 |   -0.076 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.054 |  0.000 |   0.055 |   -0.076 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7 | I0_4 ^ -> ZN_4 v    | nem_ohmux_invd1_2i_8b      | 0.036 |  0.032 |   0.087 |   -0.044 | 
     | sb_wide                          | out_1_4[4] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.076 |   -0.054 | 
     | FE_OFC150_out_BUS16_S1_T4_4      |                     | BUFFD6BWP40                | 0.039 | -0.011 |   0.076 |   -0.054 | 
     | FE_OFC150_out_BUS16_S1_T4_4      | I v -> Z v          | BUFFD6BWP40                | 0.041 |  0.050 |   0.125 |   -0.005 | 
     |                                  |                     | pe_tile_new_unq1           | 0.042 |  0.005 |   0.130 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.130
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[6] v |                            | 0.024 |        |   0.026 |   -0.105 | 
     | sb_wide                          | in_3_1[6] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.027 |   -0.104 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.024 |  0.001 |   0.027 |   -0.104 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 | I2_6 v -> ZN_6 ^    | nem_ohmux_invd1_4i_8b      | 0.060 |  0.033 |   0.059 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.060 |  0.000 |   0.059 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd1_2i_8b      | 0.032 |  0.023 |   0.082 |   -0.048 | 
     | sb_wide                          | out_0_1[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.072 |   -0.058 | 
     | FE_OFC385_out_BUS16_S0_T1_6      |                     | BUFFD6BWP40                | 0.036 | -0.010 |   0.072 |   -0.058 | 
     | FE_OFC385_out_BUS16_S0_T1_6      | I v -> Z v          | BUFFD6BWP40                | 0.047 |  0.045 |   0.117 |   -0.013 | 
     |                                  |                     | pe_tile_new_unq1           | 0.055 |  0.013 |   0.130 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.131
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.029
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[8] v |                            | 0.031 |        |   0.028 |   -0.102 | 
     | sb_wide                           | in_3_1[8] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.029 |   -0.102 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 |                     | nem_ohmux_invd1_4i_8b      | 0.032 |  0.000 |   0.029 |   -0.102 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 | I2_0 v -> ZN_0 ^    | nem_ohmux_invd1_4i_8b      | 0.050 |  0.031 |   0.060 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 |                     | nem_ohmux_invd1_2i_8b      | 0.050 |  0.000 |   0.060 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd1_2i_8b      | 0.029 |  0.022 |   0.082 |   -0.048 | 
     | sb_wide                           | out_0_1[8] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.072 |   -0.058 | 
     | FE_OFC371_out_BUS16_S0_T1_8       |                     | BUFFD6BWP40                | 0.032 | -0.010 |   0.072 |   -0.058 | 
     | FE_OFC371_out_BUS16_S0_T1_8       | I v -> Z v          | BUFFD6BWP40                | 0.047 |  0.041 |   0.113 |   -0.017 | 
     |                                   |                     | pe_tile_new_unq1           | 0.061 |  0.017 |   0.131 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.131
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T4[7] v |                            | 0.027 |        |   0.027 |   -0.104 | 
     | sb_wide                          | in_3_4[7] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.028 |   -0.104 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.028 |  0.001 |   0.028 |   -0.104 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7 | I2_7 v -> ZN_7 ^    | nem_ohmux_invd1_4i_8b      | 0.054 |  0.032 |   0.060 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.054 |  0.000 |   0.060 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7 | I0_7 ^ -> ZN_7 v    | nem_ohmux_invd1_2i_8b      | 0.028 |  0.025 |   0.086 |   -0.046 | 
     | sb_wide                          | out_1_4[7] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.076 |   -0.056 | 
     | FE_OFC240_out_BUS16_S1_T4_7      |                     | BUFFD5BWP40                | 0.030 | -0.010 |   0.076 |   -0.056 | 
     | FE_OFC240_out_BUS16_S1_T4_7      | I v -> Z v          | BUFFD5BWP40                | 0.050 |  0.047 |   0.123 |   -0.008 | 
     |                                  |                     | pe_tile_new_unq1           | 0.053 |  0.008 |   0.131 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.131
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[11] v |                            | 0.027 |        |   0.027 |   -0.105 | 
     | sb_wide                           | in_3_1[11] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.030 |   -0.102 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.028 |  0.003 |   0.030 |   -0.102 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 | I2_3 v -> ZN_3 ^     | nem_ohmux_invd1_4i_8b      | 0.039 |  0.027 |   0.056 |   -0.075 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 |                      | nem_ohmux_invd1_2i_8b      | 0.039 |  0.000 |   0.056 |   -0.075 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 | I0_3 ^ -> ZN_3 v     | nem_ohmux_invd1_2i_8b      | 0.042 |  0.027 |   0.083 |   -0.048 | 
     | sb_wide                           | out_0_1[11] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.072 |   -0.059 | 
     | FE_OFC375_out_BUS16_S0_T1_11      |                      | BUFFD6BWP40                | 0.046 | -0.011 |   0.072 |   -0.059 | 
     | FE_OFC375_out_BUS16_S0_T1_11      | I v -> Z v           | BUFFD6BWP40                | 0.044 |  0.051 |   0.123 |   -0.009 | 
     |                                   |                      | pe_tile_new_unq1           | 0.048 |  0.009 |   0.131 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.132
  Slack Time                    0.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T4[3] v |                            | 0.025 |        |   0.026 |   -0.106 | 
     | sb_wide                          | in_0_4[3] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.029 |   -0.102 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.025 |  0.003 |   0.029 |   -0.102 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7 | I0_3 v -> ZN_3 ^    | nem_ohmux_invd1_4i_8b      | 0.055 |  0.029 |   0.058 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.055 |  0.000 |   0.058 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd1_2i_8b      | 0.034 |  0.030 |   0.088 |   -0.044 | 
     | sb_wide                          | out_1_4[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.077 |   -0.054 | 
     | FE_OFC242_out_BUS16_S1_T4_3      |                     | BUFFD6BWP40                | 0.037 | -0.010 |   0.077 |   -0.054 | 
     | FE_OFC242_out_BUS16_S1_T4_3      | I v -> Z v          | BUFFD6BWP40                | 0.041 |  0.049 |   0.126 |   -0.006 | 
     |                                  |                     | pe_tile_new_unq1           | 0.043 |  0.006 |   0.132 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.132
  Slack Time                    0.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.028
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[12] v |                            | 0.030 |        |   0.028 |   -0.104 | 
     | sb_wide                           | in_3_1[12] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.031 |   -0.101 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.030 |  0.003 |   0.031 |   -0.101 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 | I2_4 v -> ZN_4 ^     | nem_ohmux_invd1_4i_8b      | 0.061 |  0.028 |   0.059 |   -0.072 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15 |                      | nem_ohmux_invd1_2i_8b      | 0.061 |  0.000 |   0.059 |   -0.072 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd1_2i_8b      | 0.021 |  0.023 |   0.082 |   -0.049 | 
     | sb_wide                           | out_2_1[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.073 |   -0.059 | 
     | FE_OFC117_out_BUS16_S2_T1_12      |                      | CKBD4BWP40                 | 0.024 | -0.010 |   0.073 |   -0.059 | 
     | FE_OFC117_out_BUS16_S2_T1_12      | I v -> Z v           | CKBD4BWP40                 | 0.064 |  0.055 |   0.128 |   -0.004 | 
     |                                   |                      | pe_tile_new_unq1           | 0.064 |  0.004 |   0.132 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.132
  Slack Time                    0.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.029
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[6] v |                            | 0.030 |        |   0.029 |   -0.103 | 
     | sb_wide                          | in_3_0[6] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.030 |   -0.102 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.030 |  0.001 |   0.030 |   -0.102 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 | I2_6 v -> ZN_6 ^    | nem_ohmux_invd1_4i_8b      | 0.045 |  0.029 |   0.059 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.045 |  0.000 |   0.059 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd1_2i_8b      | 0.034 |  0.024 |   0.083 |   -0.049 | 
     | sb_wide                          | out_0_0[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.072 |   -0.059 | 
     | FE_OFC397_out_BUS16_S0_T0_6      |                     | CKBD4BWP40                 | 0.038 | -0.011 |   0.072 |   -0.059 | 
     | FE_OFC397_out_BUS16_S0_T0_6      | I v -> Z v          | CKBD4BWP40                 | 0.058 |  0.052 |   0.124 |   -0.007 | 
     |                                  |                     | pe_tile_new_unq1           | 0.059 |  0.007 |   0.132 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.132
  Slack Time                    0.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T4[0] v |                            | 0.027 |        |   0.027 |   -0.105 | 
     | sb_wide                          | in_3_4[0] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.029 |   -0.103 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.028 |  0.002 |   0.029 |   -0.103 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 | I2_0 v -> ZN_0 ^    | nem_ohmux_invd1_4i_8b      | 0.069 |  0.029 |   0.058 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.069 |  0.000 |   0.058 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd1_2i_8b      | 0.030 |  0.030 |   0.088 |   -0.044 | 
     | sb_wide                          | out_0_4[0] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.078 |   -0.054 | 
     | FE_OFC327_out_BUS16_S0_T4_0      |                     | CKBD4BWP40                 | 0.033 | -0.010 |   0.078 |   -0.054 | 
     | FE_OFC327_out_BUS16_S0_T4_0      | I v -> Z v          | CKBD4BWP40                 | 0.051 |  0.052 |   0.130 |   -0.002 | 
     |                                  |                     | pe_tile_new_unq1           | 0.051 |  0.002 |   0.132 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.132
  Slack Time                    0.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T4[0] v |                            | 0.026 |        |   0.027 |   -0.106 | 
     | sb_wide                          | in_0_4[0] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.027 |   -0.105 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.027 |  0.000 |   0.027 |   -0.105 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7 | I0_0 v -> ZN_0 ^    | nem_ohmux_invd1_4i_8b      | 0.062 |  0.027 |   0.054 |   -0.078 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.062 |  0.000 |   0.054 |   -0.078 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd1_2i_8b      | 0.038 |  0.034 |   0.088 |   -0.044 | 
     | sb_wide                          | out_1_4[0] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.078 |   -0.055 | 
     | FE_OFC259_out_BUS16_S1_T4_0      |                     | BUFFD6BWP40                | 0.042 | -0.011 |   0.078 |   -0.055 | 
     | FE_OFC259_out_BUS16_S1_T4_0      | I v -> Z v          | BUFFD6BWP40                | 0.040 |  0.051 |   0.128 |   -0.004 | 
     |                                  |                     | pe_tile_new_unq1           | 0.041 |  0.004 |   0.132 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.133
  Slack Time                    0.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[15] v |                            | 0.024 |        |   0.026 |   -0.106 | 
     | sb_wide                           | in_3_0[15] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.026 |   -0.107 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.024 | -0.000 |   0.026 |   -0.107 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 | I2_7 v -> ZN_7 ^     | nem_ohmux_invd1_4i_8b      | 0.066 |  0.036 |   0.062 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_0_0_8_15 |                      | nem_ohmux_invd1_2i_8b      | 0.066 |  0.000 |   0.062 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_0_0_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd1_2i_8b      | 0.024 |  0.021 |   0.083 |   -0.050 | 
     | sb_wide                           | out_0_0[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.074 |   -0.059 | 
     | FE_OFC112_out_BUS16_S0_T0_15      |                      | CKBD4BWP40                 | 0.026 | -0.009 |   0.074 |   -0.059 | 
     | FE_OFC112_out_BUS16_S0_T0_15      | I v -> Z v           | CKBD4BWP40                 | 0.062 |  0.050 |   0.124 |   -0.008 | 
     |                                   |                      | pe_tile_new_unq1           | 0.064 |  0.008 |   0.133 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.133
  Slack Time                    0.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[13] v |                            | 0.026 |        |   0.027 |   -0.106 | 
     | sb_wide                           | in_3_1[13] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.029 |   -0.103 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.026 |  0.003 |   0.029 |   -0.103 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 | I2_5 v -> ZN_5 ^     | nem_ohmux_invd1_4i_8b      | 0.051 |  0.029 |   0.058 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 |                      | nem_ohmux_invd1_2i_8b      | 0.051 |  0.000 |   0.058 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 | I0_5 ^ -> ZN_5 v     | nem_ohmux_invd1_2i_8b      | 0.035 |  0.033 |   0.091 |   -0.042 | 
     | sb_wide                           | out_0_1[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.080 |   -0.052 | 
     | FE_OFC377_out_BUS16_S0_T1_13      |                      | BUFFD10BWP40               | 0.039 | -0.011 |   0.080 |   -0.052 | 
     | FE_OFC377_out_BUS16_S0_T1_13      | I v -> Z v           | BUFFD10BWP40               | 0.027 |  0.035 |   0.115 |   -0.017 | 
     |                                   |                      | pe_tile_new_unq1           | 0.048 |  0.017 |   0.133 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.133
  Slack Time                    0.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[14] v |                            | 0.026 |        |   0.027 |   -0.106 | 
     | sb_wide                           | in_3_1[14] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.029 |   -0.104 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.027 |  0.002 |   0.029 |   -0.104 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 | I2_6 v -> ZN_6 ^     | nem_ohmux_invd1_4i_8b      | 0.059 |  0.030 |   0.059 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15 |                      | nem_ohmux_invd1_2i_8b      | 0.059 |  0.000 |   0.059 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15 | I0_6 ^ -> ZN_6 v     | nem_ohmux_invd1_2i_8b      | 0.030 |  0.027 |   0.086 |   -0.047 | 
     | sb_wide                           | out_2_1[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.077 |   -0.056 | 
     | FE_OFC108_out_BUS16_S2_T1_14      |                      | BUFFD6BWP40                | 0.034 | -0.009 |   0.077 |   -0.056 | 
     | FE_OFC108_out_BUS16_S2_T1_14      | I v -> Z v           | BUFFD6BWP40                | 0.045 |  0.052 |   0.128 |   -0.004 | 
     |                                   |                      | pe_tile_new_unq1           | 0.046 |  0.004 |   0.133 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.133
  Slack Time                    0.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[2] v |                            | 0.026 |        |   0.026 |   -0.106 | 
     | sb_wide                          | in_3_1[2] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.029 |   -0.104 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.027 |  0.003 |   0.029 |   -0.104 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 | I2_2 v -> ZN_2 ^    | nem_ohmux_invd1_4i_8b      | 0.063 |  0.034 |   0.063 |   -0.070 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.063 |  0.000 |   0.063 |   -0.070 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7 | I0_2 ^ -> ZN_2 v    | nem_ohmux_invd1_2i_8b      | 0.025 |  0.021 |   0.084 |   -0.049 | 
     | sb_wide                          | out_2_1[2] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.075 |   -0.058 | 
     | FE_OFC294_out_BUS16_S2_T1_2      |                     | BUFFD5BWP40                | 0.028 | -0.009 |   0.075 |   -0.058 | 
     | FE_OFC294_out_BUS16_S2_T1_2      | I v -> Z v          | BUFFD5BWP40                | 0.056 |  0.054 |   0.129 |   -0.004 | 
     |                                  |                     | pe_tile_new_unq1           | 0.056 |  0.004 |   0.133 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.133
  Slack Time                    0.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[6] v |                            | 0.024 |        |   0.026 |   -0.107 | 
     | sb_wide                          | in_3_1[6] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.027 |   -0.106 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.024 |  0.001 |   0.027 |   -0.106 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 | I2_6 v -> ZN_6 ^    | nem_ohmux_invd1_4i_8b      | 0.071 |  0.032 |   0.059 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.071 |  0.001 |   0.060 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd1_2i_8b      | 0.030 |  0.022 |   0.082 |   -0.051 | 
     | sb_wide                          | out_2_1[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.073 |   -0.060 | 
     | FE_OCPC52_out_BUS16_S2_T1_6      |                     | BUFFD5BWP40                | 0.034 | -0.009 |   0.073 |   -0.060 | 
     | FE_OCPC52_out_BUS16_S2_T1_6      | I v -> Z v          | BUFFD5BWP40                | 0.055 |  0.055 |   0.128 |   -0.004 | 
     |                                  |                     | pe_tile_new_unq1           | 0.056 |  0.004 |   0.133 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.133
  Slack Time                    0.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.025
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[0] v |                            | 0.023 |        |   0.025 |   -0.108 | 
     | sb_wide                          | in_3_1[0] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.027 |   -0.106 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.023 |  0.001 |   0.027 |   -0.106 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 | I2_0 v -> ZN_0 ^    | nem_ohmux_invd1_4i_8b      | 0.052 |  0.030 |   0.056 |   -0.077 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.052 |  0.000 |   0.056 |   -0.077 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd1_2i_8b      | 0.041 |  0.028 |   0.085 |   -0.048 | 
     | sb_wide                          | out_0_1[0] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.074 |   -0.059 | 
     | FE_OFC372_out_BUS16_S0_T1_0      |                     | BUFFD6BWP40                | 0.045 | -0.011 |   0.074 |   -0.059 | 
     | FE_OFC372_out_BUS16_S0_T1_0      | I v -> Z v          | BUFFD6BWP40                | 0.045 |  0.048 |   0.122 |   -0.011 | 
     |                                  |                     | pe_tile_new_unq1           | 0.051 |  0.011 |   0.133 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.133
  Slack Time                    0.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T4[1] v |                            | 0.026 |        |   0.027 |   -0.106 | 
     | sb_wide                          | in_3_4[1] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.028 |   -0.106 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.027 |  0.001 |   0.028 |   -0.106 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd1_4i_8b      | 0.064 |  0.033 |   0.061 |   -0.072 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.064 |  0.000 |   0.061 |   -0.072 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd1_2i_8b      | 0.031 |  0.028 |   0.089 |   -0.044 | 
     | sb_wide                          | out_0_4[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.079 |   -0.054 | 
     | FE_OFC331_out_BUS16_S0_T4_1      |                     | CKBD4BWP40                 | 0.035 | -0.010 |   0.079 |   -0.054 | 
     | FE_OFC331_out_BUS16_S0_T4_1      | I v -> Z v          | CKBD4BWP40                 | 0.051 |  0.052 |   0.131 |   -0.002 | 
     |                                  |                     | pe_tile_new_unq1           | 0.052 |  0.002 |   0.133 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.134
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T2[12] v |                            | 0.026 |        |   0.026 |   -0.107 | 
     | sb_wide                           | in_3_2[12] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.029 |   -0.104 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.027 |  0.003 |   0.029 |   -0.104 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15 | I2_4 v -> ZN_4 ^     | nem_ohmux_invd1_4i_8b      | 0.058 |  0.027 |   0.057 |   -0.077 | 
     | sb_wide/sb_unq1_mux_gate_1_2_8_15 |                      | nem_ohmux_invd1_2i_8b      | 0.058 |  0.000 |   0.057 |   -0.077 | 
     | sb_wide/sb_unq1_mux_gate_1_2_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd1_2i_8b      | 0.029 |  0.027 |   0.084 |   -0.050 | 
     | sb_wide                           | out_1_2[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.074 |   -0.060 | 
     | FE_OFC307_out_BUS16_S1_T2_12      |                      | CKBD4BWP40                 | 0.033 | -0.010 |   0.074 |   -0.060 | 
     | FE_OFC307_out_BUS16_S1_T2_12      | I v -> Z v           | CKBD4BWP40                 | 0.061 |  0.055 |   0.128 |   -0.006 | 
     |                                   |                      | pe_tile_new_unq1           | 0.062 |  0.006 |   0.134 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.134
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.030
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T0[2] v |                            | 0.034 |        |   0.030 |   -0.104 | 
     | sb_wide                          | in_0_0[2] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.032 |   -0.102 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.035 |  0.002 |   0.032 |   -0.102 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_2 v -> ZN_2 ^    | nem_ohmux_invd1_4i_8b      | 0.048 |  0.034 |   0.066 |   -0.069 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.048 |  0.000 |   0.066 |   -0.069 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_2 ^ -> ZN_2 v    | nem_ohmux_invd1_2i_8b      | 0.026 |  0.021 |   0.087 |   -0.047 | 
     | sb_wide                          | out_3_0[2] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.077 |   -0.057 | 
     | FE_OFC320_out_BUS16_S3_T0_2      |                     | CKBD4BWP40                 | 0.030 | -0.009 |   0.077 |   -0.057 | 
     | FE_OFC320_out_BUS16_S3_T0_2      | I v -> Z v          | CKBD4BWP40                 | 0.057 |  0.050 |   0.128 |   -0.007 | 
     |                                  |                     | pe_tile_new_unq1           | 0.059 |  0.007 |   0.134 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.135
  Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.025
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[5] v |                            | 0.023 |        |   0.025 |   -0.110 | 
     | sb_wide                          | in_3_1[5] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.026 |   -0.109 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.023 |  0.001 |   0.026 |   -0.109 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 | I2_5 v -> ZN_5 ^    | nem_ohmux_invd1_4i_8b      | 0.060 |  0.033 |   0.059 |   -0.076 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.060 |  0.000 |   0.059 |   -0.076 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 | I0_5 ^ -> ZN_5 v    | nem_ohmux_invd1_2i_8b      | 0.031 |  0.028 |   0.087 |   -0.048 | 
     | sb_wide                          | out_0_1[5] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.076 |   -0.058 | 
     | FE_OFC384_out_BUS16_S0_T1_5      |                     | BUFFD6BWP40                | 0.034 | -0.010 |   0.076 |   -0.058 | 
     | FE_OFC384_out_BUS16_S0_T1_5      | I v -> Z v          | BUFFD6BWP40                | 0.047 |  0.045 |   0.122 |   -0.013 | 
     |                                  |                     | pe_tile_new_unq1           | 0.054 |  0.013 |   0.135 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.135
  Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[4] v |                            | 0.027 |        |   0.027 |   -0.108 | 
     | sb_wide                          | in_3_0[4] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.031 |   -0.104 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.028 |  0.004 |   0.031 |   -0.104 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 | I2_4 v -> ZN_4 ^    | nem_ohmux_invd1_4i_8b      | 0.043 |  0.025 |   0.056 |   -0.079 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.043 |  0.000 |   0.056 |   -0.079 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 | I0_4 ^ -> ZN_4 v    | nem_ohmux_invd1_2i_8b      | 0.037 |  0.030 |   0.086 |   -0.049 | 
     | sb_wide                          | out_0_0[4] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.075 |   -0.060 | 
     | FE_OFC389_out_BUS16_S0_T0_4      |                     | CKBD4BWP40                 | 0.042 | -0.011 |   0.075 |   -0.060 | 
     | FE_OFC389_out_BUS16_S0_T0_4      | I v -> Z v          | CKBD4BWP40                 | 0.056 |  0.054 |   0.129 |   -0.006 | 
     |                                  |                     | pe_tile_new_unq1           | 0.058 |  0.006 |   0.135 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.135
  Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.025
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[11] v |                            | 0.022 |        |   0.025 |   -0.110 | 
     | sb_wide                           | in_3_0[11] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.026 |   -0.109 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.023 |  0.000 |   0.026 |   -0.109 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 | I2_3 v -> ZN_3 ^     | nem_ohmux_invd1_4i_8b      | 0.057 |  0.030 |   0.055 |   -0.080 | 
     | sb_wide/sb_unq1_mux_gate_0_0_8_15 |                      | nem_ohmux_invd1_2i_8b      | 0.057 |  0.000 |   0.055 |   -0.080 | 
     | sb_wide/sb_unq1_mux_gate_0_0_8_15 | I0_3 ^ -> ZN_3 v     | nem_ohmux_invd1_2i_8b      | 0.051 |  0.029 |   0.084 |   -0.051 | 
     | sb_wide                           | out_0_0[11] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.073 |   -0.062 | 
     | FE_OFC408_out_BUS16_S0_T0_11      |                      | CKBD4BWP40                 | 0.056 | -0.011 |   0.073 |   -0.062 | 
     | FE_OFC408_out_BUS16_S0_T0_11      | I v -> Z v           | CKBD4BWP40                 | 0.054 |  0.057 |   0.131 |   -0.005 | 
     |                                   |                      | pe_tile_new_unq1           | 0.055 |  0.005 |   0.135 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T3[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.135
  Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.029
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T3[2] v |                            | 0.031 |        |   0.028 |   -0.107 | 
     | sb_wide                          | in_3_3[2] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.031 |   -0.104 | 
     | sb_wide/sb_unq1_side_sel_1_3_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.032 |  0.003 |   0.031 |   -0.104 | 
     | sb_wide/sb_unq1_side_sel_1_3_0_7 | I2_2 v -> ZN_2 ^    | nem_ohmux_invd1_4i_8b      | 0.050 |  0.028 |   0.059 |   -0.076 | 
     | sb_wide/sb_unq1_mux_gate_1_3_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.050 |  0.000 |   0.059 |   -0.076 | 
     | sb_wide/sb_unq1_mux_gate_1_3_0_7 | I0_2 ^ -> ZN_2 v    | nem_ohmux_invd1_2i_8b      | 0.030 |  0.022 |   0.082 |   -0.054 | 
     | sb_wide                          | out_1_3[2] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.072 |   -0.064 | 
     | FE_OFC153_out_BUS16_S1_T3_2      |                     | BUFFD5BWP40                | 0.033 | -0.010 |   0.072 |   -0.064 | 
     | FE_OFC153_out_BUS16_S1_T3_2      | I v -> Z v          | BUFFD5BWP40                | 0.060 |  0.056 |   0.128 |   -0.007 | 
     |                                  |                     | pe_tile_new_unq1           | 0.062 |  0.007 |   0.135 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.135
  Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[14] v |                            | 0.026 |        |   0.027 |   -0.108 | 
     | sb_wide                           | in_3_1[14] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.029 |   -0.107 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.027 |  0.002 |   0.029 |   -0.107 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 | I2_6 v -> ZN_6 ^     | nem_ohmux_invd1_4i_8b      | 0.049 |  0.026 |   0.054 |   -0.081 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 |                      | nem_ohmux_invd1_2i_8b      | 0.049 |  0.000 |   0.054 |   -0.081 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 | I0_6 ^ -> ZN_6 v     | nem_ohmux_invd1_2i_8b      | 0.037 |  0.028 |   0.083 |   -0.053 | 
     | sb_wide                           | out_0_1[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.072 |   -0.063 | 
     | FE_OFC378_out_BUS16_S0_T1_14      |                      | CKBD4BWP40                 | 0.041 | -0.010 |   0.072 |   -0.063 | 
     | FE_OFC378_out_BUS16_S0_T1_14      | I v -> Z v           | CKBD4BWP40                 | 0.062 |  0.054 |   0.126 |   -0.009 | 
     |                                   |                      | pe_tile_new_unq1           | 0.065 |  0.009 |   0.135 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.135
  Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[9] v |                            | 0.025 |        |   0.027 |   -0.108 | 
     | sb_wide                           | in_3_0[9] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.029 |   -0.107 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 |                     | nem_ohmux_invd1_4i_8b      | 0.025 |  0.002 |   0.029 |   -0.107 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd1_4i_8b      | 0.059 |  0.031 |   0.060 |   -0.076 | 
     | sb_wide/sb_unq1_mux_gate_0_0_8_15 |                     | nem_ohmux_invd1_2i_8b      | 0.059 |  0.000 |   0.060 |   -0.076 | 
     | sb_wide/sb_unq1_mux_gate_0_0_8_15 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd1_2i_8b      | 0.034 |  0.028 |   0.087 |   -0.048 | 
     | sb_wide                           | out_0_0[9] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.077 |   -0.059 | 
     | FE_OFC410_out_BUS16_S0_T0_9       |                     | CKBD4BWP40                 | 0.039 | -0.011 |   0.077 |   -0.059 | 
     | FE_OFC410_out_BUS16_S0_T0_9       | I v -> Z v          | CKBD4BWP40                 | 0.056 |  0.053 |   0.130 |   -0.006 | 
     |                                   |                     | pe_tile_new_unq1           | 0.058 |  0.006 |   0.135 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.136
  Slack Time                    0.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[14] v |                            | 0.024 |        |   0.026 |   -0.109 | 
     | sb_wide                           | in_3_0[14] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.026 |   -0.109 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.024 |  0.000 |   0.026 |   -0.109 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 | I2_6 v -> ZN_6 ^     | nem_ohmux_invd1_4i_8b      | 0.063 |  0.030 |   0.056 |   -0.080 | 
     | sb_wide/sb_unq1_mux_gate_0_0_8_15 |                      | nem_ohmux_invd1_2i_8b      | 0.063 |  0.000 |   0.056 |   -0.080 | 
     | sb_wide/sb_unq1_mux_gate_0_0_8_15 | I0_6 ^ -> ZN_6 v     | nem_ohmux_invd1_2i_8b      | 0.034 |  0.031 |   0.087 |   -0.049 | 
     | sb_wide                           | out_0_0[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.076 |   -0.059 | 
     | FE_OFC161_out_BUS16_S0_T0_14      |                      | CKBD4BWP40                 | 0.038 | -0.011 |   0.076 |   -0.059 | 
     | FE_OFC161_out_BUS16_S0_T0_14      | I v -> Z v           | CKBD4BWP40                 | 0.057 |  0.053 |   0.130 |   -0.006 | 
     |                                   |                      | pe_tile_new_unq1           | 0.059 |  0.006 |   0.136 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.136
  Slack Time                    0.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[8] v |                            | 0.025 |        |   0.026 |   -0.109 | 
     | sb_wide                           | in_3_0[8] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.028 |   -0.108 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 |                     | nem_ohmux_invd1_4i_8b      | 0.025 |  0.002 |   0.028 |   -0.108 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 | I2_0 v -> ZN_0 ^    | nem_ohmux_invd1_4i_8b      | 0.058 |  0.031 |   0.059 |   -0.077 | 
     | sb_wide/sb_unq1_mux_gate_0_0_8_15 |                     | nem_ohmux_invd1_2i_8b      | 0.058 |  0.000 |   0.059 |   -0.077 | 
     | sb_wide/sb_unq1_mux_gate_0_0_8_15 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd1_2i_8b      | 0.033 |  0.029 |   0.088 |   -0.048 | 
     | sb_wide                           | out_0_0[8] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.077 |   -0.058 | 
     | FE_OFC409_out_BUS16_S0_T0_8       |                     | CKBD4BWP40                 | 0.037 | -0.011 |   0.077 |   -0.058 | 
     | FE_OFC409_out_BUS16_S0_T0_8       | I v -> Z v          | CKBD4BWP40                 | 0.056 |  0.053 |   0.130 |   -0.006 | 
     |                                   |                     | pe_tile_new_unq1           | 0.058 |  0.006 |   0.136 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.136
  Slack Time                    0.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.028
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[12] v |                            | 0.030 |        |   0.028 |   -0.108 | 
     | sb_wide                           | in_3_1[12] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.030 |   -0.106 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.030 |  0.002 |   0.030 |   -0.106 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 | I2_4 v -> ZN_4 ^     | nem_ohmux_invd1_4i_8b      | 0.043 |  0.030 |   0.060 |   -0.076 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 |                      | nem_ohmux_invd1_2i_8b      | 0.043 |  0.000 |   0.060 |   -0.076 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd1_2i_8b      | 0.038 |  0.028 |   0.088 |   -0.048 | 
     | sb_wide                           | out_0_1[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.077 |   -0.059 | 
     | FE_OFC373_out_BUS16_S0_T1_12      |                      | BUFFD6BWP40                | 0.043 | -0.011 |   0.077 |   -0.059 | 
     | FE_OFC373_out_BUS16_S0_T1_12      | I v -> Z v           | BUFFD6BWP40                | 0.044 |  0.050 |   0.127 |   -0.009 | 
     |                                   |                      | pe_tile_new_unq1           | 0.048 |  0.009 |   0.136 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.136
  Slack Time                    0.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.028
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T2[2] v |                            | 0.029 |        |   0.028 |   -0.109 | 
     | sb_wide                          | in_3_2[2] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.031 |   -0.105 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.030 |  0.004 |   0.031 |   -0.105 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 | I2_2 v -> ZN_2 ^    | nem_ohmux_invd1_4i_8b      | 0.073 |  0.024 |   0.055 |   -0.081 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.073 |  0.000 |   0.055 |   -0.081 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 | I0_2 ^ -> ZN_2 v    | nem_ohmux_invd1_2i_8b      | 0.031 |  0.033 |   0.088 |   -0.048 | 
     | sb_wide                          | out_0_2[2] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.078 |   -0.059 | 
     | FE_OFC404_out_BUS16_S0_T2_2      |                     | CKBD4BWP40                 | 0.034 | -0.010 |   0.078 |   -0.059 | 
     | FE_OFC404_out_BUS16_S0_T2_2      | I v -> Z v          | CKBD4BWP40                 | 0.058 |  0.051 |   0.129 |   -0.007 | 
     |                                  |                     | pe_tile_new_unq1           | 0.060 |  0.007 |   0.136 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.137
  Slack Time                    0.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.030
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T2[0] v |                            | 0.036 |        |   0.030 |   -0.106 | 
     | sb_wide                          | in_3_2[0] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.034 |   -0.103 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.038 |  0.004 |   0.034 |   -0.103 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 | I2_0 v -> ZN_0 ^    | nem_ohmux_invd1_4i_8b      | 0.074 |  0.037 |   0.071 |   -0.066 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.074 |  0.000 |   0.071 |   -0.066 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd1_2i_8b      | 0.026 |  0.022 |   0.092 |   -0.045 | 
     | sb_wide                          | out_0_2[0] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.083 |   -0.054 | 
     | FE_OFC406_out_BUS16_S0_T2_0      |                     | BUFFD6BWP40                | 0.029 | -0.009 |   0.083 |   -0.054 | 
     | FE_OFC406_out_BUS16_S0_T2_0      | I v -> Z v          | BUFFD6BWP40                | 0.043 |  0.045 |   0.128 |   -0.009 | 
     |                                  |                     | pe_tile_new_unq1           | 0.047 |  0.009 |   0.137 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.137
  Slack Time                    0.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.030
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T2[3] v |                            | 0.034 |        |   0.030 |   -0.107 | 
     | sb_wide                          | in_3_2[3] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.035 |   -0.102 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.036 |  0.005 |   0.035 |   -0.102 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 | I2_3 v -> ZN_3 ^    | nem_ohmux_invd1_4i_8b      | 0.072 |  0.036 |   0.071 |   -0.066 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.072 |  0.000 |   0.071 |   -0.066 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd1_2i_8b      | 0.027 |  0.020 |   0.091 |   -0.046 | 
     | sb_wide                          | out_0_2[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.082 |   -0.055 | 
     | FE_OFC407_out_BUS16_S0_T2_3      |                     | BUFFD6BWP40                | 0.030 | -0.009 |   0.082 |   -0.055 | 
     | FE_OFC407_out_BUS16_S0_T2_3      | I v -> Z v          | BUFFD6BWP40                | 0.044 |  0.045 |   0.127 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.048 |  0.010 |   0.137 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.137
  Slack Time                    0.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.025
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[1] v |                            | 0.023 |        |   0.025 |   -0.112 | 
     | sb_wide                          | in_3_1[1] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.028 |   -0.109 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.023 |  0.003 |   0.028 |   -0.109 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd1_4i_8b      | 0.059 |  0.034 |   0.062 |   -0.075 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.059 |  0.000 |   0.062 |   -0.075 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd1_2i_8b      | 0.020 |  0.025 |   0.086 |   -0.051 | 
     | sb_wide                          | out_2_1[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.077 |   -0.060 | 
     | FE_OFC285_out_BUS16_S2_T1_1      |                     | CKBD4BWP40                 | 0.022 | -0.009 |   0.077 |   -0.060 | 
     | FE_OFC285_out_BUS16_S2_T1_1      | I v -> Z v          | CKBD4BWP40                 | 0.067 |  0.056 |   0.133 |   -0.004 | 
     |                                  |                     | pe_tile_new_unq1           | 0.068 |  0.004 |   0.137 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.137
  Slack Time                    0.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.028
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T2[7] v |                            | 0.030 |        |   0.028 |   -0.109 | 
     | sb_wide                          | in_3_2[7] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.031 |   -0.106 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.031 |  0.003 |   0.031 |   -0.106 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 | I2_7 v -> ZN_7 ^    | nem_ohmux_invd1_4i_8b      | 0.082 |  0.037 |   0.068 |   -0.069 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.082 |  0.001 |   0.069 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 | I0_7 ^ -> ZN_7 v    | nem_ohmux_invd1_2i_8b      | 0.019 |  0.026 |   0.095 |   -0.042 | 
     | sb_wide                          | out_0_2[7] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.086 |   -0.052 | 
     | FE_OFC396_out_BUS16_S0_T2_7      |                     | BUFFD6BWP40                | 0.021 | -0.009 |   0.086 |   -0.052 | 
     | FE_OFC396_out_BUS16_S0_T2_7      | I v -> Z v          | BUFFD6BWP40                | 0.044 |  0.042 |   0.128 |   -0.009 | 
     |                                  |                     | pe_tile_new_unq1           | 0.048 |  0.009 |   0.137 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.138
  Slack Time                    0.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[13] v |                            | 0.026 |        |   0.027 |   -0.111 | 
     | sb_wide                           | in_3_1[13] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.030 |   -0.108 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.027 |  0.003 |   0.030 |   -0.108 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 | I2_5 v -> ZN_5 ^     | nem_ohmux_invd1_4i_8b      | 0.064 |  0.032 |   0.062 |   -0.076 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15 |                      | nem_ohmux_invd1_2i_8b      | 0.064 |  0.000 |   0.062 |   -0.076 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15 | I0_5 ^ -> ZN_5 v     | nem_ohmux_invd1_2i_8b      | 0.034 |  0.028 |   0.090 |   -0.047 | 
     | sb_wide                           | out_2_1[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.080 |   -0.057 | 
     | FE_OFC114_out_BUS16_S2_T1_13      |                      | BUFFD6BWP40                | 0.038 | -0.010 |   0.080 |   -0.057 | 
     | FE_OFC114_out_BUS16_S2_T1_13      | I v -> Z v           | BUFFD6BWP40                | 0.046 |  0.054 |   0.134 |   -0.004 | 
     |                                   |                      | pe_tile_new_unq1           | 0.046 |  0.004 |   0.138 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T2[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.138
  Slack Time                    0.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S2_T2[1] v |                            | 0.036 |        |   0.032 |   -0.106 | 
     | sb_wide                          | in_2_2[1] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.036 |   -0.102 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.038 |  0.003 |   0.036 |   -0.102 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 | I1_1 v -> ZN_1 ^    | nem_ohmux_invd1_4i_8b      | 0.069 |  0.035 |   0.070 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.069 |  0.000 |   0.070 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd1_2i_8b      | 0.027 |  0.022 |   0.092 |   -0.045 | 
     | sb_wide                          | out_0_2[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.083 |   -0.054 | 
     | FE_OFC405_out_BUS16_S0_T2_1      |                     | BUFFD6BWP40                | 0.030 | -0.009 |   0.083 |   -0.054 | 
     | FE_OFC405_out_BUS16_S0_T2_1      | I v -> Z v          | BUFFD6BWP40                | 0.044 |  0.045 |   0.128 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.048 |  0.010 |   0.138 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.138
  Slack Time                    0.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T4[1] v |                            | 0.027 |        |   0.027 |   -0.111 | 
     | sb_wide                          | in_0_4[1] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.027 |   -0.111 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.028 |  0.000 |   0.027 |   -0.111 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 | I0_1 v -> ZN_1 ^    | nem_ohmux_invd1_4i_8b      | 0.096 |  0.040 |   0.067 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.096 |  0.001 |   0.068 |   -0.070 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd1_2i_8b      | 0.029 |  0.022 |   0.090 |   -0.048 | 
     | sb_wide                          | out_3_4[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.081 |   -0.057 | 
     | FE_OFC135_out_BUS16_S3_T4_1      |                     | CKBD4BWP40                 | 0.032 | -0.009 |   0.081 |   -0.057 | 
     | FE_OFC135_out_BUS16_S3_T4_1      | I v -> Z v          | CKBD4BWP40                 | 0.057 |  0.052 |   0.132 |   -0.005 | 
     |                                  |                     | pe_tile_new_unq1           | 0.058 |  0.005 |   0.138 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.138
  Slack Time                    0.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T4[5] v |                            | 0.026 |        |   0.027 |   -0.111 | 
     | sb_wide                          | in_0_4[5] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.029 |   -0.109 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.027 |  0.003 |   0.029 |   -0.109 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 | I0_5 v -> ZN_5 ^    | nem_ohmux_invd1_4i_8b      | 0.080 |  0.036 |   0.065 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 |                     | nem_ohmux_invd1_2i_8b      | 0.080 |  0.000 |   0.065 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 | I0_5 ^ -> ZN_5 v    | nem_ohmux_invd1_2i_8b      | 0.028 |  0.025 |   0.090 |   -0.048 | 
     | sb_wide                          | out_3_4[5] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.080 |   -0.058 | 
     | FE_OFC149_out_BUS16_S3_T4_5      |                     | CKBD4BWP40                 | 0.032 | -0.009 |   0.080 |   -0.058 | 
     | FE_OFC149_out_BUS16_S3_T4_5      | I v -> Z v          | CKBD4BWP40                 | 0.058 |  0.052 |   0.132 |   -0.006 | 
     |                                  |                     | pe_tile_new_unq1           | 0.060 |  0.006 |   0.138 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 

