{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670810590737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670810590746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 12 10:03:10 2022 " "Processing started: Mon Dec 12 10:03:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670810590746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670810590746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pid_speed -c pid_speed " "Command: quartus_map --read_settings_files=on --write_settings_files=off pid_speed -c pid_speed" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670810590746 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670810591197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670810591197 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "clk_ pid_speed.vhd(10) " "VHDL syntax error at pid_speed.vhd(10): clk_ is an illegal identifier in VHDL" {  } { { "pid_speed.vhd" "" { Text "E:/Library/FPGA/car/pid_speed.vhd" 10 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "Analysis & Synthesis" 0 -1 1670810599657 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "pid_speed pid_speed.vhd(7) " "Ignored construct pid_speed at pid_speed.vhd(7) due to previous errors" {  } { { "pid_speed.vhd" "" { Text "E:/Library/FPGA/car/pid_speed.vhd" 7 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1670810599657 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \"(\", or an identifier (\"end\" is a reserved keyword), or  unary operator pid_speed.vhd(78) " "VHDL syntax error at pid_speed.vhd(78) near text \"end\";  expecting \"(\", or an identifier (\"end\" is a reserved keyword), or  unary operator" {  } { { "pid_speed.vhd" "" { Text "E:/Library/FPGA/car/pid_speed.vhd" 78 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670810599658 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "get_speed_l pid_speed.vhd(79) " "VHDL syntax error at pid_speed.vhd(79): name used in construct must match previously specified name \"get_speed_l\"" {  } { { "pid_speed.vhd" "" { Text "E:/Library/FPGA/car/pid_speed.vhd" 79 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670810599658 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "clk_ pid_speed.vhd(81) " "VHDL syntax error at pid_speed.vhd(81): clk_ is an illegal identifier in VHDL" {  } { { "pid_speed.vhd" "" { Text "E:/Library/FPGA/car/pid_speed.vhd" 81 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "Analysis & Synthesis" 0 -1 1670810599658 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "clk_ pid_speed.vhd(83) " "VHDL syntax error at pid_speed.vhd(83): clk_ is an illegal identifier in VHDL" {  } { { "pid_speed.vhd" "" { Text "E:/Library/FPGA/car/pid_speed.vhd" 83 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "Analysis & Synthesis" 0 -1 1670810599658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pid_speed.vhd 0 0 " "Found 0 design units, including 0 entities, in source file pid_speed.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670810599659 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670810599751 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 12 10:03:19 2022 " "Processing ended: Mon Dec 12 10:03:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670810599751 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670810599751 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670810599751 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670810599751 ""}
