INFO-FLOW: Workspace C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1 opened at Fri Apr 02 19:18:16 +0530 2021
Execute     config_clock -quiet -name default -period 12 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
Execute     config_clock -quiet -name default -uncertainty 1.5 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/dsp48e1.hlp 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.128 sec.
Command     ap_source done; 0.128 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7k70t-fbv676-1 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data single -quiet 
Command       ap_part_info done; 0.502 sec.
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       add_library xilinx/kintex7/kintex7:xc7k70t:-fbv676:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7k70t 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7k70t-fbv676-1 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data resources 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 10250} {LUT 41000} {FF 82000} {DSP48E 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/kintex7/kintex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.598 sec.
Execute     ap_part_info -data single -name xc7k70t-fbv676-1 
Execute     ap_part_info -name xc7k70t-fbv676-1 -data resources 
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 10250} {LUT 41000} {FF 82000} {DSP48E 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 0.807 sec.
Execute   set_part xc7k70t-fbv676-1 
Execute     ap_part_info -name xc7k70t-fbv676-1 -data single -quiet 
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute     add_library xilinx/kintex7/kintex7:xc7k70t:-fbv676:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7k70t 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7k70t-fbv676-1 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data resources 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 10250} {LUT 41000} {FF 82000} {DSP48E 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/kintex7/kintex7_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute     get_default_platform 
Execute   create_clock -period 12 -name default 
Execute   config_sdx -target none 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
Execute   config_export -vivado_optimization_level 2 -vivado_phys_opt place -vivado_report_level 0 
Execute     get_config_export -vivado_impl_strategy 
Execute   set_clock_uncertainty 12.5% 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cpp/accel/Accel.cpp as C++
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       is_encrypted cpp/accel/Accel.cpp 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cpp/accel/Accel.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cpp/accel/Accel.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp
Command       clang done; 1.27 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.392 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp"  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc
Command       clang done; 3.985 sec.
INFO-FLOW: Done: GCC PP time: 7.7 seconds per iteration
Execute       source D:/Softwares/VLSI/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.374 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.247 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.Accel.pp.0.cpp.diag.yml C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.Accel.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.Accel.pp.0.cpp.err.log 
Command       ap_eval done; 1.381 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.Accel.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.Accel.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.Accel.pp.0.cpp.err.log 
Command         ap_eval done; 3.984 sec.
Execute         source D:/Softwares/VLSI/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.Accel.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.Accel.pp.0.cpp.err.log 
Command         ap_eval done; 1.381 sec.
Command       tidy_31 done; 5.454 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 9.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.707 sec.
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.bc" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.bc
Command       clang done; 4.377 sec.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cpp/accel/AccelPrint.cpp as C++
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       is_encrypted cpp/accel/AccelPrint.cpp 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cpp/accel/AccelPrint.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cpp/accel/AccelPrint.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp
Command       clang done; 1.249 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.331 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp"  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc
Command       clang done; 3.696 sec.
INFO-FLOW: Done: GCC PP time: 6.3 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.257 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.238 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.AccelPrint.pp.0.cpp.diag.yml C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.AccelPrint.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.AccelPrint.pp.0.cpp.err.log 
Command       ap_eval done; 0.781 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.AccelPrint.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.AccelPrint.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.AccelPrint.pp.0.cpp.err.log 
Command         ap_eval done; 1.506 sec.
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.AccelPrint.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.AccelPrint.pp.0.cpp.err.log 
Command         ap_eval done; 0.785 sec.
Command       tidy_31 done; 2.301 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.483 sec.
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.bc" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.bc
Command       clang done; 3.852 sec.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cpp/accel/AccelSchedule.cpp as C++
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       is_encrypted cpp/accel/AccelSchedule.cpp 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cpp/accel/AccelSchedule.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cpp/accel/AccelSchedule.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp
Command       clang done; 1.249 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.376 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp"  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc
Command       clang done; 3.797 sec.
INFO-FLOW: Done: GCC PP time: 6.4 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.28 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.269 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.AccelSchedule.pp.0.cpp.diag.yml C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.AccelSchedule.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.AccelSchedule.pp.0.cpp.err.log 
Command       ap_eval done; 0.815 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.AccelSchedule.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.AccelSchedule.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.AccelSchedule.pp.0.cpp.err.log 
Command         ap_eval done; 1.547 sec.
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.AccelSchedule.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.AccelSchedule.pp.0.cpp.err.log 
Command         ap_eval done; 0.818 sec.
Command       tidy_31 done; 2.375 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.544 sec.
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.bc" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.bc
Command       clang done; 4.343 sec.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cpp/accel/AccelTest.cpp as C++
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       is_encrypted cpp/accel/AccelTest.cpp 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cpp/accel/AccelTest.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cpp/accel/AccelTest.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp
Command       clang done; 1.241 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.491 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp"  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc
Command       clang done; 3.718 sec.
INFO-FLOW: Done: GCC PP time: 6.5 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.403 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.384 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.AccelTest.pp.0.cpp.diag.yml C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.AccelTest.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.AccelTest.pp.0.cpp.err.log 
Command       ap_eval done; 0.862 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.AccelTest.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.AccelTest.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.AccelTest.pp.0.cpp.err.log 
Command         ap_eval done; 1.671 sec.
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.AccelTest.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.AccelTest.pp.0.cpp.err.log 
Command         ap_eval done; 0.869 sec.
Command       tidy_31 done; 2.551 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.693 sec.
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.bc" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.bc
Command       clang done; 3.941 sec.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cpp/accel/Common.cpp as C++
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       is_encrypted cpp/accel/Common.cpp 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cpp/accel/Common.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cpp/accel/Common.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp
Command       clang done; 1.166 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.584 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp"  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc
Command       clang done; 1.432 sec.
INFO-FLOW: Done: GCC PP time: 3.2 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.557 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.559 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.Common.pp.0.cpp.diag.yml C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.Common.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.Common.pp.0.cpp.err.log 
Command       ap_eval done; 0.348 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.Common.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.Common.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.Common.pp.0.cpp.err.log 
Command         ap_eval done; 0.645 sec.
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.Common.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.Common.pp.0.cpp.err.log 
Command         ap_eval done; 0.345 sec.
Command       tidy_31 done; 1.001 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.641 sec.
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.bc" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.bc
Command       clang done; 1.463 sec.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cpp/accel/Dense.cpp as C++
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       is_encrypted cpp/accel/Dense.cpp 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cpp/accel/Dense.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cpp/accel/Dense.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp
Command       clang done; 1.218 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.155 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp"  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc
Command       clang done; 3.531 sec.
INFO-FLOW: Done: GCC PP time: 5.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.074 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.067 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.Dense.pp.0.cpp.diag.yml C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.Dense.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.Dense.pp.0.cpp.err.log 
Command       ap_eval done; 0.648 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.Dense.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.Dense.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.Dense.pp.0.cpp.err.log 
Command         ap_eval done; 1.29 sec.
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.Dense.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.Dense.pp.0.cpp.err.log 
Command         ap_eval done; 0.662 sec.
Command       tidy_31 done; 1.963 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.325 sec.
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.bc" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.bc
Command       clang done; 3.704 sec.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cpp/accel/InputConv.cpp as C++
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       is_encrypted cpp/accel/InputConv.cpp 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cpp/accel/InputConv.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cpp/accel/InputConv.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp
Command       clang done; 1.244 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.331 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp"  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc
Command       clang done; 3.66 sec.
INFO-FLOW: Done: GCC PP time: 6.2 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.268 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.249 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.InputConv.pp.0.cpp.diag.yml C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.InputConv.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.InputConv.pp.0.cpp.err.log 
Command       ap_eval done; 0.766 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.InputConv.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.InputConv.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.InputConv.pp.0.cpp.err.log 
Command         ap_eval done; 1.495 sec.
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.InputConv.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.InputConv.pp.0.cpp.err.log 
Command         ap_eval done; 0.794 sec.
Command       tidy_31 done; 2.3 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.541 sec.
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.bc" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.bc
Command       clang done; 3.847 sec.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cpp/accel/Timer.cpp as C++
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       is_encrypted cpp/accel/Timer.cpp 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cpp/accel/Timer.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cpp/accel/Timer.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp
Command       clang done; 1.112 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/VLSI/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp"  -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/useless.bc
Command       clang done; 1.119 sec.
INFO-FLOW: Done: GCC PP time: 2.3 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp std=gnu++98 -directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.Timer.pp.0.cpp.diag.yml C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.Timer.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-dataflow-lawyer.Timer.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.Timer.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.Timer.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/tidy-3.1.Timer.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.Timer.pp.0.cpp.out.log 2> C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/xilinx-legacy-rewriter.Timer.pp.0.cpp.err.log 
Command       tidy_31 done; 0.127 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.bc" 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/VLSI/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/VLSI/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.bc
Command       clang done; 1.122 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Accel.g.bc C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelPrint.g.bc C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelSchedule.g.bc C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/AccelTest.g.bc C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Common.g.bc C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Dense.g.bc C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/InputConv.g.bc C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/Timer.g.bc -hls-opt -except-internalize top -LD:/Softwares/VLSI/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 3.828 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:14 . Memory (MB): peak = 175.824 ; gain = 84.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:14 . Memory (MB): peak = 175.824 ; gain = 84.449
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.pp.bc -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 1.069 sec.
Execute         llvm-ld C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Softwares/VLSI/Vivado/2019.1/win64/lib -lfloatconversion -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 2.754 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.g.0.bc -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.497 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:02:19 . Memory (MB): peak = 467.648 ; gain = 376.273
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.g.1.bc -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:852) automatically.
Command         transform done; 1.15 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:331: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.256 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:02:21 . Memory (MB): peak = 601.074 ; gain = 509.699
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.g.1.bc to C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.o.1.bc -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:889) in function 'top'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:442) in function 'bin_conv'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:888) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:279) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_WORDS_IN_PHASE' (cpp/accel/Accel.cpp:292) in function 'bin_conv' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:441) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_word' (cpp/accel/Accel.cpp:105).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_word' (cpp/accel/Accel.cpp:87).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv3x3b' (cpp/accel/Accel.cpp:64).
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:888) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:258) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:268) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:279) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_WT_WORDS' (cpp/accel/Accel.cpp:304) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'LOOP_LOAD_WTS' (cpp/accel/Accel.cpp:327) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2.1' (cpp/accel/Accel.cpp:328) in function 'bin_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2.1.1' (cpp/accel/Accel.cpp:329) in function 'bin_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'LOOP_CONVOLVER_LOAD' (cpp/accel/Accel.cpp:346) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3.1' (cpp/accel/Accel.cpp:348) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3.1.1' (cpp/accel/Accel.cpp:349) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LOOP_CONVOLVERS' (cpp/accel/Accel.cpp:363) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' (cpp/accel/Accel.cpp:370) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5.1' (cpp/accel/Accel.cpp:371) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5.1.1' (cpp/accel/Accel.cpp:372) in function 'bin_conv' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6' (cpp/accel/Accel.cpp:381) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6.1' (cpp/accel/Accel.cpp:385) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (cpp/accel/Accel.cpp:408) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (cpp/accel/Accel.cpp:416) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (cpp/accel/Accel.cpp:421) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:441) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1' (cpp/accel/Accel.cpp:448) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.2' (cpp/accel/Accel.cpp:459) in function 'bin_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.3' (cpp/accel/Accel.cpp:465) in function 'bin_conv' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:125) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:129) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (cpp/accel/Accel.cpp:137) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (cpp/accel/Accel.cpp:156) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:162) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (cpp/accel/Accel.cpp:170) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (cpp/accel/Accel.cpp:180) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:92) in function 'conv_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:93) in function 'conv_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:71) in function 'conv3x3b' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:72) in function 'conv3x3b' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'fixed_buffer.V' (cpp/accel/Accel.cpp:233) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'fixed_temp.V' (cpp/accel/Accel.cpp:234) automatically.
INFO: [XFORM 203-102] Partitioning array 'lb' (cpp/accel/Accel.cpp:240) automatically.
INFO: [XFORM 203-102] Partitioning array 'rb' (cpp/accel/Accel.cpp:241) automatically.
INFO: [XFORM 203-102] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:296) automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V' (cpp/accel/Accel.cpp:232) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'old_word_buffer.V' (cpp/accel/Accel.cpp:237) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buffer.V' (cpp/accel/Accel.cpp:238) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.0' (cpp/accel/Accel.cpp:232) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.1' (cpp/accel/Accel.cpp:232) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.2' (cpp/accel/Accel.cpp:232) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:852) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][0].V' (cpp/accel/Accel.cpp:232) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][1].V' (cpp/accel/Accel.cpp:232) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][2].V' (cpp/accel/Accel.cpp:232) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][0].V' (cpp/accel/Accel.cpp:232) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][1].V' (cpp/accel/Accel.cpp:232) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][2].V' (cpp/accel/Accel.cpp:232) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][0].V' (cpp/accel/Accel.cpp:232) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][1].V' (cpp/accel/Accel.cpp:232) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][2].V' (cpp/accel/Accel.cpp:232) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[0].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[1].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[2].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[3].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[4].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[5].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[6].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[7].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[8].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[9].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[10].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[11].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[12].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[13].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[14].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[15].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[16].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[17].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[18].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[19].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[20].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[21].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[22].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[23].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[24].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[25].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[26].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[27].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[28].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[29].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[30].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[31].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[32].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[33].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[34].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[35].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[36].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[37].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[38].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[39].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[40].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[41].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[42].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[43].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[44].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[45].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[46].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[47].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[48].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[49].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[50].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[51].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[52].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[53].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[54].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[55].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[56].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[57].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[58].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[59].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[60].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[61].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[62].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[63].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][0].V' (cpp/accel/Accel.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][1].V' (cpp/accel/Accel.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][2].V' (cpp/accel/Accel.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][0].V' (cpp/accel/Accel.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][1].V' (cpp/accel/Accel.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][2].V' (cpp/accel/Accel.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][0].V' (cpp/accel/Accel.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][1].V' (cpp/accel/Accel.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][2].V' (cpp/accel/Accel.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[0].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[1].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[2].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[3].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[4].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[5].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[6].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[7].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[8].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[9].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[10].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[11].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[12].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[13].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[14].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[15].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[16].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[17].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[18].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[19].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[20].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[21].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[22].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[23].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[24].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[25].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[26].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[27].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[28].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[29].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[30].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[31].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[32].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[33].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[34].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[35].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[36].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[37].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[38].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[39].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[40].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[41].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[42].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[43].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[44].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[45].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[46].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[47].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[48].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[49].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[50].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[51].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[52].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[53].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[54].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[55].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[56].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[57].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[58].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[59].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[60].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[61].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[62].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[63].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
Command         transform done; 7.746 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:848:38) to (cpp/accel/Accel.cpp:905:1) in function 'top'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:193:1) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/accel/Accel.cpp:80:3) in function 'conv3x3b'... converting 28 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:396:11) to (cpp/accel/Accel.cpp:292:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv3x3b' (cpp/accel/Accel.cpp:64)...8 expression(s) balanced.
Command         transform done; 6.612 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:02:35 . Memory (MB): peak = 789.043 ; gain = 697.668
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.o.2.bc -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 16.656 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:02:52 . Memory (MB): peak = 905.227 ; gain = 813.852
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 37.783 sec.
Command     elaborate done; 170.383 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top' ...
Execute       ap_set_top_model top 
Execute       get_model_list top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model top 
Execute       preproc_iomode -model bin_conv 
Execute       preproc_iomode -model process_word 
Execute       preproc_iomode -model conv_word 
Execute       preproc_iomode -model conv3x3b 
Execute       preproc_iomode -model encode_bit 
Execute       get_model_list top -filter all-wo-channel 
INFO-FLOW: Model list for configure: encode_bit conv3x3b conv_word process_word bin_conv top
INFO-FLOW: Configuring Module : encode_bit ...
Execute       set_default_model encode_bit 
Execute       apply_spec_resource_limit encode_bit 
INFO-FLOW: Configuring Module : conv3x3b ...
Execute       set_default_model conv3x3b 
Execute       apply_spec_resource_limit conv3x3b 
INFO-FLOW: Configuring Module : conv_word ...
Execute       set_default_model conv_word 
Execute       apply_spec_resource_limit conv_word 
INFO-FLOW: Configuring Module : process_word ...
Execute       set_default_model process_word 
Execute       apply_spec_resource_limit process_word 
INFO-FLOW: Configuring Module : bin_conv ...
Execute       set_default_model bin_conv 
Execute       apply_spec_resource_limit bin_conv 
INFO-FLOW: Configuring Module : top ...
Execute       set_default_model top 
Execute       apply_spec_resource_limit top 
INFO-FLOW: Model list for preprocess: encode_bit conv3x3b conv_word process_word bin_conv top
INFO-FLOW: Preprocessing Module: encode_bit ...
Execute       set_default_model encode_bit 
Execute       cdfg_preprocess -model encode_bit 
Execute       rtl_gen_preprocess encode_bit 
INFO-FLOW: Preprocessing Module: conv3x3b ...
Execute       set_default_model conv3x3b 
Execute       cdfg_preprocess -model conv3x3b 
Execute       rtl_gen_preprocess conv3x3b 
INFO-FLOW: Preprocessing Module: conv_word ...
Execute       set_default_model conv_word 
Execute       cdfg_preprocess -model conv_word 
Execute       rtl_gen_preprocess conv_word 
INFO-FLOW: Preprocessing Module: process_word ...
Execute       set_default_model process_word 
Execute       cdfg_preprocess -model process_word 
Command       cdfg_preprocess done; 0.511 sec.
Execute       rtl_gen_preprocess process_word 
INFO-FLOW: Preprocessing Module: bin_conv ...
Execute       set_default_model bin_conv 
Execute       cdfg_preprocess -model bin_conv 
Command       cdfg_preprocess done; 0.186 sec.
Execute       rtl_gen_preprocess bin_conv 
INFO-FLOW: Preprocessing Module: top ...
Execute       set_default_model top 
Execute       cdfg_preprocess -model top 
Execute       rtl_gen_preprocess top 
INFO-FLOW: Model list for synthesis: encode_bit conv3x3b conv_word process_word bin_conv top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model encode_bit 
Execute       schedule -model encode_bit 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'encode_bit'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 172.765 seconds; current allocated memory: 824.492 MB.
Execute       syn_report -verbosereport -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/encode_bit.verbose.sched.rpt 
Execute       db_write -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/encode_bit.sched.adb -f 
INFO-FLOW: Finish scheduling encode_bit.
Execute       set_default_model encode_bit 
Execute       bind -model encode_bit 
BIND OPTION: model=encode_bit
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 824.535 MB.
Execute       syn_report -verbosereport -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/encode_bit.verbose.bind.rpt 
Execute       db_write -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/encode_bit.bind.adb -f 
INFO-FLOW: Finish binding encode_bit.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3x3b 
Execute       schedule -model conv3x3b 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv3x3b'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('line_buffer_m_V_load_2', cpp/accel/Accel.cpp:74) on array 'line_buffer_m_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'line_buffer_m_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.108 sec.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 825.014 MB.
Execute       syn_report -verbosereport -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv3x3b.verbose.sched.rpt 
Execute       db_write -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv3x3b.sched.adb -f 
INFO-FLOW: Finish scheduling conv3x3b.
Execute       set_default_model conv3x3b 
Execute       bind -model conv3x3b 
BIND OPTION: model=conv3x3b
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 825.456 MB.
Execute       syn_report -verbosereport -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv3x3b.verbose.bind.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv3x3b.bind.adb -f 
INFO-FLOW: Finish binding conv3x3b.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_word 
Execute       schedule -model conv_word 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_word'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 132, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_22_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 194, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_32_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_37_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_40_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_41_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.793 sec.
INFO: [HLS 200-111]  Elapsed time: 1.187 seconds; current allocated memory: 827.189 MB.
Execute       syn_report -verbosereport -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv_word.verbose.sched.rpt 
Command       syn_report done; 0.964 sec.
Execute       db_write -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv_word.sched.adb -f 
Command       db_write done; 0.298 sec.
INFO-FLOW: Finish scheduling conv_word.
Execute       set_default_model conv_word 
Execute       bind -model conv_word 
BIND OPTION: model=conv_word
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.65 sec.
INFO: [HLS 200-111]  Elapsed time: 2.095 seconds; current allocated memory: 832.793 MB.
Execute       syn_report -verbosereport -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv_word.verbose.bind.rpt 
Command       syn_report done; 0.53 sec.
Execute       db_write -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv_word.bind.adb -f 
Command       db_write done; 0.346 sec.
INFO-FLOW: Finish binding conv_word.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model process_word 
Execute       schedule -model process_word 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'conv_word' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.272 sec.
INFO: [HLS 200-111]  Elapsed time: 4.345 seconds; current allocated memory: 840.761 MB.
Execute       syn_report -verbosereport -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/process_word.verbose.sched.rpt 
Command       syn_report done; 2.622 sec.
Execute       db_write -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/process_word.sched.adb -f 
Command       db_write done; 1.52 sec.
INFO-FLOW: Finish scheduling process_word.
Execute       set_default_model process_word 
Execute       bind -model process_word 
BIND OPTION: model=process_word
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.458 sec.
INFO: [HLS 200-111]  Elapsed time: 5.82 seconds; current allocated memory: 850.570 MB.
Execute       syn_report -verbosereport -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/process_word.verbose.bind.rpt 
Command       syn_report done; 3.607 sec.
Execute       db_write -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/process_word.bind.adb -f 
Command       db_write done; 2.197 sec.
INFO-FLOW: Finish binding process_word.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bin_conv 
Execute       schedule -model bin_conv 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'process_word' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.965 sec.
INFO: [HLS 200-111]  Elapsed time: 9.05 seconds; current allocated memory: 859.066 MB.
Execute       syn_report -verbosereport -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_conv.verbose.sched.rpt 
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
Command       syn_report done; 3.779 sec.
Execute       db_write -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_conv.sched.adb -f 
Command       db_write done; 2.063 sec.
INFO-FLOW: Finish scheduling bin_conv.
Execute       set_default_model bin_conv 
Execute       bind -model bin_conv 
BIND OPTION: model=bin_conv
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.135 sec.
INFO: [HLS 200-111]  Elapsed time: 8.274 seconds; current allocated memory: 870.000 MB.
Execute       syn_report -verbosereport -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_conv.verbose.bind.rpt 
Command       syn_report done; 4.707 sec.
Execute       db_write -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_conv.bind.adb -f 
Command       db_write done; 2.72 sec.
INFO-FLOW: Finish binding bin_conv.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top 
Execute       schedule -model top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DMEM_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_WT_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_KH_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.143 sec.
INFO: [HLS 200-111]  Elapsed time: 7.836 seconds; current allocated memory: 871.684 MB.
Execute       syn_report -verbosereport -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.verbose.sched.rpt 
Command       syn_report done; 0.106 sec.
Execute       db_write -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.sched.adb -f 
INFO-FLOW: Finish scheduling top.
Execute       set_default_model top 
Execute       bind -model top 
BIND OPTION: model=top
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.625 sec.
INFO: [HLS 200-111]  Elapsed time: 1.038 seconds; current allocated memory: 872.546 MB.
Execute       syn_report -verbosereport -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.verbose.bind.rpt 
Command       syn_report done; 1.793 sec.
Execute       db_write -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.bind.adb -f 
INFO-FLOW: Finish binding top.
Execute       get_model_list top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess encode_bit 
Execute       rtl_gen_preprocess conv3x3b 
Execute       rtl_gen_preprocess conv_word 
Execute       rtl_gen_preprocess process_word 
Execute       rtl_gen_preprocess bin_conv 
Execute       rtl_gen_preprocess top 
INFO-FLOW: Model list for RTL generation: encode_bit conv3x3b conv_word process_word bin_conv top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model encode_bit -vendor xilinx -mg_file C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/encode_bit.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode_bit'.
INFO: [HLS 200-111]  Elapsed time: 2.15 seconds; current allocated memory: 873.850 MB.
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl encode_bit -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/systemc/encode_bit -synmodules encode_bit conv3x3b conv_word process_word bin_conv top 
Execute       gen_rtl encode_bit -style xilinx -f -lang vhdl -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/vhdl/encode_bit 
Execute       gen_rtl encode_bit -style xilinx -f -lang vlog -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/verilog/encode_bit 
Execute       syn_report -csynth -model encode_bit -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/report/encode_bit_csynth.rpt 
Execute       syn_report -rtlxml -model encode_bit -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/report/encode_bit_csynth.xml 
Execute       syn_report -verbosereport -model encode_bit -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/encode_bit.verbose.rpt 
Execute       db_write -model encode_bit -f -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/encode_bit.adb 
Execute       gen_tb_info encode_bit -p C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/encode_bit 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv3x3b -vendor xilinx -mg_file C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv3x3b.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3b'.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 874.861 MB.
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3x3b -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/systemc/conv3x3b -synmodules encode_bit conv3x3b conv_word process_word bin_conv top 
Execute       gen_rtl conv3x3b -style xilinx -f -lang vhdl -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/vhdl/conv3x3b 
Execute       gen_rtl conv3x3b -style xilinx -f -lang vlog -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/verilog/conv3x3b 
Execute       syn_report -csynth -model conv3x3b -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/report/conv3x3b_csynth.rpt 
Execute       syn_report -rtlxml -model conv3x3b -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/report/conv3x3b_csynth.xml 
Execute       syn_report -verbosereport -model conv3x3b -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv3x3b.verbose.rpt 
Command       syn_report done; 0.152 sec.
Execute       db_write -model conv3x3b -f -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv3x3b.adb 
Command       db_write done; 0.131 sec.
Execute       gen_tb_info conv3x3b -p C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv3x3b 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_word -vendor xilinx -mg_file C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv_word.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
Command       create_rtl_model done; 2.563 sec.
INFO: [HLS 200-111]  Elapsed time: 3.434 seconds; current allocated memory: 920.987 MB.
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_word -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/systemc/conv_word -synmodules encode_bit conv3x3b conv_word process_word bin_conv top 
Execute       gen_rtl conv_word -style xilinx -f -lang vhdl -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/vhdl/conv_word 
Execute       gen_rtl conv_word -style xilinx -f -lang vlog -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/verilog/conv_word 
Execute       syn_report -csynth -model conv_word -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/report/conv_word_csynth.rpt 
Command       syn_report done; 0.118 sec.
Execute       syn_report -rtlxml -model conv_word -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/report/conv_word_csynth.xml 
Execute       syn_report -verbosereport -model conv_word -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv_word.verbose.rpt 
Command       syn_report done; 0.696 sec.
Execute       db_write -model conv_word -f -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv_word.adb 
Command       db_write done; 0.536 sec.
Execute       gen_tb_info conv_word -p C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv_word 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model process_word -vendor xilinx -mg_file C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/process_word.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
Command       create_rtl_model done; 4.847 sec.
INFO: [HLS 200-111]  Elapsed time: 7.355 seconds; current allocated memory: 941.013 MB.
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl process_word -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/systemc/process_word -synmodules encode_bit conv3x3b conv_word process_word bin_conv top 
Execute       gen_rtl process_word -style xilinx -f -lang vhdl -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/vhdl/process_word 
Execute       gen_rtl process_word -style xilinx -f -lang vlog -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/verilog/process_word 
Execute       syn_report -csynth -model process_word -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/report/process_word_csynth.rpt 
Command       syn_report done; 0.63 sec.
Execute       syn_report -rtlxml -model process_word -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/report/process_word_csynth.xml 
Command       syn_report done; 0.294 sec.
Execute       syn_report -verbosereport -model process_word -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/process_word.verbose.rpt 
Command       syn_report done; 4.017 sec.
Execute       db_write -model process_word -f -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/process_word.adb 
Command       db_write done; 2.793 sec.
Execute       gen_tb_info process_word -p C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/process_word 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bin_conv -vendor xilinx -mg_file C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_conv.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_0_V' to 'bin_conv_fixed_bucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_1_V' to 'bin_conv_fixed_budEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_2_V' to 'bin_conv_fixed_bueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_3_V' to 'bin_conv_fixed_bufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_4_V' to 'bin_conv_fixed_bug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_5_V' to 'bin_conv_fixed_buhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_6_V' to 'bin_conv_fixed_buibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_7_V' to 'bin_conv_fixed_bujbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_8_V' to 'bin_conv_fixed_bukbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_9_V' to 'bin_conv_fixed_bulbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_10_V' to 'bin_conv_fixed_bumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_11_V' to 'bin_conv_fixed_buncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_12_V' to 'bin_conv_fixed_buocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_13_V' to 'bin_conv_fixed_bupcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_14_V' to 'bin_conv_fixed_buqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_15_V' to 'bin_conv_fixed_burcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_16_V' to 'bin_conv_fixed_busc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_17_V' to 'bin_conv_fixed_butde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_18_V' to 'bin_conv_fixed_buudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_19_V' to 'bin_conv_fixed_buvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_20_V' to 'bin_conv_fixed_buwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_21_V' to 'bin_conv_fixed_buxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_22_V' to 'bin_conv_fixed_buyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_23_V' to 'bin_conv_fixed_buzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_24_V' to 'bin_conv_fixed_buAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_25_V' to 'bin_conv_fixed_buBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_26_V' to 'bin_conv_fixed_buCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_27_V' to 'bin_conv_fixed_buDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_28_V' to 'bin_conv_fixed_buEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_29_V' to 'bin_conv_fixed_buFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_30_V' to 'bin_conv_fixed_buGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_31_V' to 'bin_conv_fixed_buHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_32_V' to 'bin_conv_fixed_buIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_33_V' to 'bin_conv_fixed_buJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_34_V' to 'bin_conv_fixed_buKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_35_V' to 'bin_conv_fixed_buLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_36_V' to 'bin_conv_fixed_buMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_37_V' to 'bin_conv_fixed_buNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_38_V' to 'bin_conv_fixed_buOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_39_V' to 'bin_conv_fixed_buPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_40_V' to 'bin_conv_fixed_buQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_41_V' to 'bin_conv_fixed_buRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_42_V' to 'bin_conv_fixed_buShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_43_V' to 'bin_conv_fixed_buThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_44_V' to 'bin_conv_fixed_buUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_45_V' to 'bin_conv_fixed_buVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_46_V' to 'bin_conv_fixed_buWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_47_V' to 'bin_conv_fixed_buXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_48_V' to 'bin_conv_fixed_buYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_49_V' to 'bin_conv_fixed_buZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_50_V' to 'bin_conv_fixed_bu0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_51_V' to 'bin_conv_fixed_bu1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_52_V' to 'bin_conv_fixed_bu2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_53_V' to 'bin_conv_fixed_bu3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_54_V' to 'bin_conv_fixed_bu4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_55_V' to 'bin_conv_fixed_bu5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_56_V' to 'bin_conv_fixed_bu6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_57_V' to 'bin_conv_fixed_bu7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_58_V' to 'bin_conv_fixed_bu8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_59_V' to 'bin_conv_fixed_bu9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_60_V' to 'bin_conv_fixed_bubak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_61_V' to 'bin_conv_fixed_bubbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_62_V' to 'bin_conv_fixed_bubck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_63_V' to 'bin_conv_fixed_bubdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_bufbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_0_V' to 'bin_conv_old_wordbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_1_V' to 'bin_conv_old_wordbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_2_V' to 'bin_conv_old_wordbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_3_V' to 'bin_conv_old_wordbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_4_V' to 'bin_conv_old_wordbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_5_V' to 'bin_conv_old_wordbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_6_V' to 'bin_conv_old_wordbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_7_V' to 'bin_conv_old_wordbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_8_V' to 'bin_conv_old_wordbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_9_V' to 'bin_conv_old_wordbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_bpm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_bpm': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
Command       create_rtl_model done; 2.449 sec.
INFO: [HLS 200-111]  Elapsed time: 14.851 seconds; current allocated memory: 980.042 MB.
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl bin_conv -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/systemc/bin_conv -synmodules encode_bit conv3x3b conv_word process_word bin_conv top 
Execute       gen_rtl bin_conv -style xilinx -f -lang vhdl -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/vhdl/bin_conv 
Execute       gen_rtl bin_conv -style xilinx -f -lang vlog -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/verilog/bin_conv 
Execute       syn_report -csynth -model bin_conv -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/report/bin_conv_csynth.rpt 
Command       syn_report done; 0.667 sec.
Execute       syn_report -rtlxml -model bin_conv -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/report/bin_conv_csynth.xml 
Command       syn_report done; 0.303 sec.
Execute       syn_report -verbosereport -model bin_conv -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_conv.verbose.rpt 
Command       syn_report done; 5.072 sec.
Execute       db_write -model bin_conv -f -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_conv.adb 
Command       db_write done; 3.32 sec.
Execute       gen_tb_info bin_conv -p C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_conv 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model top -vendor xilinx -mg_file C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/n_outputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
Command       create_rtl_model done; 0.296 sec.
INFO: [HLS 200-111]  Elapsed time: 14.917 seconds; current allocated memory: 984.947 MB.
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl top -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/systemc/top -synmodules encode_bit conv3x3b conv_word process_word bin_conv top 
Execute       gen_rtl top -istop -style xilinx -f -lang vhdl -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/vhdl/top 
Execute       gen_rtl top -istop -style xilinx -f -lang vlog -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/verilog/top 
Execute       syn_report -csynth -model top -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/report/top_csynth.rpt 
Execute       syn_report -rtlxml -model top -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/syn/report/top_csynth.xml 
Execute       syn_report -verbosereport -model top -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.verbose.rpt 
Command       syn_report done; 2.163 sec.
Execute       db_write -model top -f -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.adb 
Command       db_write done; 0.446 sec.
Execute       gen_tb_info top -p C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top 
Execute       export_constraint_db -f -tool general -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.constraint.tcl 
Execute       syn_report -designview -model top -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.design.xml 
Command       syn_report done; 1.452 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model top -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model top -o C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks top 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain top 
INFO-FLOW: Model list for RTL component generation: encode_bit conv3x3b conv_word process_word bin_conv top
INFO-FLOW: Handling components in module [encode_bit] ... 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/encode_bit.compgen.tcl 
INFO-FLOW: Handling components in module [conv3x3b] ... 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv3x3b.compgen.tcl 
INFO-FLOW: Handling components in module [conv_word] ... 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv_word.compgen.tcl 
INFO-FLOW: Handling components in module [process_word] ... 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/process_word.compgen.tcl 
INFO-FLOW: Handling components in module [bin_conv] ... 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_conv.compgen.tcl 
INFO-FLOW: Found component top_mul_mul_15ns_bpm.
INFO-FLOW: Append model top_mul_mul_15ns_bpm
INFO-FLOW: Found component bin_conv_line_bufbkb.
INFO-FLOW: Append model bin_conv_line_bufbkb
INFO-FLOW: Found component bin_conv_fixed_bucud.
INFO-FLOW: Append model bin_conv_fixed_bucud
INFO-FLOW: Found component bin_conv_word_bufbek.
INFO-FLOW: Append model bin_conv_word_bufbek
INFO-FLOW: Found component bin_conv_old_wordbfk.
INFO-FLOW: Append model bin_conv_old_wordbfk
INFO-FLOW: Handling components in module [top] ... 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.compgen.tcl 
INFO-FLOW: Found component top_dmem_V.
INFO-FLOW: Append model top_dmem_V
INFO-FLOW: Found component top_wt_mem_V.
INFO-FLOW: Append model top_wt_mem_V
INFO-FLOW: Found component top_kh_mem_V.
INFO-FLOW: Append model top_kh_mem_V
INFO-FLOW: Append model encode_bit
INFO-FLOW: Append model conv3x3b
INFO-FLOW: Append model conv_word
INFO-FLOW: Append model process_word
INFO-FLOW: Append model bin_conv
INFO-FLOW: Append model top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_mul_mul_15ns_bpm bin_conv_line_bufbkb bin_conv_fixed_bucud bin_conv_word_bufbek bin_conv_old_wordbfk top_dmem_V top_wt_mem_V top_kh_mem_V encode_bit conv3x3b conv_word process_word bin_conv top
INFO-FLOW: To file: write model top_mul_mul_15ns_bpm
INFO-FLOW: To file: write model bin_conv_line_bufbkb
INFO-FLOW: To file: write model bin_conv_fixed_bucud
INFO-FLOW: To file: write model bin_conv_word_bufbek
INFO-FLOW: To file: write model bin_conv_old_wordbfk
INFO-FLOW: To file: write model top_dmem_V
INFO-FLOW: To file: write model top_wt_mem_V
INFO-FLOW: To file: write model top_kh_mem_V
INFO-FLOW: To file: write model encode_bit
INFO-FLOW: To file: write model conv3x3b
INFO-FLOW: To file: write model conv_word
INFO-FLOW: To file: write model process_word
INFO-FLOW: To file: write model bin_conv
INFO-FLOW: To file: write model top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.149 sec.
Command       ap_source done; 0.149 sec.
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=12.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/encode_bit.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv3x3b.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv_word.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/process_word.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_conv.compgen.tcl 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_bucud_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_bufbek_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordbfk_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Command       ap_source done; 0.166 sec.
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Command       ap_source done; 0.101 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.165 sec.
Command       ap_source done; 0.166 sec.
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top xml_exists=0
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/encode_bit.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv3x3b.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv_word.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/process_word.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_conv.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/encode_bit.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv3x3b.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv_word.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/process_word.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_conv.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.compgen.tcl 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute         source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute         source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute         source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute         source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/encode_bit.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv3x3b.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv_word.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/process_word.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_conv.compgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.compgen.tcl 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.constraint.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=18
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=12
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=14 #gSsdmPorts=18
Execute       source D:/Softwares/VLSI/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.constraint.tcl 
Execute       sc_get_clocks top 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/encode_bit.tbgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv3x3b.tbgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/conv_word.tbgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/process_word.tbgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/bin_conv.tbgen.tcl 
Execute       source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:55 ; elapsed = 00:04:23 . Memory (MB): peak = 1223.926 ; gain = 1132.551
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
Command     autosyn done; 90.802 sec.
Command   csynth_design done; 261.196 sec.
Command ap_source done; 262.204 sec.
Execute cleanup_all 
Command cleanup_all done; 0.208 sec.
INFO-FLOW: Workspace C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1 opened at Fri Apr 02 19:36:50 +0530 2021
Execute     config_clock -quiet -name default -period 12 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
Execute     config_clock -quiet -name default -uncertainty 1.5 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/dsp48e1.hlp 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.141 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7k70t-fbv676-1 
Execute       ap_part_info -name xc7k70t-fbv676-1 -data single -quiet 
Command       ap_part_info done; 0.483 sec.
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       add_library xilinx/kintex7/kintex7:xc7k70t:-fbv676:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7k70t 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7k70t-fbv676-1 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data resources 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 10250} {LUT 41000} {FF 82000} {DSP48E 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/kintex7/kintex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
Execute       ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.582 sec.
Execute     ap_part_info -data single -name xc7k70t-fbv676-1 
Execute     ap_part_info -name xc7k70t-fbv676-1 -data resources 
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 10250} {LUT 41000} {FF 82000} {DSP48E 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 0.801 sec.
Execute   cosim_design -tool xsim 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Softwares/VLSI/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.129 sec.
Command     ap_source done; 0.129 sec.
Execute     source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute       source D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=12.000 (was NA)
Execute     ap_part_info -name xc7k70t-fbv676-1 -data names -quiet 
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info -quiet 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/accel_test_random.cpp 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/Accel.cpp 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/Accel.h 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/AccelPrint.cpp 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/AccelPrint.h 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/AccelSchedule.cpp 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/AccelSchedule.h 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/AccelTest.cpp 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/AccelTest.h 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/Common.cpp 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/Common.h 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/Debug.h 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/Dense.cpp 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/Dense.h 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/InputConv.cpp 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/InputConv.h 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/SArray.h 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/Timer.cpp 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/Timer.h 
Execute     is_encrypted C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/Typedefs.h 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: TB processing: C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/accel_test_random.cpp C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/accel_test_random.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/accel_test_random.cpp_pre.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/accel_test_random.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.595 sec.
Execute     tidy_31 xilinx-tb31-process C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/accel_test_random.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/accel_test_random.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.807 sec.
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: TB processing: C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/Accel.cpp C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Accel.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Accel.cpp_pre.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Accel.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 7.257 sec.
Execute     tidy_31 xilinx-tb31-process C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Accel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Accel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 7.274 sec.
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: TB processing: C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/AccelPrint.cpp C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelPrint.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelPrint.cpp_pre.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelPrint.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.682 sec.
Execute     tidy_31 xilinx-tb31-process C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelPrint.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelPrint.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.774 sec.
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: TB processing: C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/AccelSchedule.cpp C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelSchedule.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelSchedule.cpp_pre.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelSchedule.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.646 sec.
Execute     tidy_31 xilinx-tb31-process C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelSchedule.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelSchedule.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 5.688 sec.
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: TB processing: C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/AccelTest.cpp C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelTest.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelTest.cpp_pre.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelTest.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 4.19 sec.
Execute     tidy_31 xilinx-tb31-process C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelTest.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/AccelTest.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 4.167 sec.
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: TB processing: C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/Common.cpp C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Common.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Common.cpp_pre.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Common.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.173 sec.
Execute     tidy_31 xilinx-tb31-process C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Common.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Common.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.183 sec.
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: TB processing: C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/Dense.cpp C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Dense.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Dense.cpp_pre.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Dense.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.131 sec.
Execute     tidy_31 xilinx-tb31-process C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Dense.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Dense.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.024 sec.
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: TB processing: C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/InputConv.cpp C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/InputConv.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/InputConv.cpp_pre.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/InputConv.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 4.144 sec.
Execute     tidy_31 xilinx-tb31-process C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/InputConv.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/InputConv.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.902 sec.
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO-FLOW: TB processing: C:/Work/CS577_Group13_Project/bnn-fpga/cpp/accel/Timer.cpp C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Timer.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Timer.cpp_pre.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Timer.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Timer.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Softwares/VLSI/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/./sim/autowrap/testbench/Timer.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.102 sec.
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 1.465 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7k70t-fbv676-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/.autopilot/db/top.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 42.202 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 198.25 sec.
Command ap_source done; 199.065 sec.
Execute cleanup_all 
