# Synopsys Constraint Checker(syntax only), version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Sun Apr 05 16:55:08 2020


##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                  Requested     Requested     Clock                       Clock                     Clock
Clock                                  Frequency     Period        Type                        Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock     15.8 MHz      63.187        derived (from top|iClk)     Autoconstr_clkgroup_0     276  
top|iClk                               4.0 MHz       252.749       inferred                    Autoconstr_clkgroup_0     0    
==============================================================================================================================
