$date
	Sat May 28 21:27:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sample_tb $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # C $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#10
1#
#20
0#
1"
#30
1#
#40
