module top_module (
    input clk,
    input d,
    output q
);

    reg pos_q, neg_q;

    // Positive-edge triggered flip-flop
    always @(posedge clk) begin
        pos_q <= d;
    end
    
    // Negative-edge triggered flip-flop
    always @(negedge clk) begin
        neg_q <= d;
    end
    
    // Multiplexer selects proper output based on the clock level.
    // When clk is high, use the value updated on the negative edge.
    // When clk is low, use the value updated on the positive edge.
    assign q = clk ? neg_q : pos_q;
    
endmodule