
RobotSwarm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004830  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  080049d0  080049d0  000149d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a44  08004a44  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08004a44  08004a44  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004a44  08004a44  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a44  08004a44  00014a44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004a48  08004a48  00014a48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004a4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000158  20000070  08004abc  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001c8  08004abc  000201c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ab56  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001812  00000000  00000000  0002abf6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000008e8  00000000  00000000  0002c408  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000850  00000000  00000000  0002ccf0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00020d86  00000000  00000000  0002d540  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008150  00000000  00000000  0004e2c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cb4d7  00000000  00000000  00056416  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001218ed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002840  00000000  00000000  00121968  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080049b8 	.word	0x080049b8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	080049b8 	.word	0x080049b8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2iz>:
 8000a2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a34:	d215      	bcs.n	8000a62 <__aeabi_d2iz+0x36>
 8000a36:	d511      	bpl.n	8000a5c <__aeabi_d2iz+0x30>
 8000a38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a40:	d912      	bls.n	8000a68 <__aeabi_d2iz+0x3c>
 8000a42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a52:	fa23 f002 	lsr.w	r0, r3, r2
 8000a56:	bf18      	it	ne
 8000a58:	4240      	negne	r0, r0
 8000a5a:	4770      	bx	lr
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a66:	d105      	bne.n	8000a74 <__aeabi_d2iz+0x48>
 8000a68:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a6c:	bf08      	it	eq
 8000a6e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <__aeabi_d2uiz>:
 8000a7c:	004a      	lsls	r2, r1, #1
 8000a7e:	d211      	bcs.n	8000aa4 <__aeabi_d2uiz+0x28>
 8000a80:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a84:	d211      	bcs.n	8000aaa <__aeabi_d2uiz+0x2e>
 8000a86:	d50d      	bpl.n	8000aa4 <__aeabi_d2uiz+0x28>
 8000a88:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a90:	d40e      	bmi.n	8000ab0 <__aeabi_d2uiz+0x34>
 8000a92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a96:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d102      	bne.n	8000ab6 <__aeabi_d2uiz+0x3a>
 8000ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ab4:	4770      	bx	lr
 8000ab6:	f04f 0000 	mov.w	r0, #0
 8000aba:	4770      	bx	lr

08000abc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b083      	sub	sp, #12
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ac6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	db0b      	blt.n	8000ae6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ace:	79fb      	ldrb	r3, [r7, #7]
 8000ad0:	f003 021f 	and.w	r2, r3, #31
 8000ad4:	4907      	ldr	r1, [pc, #28]	; (8000af4 <__NVIC_EnableIRQ+0x38>)
 8000ad6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ada:	095b      	lsrs	r3, r3, #5
 8000adc:	2001      	movs	r0, #1
 8000ade:	fa00 f202 	lsl.w	r2, r0, r2
 8000ae2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ae6:	bf00      	nop
 8000ae8:	370c      	adds	r7, #12
 8000aea:	46bd      	mov	sp, r7
 8000aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop
 8000af4:	e000e100 	.word	0xe000e100

08000af8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b083      	sub	sp, #12
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	4603      	mov	r3, r0
 8000b00:	6039      	str	r1, [r7, #0]
 8000b02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	db0a      	blt.n	8000b22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	b2da      	uxtb	r2, r3
 8000b10:	490c      	ldr	r1, [pc, #48]	; (8000b44 <__NVIC_SetPriority+0x4c>)
 8000b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b16:	0112      	lsls	r2, r2, #4
 8000b18:	b2d2      	uxtb	r2, r2
 8000b1a:	440b      	add	r3, r1
 8000b1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b20:	e00a      	b.n	8000b38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	b2da      	uxtb	r2, r3
 8000b26:	4908      	ldr	r1, [pc, #32]	; (8000b48 <__NVIC_SetPriority+0x50>)
 8000b28:	79fb      	ldrb	r3, [r7, #7]
 8000b2a:	f003 030f 	and.w	r3, r3, #15
 8000b2e:	3b04      	subs	r3, #4
 8000b30:	0112      	lsls	r2, r2, #4
 8000b32:	b2d2      	uxtb	r2, r2
 8000b34:	440b      	add	r3, r1
 8000b36:	761a      	strb	r2, [r3, #24]
}
 8000b38:	bf00      	nop
 8000b3a:	370c      	adds	r7, #12
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b42:	4770      	bx	lr
 8000b44:	e000e100 	.word	0xe000e100
 8000b48:	e000ed00 	.word	0xe000ed00

08000b4c <main>:

uint8_t mySpiReceive[8];
uint8_t mySpiTransmit[8] = "HiHiHiHi";

int main(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b08e      	sub	sp, #56	; 0x38
 8000b50:	af00      	add	r7, sp, #0
  HAL_Init();
 8000b52:	f000 ffb5 	bl	8001ac0 <HAL_Init>
  SystemClock_Config();
 8000b56:	f000 fcfb 	bl	8001550 <SystemClock_Config>
  MX_GPIO_Init();
 8000b5a:	f000 fdc5 	bl	80016e8 <MX_GPIO_Init>

  pinSetup();
 8000b5e:	f000 f8ca 	bl	8000cf6 <pinSetup>
  timer2Setup();
 8000b62:	f000 f8f3 	bl	8000d4c <timer2Setup>
  timer2ChannelSetup();
 8000b66:	f000 fabf 	bl	80010e8 <timer2ChannelSetup>
  timer4Setup();
 8000b6a:	f000 f90b 	bl	8000d84 <timer4Setup>
  MX_TIM15_Init();
 8000b6e:	f000 f965 	bl	8000e3c <MX_TIM15_Init>
  TIM3_C1_Init();
 8000b72:	f000 fb85 	bl	8001280 <TIM3_C1_Init>

  //uartSetPins();
  MX_SPI2_Init();
 8000b76:	f000 fd79 	bl	800166c <MX_SPI2_Init>



  MX_USART2_UART_Init();
 8000b7a:	f000 fd47 	bl	800160c <MX_USART2_UART_Init>
  while (1)
  {
	  int distance = timespan / 58;
 8000b7e:	4b47      	ldr	r3, [pc, #284]	; (8000c9c <main+0x150>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	4a47      	ldr	r2, [pc, #284]	; (8000ca0 <main+0x154>)
 8000b84:	fb82 1203 	smull	r1, r2, r2, r3
 8000b88:	441a      	add	r2, r3
 8000b8a:	1152      	asrs	r2, r2, #5
 8000b8c:	17db      	asrs	r3, r3, #31
 8000b8e:	1ad3      	subs	r3, r2, r3
 8000b90:	637b      	str	r3, [r7, #52]	; 0x34
	  static int printCounter = 0;
	  if(HAL_GetTick() > 1000 * printCounter)
 8000b92:	f000 ffef 	bl	8001b74 <HAL_GetTick>
 8000b96:	4601      	mov	r1, r0
 8000b98:	4b42      	ldr	r3, [pc, #264]	; (8000ca4 <main+0x158>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000ba0:	fb02 f303 	mul.w	r3, r2, r3
 8000ba4:	4299      	cmp	r1, r3
 8000ba6:	d928      	bls.n	8000bfa <main+0xae>
	  {
		  char buffer[50];
		  sprintf(buffer, "%d\r\n", dutyCycleW2);
 8000ba8:	4b3f      	ldr	r3, [pc, #252]	; (8000ca8 <main+0x15c>)
 8000baa:	681a      	ldr	r2, [r3, #0]
 8000bac:	463b      	mov	r3, r7
 8000bae:	493f      	ldr	r1, [pc, #252]	; (8000cac <main+0x160>)
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f003 fafb 	bl	80041ac <siprintf>
		  HAL_UART_Transmit(&huart2, (uint8_t *)buffer, strlen(buffer), 100);
 8000bb6:	463b      	mov	r3, r7
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f7ff fb11 	bl	80001e0 <strlen>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	b29a      	uxth	r2, r3
 8000bc2:	4639      	mov	r1, r7
 8000bc4:	2364      	movs	r3, #100	; 0x64
 8000bc6:	483a      	ldr	r0, [pc, #232]	; (8000cb0 <main+0x164>)
 8000bc8:	f002 feed 	bl	80039a6 <HAL_UART_Transmit>
		  sprintf(buffer, "%d\r\n", dutyCycleW1);
 8000bcc:	4b39      	ldr	r3, [pc, #228]	; (8000cb4 <main+0x168>)
 8000bce:	681a      	ldr	r2, [r3, #0]
 8000bd0:	463b      	mov	r3, r7
 8000bd2:	4936      	ldr	r1, [pc, #216]	; (8000cac <main+0x160>)
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f003 fae9 	bl	80041ac <siprintf>
		  HAL_UART_Transmit(&huart2, (uint8_t *)buffer, strlen(buffer), 100);
 8000bda:	463b      	mov	r3, r7
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f7ff faff 	bl	80001e0 <strlen>
 8000be2:	4603      	mov	r3, r0
 8000be4:	b29a      	uxth	r2, r3
 8000be6:	4639      	mov	r1, r7
 8000be8:	2364      	movs	r3, #100	; 0x64
 8000bea:	4831      	ldr	r0, [pc, #196]	; (8000cb0 <main+0x164>)
 8000bec:	f002 fedb 	bl	80039a6 <HAL_UART_Transmit>
		  printCounter++;
 8000bf0:	4b2c      	ldr	r3, [pc, #176]	; (8000ca4 <main+0x158>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	3301      	adds	r3, #1
 8000bf6:	4a2b      	ldr	r2, [pc, #172]	; (8000ca4 <main+0x158>)
 8000bf8:	6013      	str	r3, [r2, #0]
	  }
	  switch(currentState)
 8000bfa:	4b2f      	ldr	r3, [pc, #188]	; (8000cb8 <main+0x16c>)
 8000bfc:	781b      	ldrb	r3, [r3, #0]
 8000bfe:	2b01      	cmp	r3, #1
 8000c00:	d009      	beq.n	8000c16 <main+0xca>
 8000c02:	2b02      	cmp	r3, #2
 8000c04:	d01d      	beq.n	8000c42 <main+0xf6>
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d000      	beq.n	8000c0c <main+0xc0>
			  rotateVehicle((HAL_GetTick() % 180) - 90);
			  HAL_Delay(500);
		  }
		  break;
	  default:
		  break;
 8000c0a:	e045      	b.n	8000c98 <main+0x14c>
		  drive(0);
 8000c0c:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 8000cbc <main+0x170>
 8000c10:	f000 f85c 	bl	8000ccc <drive>
		  break;
 8000c14:	e040      	b.n	8000c98 <main+0x14c>
		  if(distance < 10)
 8000c16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c18:	2b09      	cmp	r3, #9
 8000c1a:	dc03      	bgt.n	8000c24 <main+0xd8>
			  currentState = TURNING;
 8000c1c:	4b26      	ldr	r3, [pc, #152]	; (8000cb8 <main+0x16c>)
 8000c1e:	2202      	movs	r2, #2
 8000c20:	701a      	strb	r2, [r3, #0]
		  break;
 8000c22:	e038      	b.n	8000c96 <main+0x14a>
		  } else if(prevState != currentState)
 8000c24:	4b26      	ldr	r3, [pc, #152]	; (8000cc0 <main+0x174>)
 8000c26:	781a      	ldrb	r2, [r3, #0]
 8000c28:	4b23      	ldr	r3, [pc, #140]	; (8000cb8 <main+0x16c>)
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	429a      	cmp	r2, r3
 8000c2e:	d032      	beq.n	8000c96 <main+0x14a>
			  drive(0.4);
 8000c30:	ed9f 0a24 	vldr	s0, [pc, #144]	; 8000cc4 <main+0x178>
 8000c34:	f000 f84a 	bl	8000ccc <drive>
			  prevState = currentState;
 8000c38:	4b1f      	ldr	r3, [pc, #124]	; (8000cb8 <main+0x16c>)
 8000c3a:	781a      	ldrb	r2, [r3, #0]
 8000c3c:	4b20      	ldr	r3, [pc, #128]	; (8000cc0 <main+0x174>)
 8000c3e:	701a      	strb	r2, [r3, #0]
		  break;
 8000c40:	e029      	b.n	8000c96 <main+0x14a>
		  if(prevState != currentState)
 8000c42:	4b1f      	ldr	r3, [pc, #124]	; (8000cc0 <main+0x174>)
 8000c44:	781a      	ldrb	r2, [r3, #0]
 8000c46:	4b1c      	ldr	r3, [pc, #112]	; (8000cb8 <main+0x16c>)
 8000c48:	781b      	ldrb	r3, [r3, #0]
 8000c4a:	429a      	cmp	r2, r3
 8000c4c:	d007      	beq.n	8000c5e <main+0x112>
			  drive(0);
 8000c4e:	ed9f 0a1b 	vldr	s0, [pc, #108]	; 8000cbc <main+0x170>
 8000c52:	f000 f83b 	bl	8000ccc <drive>
			  prevState = currentState;
 8000c56:	4b18      	ldr	r3, [pc, #96]	; (8000cb8 <main+0x16c>)
 8000c58:	781a      	ldrb	r2, [r3, #0]
 8000c5a:	4b19      	ldr	r3, [pc, #100]	; (8000cc0 <main+0x174>)
 8000c5c:	701a      	strb	r2, [r3, #0]
		  if(distance > 10)
 8000c5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c60:	2b0a      	cmp	r3, #10
 8000c62:	dd03      	ble.n	8000c6c <main+0x120>
			  currentState = DRIVING;
 8000c64:	4b14      	ldr	r3, [pc, #80]	; (8000cb8 <main+0x16c>)
 8000c66:	2201      	movs	r2, #1
 8000c68:	701a      	strb	r2, [r3, #0]
		  break;
 8000c6a:	e015      	b.n	8000c98 <main+0x14c>
			  rotateVehicle((HAL_GetTick() % 180) - 90);
 8000c6c:	f000 ff82 	bl	8001b74 <HAL_GetTick>
 8000c70:	4602      	mov	r2, r0
 8000c72:	0893      	lsrs	r3, r2, #2
 8000c74:	4914      	ldr	r1, [pc, #80]	; (8000cc8 <main+0x17c>)
 8000c76:	fba1 1303 	umull	r1, r3, r1, r3
 8000c7a:	089b      	lsrs	r3, r3, #2
 8000c7c:	21b4      	movs	r1, #180	; 0xb4
 8000c7e:	fb01 f303 	mul.w	r3, r1, r3
 8000c82:	1ad3      	subs	r3, r2, r3
 8000c84:	3b5a      	subs	r3, #90	; 0x5a
 8000c86:	4618      	mov	r0, r3
 8000c88:	f000 fa8e 	bl	80011a8 <rotateVehicle>
			  HAL_Delay(500);
 8000c8c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c90:	f000 ff7c 	bl	8001b8c <HAL_Delay>
		  break;
 8000c94:	e000      	b.n	8000c98 <main+0x14c>
		  break;
 8000c96:	bf00      	nop
  {
 8000c98:	e771      	b.n	8000b7e <main+0x32>
 8000c9a:	bf00      	nop
 8000c9c:	2000008c 	.word	0x2000008c
 8000ca0:	8d3dcb09 	.word	0x8d3dcb09
 8000ca4:	20000094 	.word	0x20000094
 8000ca8:	200001bc 	.word	0x200001bc
 8000cac:	080049d0 	.word	0x080049d0
 8000cb0:	20000138 	.word	0x20000138
 8000cb4:	20000134 	.word	0x20000134
 8000cb8:	20000090 	.word	0x20000090
 8000cbc:	00000000 	.word	0x00000000
 8000cc0:	20000091 	.word	0x20000091
 8000cc4:	3ecccccd 	.word	0x3ecccccd
 8000cc8:	16c16c17 	.word	0x16c16c17

08000ccc <drive>:
	  }
  }
}

static void drive(float power)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	ed87 0a01 	vstr	s0, [r7, #4]
	setDutyCycleChannel1(-power);
 8000cd6:	edd7 7a01 	vldr	s15, [r7, #4]
 8000cda:	eef1 7a67 	vneg.f32	s15, s15
 8000cde:	eeb0 0a67 	vmov.f32	s0, s15
 8000ce2:	f000 f971 	bl	8000fc8 <setDutyCycleChannel1>
	setDutyCycleChannel2(power);
 8000ce6:	ed97 0a01 	vldr	s0, [r7, #4]
 8000cea:	f000 f9b5 	bl	8001058 <setDutyCycleChannel2>
}
 8000cee:	bf00      	nop
 8000cf0:	3708      	adds	r7, #8
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}

08000cf6 <pinSetup>:

static void pinSetup(void)
{
 8000cf6:	b480      	push	{r7}
 8000cf8:	af00      	add	r7, sp, #0
	GPIOA->MODER |= GPIO_MODER_MODER5_1 | GPIO_MODER_MODER1_1;
 8000cfa:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000d04:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000d08:	f043 0308 	orr.w	r3, r3, #8
 8000d0c:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(GPIO_MODER_MODER5_0 | GPIO_MODER_MODER1_0);
 8000d0e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000d18:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000d1c:	f023 0304 	bic.w	r3, r3, #4
 8000d20:	6013      	str	r3, [r2, #0]

	GPIOA->AFR[0] &= ~(GPIO_AFRL_AFRL5_Msk | GPIO_AFRL_AFRL1_Msk);
 8000d22:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000d26:	6a1b      	ldr	r3, [r3, #32]
 8000d28:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000d2c:	f023 13f0 	bic.w	r3, r3, #15728880	; 0xf000f0
 8000d30:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1 << GPIO_AFRL_AFRL5_Pos) | (1 << GPIO_AFRL_AFRL1_Pos);
 8000d32:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000d36:	6a1b      	ldr	r3, [r3, #32]
 8000d38:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000d3c:	f043 1310 	orr.w	r3, r3, #1048592	; 0x100010
 8000d40:	6213      	str	r3, [r2, #32]

}
 8000d42:	bf00      	nop
 8000d44:	46bd      	mov	sp, r7
 8000d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4a:	4770      	bx	lr

08000d4c <timer2Setup>:

static void timer2Setup(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8000d50:	4b0b      	ldr	r3, [pc, #44]	; (8000d80 <timer2Setup+0x34>)
 8000d52:	69db      	ldr	r3, [r3, #28]
 8000d54:	4a0a      	ldr	r2, [pc, #40]	; (8000d80 <timer2Setup+0x34>)
 8000d56:	f043 0301 	orr.w	r3, r3, #1
 8000d5a:	61d3      	str	r3, [r2, #28]

	TIM2->PSC = 72 - 1;
 8000d5c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d60:	2247      	movs	r2, #71	; 0x47
 8000d62:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = ARR_VALUE - 1;
 8000d64:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d68:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8000d6c:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->CNT = 0;
 8000d6e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d72:	2200      	movs	r2, #0
 8000d74:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000d76:	bf00      	nop
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7e:	4770      	bx	lr
 8000d80:	40021000 	.word	0x40021000

08000d84 <timer4Setup>:

static void timer4Setup(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 8000d88:	4b29      	ldr	r3, [pc, #164]	; (8000e30 <timer4Setup+0xac>)
 8000d8a:	69db      	ldr	r3, [r3, #28]
 8000d8c:	4a28      	ldr	r2, [pc, #160]	; (8000e30 <timer4Setup+0xac>)
 8000d8e:	f043 0304 	orr.w	r3, r3, #4
 8000d92:	61d3      	str	r3, [r2, #28]
	TIM4->PSC = 72 - 1;
 8000d94:	4b27      	ldr	r3, [pc, #156]	; (8000e34 <timer4Setup+0xb0>)
 8000d96:	2247      	movs	r2, #71	; 0x47
 8000d98:	629a      	str	r2, [r3, #40]	; 0x28
	TIM4->ARR = 50 - 1;
 8000d9a:	4b26      	ldr	r3, [pc, #152]	; (8000e34 <timer4Setup+0xb0>)
 8000d9c:	2231      	movs	r2, #49	; 0x31
 8000d9e:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM4->CNT = 0;
 8000da0:	4b24      	ldr	r3, [pc, #144]	; (8000e34 <timer4Setup+0xb0>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	625a      	str	r2, [r3, #36]	; 0x24

	TIM4->CCMR1 &= ~(TIM_CCMR1_CC1S_Msk | TIM_CCMR1_OC1M_Msk | TIM_CCMR1_OC1PE_Msk) ;
 8000da6:	4b23      	ldr	r3, [pc, #140]	; (8000e34 <timer4Setup+0xb0>)
 8000da8:	699b      	ldr	r3, [r3, #24]
 8000daa:	4a22      	ldr	r2, [pc, #136]	; (8000e34 <timer4Setup+0xb0>)
 8000dac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000db0:	f023 037b 	bic.w	r3, r3, #123	; 0x7b
 8000db4:	6193      	str	r3, [r2, #24]
	TIM4->CCMR1 |= TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1;
 8000db6:	4b1f      	ldr	r3, [pc, #124]	; (8000e34 <timer4Setup+0xb0>)
 8000db8:	699b      	ldr	r3, [r3, #24]
 8000dba:	4a1e      	ldr	r2, [pc, #120]	; (8000e34 <timer4Setup+0xb0>)
 8000dbc:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000dc0:	6193      	str	r3, [r2, #24]
	TIM4->CCR1 |= 0;
 8000dc2:	4b1c      	ldr	r3, [pc, #112]	; (8000e34 <timer4Setup+0xb0>)
 8000dc4:	4a1b      	ldr	r2, [pc, #108]	; (8000e34 <timer4Setup+0xb0>)
 8000dc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000dc8:	6353      	str	r3, [r2, #52]	; 0x34
	TIM4->CCER |= TIM_CCER_CC1E_Msk;
 8000dca:	4b1a      	ldr	r3, [pc, #104]	; (8000e34 <timer4Setup+0xb0>)
 8000dcc:	6a1b      	ldr	r3, [r3, #32]
 8000dce:	4a19      	ldr	r2, [pc, #100]	; (8000e34 <timer4Setup+0xb0>)
 8000dd0:	f043 0301 	orr.w	r3, r3, #1
 8000dd4:	6213      	str	r3, [r2, #32]
	TIM4->CCER &= ~TIM_CCER_CC1P_Msk;
 8000dd6:	4b17      	ldr	r3, [pc, #92]	; (8000e34 <timer4Setup+0xb0>)
 8000dd8:	6a1b      	ldr	r3, [r3, #32]
 8000dda:	4a16      	ldr	r2, [pc, #88]	; (8000e34 <timer4Setup+0xb0>)
 8000ddc:	f023 0302 	bic.w	r3, r3, #2
 8000de0:	6213      	str	r3, [r2, #32]

	GPIOB->MODER |= GPIO_MODER_MODER6_1;
 8000de2:	4b15      	ldr	r3, [pc, #84]	; (8000e38 <timer4Setup+0xb4>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	4a14      	ldr	r2, [pc, #80]	; (8000e38 <timer4Setup+0xb4>)
 8000de8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000dec:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~(GPIO_MODER_MODER6_0);
 8000dee:	4b12      	ldr	r3, [pc, #72]	; (8000e38 <timer4Setup+0xb4>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	4a11      	ldr	r2, [pc, #68]	; (8000e38 <timer4Setup+0xb4>)
 8000df4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000df8:	6013      	str	r3, [r2, #0]

	GPIOB->AFR[0] &= ~(GPIO_AFRL_AFRL6_Msk);
 8000dfa:	4b0f      	ldr	r3, [pc, #60]	; (8000e38 <timer4Setup+0xb4>)
 8000dfc:	6a1b      	ldr	r3, [r3, #32]
 8000dfe:	4a0e      	ldr	r2, [pc, #56]	; (8000e38 <timer4Setup+0xb4>)
 8000e00:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8000e04:	6213      	str	r3, [r2, #32]
	GPIOB->AFR[0] |= (0x2 << GPIO_AFRL_AFRL6_Pos);
 8000e06:	4b0c      	ldr	r3, [pc, #48]	; (8000e38 <timer4Setup+0xb4>)
 8000e08:	6a1b      	ldr	r3, [r3, #32]
 8000e0a:	4a0b      	ldr	r2, [pc, #44]	; (8000e38 <timer4Setup+0xb4>)
 8000e0c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000e10:	6213      	str	r3, [r2, #32]

	TIM4->CCR1 = 10 - 1;
 8000e12:	4b08      	ldr	r3, [pc, #32]	; (8000e34 <timer4Setup+0xb0>)
 8000e14:	2209      	movs	r2, #9
 8000e16:	635a      	str	r2, [r3, #52]	; 0x34

	TIM4->CR1 |= TIM_CR1_CEN;
 8000e18:	4b06      	ldr	r3, [pc, #24]	; (8000e34 <timer4Setup+0xb0>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4a05      	ldr	r2, [pc, #20]	; (8000e34 <timer4Setup+0xb0>)
 8000e1e:	f043 0301 	orr.w	r3, r3, #1
 8000e22:	6013      	str	r3, [r2, #0]
}
 8000e24:	bf00      	nop
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr
 8000e2e:	bf00      	nop
 8000e30:	40021000 	.word	0x40021000
 8000e34:	40000800 	.word	0x40000800
 8000e38:	48000400 	.word	0x48000400

08000e3c <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
    //Pin setup rewrite
    GPIOB->MODER |= GPIO_MODER_MODER14_1;
 8000e40:	4b5e      	ldr	r3, [pc, #376]	; (8000fbc <MX_TIM15_Init+0x180>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	4a5d      	ldr	r2, [pc, #372]	; (8000fbc <MX_TIM15_Init+0x180>)
 8000e46:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000e4a:	6013      	str	r3, [r2, #0]
    GPIOB->MODER &= ~GPIO_MODER_MODER14_0;
 8000e4c:	4b5b      	ldr	r3, [pc, #364]	; (8000fbc <MX_TIM15_Init+0x180>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	4a5a      	ldr	r2, [pc, #360]	; (8000fbc <MX_TIM15_Init+0x180>)
 8000e52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000e56:	6013      	str	r3, [r2, #0]

    GPIOB->PUPDR &= ~GPIO_PUPDR_PUPDR14_Msk;
 8000e58:	4b58      	ldr	r3, [pc, #352]	; (8000fbc <MX_TIM15_Init+0x180>)
 8000e5a:	68db      	ldr	r3, [r3, #12]
 8000e5c:	4a57      	ldr	r2, [pc, #348]	; (8000fbc <MX_TIM15_Init+0x180>)
 8000e5e:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8000e62:	60d3      	str	r3, [r2, #12]

    GPIOB->AFR[1] &= ~GPIO_AFRH_AFRH6_Msk;
 8000e64:	4b55      	ldr	r3, [pc, #340]	; (8000fbc <MX_TIM15_Init+0x180>)
 8000e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e68:	4a54      	ldr	r2, [pc, #336]	; (8000fbc <MX_TIM15_Init+0x180>)
 8000e6a:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8000e6e:	6253      	str	r3, [r2, #36]	; 0x24
    GPIOB->AFR[1] |= (0x1 << GPIO_AFRH_AFRH6_Pos);
 8000e70:	4b52      	ldr	r3, [pc, #328]	; (8000fbc <MX_TIM15_Init+0x180>)
 8000e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e74:	4a51      	ldr	r2, [pc, #324]	; (8000fbc <MX_TIM15_Init+0x180>)
 8000e76:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000e7a:	6253      	str	r3, [r2, #36]	; 0x24

    GPIOB->MODER |= GPIO_MODER_MODER15_1;
 8000e7c:	4b4f      	ldr	r3, [pc, #316]	; (8000fbc <MX_TIM15_Init+0x180>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4a4e      	ldr	r2, [pc, #312]	; (8000fbc <MX_TIM15_Init+0x180>)
 8000e82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000e86:	6013      	str	r3, [r2, #0]
    GPIOB->MODER &= ~GPIO_MODER_MODER15_0;
 8000e88:	4b4c      	ldr	r3, [pc, #304]	; (8000fbc <MX_TIM15_Init+0x180>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4a4b      	ldr	r2, [pc, #300]	; (8000fbc <MX_TIM15_Init+0x180>)
 8000e8e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8000e92:	6013      	str	r3, [r2, #0]

    GPIOB->PUPDR &= ~GPIO_PUPDR_PUPDR15_Msk;
 8000e94:	4b49      	ldr	r3, [pc, #292]	; (8000fbc <MX_TIM15_Init+0x180>)
 8000e96:	68db      	ldr	r3, [r3, #12]
 8000e98:	4a48      	ldr	r2, [pc, #288]	; (8000fbc <MX_TIM15_Init+0x180>)
 8000e9a:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8000e9e:	60d3      	str	r3, [r2, #12]

    GPIOB->AFR[1] &= ~GPIO_AFRH_AFRH7_Msk;
 8000ea0:	4b46      	ldr	r3, [pc, #280]	; (8000fbc <MX_TIM15_Init+0x180>)
 8000ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ea4:	4a45      	ldr	r2, [pc, #276]	; (8000fbc <MX_TIM15_Init+0x180>)
 8000ea6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000eaa:	6253      	str	r3, [r2, #36]	; 0x24
    GPIOB->AFR[1] |= (0x1 << GPIO_AFRH_AFRH7_Pos);
 8000eac:	4b43      	ldr	r3, [pc, #268]	; (8000fbc <MX_TIM15_Init+0x180>)
 8000eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000eb0:	4a42      	ldr	r2, [pc, #264]	; (8000fbc <MX_TIM15_Init+0x180>)
 8000eb2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000eb6:	6253      	str	r3, [r2, #36]	; 0x24

    //Timer rewrite
    RCC->APB2ENR |= RCC_APB2ENR_TIM15EN;
 8000eb8:	4b41      	ldr	r3, [pc, #260]	; (8000fc0 <MX_TIM15_Init+0x184>)
 8000eba:	699b      	ldr	r3, [r3, #24]
 8000ebc:	4a40      	ldr	r2, [pc, #256]	; (8000fc0 <MX_TIM15_Init+0x184>)
 8000ebe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ec2:	6193      	str	r3, [r2, #24]

    TIM15->PSC = 72 - 1;
 8000ec4:	4b3f      	ldr	r3, [pc, #252]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000ec6:	2247      	movs	r2, #71	; 0x47
 8000ec8:	629a      	str	r2, [r3, #40]	; 0x28
    TIM15->ARR = 1099 - 1;
 8000eca:	4b3e      	ldr	r3, [pc, #248]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000ecc:	f240 424a 	movw	r2, #1098	; 0x44a
 8000ed0:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM15->CCMR1 &= ~TIM_CCMR1_CC1S;
 8000ed2:	4b3c      	ldr	r3, [pc, #240]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000ed4:	699b      	ldr	r3, [r3, #24]
 8000ed6:	4a3b      	ldr	r2, [pc, #236]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000ed8:	f023 0303 	bic.w	r3, r3, #3
 8000edc:	6193      	str	r3, [r2, #24]
    TIM15->CCMR1 |= TIM_CCMR1_CC1S_0;
 8000ede:	4b39      	ldr	r3, [pc, #228]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000ee0:	699b      	ldr	r3, [r3, #24]
 8000ee2:	4a38      	ldr	r2, [pc, #224]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000ee4:	f043 0301 	orr.w	r3, r3, #1
 8000ee8:	6193      	str	r3, [r2, #24]
    TIM15->CCMR1 &= ~TIM_CCMR1_IC1F;
 8000eea:	4b36      	ldr	r3, [pc, #216]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000eec:	699b      	ldr	r3, [r3, #24]
 8000eee:	4a35      	ldr	r2, [pc, #212]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000ef0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000ef4:	6193      	str	r3, [r2, #24]
    TIM15->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8000ef6:	4b33      	ldr	r3, [pc, #204]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000ef8:	699b      	ldr	r3, [r3, #24]
 8000efa:	4a32      	ldr	r2, [pc, #200]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000efc:	f023 030c 	bic.w	r3, r3, #12
 8000f00:	6193      	str	r3, [r2, #24]
    TIM15->CCER |= TIM_CCER_CC1P | TIM_CCER_CC1NP;
 8000f02:	4b30      	ldr	r3, [pc, #192]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000f04:	6a1b      	ldr	r3, [r3, #32]
 8000f06:	4a2f      	ldr	r2, [pc, #188]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000f08:	f043 030a 	orr.w	r3, r3, #10
 8000f0c:	6213      	str	r3, [r2, #32]
    TIM15->CCER |= TIM_CCER_CC1E;
 8000f0e:	4b2d      	ldr	r3, [pc, #180]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000f10:	6a1b      	ldr	r3, [r3, #32]
 8000f12:	4a2c      	ldr	r2, [pc, #176]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000f14:	f043 0301 	orr.w	r3, r3, #1
 8000f18:	6213      	str	r3, [r2, #32]
    TIM15->DIER |= TIM_DIER_CC1IE;
 8000f1a:	4b2a      	ldr	r3, [pc, #168]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000f1c:	68db      	ldr	r3, [r3, #12]
 8000f1e:	4a29      	ldr	r2, [pc, #164]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000f20:	f043 0302 	orr.w	r3, r3, #2
 8000f24:	60d3      	str	r3, [r2, #12]
    TIM15->DIER |= TIM_DIER_CC1DE;	//DMA request
 8000f26:	4b27      	ldr	r3, [pc, #156]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000f28:	68db      	ldr	r3, [r3, #12]
 8000f2a:	4a26      	ldr	r2, [pc, #152]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000f2c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f30:	60d3      	str	r3, [r2, #12]
    TIM15->DIER |= TIM_DIER_UIE;
 8000f32:	4b24      	ldr	r3, [pc, #144]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000f34:	68db      	ldr	r3, [r3, #12]
 8000f36:	4a23      	ldr	r2, [pc, #140]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000f38:	f043 0301 	orr.w	r3, r3, #1
 8000f3c:	60d3      	str	r3, [r2, #12]
    //TIM15->CR1 &= ~TIM_CR1_DIR;

	TIM15->CCMR1 &= ~TIM_CCMR1_CC2S;
 8000f3e:	4b21      	ldr	r3, [pc, #132]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000f40:	699b      	ldr	r3, [r3, #24]
 8000f42:	4a20      	ldr	r2, [pc, #128]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000f44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000f48:	6193      	str	r3, [r2, #24]
	TIM15->CCMR1 |= TIM_CCMR1_CC2S_0;
 8000f4a:	4b1e      	ldr	r3, [pc, #120]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000f4c:	699b      	ldr	r3, [r3, #24]
 8000f4e:	4a1d      	ldr	r2, [pc, #116]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000f50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f54:	6193      	str	r3, [r2, #24]
	TIM15->CCMR1 &= ~TIM_CCMR1_IC2F;
 8000f56:	4b1b      	ldr	r3, [pc, #108]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000f58:	699b      	ldr	r3, [r3, #24]
 8000f5a:	4a1a      	ldr	r2, [pc, #104]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000f5c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000f60:	6193      	str	r3, [r2, #24]
	TIM15->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8000f62:	4b18      	ldr	r3, [pc, #96]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000f64:	699b      	ldr	r3, [r3, #24]
 8000f66:	4a17      	ldr	r2, [pc, #92]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000f68:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000f6c:	6193      	str	r3, [r2, #24]
	TIM15->CCER |= TIM_CCER_CC2P | TIM_CCER_CC2NP;
 8000f6e:	4b15      	ldr	r3, [pc, #84]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000f70:	6a1b      	ldr	r3, [r3, #32]
 8000f72:	4a14      	ldr	r2, [pc, #80]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000f74:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8000f78:	6213      	str	r3, [r2, #32]
	TIM15->CCER |= TIM_CCER_CC2E;
 8000f7a:	4b12      	ldr	r3, [pc, #72]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000f7c:	6a1b      	ldr	r3, [r3, #32]
 8000f7e:	4a11      	ldr	r2, [pc, #68]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000f80:	f043 0310 	orr.w	r3, r3, #16
 8000f84:	6213      	str	r3, [r2, #32]
	TIM15->DIER |= TIM_DIER_CC2IE;
 8000f86:	4b0f      	ldr	r3, [pc, #60]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000f88:	68db      	ldr	r3, [r3, #12]
 8000f8a:	4a0e      	ldr	r2, [pc, #56]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000f8c:	f043 0304 	orr.w	r3, r3, #4
 8000f90:	60d3      	str	r3, [r2, #12]
	TIM15->DIER |= TIM_DIER_CC2DE;	//DMA request
 8000f92:	4b0c      	ldr	r3, [pc, #48]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000f94:	68db      	ldr	r3, [r3, #12]
 8000f96:	4a0b      	ldr	r2, [pc, #44]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000f98:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f9c:	60d3      	str	r3, [r2, #12]
	//TIM15->CR2 &= ~TIM_CR2_DIR;
	TIM15->CR1 |= TIM_CR1_CEN;
 8000f9e:	4b09      	ldr	r3, [pc, #36]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	4a08      	ldr	r2, [pc, #32]	; (8000fc4 <MX_TIM15_Init+0x188>)
 8000fa4:	f043 0301 	orr.w	r3, r3, #1
 8000fa8:	6013      	str	r3, [r2, #0]
    NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 2);
 8000faa:	2102      	movs	r1, #2
 8000fac:	2018      	movs	r0, #24
 8000fae:	f7ff fda3 	bl	8000af8 <__NVIC_SetPriority>
    NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8000fb2:	2018      	movs	r0, #24
 8000fb4:	f7ff fd82 	bl	8000abc <__NVIC_EnableIRQ>
}
 8000fb8:	bf00      	nop
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	48000400 	.word	0x48000400
 8000fc0:	40021000 	.word	0x40021000
 8000fc4:	40014000 	.word	0x40014000

08000fc8 <setDutyCycleChannel1>:

static void setDutyCycleChannel1(float power)
{
 8000fc8:	b590      	push	{r4, r7, lr}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	ed87 0a01 	vstr	s0, [r7, #4]
	if(power > 1) power = 1;
 8000fd2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fd6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000fda:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fe2:	dd03      	ble.n	8000fec <setDutyCycleChannel1+0x24>
 8000fe4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000fe8:	607b      	str	r3, [r7, #4]
 8000fea:	e00a      	b.n	8001002 <setDutyCycleChannel1+0x3a>
	else if(power < -1) power = -1;
 8000fec:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ff0:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8000ff4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ffc:	d501      	bpl.n	8001002 <setDutyCycleChannel1+0x3a>
 8000ffe:	4b14      	ldr	r3, [pc, #80]	; (8001050 <setDutyCycleChannel1+0x88>)
 8001000:	607b      	str	r3, [r7, #4]
	TIM2->CCR1 = DEGREES_0 + power * (DEGREES_0 - DEGREES_90);
 8001002:	6878      	ldr	r0, [r7, #4]
 8001004:	f7ff faa8 	bl	8000558 <__aeabi_f2d>
 8001008:	f04f 0200 	mov.w	r2, #0
 800100c:	4b11      	ldr	r3, [pc, #68]	; (8001054 <setDutyCycleChannel1+0x8c>)
 800100e:	f7ff fafb 	bl	8000608 <__aeabi_dmul>
 8001012:	4603      	mov	r3, r0
 8001014:	460c      	mov	r4, r1
 8001016:	4618      	mov	r0, r3
 8001018:	4621      	mov	r1, r4
 800101a:	a30b      	add	r3, pc, #44	; (adr r3, 8001048 <setDutyCycleChannel1+0x80>)
 800101c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001020:	f7ff f93c 	bl	800029c <__adddf3>
 8001024:	4603      	mov	r3, r0
 8001026:	460c      	mov	r4, r1
 8001028:	461a      	mov	r2, r3
 800102a:	4623      	mov	r3, r4
 800102c:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8001030:	4610      	mov	r0, r2
 8001032:	4619      	mov	r1, r3
 8001034:	f7ff fd22 	bl	8000a7c <__aeabi_d2uiz>
 8001038:	4603      	mov	r3, r0
 800103a:	6363      	str	r3, [r4, #52]	; 0x34
}
 800103c:	bf00      	nop
 800103e:	370c      	adds	r7, #12
 8001040:	46bd      	mov	sp, r7
 8001042:	bd90      	pop	{r4, r7, pc}
 8001044:	f3af 8000 	nop.w
 8001048:	00000000 	.word	0x00000000
 800104c:	40977000 	.word	0x40977000
 8001050:	bf800000 	.word	0xbf800000
 8001054:	406b8000 	.word	0x406b8000

08001058 <setDutyCycleChannel2>:

static void setDutyCycleChannel2(float power)
{
 8001058:	b590      	push	{r4, r7, lr}
 800105a:	b083      	sub	sp, #12
 800105c:	af00      	add	r7, sp, #0
 800105e:	ed87 0a01 	vstr	s0, [r7, #4]
	if(power > 1) power = 1;
 8001062:	edd7 7a01 	vldr	s15, [r7, #4]
 8001066:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800106a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800106e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001072:	dd03      	ble.n	800107c <setDutyCycleChannel2+0x24>
 8001074:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001078:	607b      	str	r3, [r7, #4]
 800107a:	e00a      	b.n	8001092 <setDutyCycleChannel2+0x3a>
	else if(power < -1) power = -1;
 800107c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001080:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8001084:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001088:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800108c:	d501      	bpl.n	8001092 <setDutyCycleChannel2+0x3a>
 800108e:	4b14      	ldr	r3, [pc, #80]	; (80010e0 <setDutyCycleChannel2+0x88>)
 8001090:	607b      	str	r3, [r7, #4]
	TIM2->CCR2 = DEGREES_0 + power * (DEGREES_0 - DEGREES_90);
 8001092:	6878      	ldr	r0, [r7, #4]
 8001094:	f7ff fa60 	bl	8000558 <__aeabi_f2d>
 8001098:	f04f 0200 	mov.w	r2, #0
 800109c:	4b11      	ldr	r3, [pc, #68]	; (80010e4 <setDutyCycleChannel2+0x8c>)
 800109e:	f7ff fab3 	bl	8000608 <__aeabi_dmul>
 80010a2:	4603      	mov	r3, r0
 80010a4:	460c      	mov	r4, r1
 80010a6:	4618      	mov	r0, r3
 80010a8:	4621      	mov	r1, r4
 80010aa:	a30b      	add	r3, pc, #44	; (adr r3, 80010d8 <setDutyCycleChannel2+0x80>)
 80010ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010b0:	f7ff f8f4 	bl	800029c <__adddf3>
 80010b4:	4603      	mov	r3, r0
 80010b6:	460c      	mov	r4, r1
 80010b8:	461a      	mov	r2, r3
 80010ba:	4623      	mov	r3, r4
 80010bc:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 80010c0:	4610      	mov	r0, r2
 80010c2:	4619      	mov	r1, r3
 80010c4:	f7ff fcda 	bl	8000a7c <__aeabi_d2uiz>
 80010c8:	4603      	mov	r3, r0
 80010ca:	63a3      	str	r3, [r4, #56]	; 0x38
}
 80010cc:	bf00      	nop
 80010ce:	370c      	adds	r7, #12
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd90      	pop	{r4, r7, pc}
 80010d4:	f3af 8000 	nop.w
 80010d8:	00000000 	.word	0x00000000
 80010dc:	40977000 	.word	0x40977000
 80010e0:	bf800000 	.word	0xbf800000
 80010e4:	406b8000 	.word	0x406b8000

080010e8 <timer2ChannelSetup>:

static void timer2ChannelSetup(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
	//Configure channel 1
	TIM2->CCMR1 &= ~(TIM_CCMR1_CC1S_Msk | TIM_CCMR1_OC1M_Msk | TIM_CCMR1_OC1PE_Msk) ;
 80010ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80010f0:	699b      	ldr	r3, [r3, #24]
 80010f2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80010fa:	f023 037b 	bic.w	r3, r3, #123	; 0x7b
 80010fe:	6193      	str	r3, [r2, #24]
	TIM2->CCMR1 |= TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1;
 8001100:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001104:	699b      	ldr	r3, [r3, #24]
 8001106:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800110a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800110e:	6193      	str	r3, [r2, #24]
	TIM2->CCR1 |= 0;
 8001110:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001114:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001118:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800111a:	6353      	str	r3, [r2, #52]	; 0x34
	TIM2->CCER |= TIM_CCER_CC1E_Msk;
 800111c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001120:	6a1b      	ldr	r3, [r3, #32]
 8001122:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001126:	f043 0301 	orr.w	r3, r3, #1
 800112a:	6213      	str	r3, [r2, #32]
	TIM2->CCER &= ~TIM_CCER_CC1P_Msk;
 800112c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001130:	6a1b      	ldr	r3, [r3, #32]
 8001132:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001136:	f023 0302 	bic.w	r3, r3, #2
 800113a:	6213      	str	r3, [r2, #32]

	//Configure channel 2
	TIM2->CCMR1 &= ~(TIM_CCMR1_CC2S_Msk | TIM_CCMR1_OC2M_Msk | TIM_CCMR1_OC2PE_Msk) ;
 800113c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001140:	699b      	ldr	r3, [r3, #24]
 8001142:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001146:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800114a:	f423 43f6 	bic.w	r3, r3, #31488	; 0x7b00
 800114e:	6193      	str	r3, [r2, #24]
	TIM2->CCMR1 |= TIM_CCMR1_OC2M_2 | TIM_CCMR1_OC2M_1;
 8001150:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001154:	699b      	ldr	r3, [r3, #24]
 8001156:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800115a:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 800115e:	6193      	str	r3, [r2, #24]
	TIM2->CCR2 |= 0;
 8001160:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001164:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800116a:	6393      	str	r3, [r2, #56]	; 0x38
	TIM2->CCER |= TIM_CCER_CC2E_Msk;
 800116c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001170:	6a1b      	ldr	r3, [r3, #32]
 8001172:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001176:	f043 0310 	orr.w	r3, r3, #16
 800117a:	6213      	str	r3, [r2, #32]
	TIM2->CCER &= ~TIM_CCER_CC2P_Msk;
 800117c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001180:	6a1b      	ldr	r3, [r3, #32]
 8001182:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001186:	f023 0320 	bic.w	r3, r3, #32
 800118a:	6213      	str	r3, [r2, #32]

	TIM2->CR1 |= TIM_CR1_CEN;
 800118c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001196:	f043 0301 	orr.w	r3, r3, #1
 800119a:	6013      	str	r3, [r2, #0]
}
 800119c:	bf00      	nop
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr
	...

080011a8 <rotateVehicle>:

static void rotateVehicle(int rotationDegrees)
{
 80011a8:	b5b0      	push	{r4, r5, r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]

	if(rotationDegrees == 0) return;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d051      	beq.n	800125a <rotateVehicle+0xb2>
	int delay;
	float power;
	if(rotationDegrees < 0)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	da1e      	bge.n	80011fa <rotateVehicle+0x52>
	{
		delay = -(20 + 13.67 * rotationDegrees);
 80011bc:	6878      	ldr	r0, [r7, #4]
 80011be:	f7ff f9b9 	bl	8000534 <__aeabi_i2d>
 80011c2:	a329      	add	r3, pc, #164	; (adr r3, 8001268 <rotateVehicle+0xc0>)
 80011c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011c8:	f7ff fa1e 	bl	8000608 <__aeabi_dmul>
 80011cc:	4602      	mov	r2, r0
 80011ce:	460b      	mov	r3, r1
 80011d0:	4610      	mov	r0, r2
 80011d2:	4619      	mov	r1, r3
 80011d4:	f04f 0200 	mov.w	r2, #0
 80011d8:	4b25      	ldr	r3, [pc, #148]	; (8001270 <rotateVehicle+0xc8>)
 80011da:	f7ff f85f 	bl	800029c <__adddf3>
 80011de:	4602      	mov	r2, r0
 80011e0:	460b      	mov	r3, r1
 80011e2:	4614      	mov	r4, r2
 80011e4:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80011e8:	4620      	mov	r0, r4
 80011ea:	4629      	mov	r1, r5
 80011ec:	f7ff fc1e 	bl	8000a2c <__aeabi_d2iz>
 80011f0:	4603      	mov	r3, r0
 80011f2:	60fb      	str	r3, [r7, #12]
		power = -0.3;
 80011f4:	4b1f      	ldr	r3, [pc, #124]	; (8001274 <rotateVehicle+0xcc>)
 80011f6:	60bb      	str	r3, [r7, #8]
 80011f8:	e01a      	b.n	8001230 <rotateVehicle+0x88>
	} else
	{
		delay = 20 + 13.67 * rotationDegrees;
 80011fa:	6878      	ldr	r0, [r7, #4]
 80011fc:	f7ff f99a 	bl	8000534 <__aeabi_i2d>
 8001200:	a319      	add	r3, pc, #100	; (adr r3, 8001268 <rotateVehicle+0xc0>)
 8001202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001206:	f7ff f9ff 	bl	8000608 <__aeabi_dmul>
 800120a:	4603      	mov	r3, r0
 800120c:	460c      	mov	r4, r1
 800120e:	4618      	mov	r0, r3
 8001210:	4621      	mov	r1, r4
 8001212:	f04f 0200 	mov.w	r2, #0
 8001216:	4b16      	ldr	r3, [pc, #88]	; (8001270 <rotateVehicle+0xc8>)
 8001218:	f7ff f840 	bl	800029c <__adddf3>
 800121c:	4603      	mov	r3, r0
 800121e:	460c      	mov	r4, r1
 8001220:	4618      	mov	r0, r3
 8001222:	4621      	mov	r1, r4
 8001224:	f7ff fc02 	bl	8000a2c <__aeabi_d2iz>
 8001228:	4603      	mov	r3, r0
 800122a:	60fb      	str	r3, [r7, #12]
		power = 0.3;
 800122c:	4b12      	ldr	r3, [pc, #72]	; (8001278 <rotateVehicle+0xd0>)
 800122e:	60bb      	str	r3, [r7, #8]
	}
	setDutyCycleChannel1(power);
 8001230:	ed97 0a02 	vldr	s0, [r7, #8]
 8001234:	f7ff fec8 	bl	8000fc8 <setDutyCycleChannel1>
	setDutyCycleChannel2(power);
 8001238:	ed97 0a02 	vldr	s0, [r7, #8]
 800123c:	f7ff ff0c 	bl	8001058 <setDutyCycleChannel2>
	HAL_Delay(delay);
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	4618      	mov	r0, r3
 8001244:	f000 fca2 	bl	8001b8c <HAL_Delay>
	setDutyCycleChannel1(0);
 8001248:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800127c <rotateVehicle+0xd4>
 800124c:	f7ff febc 	bl	8000fc8 <setDutyCycleChannel1>
	setDutyCycleChannel2(0);
 8001250:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 800127c <rotateVehicle+0xd4>
 8001254:	f7ff ff00 	bl	8001058 <setDutyCycleChannel2>
 8001258:	e000      	b.n	800125c <rotateVehicle+0xb4>
	if(rotationDegrees == 0) return;
 800125a:	bf00      	nop
}
 800125c:	3710      	adds	r7, #16
 800125e:	46bd      	mov	sp, r7
 8001260:	bdb0      	pop	{r4, r5, r7, pc}
 8001262:	bf00      	nop
 8001264:	f3af 8000 	nop.w
 8001268:	3d70a3d7 	.word	0x3d70a3d7
 800126c:	402b570a 	.word	0x402b570a
 8001270:	40340000 	.word	0x40340000
 8001274:	be99999a 	.word	0xbe99999a
 8001278:	3e99999a 	.word	0x3e99999a
 800127c:	00000000 	.word	0x00000000

08001280 <TIM3_C1_Init>:

// CONFIGURE TIM4 FOR RECEIVING INPUT SIGNAL
void TIM3_C1_Init(void){
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
    //Pin setup rewrite
    GPIOB->MODER |= GPIO_MODER_MODER4_1;
 8001284:	4b3a      	ldr	r3, [pc, #232]	; (8001370 <TIM3_C1_Init+0xf0>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a39      	ldr	r2, [pc, #228]	; (8001370 <TIM3_C1_Init+0xf0>)
 800128a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800128e:	6013      	str	r3, [r2, #0]
    GPIOB->MODER &= ~GPIO_MODER_MODER4_0;
 8001290:	4b37      	ldr	r3, [pc, #220]	; (8001370 <TIM3_C1_Init+0xf0>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a36      	ldr	r2, [pc, #216]	; (8001370 <TIM3_C1_Init+0xf0>)
 8001296:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800129a:	6013      	str	r3, [r2, #0]

    GPIOB->PUPDR &= ~GPIO_PUPDR_PUPDR4_Msk;
 800129c:	4b34      	ldr	r3, [pc, #208]	; (8001370 <TIM3_C1_Init+0xf0>)
 800129e:	68db      	ldr	r3, [r3, #12]
 80012a0:	4a33      	ldr	r2, [pc, #204]	; (8001370 <TIM3_C1_Init+0xf0>)
 80012a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80012a6:	60d3      	str	r3, [r2, #12]

    GPIOB->AFR[0] &= ~GPIO_AFRL_AFRL4_Msk;
 80012a8:	4b31      	ldr	r3, [pc, #196]	; (8001370 <TIM3_C1_Init+0xf0>)
 80012aa:	6a1b      	ldr	r3, [r3, #32]
 80012ac:	4a30      	ldr	r2, [pc, #192]	; (8001370 <TIM3_C1_Init+0xf0>)
 80012ae:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80012b2:	6213      	str	r3, [r2, #32]
    GPIOB->AFR[0] |= (0x2 << GPIO_AFRL_AFRL4_Pos);
 80012b4:	4b2e      	ldr	r3, [pc, #184]	; (8001370 <TIM3_C1_Init+0xf0>)
 80012b6:	6a1b      	ldr	r3, [r3, #32]
 80012b8:	4a2d      	ldr	r2, [pc, #180]	; (8001370 <TIM3_C1_Init+0xf0>)
 80012ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012be:	6213      	str	r3, [r2, #32]

    //Timer rewrite
    RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 80012c0:	4b2c      	ldr	r3, [pc, #176]	; (8001374 <TIM3_C1_Init+0xf4>)
 80012c2:	69db      	ldr	r3, [r3, #28]
 80012c4:	4a2b      	ldr	r2, [pc, #172]	; (8001374 <TIM3_C1_Init+0xf4>)
 80012c6:	f043 0302 	orr.w	r3, r3, #2
 80012ca:	61d3      	str	r3, [r2, #28]

    TIM3->PSC = 72 - 1;
 80012cc:	4b2a      	ldr	r3, [pc, #168]	; (8001378 <TIM3_C1_Init+0xf8>)
 80012ce:	2247      	movs	r2, #71	; 0x47
 80012d0:	629a      	str	r2, [r3, #40]	; 0x28
    TIM3->ARR = 65536 - 1;
 80012d2:	4b29      	ldr	r3, [pc, #164]	; (8001378 <TIM3_C1_Init+0xf8>)
 80012d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80012d8:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM3->CCMR1 &= ~TIM_CCMR1_CC1S;
 80012da:	4b27      	ldr	r3, [pc, #156]	; (8001378 <TIM3_C1_Init+0xf8>)
 80012dc:	699b      	ldr	r3, [r3, #24]
 80012de:	4a26      	ldr	r2, [pc, #152]	; (8001378 <TIM3_C1_Init+0xf8>)
 80012e0:	f023 0303 	bic.w	r3, r3, #3
 80012e4:	6193      	str	r3, [r2, #24]
    TIM3->CCMR1 |= TIM_CCMR1_CC1S_0;
 80012e6:	4b24      	ldr	r3, [pc, #144]	; (8001378 <TIM3_C1_Init+0xf8>)
 80012e8:	699b      	ldr	r3, [r3, #24]
 80012ea:	4a23      	ldr	r2, [pc, #140]	; (8001378 <TIM3_C1_Init+0xf8>)
 80012ec:	f043 0301 	orr.w	r3, r3, #1
 80012f0:	6193      	str	r3, [r2, #24]
    TIM3->CCMR1 &= ~TIM_CCMR1_IC1F;
 80012f2:	4b21      	ldr	r3, [pc, #132]	; (8001378 <TIM3_C1_Init+0xf8>)
 80012f4:	699b      	ldr	r3, [r3, #24]
 80012f6:	4a20      	ldr	r2, [pc, #128]	; (8001378 <TIM3_C1_Init+0xf8>)
 80012f8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80012fc:	6193      	str	r3, [r2, #24]
    TIM3->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80012fe:	4b1e      	ldr	r3, [pc, #120]	; (8001378 <TIM3_C1_Init+0xf8>)
 8001300:	699b      	ldr	r3, [r3, #24]
 8001302:	4a1d      	ldr	r2, [pc, #116]	; (8001378 <TIM3_C1_Init+0xf8>)
 8001304:	f023 030c 	bic.w	r3, r3, #12
 8001308:	6193      	str	r3, [r2, #24]
    TIM3->CCER |= TIM_CCER_CC1P | TIM_CCER_CC1NP;
 800130a:	4b1b      	ldr	r3, [pc, #108]	; (8001378 <TIM3_C1_Init+0xf8>)
 800130c:	6a1b      	ldr	r3, [r3, #32]
 800130e:	4a1a      	ldr	r2, [pc, #104]	; (8001378 <TIM3_C1_Init+0xf8>)
 8001310:	f043 030a 	orr.w	r3, r3, #10
 8001314:	6213      	str	r3, [r2, #32]
    TIM3->CCER |= TIM_CCER_CC1E;
 8001316:	4b18      	ldr	r3, [pc, #96]	; (8001378 <TIM3_C1_Init+0xf8>)
 8001318:	6a1b      	ldr	r3, [r3, #32]
 800131a:	4a17      	ldr	r2, [pc, #92]	; (8001378 <TIM3_C1_Init+0xf8>)
 800131c:	f043 0301 	orr.w	r3, r3, #1
 8001320:	6213      	str	r3, [r2, #32]
    TIM3->DIER |= TIM_DIER_CC1IE;
 8001322:	4b15      	ldr	r3, [pc, #84]	; (8001378 <TIM3_C1_Init+0xf8>)
 8001324:	68db      	ldr	r3, [r3, #12]
 8001326:	4a14      	ldr	r2, [pc, #80]	; (8001378 <TIM3_C1_Init+0xf8>)
 8001328:	f043 0302 	orr.w	r3, r3, #2
 800132c:	60d3      	str	r3, [r2, #12]
    TIM3->DIER |= TIM_DIER_CC1DE;	//DMA request
 800132e:	4b12      	ldr	r3, [pc, #72]	; (8001378 <TIM3_C1_Init+0xf8>)
 8001330:	68db      	ldr	r3, [r3, #12]
 8001332:	4a11      	ldr	r2, [pc, #68]	; (8001378 <TIM3_C1_Init+0xf8>)
 8001334:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001338:	60d3      	str	r3, [r2, #12]
    TIM3->DIER |= TIM_DIER_UIE;
 800133a:	4b0f      	ldr	r3, [pc, #60]	; (8001378 <TIM3_C1_Init+0xf8>)
 800133c:	68db      	ldr	r3, [r3, #12]
 800133e:	4a0e      	ldr	r2, [pc, #56]	; (8001378 <TIM3_C1_Init+0xf8>)
 8001340:	f043 0301 	orr.w	r3, r3, #1
 8001344:	60d3      	str	r3, [r2, #12]
    TIM3->CR1 &= ~TIM_CR1_DIR;
 8001346:	4b0c      	ldr	r3, [pc, #48]	; (8001378 <TIM3_C1_Init+0xf8>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4a0b      	ldr	r2, [pc, #44]	; (8001378 <TIM3_C1_Init+0xf8>)
 800134c:	f023 0310 	bic.w	r3, r3, #16
 8001350:	6013      	str	r3, [r2, #0]
    TIM3->CR1 |= TIM_CR1_CEN;
 8001352:	4b09      	ldr	r3, [pc, #36]	; (8001378 <TIM3_C1_Init+0xf8>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a08      	ldr	r2, [pc, #32]	; (8001378 <TIM3_C1_Init+0xf8>)
 8001358:	f043 0301 	orr.w	r3, r3, #1
 800135c:	6013      	str	r3, [r2, #0]
    NVIC_SetPriority(TIM3_IRQn, 1);
 800135e:	2101      	movs	r1, #1
 8001360:	201d      	movs	r0, #29
 8001362:	f7ff fbc9 	bl	8000af8 <__NVIC_SetPriority>
    NVIC_EnableIRQ(TIM3_IRQn);
 8001366:	201d      	movs	r0, #29
 8001368:	f7ff fba8 	bl	8000abc <__NVIC_EnableIRQ>
}
 800136c:	bf00      	nop
 800136e:	bd80      	pop	{r7, pc}
 8001370:	48000400 	.word	0x48000400
 8001374:	40021000 	.word	0x40021000
 8001378:	40000400 	.word	0x40000400

0800137c <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
	static int lineHigh = 0;
	static int overflow = 0;
	static int newcounter = 0;
	// Check the update event flag
    if ((TIM3->SR & TIM_SR_UIF) != 0)
 8001380:	4b20      	ldr	r3, [pc, #128]	; (8001404 <TIM3_IRQHandler+0x88>)
 8001382:	691b      	ldr	r3, [r3, #16]
 8001384:	f003 0301 	and.w	r3, r3, #1
 8001388:	2b00      	cmp	r3, #0
 800138a:	d00b      	beq.n	80013a4 <TIM3_IRQHandler+0x28>
    {
        overflow++;                        // if UIF = 1, increment overflow counter
 800138c:	4b1e      	ldr	r3, [pc, #120]	; (8001408 <TIM3_IRQHandler+0x8c>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	3301      	adds	r3, #1
 8001392:	4a1d      	ldr	r2, [pc, #116]	; (8001408 <TIM3_IRQHandler+0x8c>)
 8001394:	6013      	str	r3, [r2, #0]
        TIM3->SR &= ~TIM_SR_UIF;           // clear UIF
 8001396:	4b1b      	ldr	r3, [pc, #108]	; (8001404 <TIM3_IRQHandler+0x88>)
 8001398:	691b      	ldr	r3, [r3, #16]
 800139a:	4a1a      	ldr	r2, [pc, #104]	; (8001404 <TIM3_IRQHandler+0x88>)
 800139c:	f023 0301 	bic.w	r3, r3, #1
 80013a0:	6113      	str	r3, [r2, #16]
 80013a2:	e024      	b.n	80013ee <TIM3_IRQHandler+0x72>
    }

    // Check capture event flag
    else if ((TIM3->SR & TIM_SR_CC1IF) != 0)
 80013a4:	4b17      	ldr	r3, [pc, #92]	; (8001404 <TIM3_IRQHandler+0x88>)
 80013a6:	691b      	ldr	r3, [r3, #16]
 80013a8:	f003 0302 	and.w	r3, r3, #2
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d01e      	beq.n	80013ee <TIM3_IRQHandler+0x72>
    {
        if(lineHigh)
 80013b0:	4b16      	ldr	r3, [pc, #88]	; (800140c <TIM3_IRQHandler+0x90>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d00f      	beq.n	80013d8 <TIM3_IRQHandler+0x5c>
        {
        	timespan = TIM3->CCR1 - newcounter + 65536 * overflow;
 80013b8:	4b12      	ldr	r3, [pc, #72]	; (8001404 <TIM3_IRQHandler+0x88>)
 80013ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013bc:	4a14      	ldr	r2, [pc, #80]	; (8001410 <TIM3_IRQHandler+0x94>)
 80013be:	6812      	ldr	r2, [r2, #0]
 80013c0:	1a9b      	subs	r3, r3, r2
 80013c2:	4a11      	ldr	r2, [pc, #68]	; (8001408 <TIM3_IRQHandler+0x8c>)
 80013c4:	6812      	ldr	r2, [r2, #0]
 80013c6:	0412      	lsls	r2, r2, #16
 80013c8:	4413      	add	r3, r2
 80013ca:	461a      	mov	r2, r3
 80013cc:	4b11      	ldr	r3, [pc, #68]	; (8001414 <TIM3_IRQHandler+0x98>)
 80013ce:	601a      	str	r2, [r3, #0]
        	lineHigh = 0;
 80013d0:	4b0e      	ldr	r3, [pc, #56]	; (800140c <TIM3_IRQHandler+0x90>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	e00a      	b.n	80013ee <TIM3_IRQHandler+0x72>
        } else
        {
        	overflow = 0;
 80013d8:	4b0b      	ldr	r3, [pc, #44]	; (8001408 <TIM3_IRQHandler+0x8c>)
 80013da:	2200      	movs	r2, #0
 80013dc:	601a      	str	r2, [r3, #0]
        	newcounter = TIM3->CCR1;
 80013de:	4b09      	ldr	r3, [pc, #36]	; (8001404 <TIM3_IRQHandler+0x88>)
 80013e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013e2:	461a      	mov	r2, r3
 80013e4:	4b0a      	ldr	r3, [pc, #40]	; (8001410 <TIM3_IRQHandler+0x94>)
 80013e6:	601a      	str	r2, [r3, #0]
        	lineHigh = 1;
 80013e8:	4b08      	ldr	r3, [pc, #32]	; (800140c <TIM3_IRQHandler+0x90>)
 80013ea:	2201      	movs	r2, #1
 80013ec:	601a      	str	r2, [r3, #0]
        }
    }
    EXTI->PR |= EXTI_PR_PIF3;
 80013ee:	4b0a      	ldr	r3, [pc, #40]	; (8001418 <TIM3_IRQHandler+0x9c>)
 80013f0:	695b      	ldr	r3, [r3, #20]
 80013f2:	4a09      	ldr	r2, [pc, #36]	; (8001418 <TIM3_IRQHandler+0x9c>)
 80013f4:	f043 0308 	orr.w	r3, r3, #8
 80013f8:	6153      	str	r3, [r2, #20]
}
 80013fa:	bf00      	nop
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr
 8001404:	40000400 	.word	0x40000400
 8001408:	20000098 	.word	0x20000098
 800140c:	2000009c 	.word	0x2000009c
 8001410:	200000a0 	.word	0x200000a0
 8001414:	2000008c 	.word	0x2000008c
 8001418:	40010400 	.word	0x40010400

0800141c <TIM1_BRK_TIM15_IRQHandler>:



void TIM15_IRQHandler(void){
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
	static int newcounterW1 = 0;
	static int lineHighW2 = 0;
	static int overflowW2 = 0;
	static int newcounterW2 = 0;
	// Check the update event flag
    if ((TIM15->SR & TIM_SR_UIF) != 0)
 8001420:	4b40      	ldr	r3, [pc, #256]	; (8001524 <TIM1_BRK_TIM15_IRQHandler+0x108>)
 8001422:	691b      	ldr	r3, [r3, #16]
 8001424:	f003 0301 	and.w	r3, r3, #1
 8001428:	2b00      	cmp	r3, #0
 800142a:	d010      	beq.n	800144e <TIM1_BRK_TIM15_IRQHandler+0x32>
    {
    	overflowW1++;                        // if UIF = 1, increment overflow counter
 800142c:	4b3e      	ldr	r3, [pc, #248]	; (8001528 <TIM1_BRK_TIM15_IRQHandler+0x10c>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	3301      	adds	r3, #1
 8001432:	4a3d      	ldr	r2, [pc, #244]	; (8001528 <TIM1_BRK_TIM15_IRQHandler+0x10c>)
 8001434:	6013      	str	r3, [r2, #0]
    	overflowW2++;
 8001436:	4b3d      	ldr	r3, [pc, #244]	; (800152c <TIM1_BRK_TIM15_IRQHandler+0x110>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	3301      	adds	r3, #1
 800143c:	4a3b      	ldr	r2, [pc, #236]	; (800152c <TIM1_BRK_TIM15_IRQHandler+0x110>)
 800143e:	6013      	str	r3, [r2, #0]
        TIM15->SR &= ~TIM_SR_UIF;           // clear UIF
 8001440:	4b38      	ldr	r3, [pc, #224]	; (8001524 <TIM1_BRK_TIM15_IRQHandler+0x108>)
 8001442:	691b      	ldr	r3, [r3, #16]
 8001444:	4a37      	ldr	r2, [pc, #220]	; (8001524 <TIM1_BRK_TIM15_IRQHandler+0x108>)
 8001446:	f023 0301 	bic.w	r3, r3, #1
 800144a:	6113      	str	r3, [r2, #16]
 800144c:	e05e      	b.n	800150c <TIM1_BRK_TIM15_IRQHandler+0xf0>
    }

    // Check capture event flag
    else if ((TIM15->SR & TIM_SR_CC1IF) != 0)
 800144e:	4b35      	ldr	r3, [pc, #212]	; (8001524 <TIM1_BRK_TIM15_IRQHandler+0x108>)
 8001450:	691b      	ldr	r3, [r3, #16]
 8001452:	f003 0302 	and.w	r3, r3, #2
 8001456:	2b00      	cmp	r3, #0
 8001458:	d029      	beq.n	80014ae <TIM1_BRK_TIM15_IRQHandler+0x92>
    {
        if(lineHighW1)
 800145a:	4b35      	ldr	r3, [pc, #212]	; (8001530 <TIM1_BRK_TIM15_IRQHandler+0x114>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d019      	beq.n	8001496 <TIM1_BRK_TIM15_IRQHandler+0x7a>
        {
        	dutyCycleW1 = 100 * (TIM15->CCR1 - newcounterW1 + 1099 * overflowW1) / 1099;
 8001462:	4b30      	ldr	r3, [pc, #192]	; (8001524 <TIM1_BRK_TIM15_IRQHandler+0x108>)
 8001464:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001466:	4a33      	ldr	r2, [pc, #204]	; (8001534 <TIM1_BRK_TIM15_IRQHandler+0x118>)
 8001468:	6812      	ldr	r2, [r2, #0]
 800146a:	1a9b      	subs	r3, r3, r2
 800146c:	4a2e      	ldr	r2, [pc, #184]	; (8001528 <TIM1_BRK_TIM15_IRQHandler+0x10c>)
 800146e:	6812      	ldr	r2, [r2, #0]
 8001470:	f240 414b 	movw	r1, #1099	; 0x44b
 8001474:	fb01 f202 	mul.w	r2, r1, r2
 8001478:	4413      	add	r3, r2
 800147a:	2264      	movs	r2, #100	; 0x64
 800147c:	fb02 f303 	mul.w	r3, r2, r3
 8001480:	4a2d      	ldr	r2, [pc, #180]	; (8001538 <TIM1_BRK_TIM15_IRQHandler+0x11c>)
 8001482:	fba2 2303 	umull	r2, r3, r2, r3
 8001486:	0a5b      	lsrs	r3, r3, #9
 8001488:	461a      	mov	r2, r3
 800148a:	4b2c      	ldr	r3, [pc, #176]	; (800153c <TIM1_BRK_TIM15_IRQHandler+0x120>)
 800148c:	601a      	str	r2, [r3, #0]
        	lineHighW1 = 0;
 800148e:	4b28      	ldr	r3, [pc, #160]	; (8001530 <TIM1_BRK_TIM15_IRQHandler+0x114>)
 8001490:	2200      	movs	r2, #0
 8001492:	601a      	str	r2, [r3, #0]
 8001494:	e03a      	b.n	800150c <TIM1_BRK_TIM15_IRQHandler+0xf0>
        } else
        {
        	lineHighW1 = 1;
 8001496:	4b26      	ldr	r3, [pc, #152]	; (8001530 <TIM1_BRK_TIM15_IRQHandler+0x114>)
 8001498:	2201      	movs	r2, #1
 800149a:	601a      	str	r2, [r3, #0]
        	newcounterW1 = TIM15->CCR1;
 800149c:	4b21      	ldr	r3, [pc, #132]	; (8001524 <TIM1_BRK_TIM15_IRQHandler+0x108>)
 800149e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014a0:	461a      	mov	r2, r3
 80014a2:	4b24      	ldr	r3, [pc, #144]	; (8001534 <TIM1_BRK_TIM15_IRQHandler+0x118>)
 80014a4:	601a      	str	r2, [r3, #0]
        	overflowW1 = 0;
 80014a6:	4b20      	ldr	r3, [pc, #128]	; (8001528 <TIM1_BRK_TIM15_IRQHandler+0x10c>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	601a      	str	r2, [r3, #0]
 80014ac:	e02e      	b.n	800150c <TIM1_BRK_TIM15_IRQHandler+0xf0>
        }
    }
    else if ((TIM15->SR & TIM_SR_CC2IF) != 0)
 80014ae:	4b1d      	ldr	r3, [pc, #116]	; (8001524 <TIM1_BRK_TIM15_IRQHandler+0x108>)
 80014b0:	691b      	ldr	r3, [r3, #16]
 80014b2:	f003 0304 	and.w	r3, r3, #4
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d028      	beq.n	800150c <TIM1_BRK_TIM15_IRQHandler+0xf0>
    {
        if(lineHighW2)
 80014ba:	4b21      	ldr	r3, [pc, #132]	; (8001540 <TIM1_BRK_TIM15_IRQHandler+0x124>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d019      	beq.n	80014f6 <TIM1_BRK_TIM15_IRQHandler+0xda>
        {
        	dutyCycleW2 = 100 * (TIM15->CCR2 - newcounterW2 + 1099 * overflowW2) / 1099;
 80014c2:	4b18      	ldr	r3, [pc, #96]	; (8001524 <TIM1_BRK_TIM15_IRQHandler+0x108>)
 80014c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014c6:	4a1f      	ldr	r2, [pc, #124]	; (8001544 <TIM1_BRK_TIM15_IRQHandler+0x128>)
 80014c8:	6812      	ldr	r2, [r2, #0]
 80014ca:	1a9b      	subs	r3, r3, r2
 80014cc:	4a17      	ldr	r2, [pc, #92]	; (800152c <TIM1_BRK_TIM15_IRQHandler+0x110>)
 80014ce:	6812      	ldr	r2, [r2, #0]
 80014d0:	f240 414b 	movw	r1, #1099	; 0x44b
 80014d4:	fb01 f202 	mul.w	r2, r1, r2
 80014d8:	4413      	add	r3, r2
 80014da:	2264      	movs	r2, #100	; 0x64
 80014dc:	fb02 f303 	mul.w	r3, r2, r3
 80014e0:	4a15      	ldr	r2, [pc, #84]	; (8001538 <TIM1_BRK_TIM15_IRQHandler+0x11c>)
 80014e2:	fba2 2303 	umull	r2, r3, r2, r3
 80014e6:	0a5b      	lsrs	r3, r3, #9
 80014e8:	461a      	mov	r2, r3
 80014ea:	4b17      	ldr	r3, [pc, #92]	; (8001548 <TIM1_BRK_TIM15_IRQHandler+0x12c>)
 80014ec:	601a      	str	r2, [r3, #0]
        	lineHighW2 = 0;
 80014ee:	4b14      	ldr	r3, [pc, #80]	; (8001540 <TIM1_BRK_TIM15_IRQHandler+0x124>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	601a      	str	r2, [r3, #0]
 80014f4:	e00a      	b.n	800150c <TIM1_BRK_TIM15_IRQHandler+0xf0>
        } else
        {
        	lineHighW2 = 1;
 80014f6:	4b12      	ldr	r3, [pc, #72]	; (8001540 <TIM1_BRK_TIM15_IRQHandler+0x124>)
 80014f8:	2201      	movs	r2, #1
 80014fa:	601a      	str	r2, [r3, #0]
        	newcounterW2 = TIM15->CCR2;
 80014fc:	4b09      	ldr	r3, [pc, #36]	; (8001524 <TIM1_BRK_TIM15_IRQHandler+0x108>)
 80014fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001500:	461a      	mov	r2, r3
 8001502:	4b10      	ldr	r3, [pc, #64]	; (8001544 <TIM1_BRK_TIM15_IRQHandler+0x128>)
 8001504:	601a      	str	r2, [r3, #0]
        	overflowW2 = 0;
 8001506:	4b09      	ldr	r3, [pc, #36]	; (800152c <TIM1_BRK_TIM15_IRQHandler+0x110>)
 8001508:	2200      	movs	r2, #0
 800150a:	601a      	str	r2, [r3, #0]
        }
    }
    EXTI->PR |= EXTI_PR_PIF15;
 800150c:	4b0f      	ldr	r3, [pc, #60]	; (800154c <TIM1_BRK_TIM15_IRQHandler+0x130>)
 800150e:	695b      	ldr	r3, [r3, #20]
 8001510:	4a0e      	ldr	r2, [pc, #56]	; (800154c <TIM1_BRK_TIM15_IRQHandler+0x130>)
 8001512:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001516:	6153      	str	r3, [r2, #20]
}
 8001518:	bf00      	nop
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	40014000 	.word	0x40014000
 8001528:	200000a4 	.word	0x200000a4
 800152c:	200000a8 	.word	0x200000a8
 8001530:	200000ac 	.word	0x200000ac
 8001534:	200000b0 	.word	0x200000b0
 8001538:	7743c907 	.word	0x7743c907
 800153c:	20000134 	.word	0x20000134
 8001540:	200000b4 	.word	0x200000b4
 8001544:	200000b8 	.word	0x200000b8
 8001548:	200001bc 	.word	0x200001bc
 800154c:	40010400 	.word	0x40010400

08001550 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b0a6      	sub	sp, #152	; 0x98
 8001554:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001556:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800155a:	2228      	movs	r2, #40	; 0x28
 800155c:	2100      	movs	r1, #0
 800155e:	4618      	mov	r0, r3
 8001560:	f002 fe1c 	bl	800419c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001564:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001568:	2200      	movs	r2, #0
 800156a:	601a      	str	r2, [r3, #0]
 800156c:	605a      	str	r2, [r3, #4]
 800156e:	609a      	str	r2, [r3, #8]
 8001570:	60da      	str	r2, [r3, #12]
 8001572:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001574:	1d3b      	adds	r3, r7, #4
 8001576:	2258      	movs	r2, #88	; 0x58
 8001578:	2100      	movs	r1, #0
 800157a:	4618      	mov	r0, r3
 800157c:	f002 fe0e 	bl	800419c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001580:	2302      	movs	r3, #2
 8001582:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001584:	2301      	movs	r3, #1
 8001586:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001588:	2310      	movs	r3, #16
 800158a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800158e:	2302      	movs	r3, #2
 8001590:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001594:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001598:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800159c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80015a0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80015a4:	2300      	movs	r3, #0
 80015a6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015aa:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80015ae:	4618      	mov	r0, r3
 80015b0:	f000 fd96 	bl	80020e0 <HAL_RCC_OscConfig>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80015ba:	f000 f919 	bl	80017f0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015be:	230f      	movs	r3, #15
 80015c0:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015c2:	2302      	movs	r3, #2
 80015c4:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015c6:	2300      	movs	r3, #0
 80015c8:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015ce:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015d0:	2300      	movs	r3, #0
 80015d2:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015d4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80015d8:	2102      	movs	r1, #2
 80015da:	4618      	mov	r0, r3
 80015dc:	f001 fc96 	bl	8002f0c <HAL_RCC_ClockConfig>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80015e6:	f000 f903 	bl	80017f0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80015ea:	2302      	movs	r3, #2
 80015ec:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80015ee:	2300      	movs	r3, #0
 80015f0:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015f2:	1d3b      	adds	r3, r7, #4
 80015f4:	4618      	mov	r0, r3
 80015f6:	f001 febf 	bl	8003378 <HAL_RCCEx_PeriphCLKConfig>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001600:	f000 f8f6 	bl	80017f0 <Error_Handler>
  }
}
 8001604:	bf00      	nop
 8001606:	3798      	adds	r7, #152	; 0x98
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001610:	4b14      	ldr	r3, [pc, #80]	; (8001664 <MX_USART2_UART_Init+0x58>)
 8001612:	4a15      	ldr	r2, [pc, #84]	; (8001668 <MX_USART2_UART_Init+0x5c>)
 8001614:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001616:	4b13      	ldr	r3, [pc, #76]	; (8001664 <MX_USART2_UART_Init+0x58>)
 8001618:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800161c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800161e:	4b11      	ldr	r3, [pc, #68]	; (8001664 <MX_USART2_UART_Init+0x58>)
 8001620:	2200      	movs	r2, #0
 8001622:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001624:	4b0f      	ldr	r3, [pc, #60]	; (8001664 <MX_USART2_UART_Init+0x58>)
 8001626:	2200      	movs	r2, #0
 8001628:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800162a:	4b0e      	ldr	r3, [pc, #56]	; (8001664 <MX_USART2_UART_Init+0x58>)
 800162c:	2200      	movs	r2, #0
 800162e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001630:	4b0c      	ldr	r3, [pc, #48]	; (8001664 <MX_USART2_UART_Init+0x58>)
 8001632:	220c      	movs	r2, #12
 8001634:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001636:	4b0b      	ldr	r3, [pc, #44]	; (8001664 <MX_USART2_UART_Init+0x58>)
 8001638:	2200      	movs	r2, #0
 800163a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800163c:	4b09      	ldr	r3, [pc, #36]	; (8001664 <MX_USART2_UART_Init+0x58>)
 800163e:	2200      	movs	r2, #0
 8001640:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001642:	4b08      	ldr	r3, [pc, #32]	; (8001664 <MX_USART2_UART_Init+0x58>)
 8001644:	2200      	movs	r2, #0
 8001646:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001648:	4b06      	ldr	r3, [pc, #24]	; (8001664 <MX_USART2_UART_Init+0x58>)
 800164a:	2200      	movs	r2, #0
 800164c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800164e:	4805      	ldr	r0, [pc, #20]	; (8001664 <MX_USART2_UART_Init+0x58>)
 8001650:	f002 f95b 	bl	800390a <HAL_UART_Init>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800165a:	f000 f8c9 	bl	80017f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800165e:	bf00      	nop
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	20000138 	.word	0x20000138
 8001668:	40004400 	.word	0x40004400

0800166c <MX_SPI2_Init>:

static void MX_SPI2_Init(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
  hspi2.Instance = SPI2;
 8001670:	4b1b      	ldr	r3, [pc, #108]	; (80016e0 <MX_SPI2_Init+0x74>)
 8001672:	4a1c      	ldr	r2, [pc, #112]	; (80016e4 <MX_SPI2_Init+0x78>)
 8001674:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001676:	4b1a      	ldr	r3, [pc, #104]	; (80016e0 <MX_SPI2_Init+0x74>)
 8001678:	f44f 7282 	mov.w	r2, #260	; 0x104
 800167c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800167e:	4b18      	ldr	r3, [pc, #96]	; (80016e0 <MX_SPI2_Init+0x74>)
 8001680:	2200      	movs	r2, #0
 8001682:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001684:	4b16      	ldr	r3, [pc, #88]	; (80016e0 <MX_SPI2_Init+0x74>)
 8001686:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800168a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800168c:	4b14      	ldr	r3, [pc, #80]	; (80016e0 <MX_SPI2_Init+0x74>)
 800168e:	2200      	movs	r2, #0
 8001690:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001692:	4b13      	ldr	r3, [pc, #76]	; (80016e0 <MX_SPI2_Init+0x74>)
 8001694:	2200      	movs	r2, #0
 8001696:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001698:	4b11      	ldr	r3, [pc, #68]	; (80016e0 <MX_SPI2_Init+0x74>)
 800169a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800169e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80016a0:	4b0f      	ldr	r3, [pc, #60]	; (80016e0 <MX_SPI2_Init+0x74>)
 80016a2:	2230      	movs	r2, #48	; 0x30
 80016a4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016a6:	4b0e      	ldr	r3, [pc, #56]	; (80016e0 <MX_SPI2_Init+0x74>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80016ac:	4b0c      	ldr	r3, [pc, #48]	; (80016e0 <MX_SPI2_Init+0x74>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016b2:	4b0b      	ldr	r3, [pc, #44]	; (80016e0 <MX_SPI2_Init+0x74>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80016b8:	4b09      	ldr	r3, [pc, #36]	; (80016e0 <MX_SPI2_Init+0x74>)
 80016ba:	2207      	movs	r2, #7
 80016bc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80016be:	4b08      	ldr	r3, [pc, #32]	; (80016e0 <MX_SPI2_Init+0x74>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80016c4:	4b06      	ldr	r3, [pc, #24]	; (80016e0 <MX_SPI2_Init+0x74>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80016ca:	4805      	ldr	r0, [pc, #20]	; (80016e0 <MX_SPI2_Init+0x74>)
 80016cc:	f002 f872 	bl	80037b4 <HAL_SPI_Init>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80016d6:	f000 f88b 	bl	80017f0 <Error_Handler>
  }
}
 80016da:	bf00      	nop
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	200000c8 	.word	0x200000c8
 80016e4:	40003800 	.word	0x40003800

080016e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b08a      	sub	sp, #40	; 0x28
 80016ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ee:	f107 0314 	add.w	r3, r7, #20
 80016f2:	2200      	movs	r2, #0
 80016f4:	601a      	str	r2, [r3, #0]
 80016f6:	605a      	str	r2, [r3, #4]
 80016f8:	609a      	str	r2, [r3, #8]
 80016fa:	60da      	str	r2, [r3, #12]
 80016fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016fe:	4b39      	ldr	r3, [pc, #228]	; (80017e4 <MX_GPIO_Init+0xfc>)
 8001700:	695b      	ldr	r3, [r3, #20]
 8001702:	4a38      	ldr	r2, [pc, #224]	; (80017e4 <MX_GPIO_Init+0xfc>)
 8001704:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001708:	6153      	str	r3, [r2, #20]
 800170a:	4b36      	ldr	r3, [pc, #216]	; (80017e4 <MX_GPIO_Init+0xfc>)
 800170c:	695b      	ldr	r3, [r3, #20]
 800170e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001712:	613b      	str	r3, [r7, #16]
 8001714:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001716:	4b33      	ldr	r3, [pc, #204]	; (80017e4 <MX_GPIO_Init+0xfc>)
 8001718:	695b      	ldr	r3, [r3, #20]
 800171a:	4a32      	ldr	r2, [pc, #200]	; (80017e4 <MX_GPIO_Init+0xfc>)
 800171c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001720:	6153      	str	r3, [r2, #20]
 8001722:	4b30      	ldr	r3, [pc, #192]	; (80017e4 <MX_GPIO_Init+0xfc>)
 8001724:	695b      	ldr	r3, [r3, #20]
 8001726:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800172a:	60fb      	str	r3, [r7, #12]
 800172c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800172e:	4b2d      	ldr	r3, [pc, #180]	; (80017e4 <MX_GPIO_Init+0xfc>)
 8001730:	695b      	ldr	r3, [r3, #20]
 8001732:	4a2c      	ldr	r2, [pc, #176]	; (80017e4 <MX_GPIO_Init+0xfc>)
 8001734:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001738:	6153      	str	r3, [r2, #20]
 800173a:	4b2a      	ldr	r3, [pc, #168]	; (80017e4 <MX_GPIO_Init+0xfc>)
 800173c:	695b      	ldr	r3, [r3, #20]
 800173e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001742:	60bb      	str	r3, [r7, #8]
 8001744:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001746:	4b27      	ldr	r3, [pc, #156]	; (80017e4 <MX_GPIO_Init+0xfc>)
 8001748:	695b      	ldr	r3, [r3, #20]
 800174a:	4a26      	ldr	r2, [pc, #152]	; (80017e4 <MX_GPIO_Init+0xfc>)
 800174c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001750:	6153      	str	r3, [r2, #20]
 8001752:	4b24      	ldr	r3, [pc, #144]	; (80017e4 <MX_GPIO_Init+0xfc>)
 8001754:	695b      	ldr	r3, [r3, #20]
 8001756:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800175a:	607b      	str	r3, [r7, #4]
 800175c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800175e:	2200      	movs	r2, #0
 8001760:	2120      	movs	r1, #32
 8001762:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001766:	f000 fca3 	bl	80020b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800176a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800176e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001770:	4b1d      	ldr	r3, [pc, #116]	; (80017e8 <MX_GPIO_Init+0x100>)
 8001772:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001774:	2300      	movs	r3, #0
 8001776:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001778:	f107 0314 	add.w	r3, r7, #20
 800177c:	4619      	mov	r1, r3
 800177e:	481b      	ldr	r0, [pc, #108]	; (80017ec <MX_GPIO_Init+0x104>)
 8001780:	f000 fb0c 	bl	8001d9c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001784:	2320      	movs	r3, #32
 8001786:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001788:	2301      	movs	r3, #1
 800178a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178c:	2300      	movs	r3, #0
 800178e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001790:	2300      	movs	r3, #0
 8001792:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001794:	f107 0314 	add.w	r3, r7, #20
 8001798:	4619      	mov	r1, r3
 800179a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800179e:	f000 fafd 	bl	8001d9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80017a2:	2360      	movs	r3, #96	; 0x60
 80017a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017a6:	2301      	movs	r3, #1
 80017a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017aa:	2300      	movs	r3, #0
 80017ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ae:	2300      	movs	r3, #0
 80017b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b2:	f107 0314 	add.w	r3, r7, #20
 80017b6:	4619      	mov	r1, r3
 80017b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017bc:	f000 faee 	bl	8001d9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80017c0:	2380      	movs	r3, #128	; 0x80
 80017c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017c4:	2300      	movs	r3, #0
 80017c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c8:	2300      	movs	r3, #0
 80017ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017cc:	f107 0314 	add.w	r3, r7, #20
 80017d0:	4619      	mov	r1, r3
 80017d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017d6:	f000 fae1 	bl	8001d9c <HAL_GPIO_Init>

}
 80017da:	bf00      	nop
 80017dc:	3728      	adds	r7, #40	; 0x28
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	40021000 	.word	0x40021000
 80017e8:	10210000 	.word	0x10210000
 80017ec:	48000800 	.word	0x48000800

080017f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017f4:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017f6:	e7fe      	b.n	80017f6 <Error_Handler+0x6>

080017f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017fe:	4b0f      	ldr	r3, [pc, #60]	; (800183c <HAL_MspInit+0x44>)
 8001800:	699b      	ldr	r3, [r3, #24]
 8001802:	4a0e      	ldr	r2, [pc, #56]	; (800183c <HAL_MspInit+0x44>)
 8001804:	f043 0301 	orr.w	r3, r3, #1
 8001808:	6193      	str	r3, [r2, #24]
 800180a:	4b0c      	ldr	r3, [pc, #48]	; (800183c <HAL_MspInit+0x44>)
 800180c:	699b      	ldr	r3, [r3, #24]
 800180e:	f003 0301 	and.w	r3, r3, #1
 8001812:	607b      	str	r3, [r7, #4]
 8001814:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001816:	4b09      	ldr	r3, [pc, #36]	; (800183c <HAL_MspInit+0x44>)
 8001818:	69db      	ldr	r3, [r3, #28]
 800181a:	4a08      	ldr	r2, [pc, #32]	; (800183c <HAL_MspInit+0x44>)
 800181c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001820:	61d3      	str	r3, [r2, #28]
 8001822:	4b06      	ldr	r3, [pc, #24]	; (800183c <HAL_MspInit+0x44>)
 8001824:	69db      	ldr	r3, [r3, #28]
 8001826:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800182a:	603b      	str	r3, [r7, #0]
 800182c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800182e:	2007      	movs	r0, #7
 8001830:	f000 fa80 	bl	8001d34 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001834:	bf00      	nop
 8001836:	3708      	adds	r7, #8
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	40021000 	.word	0x40021000

08001840 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b08a      	sub	sp, #40	; 0x28
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001848:	f107 0314 	add.w	r3, r7, #20
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	605a      	str	r2, [r3, #4]
 8001852:	609a      	str	r2, [r3, #8]
 8001854:	60da      	str	r2, [r3, #12]
 8001856:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a26      	ldr	r2, [pc, #152]	; (80018f8 <HAL_SPI_MspInit+0xb8>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d146      	bne.n	80018f0 <HAL_SPI_MspInit+0xb0>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001862:	4b26      	ldr	r3, [pc, #152]	; (80018fc <HAL_SPI_MspInit+0xbc>)
 8001864:	69db      	ldr	r3, [r3, #28]
 8001866:	4a25      	ldr	r2, [pc, #148]	; (80018fc <HAL_SPI_MspInit+0xbc>)
 8001868:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800186c:	61d3      	str	r3, [r2, #28]
 800186e:	4b23      	ldr	r3, [pc, #140]	; (80018fc <HAL_SPI_MspInit+0xbc>)
 8001870:	69db      	ldr	r3, [r3, #28]
 8001872:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001876:	613b      	str	r3, [r7, #16]
 8001878:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800187a:	4b20      	ldr	r3, [pc, #128]	; (80018fc <HAL_SPI_MspInit+0xbc>)
 800187c:	695b      	ldr	r3, [r3, #20]
 800187e:	4a1f      	ldr	r2, [pc, #124]	; (80018fc <HAL_SPI_MspInit+0xbc>)
 8001880:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001884:	6153      	str	r3, [r2, #20]
 8001886:	4b1d      	ldr	r3, [pc, #116]	; (80018fc <HAL_SPI_MspInit+0xbc>)
 8001888:	695b      	ldr	r3, [r3, #20]
 800188a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800188e:	60fb      	str	r3, [r7, #12]
 8001890:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001892:	4b1a      	ldr	r3, [pc, #104]	; (80018fc <HAL_SPI_MspInit+0xbc>)
 8001894:	695b      	ldr	r3, [r3, #20]
 8001896:	4a19      	ldr	r2, [pc, #100]	; (80018fc <HAL_SPI_MspInit+0xbc>)
 8001898:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800189c:	6153      	str	r3, [r2, #20]
 800189e:	4b17      	ldr	r3, [pc, #92]	; (80018fc <HAL_SPI_MspInit+0xbc>)
 80018a0:	695b      	ldr	r3, [r3, #20]
 80018a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018a6:	60bb      	str	r3, [r7, #8]
 80018a8:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PA10     ------> SPI2_MISO
    PA11     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80018aa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018b0:	2302      	movs	r3, #2
 80018b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b4:	2300      	movs	r3, #0
 80018b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018b8:	2303      	movs	r3, #3
 80018ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80018bc:	2305      	movs	r3, #5
 80018be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c0:	f107 0314 	add.w	r3, r7, #20
 80018c4:	4619      	mov	r1, r3
 80018c6:	480e      	ldr	r0, [pc, #56]	; (8001900 <HAL_SPI_MspInit+0xc0>)
 80018c8:	f000 fa68 	bl	8001d9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80018cc:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80018d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d2:	2302      	movs	r3, #2
 80018d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d6:	2300      	movs	r3, #0
 80018d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018da:	2303      	movs	r3, #3
 80018dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80018de:	2305      	movs	r3, #5
 80018e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018e2:	f107 0314 	add.w	r3, r7, #20
 80018e6:	4619      	mov	r1, r3
 80018e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018ec:	f000 fa56 	bl	8001d9c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80018f0:	bf00      	nop
 80018f2:	3728      	adds	r7, #40	; 0x28
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	40003800 	.word	0x40003800
 80018fc:	40021000 	.word	0x40021000
 8001900:	48000400 	.word	0x48000400

08001904 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b08a      	sub	sp, #40	; 0x28
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800190c:	f107 0314 	add.w	r3, r7, #20
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	605a      	str	r2, [r3, #4]
 8001916:	609a      	str	r2, [r3, #8]
 8001918:	60da      	str	r2, [r3, #12]
 800191a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a17      	ldr	r2, [pc, #92]	; (8001980 <HAL_UART_MspInit+0x7c>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d128      	bne.n	8001978 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001926:	4b17      	ldr	r3, [pc, #92]	; (8001984 <HAL_UART_MspInit+0x80>)
 8001928:	69db      	ldr	r3, [r3, #28]
 800192a:	4a16      	ldr	r2, [pc, #88]	; (8001984 <HAL_UART_MspInit+0x80>)
 800192c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001930:	61d3      	str	r3, [r2, #28]
 8001932:	4b14      	ldr	r3, [pc, #80]	; (8001984 <HAL_UART_MspInit+0x80>)
 8001934:	69db      	ldr	r3, [r3, #28]
 8001936:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800193a:	613b      	str	r3, [r7, #16]
 800193c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800193e:	4b11      	ldr	r3, [pc, #68]	; (8001984 <HAL_UART_MspInit+0x80>)
 8001940:	695b      	ldr	r3, [r3, #20]
 8001942:	4a10      	ldr	r2, [pc, #64]	; (8001984 <HAL_UART_MspInit+0x80>)
 8001944:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001948:	6153      	str	r3, [r2, #20]
 800194a:	4b0e      	ldr	r3, [pc, #56]	; (8001984 <HAL_UART_MspInit+0x80>)
 800194c:	695b      	ldr	r3, [r3, #20]
 800194e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001952:	60fb      	str	r3, [r7, #12]
 8001954:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001956:	230c      	movs	r3, #12
 8001958:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800195a:	2302      	movs	r3, #2
 800195c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195e:	2300      	movs	r3, #0
 8001960:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001962:	2300      	movs	r3, #0
 8001964:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001966:	2307      	movs	r3, #7
 8001968:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800196a:	f107 0314 	add.w	r3, r7, #20
 800196e:	4619      	mov	r1, r3
 8001970:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001974:	f000 fa12 	bl	8001d9c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001978:	bf00      	nop
 800197a:	3728      	adds	r7, #40	; 0x28
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	40004400 	.word	0x40004400
 8001984:	40021000 	.word	0x40021000

08001988 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800198c:	e7fe      	b.n	800198c <NMI_Handler+0x4>

0800198e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800198e:	b480      	push	{r7}
 8001990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001992:	e7fe      	b.n	8001992 <HardFault_Handler+0x4>

08001994 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001998:	e7fe      	b.n	8001998 <MemManage_Handler+0x4>

0800199a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800199a:	b480      	push	{r7}
 800199c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800199e:	e7fe      	b.n	800199e <BusFault_Handler+0x4>

080019a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019a4:	e7fe      	b.n	80019a4 <UsageFault_Handler+0x4>

080019a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019a6:	b480      	push	{r7}
 80019a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019aa:	bf00      	nop
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019b8:	bf00      	nop
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr

080019c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019c2:	b480      	push	{r7}
 80019c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019c6:	bf00      	nop
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr

080019d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019d4:	f000 f8ba 	bl	8001b4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019d8:	bf00      	nop
 80019da:	bd80      	pop	{r7, pc}

080019dc <_sbrk>:
 80019dc:	b580      	push	{r7, lr}
 80019de:	b086      	sub	sp, #24
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	4a14      	ldr	r2, [pc, #80]	; (8001a38 <_sbrk+0x5c>)
 80019e6:	4b15      	ldr	r3, [pc, #84]	; (8001a3c <_sbrk+0x60>)
 80019e8:	1ad3      	subs	r3, r2, r3
 80019ea:	617b      	str	r3, [r7, #20]
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	613b      	str	r3, [r7, #16]
 80019f0:	4b13      	ldr	r3, [pc, #76]	; (8001a40 <_sbrk+0x64>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d102      	bne.n	80019fe <_sbrk+0x22>
 80019f8:	4b11      	ldr	r3, [pc, #68]	; (8001a40 <_sbrk+0x64>)
 80019fa:	4a12      	ldr	r2, [pc, #72]	; (8001a44 <_sbrk+0x68>)
 80019fc:	601a      	str	r2, [r3, #0]
 80019fe:	4b10      	ldr	r3, [pc, #64]	; (8001a40 <_sbrk+0x64>)
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	4413      	add	r3, r2
 8001a06:	693a      	ldr	r2, [r7, #16]
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d207      	bcs.n	8001a1c <_sbrk+0x40>
 8001a0c:	f002 fb9c 	bl	8004148 <__errno>
 8001a10:	4602      	mov	r2, r0
 8001a12:	230c      	movs	r3, #12
 8001a14:	6013      	str	r3, [r2, #0]
 8001a16:	f04f 33ff 	mov.w	r3, #4294967295
 8001a1a:	e009      	b.n	8001a30 <_sbrk+0x54>
 8001a1c:	4b08      	ldr	r3, [pc, #32]	; (8001a40 <_sbrk+0x64>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	60fb      	str	r3, [r7, #12]
 8001a22:	4b07      	ldr	r3, [pc, #28]	; (8001a40 <_sbrk+0x64>)
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	4413      	add	r3, r2
 8001a2a:	4a05      	ldr	r2, [pc, #20]	; (8001a40 <_sbrk+0x64>)
 8001a2c:	6013      	str	r3, [r2, #0]
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	4618      	mov	r0, r3
 8001a32:	3718      	adds	r7, #24
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	20010000 	.word	0x20010000
 8001a3c:	00000400 	.word	0x00000400
 8001a40:	200000bc 	.word	0x200000bc
 8001a44:	200001c8 	.word	0x200001c8

08001a48 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a4c:	4b06      	ldr	r3, [pc, #24]	; (8001a68 <SystemInit+0x20>)
 8001a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a52:	4a05      	ldr	r2, [pc, #20]	; (8001a68 <SystemInit+0x20>)
 8001a54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a5c:	bf00      	nop
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	e000ed00 	.word	0xe000ed00

08001a6c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001a6c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001aa4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a70:	480d      	ldr	r0, [pc, #52]	; (8001aa8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a72:	490e      	ldr	r1, [pc, #56]	; (8001aac <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a74:	4a0e      	ldr	r2, [pc, #56]	; (8001ab0 <LoopForever+0xe>)
  movs r3, #0
 8001a76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a78:	e002      	b.n	8001a80 <LoopCopyDataInit>

08001a7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a7e:	3304      	adds	r3, #4

08001a80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a84:	d3f9      	bcc.n	8001a7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a86:	4a0b      	ldr	r2, [pc, #44]	; (8001ab4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a88:	4c0b      	ldr	r4, [pc, #44]	; (8001ab8 <LoopForever+0x16>)
  movs r3, #0
 8001a8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a8c:	e001      	b.n	8001a92 <LoopFillZerobss>

08001a8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a90:	3204      	adds	r2, #4

08001a92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a94:	d3fb      	bcc.n	8001a8e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001a96:	f7ff ffd7 	bl	8001a48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a9a:	f002 fb5b 	bl	8004154 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a9e:	f7ff f855 	bl	8000b4c <main>

08001aa2 <LoopForever>:

LoopForever:
    b LoopForever
 8001aa2:	e7fe      	b.n	8001aa2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001aa4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001aa8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001aac:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001ab0:	08004a4c 	.word	0x08004a4c
  ldr r2, =_sbss
 8001ab4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001ab8:	200001c8 	.word	0x200001c8

08001abc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001abc:	e7fe      	b.n	8001abc <ADC1_2_IRQHandler>
	...

08001ac0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ac4:	4b08      	ldr	r3, [pc, #32]	; (8001ae8 <HAL_Init+0x28>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a07      	ldr	r2, [pc, #28]	; (8001ae8 <HAL_Init+0x28>)
 8001aca:	f043 0310 	orr.w	r3, r3, #16
 8001ace:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ad0:	2003      	movs	r0, #3
 8001ad2:	f000 f92f 	bl	8001d34 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ad6:	2000      	movs	r0, #0
 8001ad8:	f000 f808 	bl	8001aec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001adc:	f7ff fe8c 	bl	80017f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ae0:	2300      	movs	r3, #0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	40022000 	.word	0x40022000

08001aec <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001af4:	4b12      	ldr	r3, [pc, #72]	; (8001b40 <HAL_InitTick+0x54>)
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	4b12      	ldr	r3, [pc, #72]	; (8001b44 <HAL_InitTick+0x58>)
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	4619      	mov	r1, r3
 8001afe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b02:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f000 f939 	bl	8001d82 <HAL_SYSTICK_Config>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	e00e      	b.n	8001b38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2b0f      	cmp	r3, #15
 8001b1e:	d80a      	bhi.n	8001b36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b20:	2200      	movs	r2, #0
 8001b22:	6879      	ldr	r1, [r7, #4]
 8001b24:	f04f 30ff 	mov.w	r0, #4294967295
 8001b28:	f000 f90f 	bl	8001d4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b2c:	4a06      	ldr	r2, [pc, #24]	; (8001b48 <HAL_InitTick+0x5c>)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001b32:	2300      	movs	r3, #0
 8001b34:	e000      	b.n	8001b38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3708      	adds	r7, #8
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	20000000 	.word	0x20000000
 8001b44:	20000008 	.word	0x20000008
 8001b48:	20000004 	.word	0x20000004

08001b4c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b50:	4b06      	ldr	r3, [pc, #24]	; (8001b6c <HAL_IncTick+0x20>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	461a      	mov	r2, r3
 8001b56:	4b06      	ldr	r3, [pc, #24]	; (8001b70 <HAL_IncTick+0x24>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4413      	add	r3, r2
 8001b5c:	4a04      	ldr	r2, [pc, #16]	; (8001b70 <HAL_IncTick+0x24>)
 8001b5e:	6013      	str	r3, [r2, #0]
}
 8001b60:	bf00      	nop
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	20000008 	.word	0x20000008
 8001b70:	200001c0 	.word	0x200001c0

08001b74 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
  return uwTick;  
 8001b78:	4b03      	ldr	r3, [pc, #12]	; (8001b88 <HAL_GetTick+0x14>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	200001c0 	.word	0x200001c0

08001b8c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b084      	sub	sp, #16
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b94:	f7ff ffee 	bl	8001b74 <HAL_GetTick>
 8001b98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ba4:	d005      	beq.n	8001bb2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ba6:	4b09      	ldr	r3, [pc, #36]	; (8001bcc <HAL_Delay+0x40>)
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	461a      	mov	r2, r3
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	4413      	add	r3, r2
 8001bb0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001bb2:	bf00      	nop
 8001bb4:	f7ff ffde 	bl	8001b74 <HAL_GetTick>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	1ad3      	subs	r3, r2, r3
 8001bbe:	68fa      	ldr	r2, [r7, #12]
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	d8f7      	bhi.n	8001bb4 <HAL_Delay+0x28>
  {
  }
}
 8001bc4:	bf00      	nop
 8001bc6:	3710      	adds	r7, #16
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	20000008 	.word	0x20000008

08001bd0 <__NVIC_SetPriorityGrouping>:
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b085      	sub	sp, #20
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	f003 0307 	and.w	r3, r3, #7
 8001bde:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001be0:	4b0c      	ldr	r3, [pc, #48]	; (8001c14 <__NVIC_SetPriorityGrouping+0x44>)
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001be6:	68ba      	ldr	r2, [r7, #8]
 8001be8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001bec:	4013      	ands	r3, r2
 8001bee:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bf8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001bfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c02:	4a04      	ldr	r2, [pc, #16]	; (8001c14 <__NVIC_SetPriorityGrouping+0x44>)
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	60d3      	str	r3, [r2, #12]
}
 8001c08:	bf00      	nop
 8001c0a:	3714      	adds	r7, #20
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr
 8001c14:	e000ed00 	.word	0xe000ed00

08001c18 <__NVIC_GetPriorityGrouping>:
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c1c:	4b04      	ldr	r3, [pc, #16]	; (8001c30 <__NVIC_GetPriorityGrouping+0x18>)
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	0a1b      	lsrs	r3, r3, #8
 8001c22:	f003 0307 	and.w	r3, r3, #7
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr
 8001c30:	e000ed00 	.word	0xe000ed00

08001c34 <__NVIC_SetPriority>:
{
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	6039      	str	r1, [r7, #0]
 8001c3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	db0a      	blt.n	8001c5e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	b2da      	uxtb	r2, r3
 8001c4c:	490c      	ldr	r1, [pc, #48]	; (8001c80 <__NVIC_SetPriority+0x4c>)
 8001c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c52:	0112      	lsls	r2, r2, #4
 8001c54:	b2d2      	uxtb	r2, r2
 8001c56:	440b      	add	r3, r1
 8001c58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001c5c:	e00a      	b.n	8001c74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	b2da      	uxtb	r2, r3
 8001c62:	4908      	ldr	r1, [pc, #32]	; (8001c84 <__NVIC_SetPriority+0x50>)
 8001c64:	79fb      	ldrb	r3, [r7, #7]
 8001c66:	f003 030f 	and.w	r3, r3, #15
 8001c6a:	3b04      	subs	r3, #4
 8001c6c:	0112      	lsls	r2, r2, #4
 8001c6e:	b2d2      	uxtb	r2, r2
 8001c70:	440b      	add	r3, r1
 8001c72:	761a      	strb	r2, [r3, #24]
}
 8001c74:	bf00      	nop
 8001c76:	370c      	adds	r7, #12
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr
 8001c80:	e000e100 	.word	0xe000e100
 8001c84:	e000ed00 	.word	0xe000ed00

08001c88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b089      	sub	sp, #36	; 0x24
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	60f8      	str	r0, [r7, #12]
 8001c90:	60b9      	str	r1, [r7, #8]
 8001c92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	f003 0307 	and.w	r3, r3, #7
 8001c9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c9c:	69fb      	ldr	r3, [r7, #28]
 8001c9e:	f1c3 0307 	rsb	r3, r3, #7
 8001ca2:	2b04      	cmp	r3, #4
 8001ca4:	bf28      	it	cs
 8001ca6:	2304      	movcs	r3, #4
 8001ca8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	3304      	adds	r3, #4
 8001cae:	2b06      	cmp	r3, #6
 8001cb0:	d902      	bls.n	8001cb8 <NVIC_EncodePriority+0x30>
 8001cb2:	69fb      	ldr	r3, [r7, #28]
 8001cb4:	3b03      	subs	r3, #3
 8001cb6:	e000      	b.n	8001cba <NVIC_EncodePriority+0x32>
 8001cb8:	2300      	movs	r3, #0
 8001cba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cbc:	f04f 32ff 	mov.w	r2, #4294967295
 8001cc0:	69bb      	ldr	r3, [r7, #24]
 8001cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc6:	43da      	mvns	r2, r3
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	401a      	ands	r2, r3
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cd0:	f04f 31ff 	mov.w	r1, #4294967295
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	fa01 f303 	lsl.w	r3, r1, r3
 8001cda:	43d9      	mvns	r1, r3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ce0:	4313      	orrs	r3, r2
         );
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3724      	adds	r7, #36	; 0x24
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
	...

08001cf0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	3b01      	subs	r3, #1
 8001cfc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d00:	d301      	bcc.n	8001d06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d02:	2301      	movs	r3, #1
 8001d04:	e00f      	b.n	8001d26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d06:	4a0a      	ldr	r2, [pc, #40]	; (8001d30 <SysTick_Config+0x40>)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	3b01      	subs	r3, #1
 8001d0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d0e:	210f      	movs	r1, #15
 8001d10:	f04f 30ff 	mov.w	r0, #4294967295
 8001d14:	f7ff ff8e 	bl	8001c34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d18:	4b05      	ldr	r3, [pc, #20]	; (8001d30 <SysTick_Config+0x40>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d1e:	4b04      	ldr	r3, [pc, #16]	; (8001d30 <SysTick_Config+0x40>)
 8001d20:	2207      	movs	r2, #7
 8001d22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d24:	2300      	movs	r3, #0
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	3708      	adds	r7, #8
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	e000e010 	.word	0xe000e010

08001d34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d3c:	6878      	ldr	r0, [r7, #4]
 8001d3e:	f7ff ff47 	bl	8001bd0 <__NVIC_SetPriorityGrouping>
}
 8001d42:	bf00      	nop
 8001d44:	3708      	adds	r7, #8
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}

08001d4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d4a:	b580      	push	{r7, lr}
 8001d4c:	b086      	sub	sp, #24
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	4603      	mov	r3, r0
 8001d52:	60b9      	str	r1, [r7, #8]
 8001d54:	607a      	str	r2, [r7, #4]
 8001d56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d5c:	f7ff ff5c 	bl	8001c18 <__NVIC_GetPriorityGrouping>
 8001d60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d62:	687a      	ldr	r2, [r7, #4]
 8001d64:	68b9      	ldr	r1, [r7, #8]
 8001d66:	6978      	ldr	r0, [r7, #20]
 8001d68:	f7ff ff8e 	bl	8001c88 <NVIC_EncodePriority>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d72:	4611      	mov	r1, r2
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7ff ff5d 	bl	8001c34 <__NVIC_SetPriority>
}
 8001d7a:	bf00      	nop
 8001d7c:	3718      	adds	r7, #24
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}

08001d82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d82:	b580      	push	{r7, lr}
 8001d84:	b082      	sub	sp, #8
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d8a:	6878      	ldr	r0, [r7, #4]
 8001d8c:	f7ff ffb0 	bl	8001cf0 <SysTick_Config>
 8001d90:	4603      	mov	r3, r0
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3708      	adds	r7, #8
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
	...

08001d9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b087      	sub	sp, #28
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
 8001da4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001da6:	2300      	movs	r3, #0
 8001da8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001daa:	e160      	b.n	800206e <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	2101      	movs	r1, #1
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	fa01 f303 	lsl.w	r3, r1, r3
 8001db8:	4013      	ands	r3, r2
 8001dba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	f000 8152 	beq.w	8002068 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	2b01      	cmp	r3, #1
 8001dca:	d00b      	beq.n	8001de4 <HAL_GPIO_Init+0x48>
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	2b02      	cmp	r3, #2
 8001dd2:	d007      	beq.n	8001de4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001dd8:	2b11      	cmp	r3, #17
 8001dda:	d003      	beq.n	8001de4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	2b12      	cmp	r3, #18
 8001de2:	d130      	bne.n	8001e46 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	005b      	lsls	r3, r3, #1
 8001dee:	2203      	movs	r2, #3
 8001df0:	fa02 f303 	lsl.w	r3, r2, r3
 8001df4:	43db      	mvns	r3, r3
 8001df6:	693a      	ldr	r2, [r7, #16]
 8001df8:	4013      	ands	r3, r2
 8001dfa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	68da      	ldr	r2, [r3, #12]
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	005b      	lsls	r3, r3, #1
 8001e04:	fa02 f303 	lsl.w	r3, r2, r3
 8001e08:	693a      	ldr	r2, [r7, #16]
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	693a      	ldr	r2, [r7, #16]
 8001e12:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e22:	43db      	mvns	r3, r3
 8001e24:	693a      	ldr	r2, [r7, #16]
 8001e26:	4013      	ands	r3, r2
 8001e28:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	091b      	lsrs	r3, r3, #4
 8001e30:	f003 0201 	and.w	r2, r3, #1
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3a:	693a      	ldr	r2, [r7, #16]
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	693a      	ldr	r2, [r7, #16]
 8001e44:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	68db      	ldr	r3, [r3, #12]
 8001e4a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	005b      	lsls	r3, r3, #1
 8001e50:	2203      	movs	r2, #3
 8001e52:	fa02 f303 	lsl.w	r3, r2, r3
 8001e56:	43db      	mvns	r3, r3
 8001e58:	693a      	ldr	r2, [r7, #16]
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	689a      	ldr	r2, [r3, #8]
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	005b      	lsls	r3, r3, #1
 8001e66:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6a:	693a      	ldr	r2, [r7, #16]
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	693a      	ldr	r2, [r7, #16]
 8001e74:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	2b02      	cmp	r3, #2
 8001e7c:	d003      	beq.n	8001e86 <HAL_GPIO_Init+0xea>
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	2b12      	cmp	r3, #18
 8001e84:	d123      	bne.n	8001ece <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	08da      	lsrs	r2, r3, #3
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	3208      	adds	r2, #8
 8001e8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e92:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	f003 0307 	and.w	r3, r3, #7
 8001e9a:	009b      	lsls	r3, r3, #2
 8001e9c:	220f      	movs	r2, #15
 8001e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea2:	43db      	mvns	r3, r3
 8001ea4:	693a      	ldr	r2, [r7, #16]
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	691a      	ldr	r2, [r3, #16]
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	f003 0307 	and.w	r3, r3, #7
 8001eb4:	009b      	lsls	r3, r3, #2
 8001eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eba:	693a      	ldr	r2, [r7, #16]
 8001ebc:	4313      	orrs	r3, r2
 8001ebe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	08da      	lsrs	r2, r3, #3
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	3208      	adds	r2, #8
 8001ec8:	6939      	ldr	r1, [r7, #16]
 8001eca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	2203      	movs	r2, #3
 8001eda:	fa02 f303 	lsl.w	r3, r2, r3
 8001ede:	43db      	mvns	r3, r3
 8001ee0:	693a      	ldr	r2, [r7, #16]
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	f003 0203 	and.w	r2, r3, #3
 8001eee:	697b      	ldr	r3, [r7, #20]
 8001ef0:	005b      	lsls	r3, r3, #1
 8001ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef6:	693a      	ldr	r2, [r7, #16]
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	693a      	ldr	r2, [r7, #16]
 8001f00:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	f000 80ac 	beq.w	8002068 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f10:	4b5e      	ldr	r3, [pc, #376]	; (800208c <HAL_GPIO_Init+0x2f0>)
 8001f12:	699b      	ldr	r3, [r3, #24]
 8001f14:	4a5d      	ldr	r2, [pc, #372]	; (800208c <HAL_GPIO_Init+0x2f0>)
 8001f16:	f043 0301 	orr.w	r3, r3, #1
 8001f1a:	6193      	str	r3, [r2, #24]
 8001f1c:	4b5b      	ldr	r3, [pc, #364]	; (800208c <HAL_GPIO_Init+0x2f0>)
 8001f1e:	699b      	ldr	r3, [r3, #24]
 8001f20:	f003 0301 	and.w	r3, r3, #1
 8001f24:	60bb      	str	r3, [r7, #8]
 8001f26:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f28:	4a59      	ldr	r2, [pc, #356]	; (8002090 <HAL_GPIO_Init+0x2f4>)
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	089b      	lsrs	r3, r3, #2
 8001f2e:	3302      	adds	r3, #2
 8001f30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f34:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	f003 0303 	and.w	r3, r3, #3
 8001f3c:	009b      	lsls	r3, r3, #2
 8001f3e:	220f      	movs	r2, #15
 8001f40:	fa02 f303 	lsl.w	r3, r2, r3
 8001f44:	43db      	mvns	r3, r3
 8001f46:	693a      	ldr	r2, [r7, #16]
 8001f48:	4013      	ands	r3, r2
 8001f4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001f52:	d025      	beq.n	8001fa0 <HAL_GPIO_Init+0x204>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	4a4f      	ldr	r2, [pc, #316]	; (8002094 <HAL_GPIO_Init+0x2f8>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d01f      	beq.n	8001f9c <HAL_GPIO_Init+0x200>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	4a4e      	ldr	r2, [pc, #312]	; (8002098 <HAL_GPIO_Init+0x2fc>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d019      	beq.n	8001f98 <HAL_GPIO_Init+0x1fc>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	4a4d      	ldr	r2, [pc, #308]	; (800209c <HAL_GPIO_Init+0x300>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d013      	beq.n	8001f94 <HAL_GPIO_Init+0x1f8>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	4a4c      	ldr	r2, [pc, #304]	; (80020a0 <HAL_GPIO_Init+0x304>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d00d      	beq.n	8001f90 <HAL_GPIO_Init+0x1f4>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	4a4b      	ldr	r2, [pc, #300]	; (80020a4 <HAL_GPIO_Init+0x308>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d007      	beq.n	8001f8c <HAL_GPIO_Init+0x1f0>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	4a4a      	ldr	r2, [pc, #296]	; (80020a8 <HAL_GPIO_Init+0x30c>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d101      	bne.n	8001f88 <HAL_GPIO_Init+0x1ec>
 8001f84:	2306      	movs	r3, #6
 8001f86:	e00c      	b.n	8001fa2 <HAL_GPIO_Init+0x206>
 8001f88:	2307      	movs	r3, #7
 8001f8a:	e00a      	b.n	8001fa2 <HAL_GPIO_Init+0x206>
 8001f8c:	2305      	movs	r3, #5
 8001f8e:	e008      	b.n	8001fa2 <HAL_GPIO_Init+0x206>
 8001f90:	2304      	movs	r3, #4
 8001f92:	e006      	b.n	8001fa2 <HAL_GPIO_Init+0x206>
 8001f94:	2303      	movs	r3, #3
 8001f96:	e004      	b.n	8001fa2 <HAL_GPIO_Init+0x206>
 8001f98:	2302      	movs	r3, #2
 8001f9a:	e002      	b.n	8001fa2 <HAL_GPIO_Init+0x206>
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	e000      	b.n	8001fa2 <HAL_GPIO_Init+0x206>
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	697a      	ldr	r2, [r7, #20]
 8001fa4:	f002 0203 	and.w	r2, r2, #3
 8001fa8:	0092      	lsls	r2, r2, #2
 8001faa:	4093      	lsls	r3, r2
 8001fac:	693a      	ldr	r2, [r7, #16]
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001fb2:	4937      	ldr	r1, [pc, #220]	; (8002090 <HAL_GPIO_Init+0x2f4>)
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	089b      	lsrs	r3, r3, #2
 8001fb8:	3302      	adds	r3, #2
 8001fba:	693a      	ldr	r2, [r7, #16]
 8001fbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001fc0:	4b3a      	ldr	r3, [pc, #232]	; (80020ac <HAL_GPIO_Init+0x310>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	43db      	mvns	r3, r3
 8001fca:	693a      	ldr	r2, [r7, #16]
 8001fcc:	4013      	ands	r3, r2
 8001fce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d003      	beq.n	8001fe4 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001fdc:	693a      	ldr	r2, [r7, #16]
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001fe4:	4a31      	ldr	r2, [pc, #196]	; (80020ac <HAL_GPIO_Init+0x310>)
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001fea:	4b30      	ldr	r3, [pc, #192]	; (80020ac <HAL_GPIO_Init+0x310>)
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	43db      	mvns	r3, r3
 8001ff4:	693a      	ldr	r2, [r7, #16]
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002002:	2b00      	cmp	r3, #0
 8002004:	d003      	beq.n	800200e <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8002006:	693a      	ldr	r2, [r7, #16]
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	4313      	orrs	r3, r2
 800200c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800200e:	4a27      	ldr	r2, [pc, #156]	; (80020ac <HAL_GPIO_Init+0x310>)
 8002010:	693b      	ldr	r3, [r7, #16]
 8002012:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002014:	4b25      	ldr	r3, [pc, #148]	; (80020ac <HAL_GPIO_Init+0x310>)
 8002016:	689b      	ldr	r3, [r3, #8]
 8002018:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	43db      	mvns	r3, r3
 800201e:	693a      	ldr	r2, [r7, #16]
 8002020:	4013      	ands	r3, r2
 8002022:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800202c:	2b00      	cmp	r3, #0
 800202e:	d003      	beq.n	8002038 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8002030:	693a      	ldr	r2, [r7, #16]
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	4313      	orrs	r3, r2
 8002036:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002038:	4a1c      	ldr	r2, [pc, #112]	; (80020ac <HAL_GPIO_Init+0x310>)
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800203e:	4b1b      	ldr	r3, [pc, #108]	; (80020ac <HAL_GPIO_Init+0x310>)
 8002040:	68db      	ldr	r3, [r3, #12]
 8002042:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	43db      	mvns	r3, r3
 8002048:	693a      	ldr	r2, [r7, #16]
 800204a:	4013      	ands	r3, r2
 800204c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002056:	2b00      	cmp	r3, #0
 8002058:	d003      	beq.n	8002062 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800205a:	693a      	ldr	r2, [r7, #16]
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	4313      	orrs	r3, r2
 8002060:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002062:	4a12      	ldr	r2, [pc, #72]	; (80020ac <HAL_GPIO_Init+0x310>)
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002068:	697b      	ldr	r3, [r7, #20]
 800206a:	3301      	adds	r3, #1
 800206c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	fa22 f303 	lsr.w	r3, r2, r3
 8002078:	2b00      	cmp	r3, #0
 800207a:	f47f ae97 	bne.w	8001dac <HAL_GPIO_Init+0x10>
  }
}
 800207e:	bf00      	nop
 8002080:	371c      	adds	r7, #28
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop
 800208c:	40021000 	.word	0x40021000
 8002090:	40010000 	.word	0x40010000
 8002094:	48000400 	.word	0x48000400
 8002098:	48000800 	.word	0x48000800
 800209c:	48000c00 	.word	0x48000c00
 80020a0:	48001000 	.word	0x48001000
 80020a4:	48001400 	.word	0x48001400
 80020a8:	48001800 	.word	0x48001800
 80020ac:	40010400 	.word	0x40010400

080020b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
 80020b8:	460b      	mov	r3, r1
 80020ba:	807b      	strh	r3, [r7, #2]
 80020bc:	4613      	mov	r3, r2
 80020be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80020c0:	787b      	ldrb	r3, [r7, #1]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d003      	beq.n	80020ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80020c6:	887a      	ldrh	r2, [r7, #2]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80020cc:	e002      	b.n	80020d4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80020ce:	887a      	ldrh	r2, [r7, #2]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80020d4:	bf00      	nop
 80020d6:	370c      	adds	r7, #12
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr

080020e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 80020e6:	af00      	add	r7, sp, #0
 80020e8:	1d3b      	adds	r3, r7, #4
 80020ea:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80020ec:	1d3b      	adds	r3, r7, #4
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d102      	bne.n	80020fa <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	f000 bf01 	b.w	8002efc <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020fa:	1d3b      	adds	r3, r7, #4
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 0301 	and.w	r3, r3, #1
 8002104:	2b00      	cmp	r3, #0
 8002106:	f000 8160 	beq.w	80023ca <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800210a:	4bae      	ldr	r3, [pc, #696]	; (80023c4 <HAL_RCC_OscConfig+0x2e4>)
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	f003 030c 	and.w	r3, r3, #12
 8002112:	2b04      	cmp	r3, #4
 8002114:	d00c      	beq.n	8002130 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002116:	4bab      	ldr	r3, [pc, #684]	; (80023c4 <HAL_RCC_OscConfig+0x2e4>)
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	f003 030c 	and.w	r3, r3, #12
 800211e:	2b08      	cmp	r3, #8
 8002120:	d159      	bne.n	80021d6 <HAL_RCC_OscConfig+0xf6>
 8002122:	4ba8      	ldr	r3, [pc, #672]	; (80023c4 <HAL_RCC_OscConfig+0x2e4>)
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 800212a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800212e:	d152      	bne.n	80021d6 <HAL_RCC_OscConfig+0xf6>
 8002130:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002134:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002138:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800213c:	fa93 f3a3 	rbit	r3, r3
 8002140:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002144:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002148:	fab3 f383 	clz	r3, r3
 800214c:	b2db      	uxtb	r3, r3
 800214e:	095b      	lsrs	r3, r3, #5
 8002150:	b2db      	uxtb	r3, r3
 8002152:	f043 0301 	orr.w	r3, r3, #1
 8002156:	b2db      	uxtb	r3, r3
 8002158:	2b01      	cmp	r3, #1
 800215a:	d102      	bne.n	8002162 <HAL_RCC_OscConfig+0x82>
 800215c:	4b99      	ldr	r3, [pc, #612]	; (80023c4 <HAL_RCC_OscConfig+0x2e4>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	e015      	b.n	800218e <HAL_RCC_OscConfig+0xae>
 8002162:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002166:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800216a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 800216e:	fa93 f3a3 	rbit	r3, r3
 8002172:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8002176:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800217a:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800217e:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8002182:	fa93 f3a3 	rbit	r3, r3
 8002186:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800218a:	4b8e      	ldr	r3, [pc, #568]	; (80023c4 <HAL_RCC_OscConfig+0x2e4>)
 800218c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800218e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002192:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8002196:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 800219a:	fa92 f2a2 	rbit	r2, r2
 800219e:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 80021a2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80021a6:	fab2 f282 	clz	r2, r2
 80021aa:	b2d2      	uxtb	r2, r2
 80021ac:	f042 0220 	orr.w	r2, r2, #32
 80021b0:	b2d2      	uxtb	r2, r2
 80021b2:	f002 021f 	and.w	r2, r2, #31
 80021b6:	2101      	movs	r1, #1
 80021b8:	fa01 f202 	lsl.w	r2, r1, r2
 80021bc:	4013      	ands	r3, r2
 80021be:	2b00      	cmp	r3, #0
 80021c0:	f000 8102 	beq.w	80023c8 <HAL_RCC_OscConfig+0x2e8>
 80021c4:	1d3b      	adds	r3, r7, #4
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	f040 80fc 	bne.w	80023c8 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 80021d0:	2301      	movs	r3, #1
 80021d2:	f000 be93 	b.w	8002efc <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021d6:	1d3b      	adds	r3, r7, #4
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021e0:	d106      	bne.n	80021f0 <HAL_RCC_OscConfig+0x110>
 80021e2:	4b78      	ldr	r3, [pc, #480]	; (80023c4 <HAL_RCC_OscConfig+0x2e4>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a77      	ldr	r2, [pc, #476]	; (80023c4 <HAL_RCC_OscConfig+0x2e4>)
 80021e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021ec:	6013      	str	r3, [r2, #0]
 80021ee:	e030      	b.n	8002252 <HAL_RCC_OscConfig+0x172>
 80021f0:	1d3b      	adds	r3, r7, #4
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d10c      	bne.n	8002214 <HAL_RCC_OscConfig+0x134>
 80021fa:	4b72      	ldr	r3, [pc, #456]	; (80023c4 <HAL_RCC_OscConfig+0x2e4>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a71      	ldr	r2, [pc, #452]	; (80023c4 <HAL_RCC_OscConfig+0x2e4>)
 8002200:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002204:	6013      	str	r3, [r2, #0]
 8002206:	4b6f      	ldr	r3, [pc, #444]	; (80023c4 <HAL_RCC_OscConfig+0x2e4>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a6e      	ldr	r2, [pc, #440]	; (80023c4 <HAL_RCC_OscConfig+0x2e4>)
 800220c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002210:	6013      	str	r3, [r2, #0]
 8002212:	e01e      	b.n	8002252 <HAL_RCC_OscConfig+0x172>
 8002214:	1d3b      	adds	r3, r7, #4
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800221e:	d10c      	bne.n	800223a <HAL_RCC_OscConfig+0x15a>
 8002220:	4b68      	ldr	r3, [pc, #416]	; (80023c4 <HAL_RCC_OscConfig+0x2e4>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a67      	ldr	r2, [pc, #412]	; (80023c4 <HAL_RCC_OscConfig+0x2e4>)
 8002226:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800222a:	6013      	str	r3, [r2, #0]
 800222c:	4b65      	ldr	r3, [pc, #404]	; (80023c4 <HAL_RCC_OscConfig+0x2e4>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a64      	ldr	r2, [pc, #400]	; (80023c4 <HAL_RCC_OscConfig+0x2e4>)
 8002232:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002236:	6013      	str	r3, [r2, #0]
 8002238:	e00b      	b.n	8002252 <HAL_RCC_OscConfig+0x172>
 800223a:	4b62      	ldr	r3, [pc, #392]	; (80023c4 <HAL_RCC_OscConfig+0x2e4>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a61      	ldr	r2, [pc, #388]	; (80023c4 <HAL_RCC_OscConfig+0x2e4>)
 8002240:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002244:	6013      	str	r3, [r2, #0]
 8002246:	4b5f      	ldr	r3, [pc, #380]	; (80023c4 <HAL_RCC_OscConfig+0x2e4>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a5e      	ldr	r2, [pc, #376]	; (80023c4 <HAL_RCC_OscConfig+0x2e4>)
 800224c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002250:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002252:	1d3b      	adds	r3, r7, #4
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d059      	beq.n	8002310 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800225c:	f7ff fc8a 	bl	8001b74 <HAL_GetTick>
 8002260:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002264:	e00a      	b.n	800227c <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002266:	f7ff fc85 	bl	8001b74 <HAL_GetTick>
 800226a:	4602      	mov	r2, r0
 800226c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002270:	1ad3      	subs	r3, r2, r3
 8002272:	2b64      	cmp	r3, #100	; 0x64
 8002274:	d902      	bls.n	800227c <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8002276:	2303      	movs	r3, #3
 8002278:	f000 be40 	b.w	8002efc <HAL_RCC_OscConfig+0xe1c>
 800227c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002280:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002284:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8002288:	fa93 f3a3 	rbit	r3, r3
 800228c:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8002290:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002294:	fab3 f383 	clz	r3, r3
 8002298:	b2db      	uxtb	r3, r3
 800229a:	095b      	lsrs	r3, r3, #5
 800229c:	b2db      	uxtb	r3, r3
 800229e:	f043 0301 	orr.w	r3, r3, #1
 80022a2:	b2db      	uxtb	r3, r3
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d102      	bne.n	80022ae <HAL_RCC_OscConfig+0x1ce>
 80022a8:	4b46      	ldr	r3, [pc, #280]	; (80023c4 <HAL_RCC_OscConfig+0x2e4>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	e015      	b.n	80022da <HAL_RCC_OscConfig+0x1fa>
 80022ae:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80022b2:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022b6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80022ba:	fa93 f3a3 	rbit	r3, r3
 80022be:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80022c2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80022c6:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80022ca:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80022ce:	fa93 f3a3 	rbit	r3, r3
 80022d2:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80022d6:	4b3b      	ldr	r3, [pc, #236]	; (80023c4 <HAL_RCC_OscConfig+0x2e4>)
 80022d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022da:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80022de:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 80022e2:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 80022e6:	fa92 f2a2 	rbit	r2, r2
 80022ea:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 80022ee:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80022f2:	fab2 f282 	clz	r2, r2
 80022f6:	b2d2      	uxtb	r2, r2
 80022f8:	f042 0220 	orr.w	r2, r2, #32
 80022fc:	b2d2      	uxtb	r2, r2
 80022fe:	f002 021f 	and.w	r2, r2, #31
 8002302:	2101      	movs	r1, #1
 8002304:	fa01 f202 	lsl.w	r2, r1, r2
 8002308:	4013      	ands	r3, r2
 800230a:	2b00      	cmp	r3, #0
 800230c:	d0ab      	beq.n	8002266 <HAL_RCC_OscConfig+0x186>
 800230e:	e05c      	b.n	80023ca <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002310:	f7ff fc30 	bl	8001b74 <HAL_GetTick>
 8002314:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002318:	e00a      	b.n	8002330 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800231a:	f7ff fc2b 	bl	8001b74 <HAL_GetTick>
 800231e:	4602      	mov	r2, r0
 8002320:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	2b64      	cmp	r3, #100	; 0x64
 8002328:	d902      	bls.n	8002330 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 800232a:	2303      	movs	r3, #3
 800232c:	f000 bde6 	b.w	8002efc <HAL_RCC_OscConfig+0xe1c>
 8002330:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002334:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002338:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800233c:	fa93 f3a3 	rbit	r3, r3
 8002340:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8002344:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002348:	fab3 f383 	clz	r3, r3
 800234c:	b2db      	uxtb	r3, r3
 800234e:	095b      	lsrs	r3, r3, #5
 8002350:	b2db      	uxtb	r3, r3
 8002352:	f043 0301 	orr.w	r3, r3, #1
 8002356:	b2db      	uxtb	r3, r3
 8002358:	2b01      	cmp	r3, #1
 800235a:	d102      	bne.n	8002362 <HAL_RCC_OscConfig+0x282>
 800235c:	4b19      	ldr	r3, [pc, #100]	; (80023c4 <HAL_RCC_OscConfig+0x2e4>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	e015      	b.n	800238e <HAL_RCC_OscConfig+0x2ae>
 8002362:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002366:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800236a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 800236e:	fa93 f3a3 	rbit	r3, r3
 8002372:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8002376:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800237a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800237e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002382:	fa93 f3a3 	rbit	r3, r3
 8002386:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800238a:	4b0e      	ldr	r3, [pc, #56]	; (80023c4 <HAL_RCC_OscConfig+0x2e4>)
 800238c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800238e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002392:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8002396:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 800239a:	fa92 f2a2 	rbit	r2, r2
 800239e:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 80023a2:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80023a6:	fab2 f282 	clz	r2, r2
 80023aa:	b2d2      	uxtb	r2, r2
 80023ac:	f042 0220 	orr.w	r2, r2, #32
 80023b0:	b2d2      	uxtb	r2, r2
 80023b2:	f002 021f 	and.w	r2, r2, #31
 80023b6:	2101      	movs	r1, #1
 80023b8:	fa01 f202 	lsl.w	r2, r1, r2
 80023bc:	4013      	ands	r3, r2
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d1ab      	bne.n	800231a <HAL_RCC_OscConfig+0x23a>
 80023c2:	e002      	b.n	80023ca <HAL_RCC_OscConfig+0x2ea>
 80023c4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023ca:	1d3b      	adds	r3, r7, #4
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f003 0302 	and.w	r3, r3, #2
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	f000 8170 	beq.w	80026ba <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80023da:	4bd0      	ldr	r3, [pc, #832]	; (800271c <HAL_RCC_OscConfig+0x63c>)
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	f003 030c 	and.w	r3, r3, #12
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d00c      	beq.n	8002400 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80023e6:	4bcd      	ldr	r3, [pc, #820]	; (800271c <HAL_RCC_OscConfig+0x63c>)
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	f003 030c 	and.w	r3, r3, #12
 80023ee:	2b08      	cmp	r3, #8
 80023f0:	d16d      	bne.n	80024ce <HAL_RCC_OscConfig+0x3ee>
 80023f2:	4bca      	ldr	r3, [pc, #808]	; (800271c <HAL_RCC_OscConfig+0x63c>)
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80023fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80023fe:	d166      	bne.n	80024ce <HAL_RCC_OscConfig+0x3ee>
 8002400:	2302      	movs	r3, #2
 8002402:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002406:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 800240a:	fa93 f3a3 	rbit	r3, r3
 800240e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8002412:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002416:	fab3 f383 	clz	r3, r3
 800241a:	b2db      	uxtb	r3, r3
 800241c:	095b      	lsrs	r3, r3, #5
 800241e:	b2db      	uxtb	r3, r3
 8002420:	f043 0301 	orr.w	r3, r3, #1
 8002424:	b2db      	uxtb	r3, r3
 8002426:	2b01      	cmp	r3, #1
 8002428:	d102      	bne.n	8002430 <HAL_RCC_OscConfig+0x350>
 800242a:	4bbc      	ldr	r3, [pc, #752]	; (800271c <HAL_RCC_OscConfig+0x63c>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	e013      	b.n	8002458 <HAL_RCC_OscConfig+0x378>
 8002430:	2302      	movs	r3, #2
 8002432:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002436:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 800243a:	fa93 f3a3 	rbit	r3, r3
 800243e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8002442:	2302      	movs	r3, #2
 8002444:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002448:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 800244c:	fa93 f3a3 	rbit	r3, r3
 8002450:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002454:	4bb1      	ldr	r3, [pc, #708]	; (800271c <HAL_RCC_OscConfig+0x63c>)
 8002456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002458:	2202      	movs	r2, #2
 800245a:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 800245e:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8002462:	fa92 f2a2 	rbit	r2, r2
 8002466:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 800246a:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800246e:	fab2 f282 	clz	r2, r2
 8002472:	b2d2      	uxtb	r2, r2
 8002474:	f042 0220 	orr.w	r2, r2, #32
 8002478:	b2d2      	uxtb	r2, r2
 800247a:	f002 021f 	and.w	r2, r2, #31
 800247e:	2101      	movs	r1, #1
 8002480:	fa01 f202 	lsl.w	r2, r1, r2
 8002484:	4013      	ands	r3, r2
 8002486:	2b00      	cmp	r3, #0
 8002488:	d007      	beq.n	800249a <HAL_RCC_OscConfig+0x3ba>
 800248a:	1d3b      	adds	r3, r7, #4
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	68db      	ldr	r3, [r3, #12]
 8002490:	2b01      	cmp	r3, #1
 8002492:	d002      	beq.n	800249a <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8002494:	2301      	movs	r3, #1
 8002496:	f000 bd31 	b.w	8002efc <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800249a:	4ba0      	ldr	r3, [pc, #640]	; (800271c <HAL_RCC_OscConfig+0x63c>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80024a2:	1d3b      	adds	r3, r7, #4
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	691b      	ldr	r3, [r3, #16]
 80024a8:	21f8      	movs	r1, #248	; 0xf8
 80024aa:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ae:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 80024b2:	fa91 f1a1 	rbit	r1, r1
 80024b6:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 80024ba:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80024be:	fab1 f181 	clz	r1, r1
 80024c2:	b2c9      	uxtb	r1, r1
 80024c4:	408b      	lsls	r3, r1
 80024c6:	4995      	ldr	r1, [pc, #596]	; (800271c <HAL_RCC_OscConfig+0x63c>)
 80024c8:	4313      	orrs	r3, r2
 80024ca:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024cc:	e0f5      	b.n	80026ba <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80024ce:	1d3b      	adds	r3, r7, #4
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	f000 8085 	beq.w	80025e4 <HAL_RCC_OscConfig+0x504>
 80024da:	2301      	movs	r3, #1
 80024dc:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024e0:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80024e4:	fa93 f3a3 	rbit	r3, r3
 80024e8:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 80024ec:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024f0:	fab3 f383 	clz	r3, r3
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80024fa:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80024fe:	009b      	lsls	r3, r3, #2
 8002500:	461a      	mov	r2, r3
 8002502:	2301      	movs	r3, #1
 8002504:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002506:	f7ff fb35 	bl	8001b74 <HAL_GetTick>
 800250a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800250e:	e00a      	b.n	8002526 <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002510:	f7ff fb30 	bl	8001b74 <HAL_GetTick>
 8002514:	4602      	mov	r2, r0
 8002516:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800251a:	1ad3      	subs	r3, r2, r3
 800251c:	2b02      	cmp	r3, #2
 800251e:	d902      	bls.n	8002526 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8002520:	2303      	movs	r3, #3
 8002522:	f000 bceb 	b.w	8002efc <HAL_RCC_OscConfig+0xe1c>
 8002526:	2302      	movs	r3, #2
 8002528:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800252c:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8002530:	fa93 f3a3 	rbit	r3, r3
 8002534:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8002538:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800253c:	fab3 f383 	clz	r3, r3
 8002540:	b2db      	uxtb	r3, r3
 8002542:	095b      	lsrs	r3, r3, #5
 8002544:	b2db      	uxtb	r3, r3
 8002546:	f043 0301 	orr.w	r3, r3, #1
 800254a:	b2db      	uxtb	r3, r3
 800254c:	2b01      	cmp	r3, #1
 800254e:	d102      	bne.n	8002556 <HAL_RCC_OscConfig+0x476>
 8002550:	4b72      	ldr	r3, [pc, #456]	; (800271c <HAL_RCC_OscConfig+0x63c>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	e013      	b.n	800257e <HAL_RCC_OscConfig+0x49e>
 8002556:	2302      	movs	r3, #2
 8002558:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800255c:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8002560:	fa93 f3a3 	rbit	r3, r3
 8002564:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8002568:	2302      	movs	r3, #2
 800256a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800256e:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8002572:	fa93 f3a3 	rbit	r3, r3
 8002576:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800257a:	4b68      	ldr	r3, [pc, #416]	; (800271c <HAL_RCC_OscConfig+0x63c>)
 800257c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800257e:	2202      	movs	r2, #2
 8002580:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8002584:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8002588:	fa92 f2a2 	rbit	r2, r2
 800258c:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8002590:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002594:	fab2 f282 	clz	r2, r2
 8002598:	b2d2      	uxtb	r2, r2
 800259a:	f042 0220 	orr.w	r2, r2, #32
 800259e:	b2d2      	uxtb	r2, r2
 80025a0:	f002 021f 	and.w	r2, r2, #31
 80025a4:	2101      	movs	r1, #1
 80025a6:	fa01 f202 	lsl.w	r2, r1, r2
 80025aa:	4013      	ands	r3, r2
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d0af      	beq.n	8002510 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025b0:	4b5a      	ldr	r3, [pc, #360]	; (800271c <HAL_RCC_OscConfig+0x63c>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025b8:	1d3b      	adds	r3, r7, #4
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	691b      	ldr	r3, [r3, #16]
 80025be:	21f8      	movs	r1, #248	; 0xf8
 80025c0:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025c4:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 80025c8:	fa91 f1a1 	rbit	r1, r1
 80025cc:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 80025d0:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80025d4:	fab1 f181 	clz	r1, r1
 80025d8:	b2c9      	uxtb	r1, r1
 80025da:	408b      	lsls	r3, r1
 80025dc:	494f      	ldr	r1, [pc, #316]	; (800271c <HAL_RCC_OscConfig+0x63c>)
 80025de:	4313      	orrs	r3, r2
 80025e0:	600b      	str	r3, [r1, #0]
 80025e2:	e06a      	b.n	80026ba <HAL_RCC_OscConfig+0x5da>
 80025e4:	2301      	movs	r3, #1
 80025e6:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ea:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80025ee:	fa93 f3a3 	rbit	r3, r3
 80025f2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 80025f6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025fa:	fab3 f383 	clz	r3, r3
 80025fe:	b2db      	uxtb	r3, r3
 8002600:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002604:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	461a      	mov	r2, r3
 800260c:	2300      	movs	r3, #0
 800260e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002610:	f7ff fab0 	bl	8001b74 <HAL_GetTick>
 8002614:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002618:	e00a      	b.n	8002630 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800261a:	f7ff faab 	bl	8001b74 <HAL_GetTick>
 800261e:	4602      	mov	r2, r0
 8002620:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	2b02      	cmp	r3, #2
 8002628:	d902      	bls.n	8002630 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	f000 bc66 	b.w	8002efc <HAL_RCC_OscConfig+0xe1c>
 8002630:	2302      	movs	r3, #2
 8002632:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002636:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800263a:	fa93 f3a3 	rbit	r3, r3
 800263e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8002642:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002646:	fab3 f383 	clz	r3, r3
 800264a:	b2db      	uxtb	r3, r3
 800264c:	095b      	lsrs	r3, r3, #5
 800264e:	b2db      	uxtb	r3, r3
 8002650:	f043 0301 	orr.w	r3, r3, #1
 8002654:	b2db      	uxtb	r3, r3
 8002656:	2b01      	cmp	r3, #1
 8002658:	d102      	bne.n	8002660 <HAL_RCC_OscConfig+0x580>
 800265a:	4b30      	ldr	r3, [pc, #192]	; (800271c <HAL_RCC_OscConfig+0x63c>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	e013      	b.n	8002688 <HAL_RCC_OscConfig+0x5a8>
 8002660:	2302      	movs	r3, #2
 8002662:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002666:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800266a:	fa93 f3a3 	rbit	r3, r3
 800266e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8002672:	2302      	movs	r3, #2
 8002674:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002678:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800267c:	fa93 f3a3 	rbit	r3, r3
 8002680:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002684:	4b25      	ldr	r3, [pc, #148]	; (800271c <HAL_RCC_OscConfig+0x63c>)
 8002686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002688:	2202      	movs	r2, #2
 800268a:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 800268e:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8002692:	fa92 f2a2 	rbit	r2, r2
 8002696:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 800269a:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800269e:	fab2 f282 	clz	r2, r2
 80026a2:	b2d2      	uxtb	r2, r2
 80026a4:	f042 0220 	orr.w	r2, r2, #32
 80026a8:	b2d2      	uxtb	r2, r2
 80026aa:	f002 021f 	and.w	r2, r2, #31
 80026ae:	2101      	movs	r1, #1
 80026b0:	fa01 f202 	lsl.w	r2, r1, r2
 80026b4:	4013      	ands	r3, r2
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d1af      	bne.n	800261a <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026ba:	1d3b      	adds	r3, r7, #4
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f003 0308 	and.w	r3, r3, #8
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	f000 80da 	beq.w	800287e <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026ca:	1d3b      	adds	r3, r7, #4
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	695b      	ldr	r3, [r3, #20]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d069      	beq.n	80027a8 <HAL_RCC_OscConfig+0x6c8>
 80026d4:	2301      	movs	r3, #1
 80026d6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80026de:	fa93 f3a3 	rbit	r3, r3
 80026e2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 80026e6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026ea:	fab3 f383 	clz	r3, r3
 80026ee:	b2db      	uxtb	r3, r3
 80026f0:	461a      	mov	r2, r3
 80026f2:	4b0b      	ldr	r3, [pc, #44]	; (8002720 <HAL_RCC_OscConfig+0x640>)
 80026f4:	4413      	add	r3, r2
 80026f6:	009b      	lsls	r3, r3, #2
 80026f8:	461a      	mov	r2, r3
 80026fa:	2301      	movs	r3, #1
 80026fc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026fe:	f7ff fa39 	bl	8001b74 <HAL_GetTick>
 8002702:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002706:	e00d      	b.n	8002724 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002708:	f7ff fa34 	bl	8001b74 <HAL_GetTick>
 800270c:	4602      	mov	r2, r0
 800270e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	2b02      	cmp	r3, #2
 8002716:	d905      	bls.n	8002724 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8002718:	2303      	movs	r3, #3
 800271a:	e3ef      	b.n	8002efc <HAL_RCC_OscConfig+0xe1c>
 800271c:	40021000 	.word	0x40021000
 8002720:	10908120 	.word	0x10908120
 8002724:	2302      	movs	r3, #2
 8002726:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800272a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800272e:	fa93 f2a3 	rbit	r2, r3
 8002732:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8002736:	601a      	str	r2, [r3, #0]
 8002738:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800273c:	2202      	movs	r2, #2
 800273e:	601a      	str	r2, [r3, #0]
 8002740:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	fa93 f2a3 	rbit	r2, r3
 800274a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800274e:	601a      	str	r2, [r3, #0]
 8002750:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002754:	2202      	movs	r2, #2
 8002756:	601a      	str	r2, [r3, #0]
 8002758:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	fa93 f2a3 	rbit	r2, r3
 8002762:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002766:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002768:	4ba4      	ldr	r3, [pc, #656]	; (80029fc <HAL_RCC_OscConfig+0x91c>)
 800276a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800276c:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002770:	2102      	movs	r1, #2
 8002772:	6019      	str	r1, [r3, #0]
 8002774:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	fa93 f1a3 	rbit	r1, r3
 800277e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002782:	6019      	str	r1, [r3, #0]
  return result;
 8002784:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	fab3 f383 	clz	r3, r3
 800278e:	b2db      	uxtb	r3, r3
 8002790:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002794:	b2db      	uxtb	r3, r3
 8002796:	f003 031f 	and.w	r3, r3, #31
 800279a:	2101      	movs	r1, #1
 800279c:	fa01 f303 	lsl.w	r3, r1, r3
 80027a0:	4013      	ands	r3, r2
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d0b0      	beq.n	8002708 <HAL_RCC_OscConfig+0x628>
 80027a6:	e06a      	b.n	800287e <HAL_RCC_OscConfig+0x79e>
 80027a8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80027ac:	2201      	movs	r2, #1
 80027ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027b0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	fa93 f2a3 	rbit	r2, r3
 80027ba:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80027be:	601a      	str	r2, [r3, #0]
  return result;
 80027c0:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80027c4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027c6:	fab3 f383 	clz	r3, r3
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	461a      	mov	r2, r3
 80027ce:	4b8c      	ldr	r3, [pc, #560]	; (8002a00 <HAL_RCC_OscConfig+0x920>)
 80027d0:	4413      	add	r3, r2
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	461a      	mov	r2, r3
 80027d6:	2300      	movs	r3, #0
 80027d8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027da:	f7ff f9cb 	bl	8001b74 <HAL_GetTick>
 80027de:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027e2:	e009      	b.n	80027f8 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027e4:	f7ff f9c6 	bl	8001b74 <HAL_GetTick>
 80027e8:	4602      	mov	r2, r0
 80027ea:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80027ee:	1ad3      	subs	r3, r2, r3
 80027f0:	2b02      	cmp	r3, #2
 80027f2:	d901      	bls.n	80027f8 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 80027f4:	2303      	movs	r3, #3
 80027f6:	e381      	b.n	8002efc <HAL_RCC_OscConfig+0xe1c>
 80027f8:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80027fc:	2202      	movs	r2, #2
 80027fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002800:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	fa93 f2a3 	rbit	r2, r3
 800280a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800280e:	601a      	str	r2, [r3, #0]
 8002810:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002814:	2202      	movs	r2, #2
 8002816:	601a      	str	r2, [r3, #0]
 8002818:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	fa93 f2a3 	rbit	r2, r3
 8002822:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002826:	601a      	str	r2, [r3, #0]
 8002828:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800282c:	2202      	movs	r2, #2
 800282e:	601a      	str	r2, [r3, #0]
 8002830:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	fa93 f2a3 	rbit	r2, r3
 800283a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800283e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002840:	4b6e      	ldr	r3, [pc, #440]	; (80029fc <HAL_RCC_OscConfig+0x91c>)
 8002842:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002844:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002848:	2102      	movs	r1, #2
 800284a:	6019      	str	r1, [r3, #0]
 800284c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	fa93 f1a3 	rbit	r1, r3
 8002856:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800285a:	6019      	str	r1, [r3, #0]
  return result;
 800285c:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	fab3 f383 	clz	r3, r3
 8002866:	b2db      	uxtb	r3, r3
 8002868:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800286c:	b2db      	uxtb	r3, r3
 800286e:	f003 031f 	and.w	r3, r3, #31
 8002872:	2101      	movs	r1, #1
 8002874:	fa01 f303 	lsl.w	r3, r1, r3
 8002878:	4013      	ands	r3, r2
 800287a:	2b00      	cmp	r3, #0
 800287c:	d1b2      	bne.n	80027e4 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800287e:	1d3b      	adds	r3, r7, #4
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 0304 	and.w	r3, r3, #4
 8002888:	2b00      	cmp	r3, #0
 800288a:	f000 8157 	beq.w	8002b3c <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800288e:	2300      	movs	r3, #0
 8002890:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002894:	4b59      	ldr	r3, [pc, #356]	; (80029fc <HAL_RCC_OscConfig+0x91c>)
 8002896:	69db      	ldr	r3, [r3, #28]
 8002898:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800289c:	2b00      	cmp	r3, #0
 800289e:	d112      	bne.n	80028c6 <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028a0:	4b56      	ldr	r3, [pc, #344]	; (80029fc <HAL_RCC_OscConfig+0x91c>)
 80028a2:	69db      	ldr	r3, [r3, #28]
 80028a4:	4a55      	ldr	r2, [pc, #340]	; (80029fc <HAL_RCC_OscConfig+0x91c>)
 80028a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028aa:	61d3      	str	r3, [r2, #28]
 80028ac:	4b53      	ldr	r3, [pc, #332]	; (80029fc <HAL_RCC_OscConfig+0x91c>)
 80028ae:	69db      	ldr	r3, [r3, #28]
 80028b0:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80028b4:	f107 030c 	add.w	r3, r7, #12
 80028b8:	601a      	str	r2, [r3, #0]
 80028ba:	f107 030c 	add.w	r3, r7, #12
 80028be:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80028c0:	2301      	movs	r3, #1
 80028c2:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028c6:	4b4f      	ldr	r3, [pc, #316]	; (8002a04 <HAL_RCC_OscConfig+0x924>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d11a      	bne.n	8002908 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028d2:	4b4c      	ldr	r3, [pc, #304]	; (8002a04 <HAL_RCC_OscConfig+0x924>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a4b      	ldr	r2, [pc, #300]	; (8002a04 <HAL_RCC_OscConfig+0x924>)
 80028d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028dc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028de:	f7ff f949 	bl	8001b74 <HAL_GetTick>
 80028e2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028e6:	e009      	b.n	80028fc <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028e8:	f7ff f944 	bl	8001b74 <HAL_GetTick>
 80028ec:	4602      	mov	r2, r0
 80028ee:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	2b64      	cmp	r3, #100	; 0x64
 80028f6:	d901      	bls.n	80028fc <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 80028f8:	2303      	movs	r3, #3
 80028fa:	e2ff      	b.n	8002efc <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028fc:	4b41      	ldr	r3, [pc, #260]	; (8002a04 <HAL_RCC_OscConfig+0x924>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002904:	2b00      	cmp	r3, #0
 8002906:	d0ef      	beq.n	80028e8 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002908:	1d3b      	adds	r3, r7, #4
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	2b01      	cmp	r3, #1
 8002910:	d106      	bne.n	8002920 <HAL_RCC_OscConfig+0x840>
 8002912:	4b3a      	ldr	r3, [pc, #232]	; (80029fc <HAL_RCC_OscConfig+0x91c>)
 8002914:	6a1b      	ldr	r3, [r3, #32]
 8002916:	4a39      	ldr	r2, [pc, #228]	; (80029fc <HAL_RCC_OscConfig+0x91c>)
 8002918:	f043 0301 	orr.w	r3, r3, #1
 800291c:	6213      	str	r3, [r2, #32]
 800291e:	e02f      	b.n	8002980 <HAL_RCC_OscConfig+0x8a0>
 8002920:	1d3b      	adds	r3, r7, #4
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d10c      	bne.n	8002944 <HAL_RCC_OscConfig+0x864>
 800292a:	4b34      	ldr	r3, [pc, #208]	; (80029fc <HAL_RCC_OscConfig+0x91c>)
 800292c:	6a1b      	ldr	r3, [r3, #32]
 800292e:	4a33      	ldr	r2, [pc, #204]	; (80029fc <HAL_RCC_OscConfig+0x91c>)
 8002930:	f023 0301 	bic.w	r3, r3, #1
 8002934:	6213      	str	r3, [r2, #32]
 8002936:	4b31      	ldr	r3, [pc, #196]	; (80029fc <HAL_RCC_OscConfig+0x91c>)
 8002938:	6a1b      	ldr	r3, [r3, #32]
 800293a:	4a30      	ldr	r2, [pc, #192]	; (80029fc <HAL_RCC_OscConfig+0x91c>)
 800293c:	f023 0304 	bic.w	r3, r3, #4
 8002940:	6213      	str	r3, [r2, #32]
 8002942:	e01d      	b.n	8002980 <HAL_RCC_OscConfig+0x8a0>
 8002944:	1d3b      	adds	r3, r7, #4
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	2b05      	cmp	r3, #5
 800294c:	d10c      	bne.n	8002968 <HAL_RCC_OscConfig+0x888>
 800294e:	4b2b      	ldr	r3, [pc, #172]	; (80029fc <HAL_RCC_OscConfig+0x91c>)
 8002950:	6a1b      	ldr	r3, [r3, #32]
 8002952:	4a2a      	ldr	r2, [pc, #168]	; (80029fc <HAL_RCC_OscConfig+0x91c>)
 8002954:	f043 0304 	orr.w	r3, r3, #4
 8002958:	6213      	str	r3, [r2, #32]
 800295a:	4b28      	ldr	r3, [pc, #160]	; (80029fc <HAL_RCC_OscConfig+0x91c>)
 800295c:	6a1b      	ldr	r3, [r3, #32]
 800295e:	4a27      	ldr	r2, [pc, #156]	; (80029fc <HAL_RCC_OscConfig+0x91c>)
 8002960:	f043 0301 	orr.w	r3, r3, #1
 8002964:	6213      	str	r3, [r2, #32]
 8002966:	e00b      	b.n	8002980 <HAL_RCC_OscConfig+0x8a0>
 8002968:	4b24      	ldr	r3, [pc, #144]	; (80029fc <HAL_RCC_OscConfig+0x91c>)
 800296a:	6a1b      	ldr	r3, [r3, #32]
 800296c:	4a23      	ldr	r2, [pc, #140]	; (80029fc <HAL_RCC_OscConfig+0x91c>)
 800296e:	f023 0301 	bic.w	r3, r3, #1
 8002972:	6213      	str	r3, [r2, #32]
 8002974:	4b21      	ldr	r3, [pc, #132]	; (80029fc <HAL_RCC_OscConfig+0x91c>)
 8002976:	6a1b      	ldr	r3, [r3, #32]
 8002978:	4a20      	ldr	r2, [pc, #128]	; (80029fc <HAL_RCC_OscConfig+0x91c>)
 800297a:	f023 0304 	bic.w	r3, r3, #4
 800297e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002980:	1d3b      	adds	r3, r7, #4
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d06a      	beq.n	8002a60 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800298a:	f7ff f8f3 	bl	8001b74 <HAL_GetTick>
 800298e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002992:	e00b      	b.n	80029ac <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002994:	f7ff f8ee 	bl	8001b74 <HAL_GetTick>
 8002998:	4602      	mov	r2, r0
 800299a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800299e:	1ad3      	subs	r3, r2, r3
 80029a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d901      	bls.n	80029ac <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 80029a8:	2303      	movs	r3, #3
 80029aa:	e2a7      	b.n	8002efc <HAL_RCC_OscConfig+0xe1c>
 80029ac:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80029b0:	2202      	movs	r2, #2
 80029b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029b4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	fa93 f2a3 	rbit	r2, r3
 80029be:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80029c2:	601a      	str	r2, [r3, #0]
 80029c4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80029c8:	2202      	movs	r2, #2
 80029ca:	601a      	str	r2, [r3, #0]
 80029cc:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	fa93 f2a3 	rbit	r2, r3
 80029d6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80029da:	601a      	str	r2, [r3, #0]
  return result;
 80029dc:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80029e0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029e2:	fab3 f383 	clz	r3, r3
 80029e6:	b2db      	uxtb	r3, r3
 80029e8:	095b      	lsrs	r3, r3, #5
 80029ea:	b2db      	uxtb	r3, r3
 80029ec:	f043 0302 	orr.w	r3, r3, #2
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	2b02      	cmp	r3, #2
 80029f4:	d108      	bne.n	8002a08 <HAL_RCC_OscConfig+0x928>
 80029f6:	4b01      	ldr	r3, [pc, #4]	; (80029fc <HAL_RCC_OscConfig+0x91c>)
 80029f8:	6a1b      	ldr	r3, [r3, #32]
 80029fa:	e013      	b.n	8002a24 <HAL_RCC_OscConfig+0x944>
 80029fc:	40021000 	.word	0x40021000
 8002a00:	10908120 	.word	0x10908120
 8002a04:	40007000 	.word	0x40007000
 8002a08:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002a0c:	2202      	movs	r2, #2
 8002a0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a10:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	fa93 f2a3 	rbit	r2, r3
 8002a1a:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002a1e:	601a      	str	r2, [r3, #0]
 8002a20:	4bc0      	ldr	r3, [pc, #768]	; (8002d24 <HAL_RCC_OscConfig+0xc44>)
 8002a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a24:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002a28:	2102      	movs	r1, #2
 8002a2a:	6011      	str	r1, [r2, #0]
 8002a2c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002a30:	6812      	ldr	r2, [r2, #0]
 8002a32:	fa92 f1a2 	rbit	r1, r2
 8002a36:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002a3a:	6011      	str	r1, [r2, #0]
  return result;
 8002a3c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002a40:	6812      	ldr	r2, [r2, #0]
 8002a42:	fab2 f282 	clz	r2, r2
 8002a46:	b2d2      	uxtb	r2, r2
 8002a48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a4c:	b2d2      	uxtb	r2, r2
 8002a4e:	f002 021f 	and.w	r2, r2, #31
 8002a52:	2101      	movs	r1, #1
 8002a54:	fa01 f202 	lsl.w	r2, r1, r2
 8002a58:	4013      	ands	r3, r2
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d09a      	beq.n	8002994 <HAL_RCC_OscConfig+0x8b4>
 8002a5e:	e063      	b.n	8002b28 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a60:	f7ff f888 	bl	8001b74 <HAL_GetTick>
 8002a64:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a68:	e00b      	b.n	8002a82 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a6a:	f7ff f883 	bl	8001b74 <HAL_GetTick>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d901      	bls.n	8002a82 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8002a7e:	2303      	movs	r3, #3
 8002a80:	e23c      	b.n	8002efc <HAL_RCC_OscConfig+0xe1c>
 8002a82:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002a86:	2202      	movs	r2, #2
 8002a88:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a8a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	fa93 f2a3 	rbit	r2, r3
 8002a94:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002a98:	601a      	str	r2, [r3, #0]
 8002a9a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002a9e:	2202      	movs	r2, #2
 8002aa0:	601a      	str	r2, [r3, #0]
 8002aa2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	fa93 f2a3 	rbit	r2, r3
 8002aac:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002ab0:	601a      	str	r2, [r3, #0]
  return result;
 8002ab2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002ab6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ab8:	fab3 f383 	clz	r3, r3
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	095b      	lsrs	r3, r3, #5
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	f043 0302 	orr.w	r3, r3, #2
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	2b02      	cmp	r3, #2
 8002aca:	d102      	bne.n	8002ad2 <HAL_RCC_OscConfig+0x9f2>
 8002acc:	4b95      	ldr	r3, [pc, #596]	; (8002d24 <HAL_RCC_OscConfig+0xc44>)
 8002ace:	6a1b      	ldr	r3, [r3, #32]
 8002ad0:	e00d      	b.n	8002aee <HAL_RCC_OscConfig+0xa0e>
 8002ad2:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002ad6:	2202      	movs	r2, #2
 8002ad8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ada:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	fa93 f2a3 	rbit	r2, r3
 8002ae4:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002ae8:	601a      	str	r2, [r3, #0]
 8002aea:	4b8e      	ldr	r3, [pc, #568]	; (8002d24 <HAL_RCC_OscConfig+0xc44>)
 8002aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aee:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8002af2:	2102      	movs	r1, #2
 8002af4:	6011      	str	r1, [r2, #0]
 8002af6:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8002afa:	6812      	ldr	r2, [r2, #0]
 8002afc:	fa92 f1a2 	rbit	r1, r2
 8002b00:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002b04:	6011      	str	r1, [r2, #0]
  return result;
 8002b06:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002b0a:	6812      	ldr	r2, [r2, #0]
 8002b0c:	fab2 f282 	clz	r2, r2
 8002b10:	b2d2      	uxtb	r2, r2
 8002b12:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002b16:	b2d2      	uxtb	r2, r2
 8002b18:	f002 021f 	and.w	r2, r2, #31
 8002b1c:	2101      	movs	r1, #1
 8002b1e:	fa01 f202 	lsl.w	r2, r1, r2
 8002b22:	4013      	ands	r3, r2
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d1a0      	bne.n	8002a6a <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002b28:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8002b2c:	2b01      	cmp	r3, #1
 8002b2e:	d105      	bne.n	8002b3c <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b30:	4b7c      	ldr	r3, [pc, #496]	; (8002d24 <HAL_RCC_OscConfig+0xc44>)
 8002b32:	69db      	ldr	r3, [r3, #28]
 8002b34:	4a7b      	ldr	r2, [pc, #492]	; (8002d24 <HAL_RCC_OscConfig+0xc44>)
 8002b36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b3a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b3c:	1d3b      	adds	r3, r7, #4
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	699b      	ldr	r3, [r3, #24]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	f000 81d9 	beq.w	8002efa <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b48:	4b76      	ldr	r3, [pc, #472]	; (8002d24 <HAL_RCC_OscConfig+0xc44>)
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	f003 030c 	and.w	r3, r3, #12
 8002b50:	2b08      	cmp	r3, #8
 8002b52:	f000 81a6 	beq.w	8002ea2 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b56:	1d3b      	adds	r3, r7, #4
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	699b      	ldr	r3, [r3, #24]
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	f040 811e 	bne.w	8002d9e <HAL_RCC_OscConfig+0xcbe>
 8002b62:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002b66:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002b6a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b6c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	fa93 f2a3 	rbit	r2, r3
 8002b76:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002b7a:	601a      	str	r2, [r3, #0]
  return result;
 8002b7c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002b80:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b82:	fab3 f383 	clz	r3, r3
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002b8c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	461a      	mov	r2, r3
 8002b94:	2300      	movs	r3, #0
 8002b96:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b98:	f7fe ffec 	bl	8001b74 <HAL_GetTick>
 8002b9c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ba0:	e009      	b.n	8002bb6 <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ba2:	f7fe ffe7 	bl	8001b74 <HAL_GetTick>
 8002ba6:	4602      	mov	r2, r0
 8002ba8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d901      	bls.n	8002bb6 <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e1a2      	b.n	8002efc <HAL_RCC_OscConfig+0xe1c>
 8002bb6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002bba:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002bbe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	fa93 f2a3 	rbit	r2, r3
 8002bca:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002bce:	601a      	str	r2, [r3, #0]
  return result;
 8002bd0:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002bd4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bd6:	fab3 f383 	clz	r3, r3
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	095b      	lsrs	r3, r3, #5
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	f043 0301 	orr.w	r3, r3, #1
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d102      	bne.n	8002bf0 <HAL_RCC_OscConfig+0xb10>
 8002bea:	4b4e      	ldr	r3, [pc, #312]	; (8002d24 <HAL_RCC_OscConfig+0xc44>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	e01b      	b.n	8002c28 <HAL_RCC_OscConfig+0xb48>
 8002bf0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002bf4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002bf8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bfa:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	fa93 f2a3 	rbit	r2, r3
 8002c04:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002c08:	601a      	str	r2, [r3, #0]
 8002c0a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002c0e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002c12:	601a      	str	r2, [r3, #0]
 8002c14:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	fa93 f2a3 	rbit	r2, r3
 8002c1e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002c22:	601a      	str	r2, [r3, #0]
 8002c24:	4b3f      	ldr	r3, [pc, #252]	; (8002d24 <HAL_RCC_OscConfig+0xc44>)
 8002c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c28:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8002c2c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002c30:	6011      	str	r1, [r2, #0]
 8002c32:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8002c36:	6812      	ldr	r2, [r2, #0]
 8002c38:	fa92 f1a2 	rbit	r1, r2
 8002c3c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002c40:	6011      	str	r1, [r2, #0]
  return result;
 8002c42:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002c46:	6812      	ldr	r2, [r2, #0]
 8002c48:	fab2 f282 	clz	r2, r2
 8002c4c:	b2d2      	uxtb	r2, r2
 8002c4e:	f042 0220 	orr.w	r2, r2, #32
 8002c52:	b2d2      	uxtb	r2, r2
 8002c54:	f002 021f 	and.w	r2, r2, #31
 8002c58:	2101      	movs	r1, #1
 8002c5a:	fa01 f202 	lsl.w	r2, r1, r2
 8002c5e:	4013      	ands	r3, r2
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d19e      	bne.n	8002ba2 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c64:	4b2f      	ldr	r3, [pc, #188]	; (8002d24 <HAL_RCC_OscConfig+0xc44>)
 8002c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c68:	f023 020f 	bic.w	r2, r3, #15
 8002c6c:	1d3b      	adds	r3, r7, #4
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c72:	492c      	ldr	r1, [pc, #176]	; (8002d24 <HAL_RCC_OscConfig+0xc44>)
 8002c74:	4313      	orrs	r3, r2
 8002c76:	62cb      	str	r3, [r1, #44]	; 0x2c
 8002c78:	4b2a      	ldr	r3, [pc, #168]	; (8002d24 <HAL_RCC_OscConfig+0xc44>)
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8002c80:	1d3b      	adds	r3, r7, #4
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	6a19      	ldr	r1, [r3, #32]
 8002c86:	1d3b      	adds	r3, r7, #4
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	69db      	ldr	r3, [r3, #28]
 8002c8c:	430b      	orrs	r3, r1
 8002c8e:	4925      	ldr	r1, [pc, #148]	; (8002d24 <HAL_RCC_OscConfig+0xc44>)
 8002c90:	4313      	orrs	r3, r2
 8002c92:	604b      	str	r3, [r1, #4]
 8002c94:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002c98:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002c9c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c9e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	fa93 f2a3 	rbit	r2, r3
 8002ca8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002cac:	601a      	str	r2, [r3, #0]
  return result;
 8002cae:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002cb2:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002cb4:	fab3 f383 	clz	r3, r3
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002cbe:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002cc2:	009b      	lsls	r3, r3, #2
 8002cc4:	461a      	mov	r2, r3
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cca:	f7fe ff53 	bl	8001b74 <HAL_GetTick>
 8002cce:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002cd2:	e009      	b.n	8002ce8 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cd4:	f7fe ff4e 	bl	8001b74 <HAL_GetTick>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002cde:	1ad3      	subs	r3, r2, r3
 8002ce0:	2b02      	cmp	r3, #2
 8002ce2:	d901      	bls.n	8002ce8 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8002ce4:	2303      	movs	r3, #3
 8002ce6:	e109      	b.n	8002efc <HAL_RCC_OscConfig+0xe1c>
 8002ce8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002cec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002cf0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cf2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	fa93 f2a3 	rbit	r2, r3
 8002cfc:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002d00:	601a      	str	r2, [r3, #0]
  return result;
 8002d02:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002d06:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d08:	fab3 f383 	clz	r3, r3
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	095b      	lsrs	r3, r3, #5
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	f043 0301 	orr.w	r3, r3, #1
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d105      	bne.n	8002d28 <HAL_RCC_OscConfig+0xc48>
 8002d1c:	4b01      	ldr	r3, [pc, #4]	; (8002d24 <HAL_RCC_OscConfig+0xc44>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	e01e      	b.n	8002d60 <HAL_RCC_OscConfig+0xc80>
 8002d22:	bf00      	nop
 8002d24:	40021000 	.word	0x40021000
 8002d28:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002d2c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002d30:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d32:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	fa93 f2a3 	rbit	r2, r3
 8002d3c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002d40:	601a      	str	r2, [r3, #0]
 8002d42:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002d46:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002d4a:	601a      	str	r2, [r3, #0]
 8002d4c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	fa93 f2a3 	rbit	r2, r3
 8002d56:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002d5a:	601a      	str	r2, [r3, #0]
 8002d5c:	4b6a      	ldr	r3, [pc, #424]	; (8002f08 <HAL_RCC_OscConfig+0xe28>)
 8002d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d60:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002d64:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002d68:	6011      	str	r1, [r2, #0]
 8002d6a:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002d6e:	6812      	ldr	r2, [r2, #0]
 8002d70:	fa92 f1a2 	rbit	r1, r2
 8002d74:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002d78:	6011      	str	r1, [r2, #0]
  return result;
 8002d7a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002d7e:	6812      	ldr	r2, [r2, #0]
 8002d80:	fab2 f282 	clz	r2, r2
 8002d84:	b2d2      	uxtb	r2, r2
 8002d86:	f042 0220 	orr.w	r2, r2, #32
 8002d8a:	b2d2      	uxtb	r2, r2
 8002d8c:	f002 021f 	and.w	r2, r2, #31
 8002d90:	2101      	movs	r1, #1
 8002d92:	fa01 f202 	lsl.w	r2, r1, r2
 8002d96:	4013      	ands	r3, r2
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d09b      	beq.n	8002cd4 <HAL_RCC_OscConfig+0xbf4>
 8002d9c:	e0ad      	b.n	8002efa <HAL_RCC_OscConfig+0xe1a>
 8002d9e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002da2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002da6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002da8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	fa93 f2a3 	rbit	r2, r3
 8002db2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002db6:	601a      	str	r2, [r3, #0]
  return result;
 8002db8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002dbc:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dbe:	fab3 f383 	clz	r3, r3
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002dc8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	461a      	mov	r2, r3
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dd4:	f7fe fece 	bl	8001b74 <HAL_GetTick>
 8002dd8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ddc:	e009      	b.n	8002df2 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002dde:	f7fe fec9 	bl	8001b74 <HAL_GetTick>
 8002de2:	4602      	mov	r2, r0
 8002de4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	2b02      	cmp	r3, #2
 8002dec:	d901      	bls.n	8002df2 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8002dee:	2303      	movs	r3, #3
 8002df0:	e084      	b.n	8002efc <HAL_RCC_OscConfig+0xe1c>
 8002df2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002df6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002dfa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dfc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	fa93 f2a3 	rbit	r2, r3
 8002e06:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002e0a:	601a      	str	r2, [r3, #0]
  return result;
 8002e0c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002e10:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e12:	fab3 f383 	clz	r3, r3
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	095b      	lsrs	r3, r3, #5
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	f043 0301 	orr.w	r3, r3, #1
 8002e20:	b2db      	uxtb	r3, r3
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d102      	bne.n	8002e2c <HAL_RCC_OscConfig+0xd4c>
 8002e26:	4b38      	ldr	r3, [pc, #224]	; (8002f08 <HAL_RCC_OscConfig+0xe28>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	e01b      	b.n	8002e64 <HAL_RCC_OscConfig+0xd84>
 8002e2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e30:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002e34:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	fa93 f2a3 	rbit	r2, r3
 8002e40:	f107 0320 	add.w	r3, r7, #32
 8002e44:	601a      	str	r2, [r3, #0]
 8002e46:	f107 031c 	add.w	r3, r7, #28
 8002e4a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002e4e:	601a      	str	r2, [r3, #0]
 8002e50:	f107 031c 	add.w	r3, r7, #28
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	fa93 f2a3 	rbit	r2, r3
 8002e5a:	f107 0318 	add.w	r3, r7, #24
 8002e5e:	601a      	str	r2, [r3, #0]
 8002e60:	4b29      	ldr	r3, [pc, #164]	; (8002f08 <HAL_RCC_OscConfig+0xe28>)
 8002e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e64:	f107 0214 	add.w	r2, r7, #20
 8002e68:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002e6c:	6011      	str	r1, [r2, #0]
 8002e6e:	f107 0214 	add.w	r2, r7, #20
 8002e72:	6812      	ldr	r2, [r2, #0]
 8002e74:	fa92 f1a2 	rbit	r1, r2
 8002e78:	f107 0210 	add.w	r2, r7, #16
 8002e7c:	6011      	str	r1, [r2, #0]
  return result;
 8002e7e:	f107 0210 	add.w	r2, r7, #16
 8002e82:	6812      	ldr	r2, [r2, #0]
 8002e84:	fab2 f282 	clz	r2, r2
 8002e88:	b2d2      	uxtb	r2, r2
 8002e8a:	f042 0220 	orr.w	r2, r2, #32
 8002e8e:	b2d2      	uxtb	r2, r2
 8002e90:	f002 021f 	and.w	r2, r2, #31
 8002e94:	2101      	movs	r1, #1
 8002e96:	fa01 f202 	lsl.w	r2, r1, r2
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d19e      	bne.n	8002dde <HAL_RCC_OscConfig+0xcfe>
 8002ea0:	e02b      	b.n	8002efa <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ea2:	1d3b      	adds	r3, r7, #4
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	699b      	ldr	r3, [r3, #24]
 8002ea8:	2b01      	cmp	r3, #1
 8002eaa:	d101      	bne.n	8002eb0 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	e025      	b.n	8002efc <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002eb0:	4b15      	ldr	r3, [pc, #84]	; (8002f08 <HAL_RCC_OscConfig+0xe28>)
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8002eb8:	4b13      	ldr	r3, [pc, #76]	; (8002f08 <HAL_RCC_OscConfig+0xe28>)
 8002eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ebc:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002ec0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002ec4:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8002ec8:	1d3b      	adds	r3, r7, #4
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	69db      	ldr	r3, [r3, #28]
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d111      	bne.n	8002ef6 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002ed2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002ed6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002eda:	1d3b      	adds	r3, r7, #4
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d108      	bne.n	8002ef6 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8002ee4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002ee8:	f003 020f 	and.w	r2, r3, #15
 8002eec:	1d3b      	adds	r3, r7, #4
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d001      	beq.n	8002efa <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e000      	b.n	8002efc <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8002efa:	2300      	movs	r3, #0
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	bf00      	nop
 8002f08:	40021000 	.word	0x40021000

08002f0c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b09e      	sub	sp, #120	; 0x78
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002f16:	2300      	movs	r3, #0
 8002f18:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d101      	bne.n	8002f24 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	e162      	b.n	80031ea <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f24:	4b90      	ldr	r3, [pc, #576]	; (8003168 <HAL_RCC_ClockConfig+0x25c>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 0307 	and.w	r3, r3, #7
 8002f2c:	683a      	ldr	r2, [r7, #0]
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	d910      	bls.n	8002f54 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f32:	4b8d      	ldr	r3, [pc, #564]	; (8003168 <HAL_RCC_ClockConfig+0x25c>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f023 0207 	bic.w	r2, r3, #7
 8002f3a:	498b      	ldr	r1, [pc, #556]	; (8003168 <HAL_RCC_ClockConfig+0x25c>)
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f42:	4b89      	ldr	r3, [pc, #548]	; (8003168 <HAL_RCC_ClockConfig+0x25c>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 0307 	and.w	r3, r3, #7
 8002f4a:	683a      	ldr	r2, [r7, #0]
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	d001      	beq.n	8002f54 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	e14a      	b.n	80031ea <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f003 0302 	and.w	r3, r3, #2
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d008      	beq.n	8002f72 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f60:	4b82      	ldr	r3, [pc, #520]	; (800316c <HAL_RCC_ClockConfig+0x260>)
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	497f      	ldr	r1, [pc, #508]	; (800316c <HAL_RCC_ClockConfig+0x260>)
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f003 0301 	and.w	r3, r3, #1
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	f000 80dc 	beq.w	8003138 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d13c      	bne.n	8003002 <HAL_RCC_ClockConfig+0xf6>
 8002f88:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002f8c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f8e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002f90:	fa93 f3a3 	rbit	r3, r3
 8002f94:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002f96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f98:	fab3 f383 	clz	r3, r3
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	095b      	lsrs	r3, r3, #5
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	f043 0301 	orr.w	r3, r3, #1
 8002fa6:	b2db      	uxtb	r3, r3
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d102      	bne.n	8002fb2 <HAL_RCC_ClockConfig+0xa6>
 8002fac:	4b6f      	ldr	r3, [pc, #444]	; (800316c <HAL_RCC_ClockConfig+0x260>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	e00f      	b.n	8002fd2 <HAL_RCC_ClockConfig+0xc6>
 8002fb2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002fb6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fb8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002fba:	fa93 f3a3 	rbit	r3, r3
 8002fbe:	667b      	str	r3, [r7, #100]	; 0x64
 8002fc0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002fc4:	663b      	str	r3, [r7, #96]	; 0x60
 8002fc6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002fc8:	fa93 f3a3 	rbit	r3, r3
 8002fcc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002fce:	4b67      	ldr	r3, [pc, #412]	; (800316c <HAL_RCC_ClockConfig+0x260>)
 8002fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fd2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002fd6:	65ba      	str	r2, [r7, #88]	; 0x58
 8002fd8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002fda:	fa92 f2a2 	rbit	r2, r2
 8002fde:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002fe0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002fe2:	fab2 f282 	clz	r2, r2
 8002fe6:	b2d2      	uxtb	r2, r2
 8002fe8:	f042 0220 	orr.w	r2, r2, #32
 8002fec:	b2d2      	uxtb	r2, r2
 8002fee:	f002 021f 	and.w	r2, r2, #31
 8002ff2:	2101      	movs	r1, #1
 8002ff4:	fa01 f202 	lsl.w	r2, r1, r2
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d17b      	bne.n	80030f6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	e0f3      	b.n	80031ea <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	2b02      	cmp	r3, #2
 8003008:	d13c      	bne.n	8003084 <HAL_RCC_ClockConfig+0x178>
 800300a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800300e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003010:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003012:	fa93 f3a3 	rbit	r3, r3
 8003016:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003018:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800301a:	fab3 f383 	clz	r3, r3
 800301e:	b2db      	uxtb	r3, r3
 8003020:	095b      	lsrs	r3, r3, #5
 8003022:	b2db      	uxtb	r3, r3
 8003024:	f043 0301 	orr.w	r3, r3, #1
 8003028:	b2db      	uxtb	r3, r3
 800302a:	2b01      	cmp	r3, #1
 800302c:	d102      	bne.n	8003034 <HAL_RCC_ClockConfig+0x128>
 800302e:	4b4f      	ldr	r3, [pc, #316]	; (800316c <HAL_RCC_ClockConfig+0x260>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	e00f      	b.n	8003054 <HAL_RCC_ClockConfig+0x148>
 8003034:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003038:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800303a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800303c:	fa93 f3a3 	rbit	r3, r3
 8003040:	647b      	str	r3, [r7, #68]	; 0x44
 8003042:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003046:	643b      	str	r3, [r7, #64]	; 0x40
 8003048:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800304a:	fa93 f3a3 	rbit	r3, r3
 800304e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003050:	4b46      	ldr	r3, [pc, #280]	; (800316c <HAL_RCC_ClockConfig+0x260>)
 8003052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003054:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003058:	63ba      	str	r2, [r7, #56]	; 0x38
 800305a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800305c:	fa92 f2a2 	rbit	r2, r2
 8003060:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003062:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003064:	fab2 f282 	clz	r2, r2
 8003068:	b2d2      	uxtb	r2, r2
 800306a:	f042 0220 	orr.w	r2, r2, #32
 800306e:	b2d2      	uxtb	r2, r2
 8003070:	f002 021f 	and.w	r2, r2, #31
 8003074:	2101      	movs	r1, #1
 8003076:	fa01 f202 	lsl.w	r2, r1, r2
 800307a:	4013      	ands	r3, r2
 800307c:	2b00      	cmp	r3, #0
 800307e:	d13a      	bne.n	80030f6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	e0b2      	b.n	80031ea <HAL_RCC_ClockConfig+0x2de>
 8003084:	2302      	movs	r3, #2
 8003086:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800308a:	fa93 f3a3 	rbit	r3, r3
 800308e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003090:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003092:	fab3 f383 	clz	r3, r3
 8003096:	b2db      	uxtb	r3, r3
 8003098:	095b      	lsrs	r3, r3, #5
 800309a:	b2db      	uxtb	r3, r3
 800309c:	f043 0301 	orr.w	r3, r3, #1
 80030a0:	b2db      	uxtb	r3, r3
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d102      	bne.n	80030ac <HAL_RCC_ClockConfig+0x1a0>
 80030a6:	4b31      	ldr	r3, [pc, #196]	; (800316c <HAL_RCC_ClockConfig+0x260>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	e00d      	b.n	80030c8 <HAL_RCC_ClockConfig+0x1bc>
 80030ac:	2302      	movs	r3, #2
 80030ae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030b2:	fa93 f3a3 	rbit	r3, r3
 80030b6:	627b      	str	r3, [r7, #36]	; 0x24
 80030b8:	2302      	movs	r3, #2
 80030ba:	623b      	str	r3, [r7, #32]
 80030bc:	6a3b      	ldr	r3, [r7, #32]
 80030be:	fa93 f3a3 	rbit	r3, r3
 80030c2:	61fb      	str	r3, [r7, #28]
 80030c4:	4b29      	ldr	r3, [pc, #164]	; (800316c <HAL_RCC_ClockConfig+0x260>)
 80030c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030c8:	2202      	movs	r2, #2
 80030ca:	61ba      	str	r2, [r7, #24]
 80030cc:	69ba      	ldr	r2, [r7, #24]
 80030ce:	fa92 f2a2 	rbit	r2, r2
 80030d2:	617a      	str	r2, [r7, #20]
  return result;
 80030d4:	697a      	ldr	r2, [r7, #20]
 80030d6:	fab2 f282 	clz	r2, r2
 80030da:	b2d2      	uxtb	r2, r2
 80030dc:	f042 0220 	orr.w	r2, r2, #32
 80030e0:	b2d2      	uxtb	r2, r2
 80030e2:	f002 021f 	and.w	r2, r2, #31
 80030e6:	2101      	movs	r1, #1
 80030e8:	fa01 f202 	lsl.w	r2, r1, r2
 80030ec:	4013      	ands	r3, r2
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d101      	bne.n	80030f6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e079      	b.n	80031ea <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030f6:	4b1d      	ldr	r3, [pc, #116]	; (800316c <HAL_RCC_ClockConfig+0x260>)
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	f023 0203 	bic.w	r2, r3, #3
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	491a      	ldr	r1, [pc, #104]	; (800316c <HAL_RCC_ClockConfig+0x260>)
 8003104:	4313      	orrs	r3, r2
 8003106:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003108:	f7fe fd34 	bl	8001b74 <HAL_GetTick>
 800310c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800310e:	e00a      	b.n	8003126 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003110:	f7fe fd30 	bl	8001b74 <HAL_GetTick>
 8003114:	4602      	mov	r2, r0
 8003116:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	f241 3288 	movw	r2, #5000	; 0x1388
 800311e:	4293      	cmp	r3, r2
 8003120:	d901      	bls.n	8003126 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003122:	2303      	movs	r3, #3
 8003124:	e061      	b.n	80031ea <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003126:	4b11      	ldr	r3, [pc, #68]	; (800316c <HAL_RCC_ClockConfig+0x260>)
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	f003 020c 	and.w	r2, r3, #12
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	429a      	cmp	r2, r3
 8003136:	d1eb      	bne.n	8003110 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003138:	4b0b      	ldr	r3, [pc, #44]	; (8003168 <HAL_RCC_ClockConfig+0x25c>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 0307 	and.w	r3, r3, #7
 8003140:	683a      	ldr	r2, [r7, #0]
 8003142:	429a      	cmp	r2, r3
 8003144:	d214      	bcs.n	8003170 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003146:	4b08      	ldr	r3, [pc, #32]	; (8003168 <HAL_RCC_ClockConfig+0x25c>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f023 0207 	bic.w	r2, r3, #7
 800314e:	4906      	ldr	r1, [pc, #24]	; (8003168 <HAL_RCC_ClockConfig+0x25c>)
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	4313      	orrs	r3, r2
 8003154:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003156:	4b04      	ldr	r3, [pc, #16]	; (8003168 <HAL_RCC_ClockConfig+0x25c>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f003 0307 	and.w	r3, r3, #7
 800315e:	683a      	ldr	r2, [r7, #0]
 8003160:	429a      	cmp	r2, r3
 8003162:	d005      	beq.n	8003170 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	e040      	b.n	80031ea <HAL_RCC_ClockConfig+0x2de>
 8003168:	40022000 	.word	0x40022000
 800316c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0304 	and.w	r3, r3, #4
 8003178:	2b00      	cmp	r3, #0
 800317a:	d008      	beq.n	800318e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800317c:	4b1d      	ldr	r3, [pc, #116]	; (80031f4 <HAL_RCC_ClockConfig+0x2e8>)
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	68db      	ldr	r3, [r3, #12]
 8003188:	491a      	ldr	r1, [pc, #104]	; (80031f4 <HAL_RCC_ClockConfig+0x2e8>)
 800318a:	4313      	orrs	r3, r2
 800318c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0308 	and.w	r3, r3, #8
 8003196:	2b00      	cmp	r3, #0
 8003198:	d009      	beq.n	80031ae <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800319a:	4b16      	ldr	r3, [pc, #88]	; (80031f4 <HAL_RCC_ClockConfig+0x2e8>)
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	691b      	ldr	r3, [r3, #16]
 80031a6:	00db      	lsls	r3, r3, #3
 80031a8:	4912      	ldr	r1, [pc, #72]	; (80031f4 <HAL_RCC_ClockConfig+0x2e8>)
 80031aa:	4313      	orrs	r3, r2
 80031ac:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80031ae:	f000 f829 	bl	8003204 <HAL_RCC_GetSysClockFreq>
 80031b2:	4601      	mov	r1, r0
 80031b4:	4b0f      	ldr	r3, [pc, #60]	; (80031f4 <HAL_RCC_ClockConfig+0x2e8>)
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80031bc:	22f0      	movs	r2, #240	; 0xf0
 80031be:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031c0:	693a      	ldr	r2, [r7, #16]
 80031c2:	fa92 f2a2 	rbit	r2, r2
 80031c6:	60fa      	str	r2, [r7, #12]
  return result;
 80031c8:	68fa      	ldr	r2, [r7, #12]
 80031ca:	fab2 f282 	clz	r2, r2
 80031ce:	b2d2      	uxtb	r2, r2
 80031d0:	40d3      	lsrs	r3, r2
 80031d2:	4a09      	ldr	r2, [pc, #36]	; (80031f8 <HAL_RCC_ClockConfig+0x2ec>)
 80031d4:	5cd3      	ldrb	r3, [r2, r3]
 80031d6:	fa21 f303 	lsr.w	r3, r1, r3
 80031da:	4a08      	ldr	r2, [pc, #32]	; (80031fc <HAL_RCC_ClockConfig+0x2f0>)
 80031dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80031de:	4b08      	ldr	r3, [pc, #32]	; (8003200 <HAL_RCC_ClockConfig+0x2f4>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4618      	mov	r0, r3
 80031e4:	f7fe fc82 	bl	8001aec <HAL_InitTick>
  
  return HAL_OK;
 80031e8:	2300      	movs	r3, #0
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	3778      	adds	r7, #120	; 0x78
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	bf00      	nop
 80031f4:	40021000 	.word	0x40021000
 80031f8:	080049d8 	.word	0x080049d8
 80031fc:	20000000 	.word	0x20000000
 8003200:	20000004 	.word	0x20000004

08003204 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003204:	b480      	push	{r7}
 8003206:	b08b      	sub	sp, #44	; 0x2c
 8003208:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800320a:	2300      	movs	r3, #0
 800320c:	61fb      	str	r3, [r7, #28]
 800320e:	2300      	movs	r3, #0
 8003210:	61bb      	str	r3, [r7, #24]
 8003212:	2300      	movs	r3, #0
 8003214:	627b      	str	r3, [r7, #36]	; 0x24
 8003216:	2300      	movs	r3, #0
 8003218:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800321a:	2300      	movs	r3, #0
 800321c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800321e:	4b2a      	ldr	r3, [pc, #168]	; (80032c8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003224:	69fb      	ldr	r3, [r7, #28]
 8003226:	f003 030c 	and.w	r3, r3, #12
 800322a:	2b04      	cmp	r3, #4
 800322c:	d002      	beq.n	8003234 <HAL_RCC_GetSysClockFreq+0x30>
 800322e:	2b08      	cmp	r3, #8
 8003230:	d003      	beq.n	800323a <HAL_RCC_GetSysClockFreq+0x36>
 8003232:	e03f      	b.n	80032b4 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003234:	4b25      	ldr	r3, [pc, #148]	; (80032cc <HAL_RCC_GetSysClockFreq+0xc8>)
 8003236:	623b      	str	r3, [r7, #32]
      break;
 8003238:	e03f      	b.n	80032ba <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800323a:	69fb      	ldr	r3, [r7, #28]
 800323c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003240:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003244:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003246:	68ba      	ldr	r2, [r7, #8]
 8003248:	fa92 f2a2 	rbit	r2, r2
 800324c:	607a      	str	r2, [r7, #4]
  return result;
 800324e:	687a      	ldr	r2, [r7, #4]
 8003250:	fab2 f282 	clz	r2, r2
 8003254:	b2d2      	uxtb	r2, r2
 8003256:	40d3      	lsrs	r3, r2
 8003258:	4a1d      	ldr	r2, [pc, #116]	; (80032d0 <HAL_RCC_GetSysClockFreq+0xcc>)
 800325a:	5cd3      	ldrb	r3, [r2, r3]
 800325c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800325e:	4b1a      	ldr	r3, [pc, #104]	; (80032c8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003260:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003262:	f003 030f 	and.w	r3, r3, #15
 8003266:	220f      	movs	r2, #15
 8003268:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800326a:	693a      	ldr	r2, [r7, #16]
 800326c:	fa92 f2a2 	rbit	r2, r2
 8003270:	60fa      	str	r2, [r7, #12]
  return result;
 8003272:	68fa      	ldr	r2, [r7, #12]
 8003274:	fab2 f282 	clz	r2, r2
 8003278:	b2d2      	uxtb	r2, r2
 800327a:	40d3      	lsrs	r3, r2
 800327c:	4a15      	ldr	r2, [pc, #84]	; (80032d4 <HAL_RCC_GetSysClockFreq+0xd0>)
 800327e:	5cd3      	ldrb	r3, [r2, r3]
 8003280:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003288:	2b00      	cmp	r3, #0
 800328a:	d008      	beq.n	800329e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800328c:	4a0f      	ldr	r2, [pc, #60]	; (80032cc <HAL_RCC_GetSysClockFreq+0xc8>)
 800328e:	69bb      	ldr	r3, [r7, #24]
 8003290:	fbb2 f2f3 	udiv	r2, r2, r3
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	fb02 f303 	mul.w	r3, r2, r3
 800329a:	627b      	str	r3, [r7, #36]	; 0x24
 800329c:	e007      	b.n	80032ae <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800329e:	4a0b      	ldr	r2, [pc, #44]	; (80032cc <HAL_RCC_GetSysClockFreq+0xc8>)
 80032a0:	69bb      	ldr	r3, [r7, #24]
 80032a2:	fbb2 f2f3 	udiv	r2, r2, r3
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	fb02 f303 	mul.w	r3, r2, r3
 80032ac:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80032ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032b0:	623b      	str	r3, [r7, #32]
      break;
 80032b2:	e002      	b.n	80032ba <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80032b4:	4b05      	ldr	r3, [pc, #20]	; (80032cc <HAL_RCC_GetSysClockFreq+0xc8>)
 80032b6:	623b      	str	r3, [r7, #32]
      break;
 80032b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80032ba:	6a3b      	ldr	r3, [r7, #32]
}
 80032bc:	4618      	mov	r0, r3
 80032be:	372c      	adds	r7, #44	; 0x2c
 80032c0:	46bd      	mov	sp, r7
 80032c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c6:	4770      	bx	lr
 80032c8:	40021000 	.word	0x40021000
 80032cc:	007a1200 	.word	0x007a1200
 80032d0:	080049f0 	.word	0x080049f0
 80032d4:	08004a00 	.word	0x08004a00

080032d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032d8:	b480      	push	{r7}
 80032da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032dc:	4b03      	ldr	r3, [pc, #12]	; (80032ec <HAL_RCC_GetHCLKFreq+0x14>)
 80032de:	681b      	ldr	r3, [r3, #0]
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop
 80032ec:	20000000 	.word	0x20000000

080032f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b082      	sub	sp, #8
 80032f4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80032f6:	f7ff ffef 	bl	80032d8 <HAL_RCC_GetHCLKFreq>
 80032fa:	4601      	mov	r1, r0
 80032fc:	4b0b      	ldr	r3, [pc, #44]	; (800332c <HAL_RCC_GetPCLK1Freq+0x3c>)
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003304:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003308:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800330a:	687a      	ldr	r2, [r7, #4]
 800330c:	fa92 f2a2 	rbit	r2, r2
 8003310:	603a      	str	r2, [r7, #0]
  return result;
 8003312:	683a      	ldr	r2, [r7, #0]
 8003314:	fab2 f282 	clz	r2, r2
 8003318:	b2d2      	uxtb	r2, r2
 800331a:	40d3      	lsrs	r3, r2
 800331c:	4a04      	ldr	r2, [pc, #16]	; (8003330 <HAL_RCC_GetPCLK1Freq+0x40>)
 800331e:	5cd3      	ldrb	r3, [r2, r3]
 8003320:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003324:	4618      	mov	r0, r3
 8003326:	3708      	adds	r7, #8
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}
 800332c:	40021000 	.word	0x40021000
 8003330:	080049e8 	.word	0x080049e8

08003334 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800333a:	f7ff ffcd 	bl	80032d8 <HAL_RCC_GetHCLKFreq>
 800333e:	4601      	mov	r1, r0
 8003340:	4b0b      	ldr	r3, [pc, #44]	; (8003370 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8003348:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800334c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800334e:	687a      	ldr	r2, [r7, #4]
 8003350:	fa92 f2a2 	rbit	r2, r2
 8003354:	603a      	str	r2, [r7, #0]
  return result;
 8003356:	683a      	ldr	r2, [r7, #0]
 8003358:	fab2 f282 	clz	r2, r2
 800335c:	b2d2      	uxtb	r2, r2
 800335e:	40d3      	lsrs	r3, r2
 8003360:	4a04      	ldr	r2, [pc, #16]	; (8003374 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003362:	5cd3      	ldrb	r3, [r2, r3]
 8003364:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003368:	4618      	mov	r0, r3
 800336a:	3708      	adds	r7, #8
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}
 8003370:	40021000 	.word	0x40021000
 8003374:	080049e8 	.word	0x080049e8

08003378 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b092      	sub	sp, #72	; 0x48
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003380:	2300      	movs	r3, #0
 8003382:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003384:	2300      	movs	r3, #0
 8003386:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003388:	2300      	movs	r3, #0
 800338a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003396:	2b00      	cmp	r3, #0
 8003398:	f000 80d4 	beq.w	8003544 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800339c:	4b4e      	ldr	r3, [pc, #312]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800339e:	69db      	ldr	r3, [r3, #28]
 80033a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d10e      	bne.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033a8:	4b4b      	ldr	r3, [pc, #300]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033aa:	69db      	ldr	r3, [r3, #28]
 80033ac:	4a4a      	ldr	r2, [pc, #296]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033b2:	61d3      	str	r3, [r2, #28]
 80033b4:	4b48      	ldr	r3, [pc, #288]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033b6:	69db      	ldr	r3, [r3, #28]
 80033b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033bc:	60bb      	str	r3, [r7, #8]
 80033be:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033c0:	2301      	movs	r3, #1
 80033c2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033c6:	4b45      	ldr	r3, [pc, #276]	; (80034dc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d118      	bne.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033d2:	4b42      	ldr	r3, [pc, #264]	; (80034dc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a41      	ldr	r2, [pc, #260]	; (80034dc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80033d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033dc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033de:	f7fe fbc9 	bl	8001b74 <HAL_GetTick>
 80033e2:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033e4:	e008      	b.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033e6:	f7fe fbc5 	bl	8001b74 <HAL_GetTick>
 80033ea:	4602      	mov	r2, r0
 80033ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033ee:	1ad3      	subs	r3, r2, r3
 80033f0:	2b64      	cmp	r3, #100	; 0x64
 80033f2:	d901      	bls.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80033f4:	2303      	movs	r3, #3
 80033f6:	e1d6      	b.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033f8:	4b38      	ldr	r3, [pc, #224]	; (80034dc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003400:	2b00      	cmp	r3, #0
 8003402:	d0f0      	beq.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003404:	4b34      	ldr	r3, [pc, #208]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003406:	6a1b      	ldr	r3, [r3, #32]
 8003408:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800340c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800340e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003410:	2b00      	cmp	r3, #0
 8003412:	f000 8084 	beq.w	800351e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800341e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003420:	429a      	cmp	r2, r3
 8003422:	d07c      	beq.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003424:	4b2c      	ldr	r3, [pc, #176]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003426:	6a1b      	ldr	r3, [r3, #32]
 8003428:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800342c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800342e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003432:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003436:	fa93 f3a3 	rbit	r3, r3
 800343a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800343c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800343e:	fab3 f383 	clz	r3, r3
 8003442:	b2db      	uxtb	r3, r3
 8003444:	461a      	mov	r2, r3
 8003446:	4b26      	ldr	r3, [pc, #152]	; (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003448:	4413      	add	r3, r2
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	461a      	mov	r2, r3
 800344e:	2301      	movs	r3, #1
 8003450:	6013      	str	r3, [r2, #0]
 8003452:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003456:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003458:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800345a:	fa93 f3a3 	rbit	r3, r3
 800345e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003460:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003462:	fab3 f383 	clz	r3, r3
 8003466:	b2db      	uxtb	r3, r3
 8003468:	461a      	mov	r2, r3
 800346a:	4b1d      	ldr	r3, [pc, #116]	; (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800346c:	4413      	add	r3, r2
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	461a      	mov	r2, r3
 8003472:	2300      	movs	r3, #0
 8003474:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003476:	4a18      	ldr	r2, [pc, #96]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003478:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800347a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800347c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800347e:	f003 0301 	and.w	r3, r3, #1
 8003482:	2b00      	cmp	r3, #0
 8003484:	d04b      	beq.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003486:	f7fe fb75 	bl	8001b74 <HAL_GetTick>
 800348a:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800348c:	e00a      	b.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800348e:	f7fe fb71 	bl	8001b74 <HAL_GetTick>
 8003492:	4602      	mov	r2, r0
 8003494:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003496:	1ad3      	subs	r3, r2, r3
 8003498:	f241 3288 	movw	r2, #5000	; 0x1388
 800349c:	4293      	cmp	r3, r2
 800349e:	d901      	bls.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80034a0:	2303      	movs	r3, #3
 80034a2:	e180      	b.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80034a4:	2302      	movs	r3, #2
 80034a6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034aa:	fa93 f3a3 	rbit	r3, r3
 80034ae:	627b      	str	r3, [r7, #36]	; 0x24
 80034b0:	2302      	movs	r3, #2
 80034b2:	623b      	str	r3, [r7, #32]
 80034b4:	6a3b      	ldr	r3, [r7, #32]
 80034b6:	fa93 f3a3 	rbit	r3, r3
 80034ba:	61fb      	str	r3, [r7, #28]
  return result;
 80034bc:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034be:	fab3 f383 	clz	r3, r3
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	095b      	lsrs	r3, r3, #5
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	f043 0302 	orr.w	r3, r3, #2
 80034cc:	b2db      	uxtb	r3, r3
 80034ce:	2b02      	cmp	r3, #2
 80034d0:	d108      	bne.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80034d2:	4b01      	ldr	r3, [pc, #4]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034d4:	6a1b      	ldr	r3, [r3, #32]
 80034d6:	e00d      	b.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80034d8:	40021000 	.word	0x40021000
 80034dc:	40007000 	.word	0x40007000
 80034e0:	10908100 	.word	0x10908100
 80034e4:	2302      	movs	r3, #2
 80034e6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034e8:	69bb      	ldr	r3, [r7, #24]
 80034ea:	fa93 f3a3 	rbit	r3, r3
 80034ee:	617b      	str	r3, [r7, #20]
 80034f0:	4ba0      	ldr	r3, [pc, #640]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80034f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f4:	2202      	movs	r2, #2
 80034f6:	613a      	str	r2, [r7, #16]
 80034f8:	693a      	ldr	r2, [r7, #16]
 80034fa:	fa92 f2a2 	rbit	r2, r2
 80034fe:	60fa      	str	r2, [r7, #12]
  return result;
 8003500:	68fa      	ldr	r2, [r7, #12]
 8003502:	fab2 f282 	clz	r2, r2
 8003506:	b2d2      	uxtb	r2, r2
 8003508:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800350c:	b2d2      	uxtb	r2, r2
 800350e:	f002 021f 	and.w	r2, r2, #31
 8003512:	2101      	movs	r1, #1
 8003514:	fa01 f202 	lsl.w	r2, r1, r2
 8003518:	4013      	ands	r3, r2
 800351a:	2b00      	cmp	r3, #0
 800351c:	d0b7      	beq.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800351e:	4b95      	ldr	r3, [pc, #596]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003520:	6a1b      	ldr	r3, [r3, #32]
 8003522:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	4992      	ldr	r1, [pc, #584]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800352c:	4313      	orrs	r3, r2
 800352e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003530:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003534:	2b01      	cmp	r3, #1
 8003536:	d105      	bne.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003538:	4b8e      	ldr	r3, [pc, #568]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800353a:	69db      	ldr	r3, [r3, #28]
 800353c:	4a8d      	ldr	r2, [pc, #564]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800353e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003542:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 0301 	and.w	r3, r3, #1
 800354c:	2b00      	cmp	r3, #0
 800354e:	d008      	beq.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003550:	4b88      	ldr	r3, [pc, #544]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003554:	f023 0203 	bic.w	r2, r3, #3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	689b      	ldr	r3, [r3, #8]
 800355c:	4985      	ldr	r1, [pc, #532]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800355e:	4313      	orrs	r3, r2
 8003560:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 0302 	and.w	r3, r3, #2
 800356a:	2b00      	cmp	r3, #0
 800356c:	d008      	beq.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800356e:	4b81      	ldr	r3, [pc, #516]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003572:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	68db      	ldr	r3, [r3, #12]
 800357a:	497e      	ldr	r1, [pc, #504]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800357c:	4313      	orrs	r3, r2
 800357e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f003 0304 	and.w	r3, r3, #4
 8003588:	2b00      	cmp	r3, #0
 800358a:	d008      	beq.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800358c:	4b79      	ldr	r3, [pc, #484]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800358e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003590:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	691b      	ldr	r3, [r3, #16]
 8003598:	4976      	ldr	r1, [pc, #472]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800359a:	4313      	orrs	r3, r2
 800359c:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 0320 	and.w	r3, r3, #32
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d008      	beq.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80035aa:	4b72      	ldr	r3, [pc, #456]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80035ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ae:	f023 0210 	bic.w	r2, r3, #16
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	69db      	ldr	r3, [r3, #28]
 80035b6:	496f      	ldr	r1, [pc, #444]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80035b8:	4313      	orrs	r3, r2
 80035ba:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d008      	beq.n	80035da <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80035c8:	4b6a      	ldr	r3, [pc, #424]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035d4:	4967      	ldr	r1, [pc, #412]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80035d6:	4313      	orrs	r3, r2
 80035d8:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d008      	beq.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80035e6:	4b63      	ldr	r3, [pc, #396]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80035e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ea:	f023 0220 	bic.w	r2, r3, #32
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6a1b      	ldr	r3, [r3, #32]
 80035f2:	4960      	ldr	r1, [pc, #384]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80035f4:	4313      	orrs	r3, r2
 80035f6:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d008      	beq.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003604:	4b5b      	ldr	r3, [pc, #364]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003606:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003608:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003610:	4958      	ldr	r1, [pc, #352]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003612:	4313      	orrs	r3, r2
 8003614:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 0308 	and.w	r3, r3, #8
 800361e:	2b00      	cmp	r3, #0
 8003620:	d008      	beq.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003622:	4b54      	ldr	r3, [pc, #336]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003626:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	695b      	ldr	r3, [r3, #20]
 800362e:	4951      	ldr	r1, [pc, #324]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003630:	4313      	orrs	r3, r2
 8003632:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 0310 	and.w	r3, r3, #16
 800363c:	2b00      	cmp	r3, #0
 800363e:	d008      	beq.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003640:	4b4c      	ldr	r3, [pc, #304]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003644:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	699b      	ldr	r3, [r3, #24]
 800364c:	4949      	ldr	r1, [pc, #292]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800364e:	4313      	orrs	r3, r2
 8003650:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800365a:	2b00      	cmp	r3, #0
 800365c:	d008      	beq.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800365e:	4b45      	ldr	r3, [pc, #276]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800366a:	4942      	ldr	r1, [pc, #264]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800366c:	4313      	orrs	r3, r2
 800366e:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003678:	2b00      	cmp	r3, #0
 800367a:	d008      	beq.n	800368e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800367c:	4b3d      	ldr	r3, [pc, #244]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800367e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003680:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003688:	493a      	ldr	r1, [pc, #232]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800368a:	4313      	orrs	r3, r2
 800368c:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003696:	2b00      	cmp	r3, #0
 8003698:	d008      	beq.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800369a:	4b36      	ldr	r3, [pc, #216]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800369c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800369e:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036a6:	4933      	ldr	r1, [pc, #204]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80036a8:	4313      	orrs	r3, r2
 80036aa:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d008      	beq.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80036b8:	4b2e      	ldr	r3, [pc, #184]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80036ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036bc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036c4:	492b      	ldr	r1, [pc, #172]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80036c6:	4313      	orrs	r3, r2
 80036c8:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d008      	beq.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80036d6:	4b27      	ldr	r3, [pc, #156]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80036d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036da:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e2:	4924      	ldr	r1, [pc, #144]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80036e4:	4313      	orrs	r3, r2
 80036e6:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d008      	beq.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80036f4:	4b1f      	ldr	r3, [pc, #124]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80036f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036f8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003700:	491c      	ldr	r1, [pc, #112]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003702:	4313      	orrs	r3, r2
 8003704:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800370e:	2b00      	cmp	r3, #0
 8003710:	d008      	beq.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8003712:	4b18      	ldr	r3, [pc, #96]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003716:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800371e:	4915      	ldr	r1, [pc, #84]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003720:	4313      	orrs	r3, r2
 8003722:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800372c:	2b00      	cmp	r3, #0
 800372e:	d008      	beq.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003730:	4b10      	ldr	r3, [pc, #64]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003734:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800373c:	490d      	ldr	r1, [pc, #52]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800373e:	4313      	orrs	r3, r2
 8003740:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800374a:	2b00      	cmp	r3, #0
 800374c:	d008      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800374e:	4b09      	ldr	r3, [pc, #36]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003752:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800375a:	4906      	ldr	r1, [pc, #24]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800375c:	4313      	orrs	r3, r2
 800375e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003768:	2b00      	cmp	r3, #0
 800376a:	d00c      	beq.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800376c:	4b01      	ldr	r3, [pc, #4]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800376e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003770:	e002      	b.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8003772:	bf00      	nop
 8003774:	40021000 	.word	0x40021000
 8003778:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003780:	490b      	ldr	r1, [pc, #44]	; (80037b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003782:	4313      	orrs	r3, r2
 8003784:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800378e:	2b00      	cmp	r3, #0
 8003790:	d008      	beq.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8003792:	4b07      	ldr	r3, [pc, #28]	; (80037b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003796:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800379e:	4904      	ldr	r1, [pc, #16]	; (80037b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80037a0:	4313      	orrs	r3, r2
 80037a2:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80037a4:	2300      	movs	r3, #0
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	3748      	adds	r7, #72	; 0x48
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}
 80037ae:	bf00      	nop
 80037b0:	40021000 	.word	0x40021000

080037b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b084      	sub	sp, #16
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d101      	bne.n	80037c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e09d      	b.n	8003902 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d108      	bne.n	80037e0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80037d6:	d009      	beq.n	80037ec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2200      	movs	r2, #0
 80037dc:	61da      	str	r2, [r3, #28]
 80037de:	e005      	b.n	80037ec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2200      	movs	r2, #0
 80037e4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2200      	movs	r2, #0
 80037ea:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2200      	movs	r2, #0
 80037f0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d106      	bne.n	800380c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2200      	movs	r2, #0
 8003802:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f7fe f81a 	bl	8001840 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2202      	movs	r2, #2
 8003810:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003822:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	68db      	ldr	r3, [r3, #12]
 8003828:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800382c:	d902      	bls.n	8003834 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800382e:	2300      	movs	r3, #0
 8003830:	60fb      	str	r3, [r7, #12]
 8003832:	e002      	b.n	800383a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003834:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003838:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	68db      	ldr	r3, [r3, #12]
 800383e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003842:	d007      	beq.n	8003854 <HAL_SPI_Init+0xa0>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	68db      	ldr	r3, [r3, #12]
 8003848:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800384c:	d002      	beq.n	8003854 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2200      	movs	r2, #0
 8003852:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003864:	431a      	orrs	r2, r3
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	691b      	ldr	r3, [r3, #16]
 800386a:	f003 0302 	and.w	r3, r3, #2
 800386e:	431a      	orrs	r2, r3
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	695b      	ldr	r3, [r3, #20]
 8003874:	f003 0301 	and.w	r3, r3, #1
 8003878:	431a      	orrs	r2, r3
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	699b      	ldr	r3, [r3, #24]
 800387e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003882:	431a      	orrs	r2, r3
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	69db      	ldr	r3, [r3, #28]
 8003888:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800388c:	431a      	orrs	r2, r3
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6a1b      	ldr	r3, [r3, #32]
 8003892:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003896:	ea42 0103 	orr.w	r1, r2, r3
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800389e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	430a      	orrs	r2, r1
 80038a8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	699b      	ldr	r3, [r3, #24]
 80038ae:	0c1b      	lsrs	r3, r3, #16
 80038b0:	f003 0204 	and.w	r2, r3, #4
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b8:	f003 0310 	and.w	r3, r3, #16
 80038bc:	431a      	orrs	r2, r3
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038c2:	f003 0308 	and.w	r3, r3, #8
 80038c6:	431a      	orrs	r2, r3
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	68db      	ldr	r3, [r3, #12]
 80038cc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80038d0:	ea42 0103 	orr.w	r1, r2, r3
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	430a      	orrs	r2, r1
 80038e0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	69da      	ldr	r2, [r3, #28]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038f0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2200      	movs	r2, #0
 80038f6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2201      	movs	r2, #1
 80038fc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003900:	2300      	movs	r3, #0
}
 8003902:	4618      	mov	r0, r3
 8003904:	3710      	adds	r7, #16
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}

0800390a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800390a:	b580      	push	{r7, lr}
 800390c:	b082      	sub	sp, #8
 800390e:	af00      	add	r7, sp, #0
 8003910:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d101      	bne.n	800391c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	e040      	b.n	800399e <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003920:	2b00      	cmp	r3, #0
 8003922:	d106      	bne.n	8003932 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2200      	movs	r2, #0
 8003928:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800392c:	6878      	ldr	r0, [r7, #4]
 800392e:	f7fd ffe9 	bl	8001904 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2224      	movs	r2, #36	; 0x24
 8003936:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f022 0201 	bic.w	r2, r2, #1
 8003946:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003948:	6878      	ldr	r0, [r7, #4]
 800394a:	f000 f8c1 	bl	8003ad0 <UART_SetConfig>
 800394e:	4603      	mov	r3, r0
 8003950:	2b01      	cmp	r3, #1
 8003952:	d101      	bne.n	8003958 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e022      	b.n	800399e <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800395c:	2b00      	cmp	r3, #0
 800395e:	d002      	beq.n	8003966 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003960:	6878      	ldr	r0, [r7, #4]
 8003962:	f000 fa89 	bl	8003e78 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	685a      	ldr	r2, [r3, #4]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003974:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	689a      	ldr	r2, [r3, #8]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003984:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f042 0201 	orr.w	r2, r2, #1
 8003994:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f000 fb10 	bl	8003fbc <UART_CheckIdleState>
 800399c:	4603      	mov	r3, r0
}
 800399e:	4618      	mov	r0, r3
 80039a0:	3708      	adds	r7, #8
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}

080039a6 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039a6:	b580      	push	{r7, lr}
 80039a8:	b08a      	sub	sp, #40	; 0x28
 80039aa:	af02      	add	r7, sp, #8
 80039ac:	60f8      	str	r0, [r7, #12]
 80039ae:	60b9      	str	r1, [r7, #8]
 80039b0:	603b      	str	r3, [r7, #0]
 80039b2:	4613      	mov	r3, r2
 80039b4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80039ba:	2b20      	cmp	r3, #32
 80039bc:	f040 8082 	bne.w	8003ac4 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d002      	beq.n	80039cc <HAL_UART_Transmit+0x26>
 80039c6:	88fb      	ldrh	r3, [r7, #6]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d101      	bne.n	80039d0 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	e07a      	b.n	8003ac6 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80039d6:	2b01      	cmp	r3, #1
 80039d8:	d101      	bne.n	80039de <HAL_UART_Transmit+0x38>
 80039da:	2302      	movs	r3, #2
 80039dc:	e073      	b.n	8003ac6 <HAL_UART_Transmit+0x120>
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2201      	movs	r2, #1
 80039e2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2200      	movs	r2, #0
 80039ea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	2221      	movs	r2, #33	; 0x21
 80039f2:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80039f4:	f7fe f8be 	bl	8001b74 <HAL_GetTick>
 80039f8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	88fa      	ldrh	r2, [r7, #6]
 80039fe:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	88fa      	ldrh	r2, [r7, #6]
 8003a06:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a12:	d108      	bne.n	8003a26 <HAL_UART_Transmit+0x80>
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	691b      	ldr	r3, [r3, #16]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d104      	bne.n	8003a26 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	61bb      	str	r3, [r7, #24]
 8003a24:	e003      	b.n	8003a2e <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2200      	movs	r2, #0
 8003a32:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8003a36:	e02d      	b.n	8003a94 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	9300      	str	r3, [sp, #0]
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	2180      	movs	r1, #128	; 0x80
 8003a42:	68f8      	ldr	r0, [r7, #12]
 8003a44:	f000 fb03 	bl	800404e <UART_WaitOnFlagUntilTimeout>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d001      	beq.n	8003a52 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8003a4e:	2303      	movs	r3, #3
 8003a50:	e039      	b.n	8003ac6 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8003a52:	69fb      	ldr	r3, [r7, #28]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d10b      	bne.n	8003a70 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a58:	69bb      	ldr	r3, [r7, #24]
 8003a5a:	881a      	ldrh	r2, [r3, #0]
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a64:	b292      	uxth	r2, r2
 8003a66:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003a68:	69bb      	ldr	r3, [r7, #24]
 8003a6a:	3302      	adds	r3, #2
 8003a6c:	61bb      	str	r3, [r7, #24]
 8003a6e:	e008      	b.n	8003a82 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	781a      	ldrb	r2, [r3, #0]
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	b292      	uxth	r2, r2
 8003a7a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003a7c:	69fb      	ldr	r3, [r7, #28]
 8003a7e:	3301      	adds	r3, #1
 8003a80:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003a88:	b29b      	uxth	r3, r3
 8003a8a:	3b01      	subs	r3, #1
 8003a8c:	b29a      	uxth	r2, r3
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003a9a:	b29b      	uxth	r3, r3
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d1cb      	bne.n	8003a38 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	9300      	str	r3, [sp, #0]
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	2140      	movs	r1, #64	; 0x40
 8003aaa:	68f8      	ldr	r0, [r7, #12]
 8003aac:	f000 facf 	bl	800404e <UART_WaitOnFlagUntilTimeout>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d001      	beq.n	8003aba <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003ab6:	2303      	movs	r3, #3
 8003ab8:	e005      	b.n	8003ac6 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2220      	movs	r2, #32
 8003abe:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	e000      	b.n	8003ac6 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8003ac4:	2302      	movs	r3, #2
  }
}
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	3720      	adds	r7, #32
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}
	...

08003ad0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b088      	sub	sp, #32
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	689a      	ldr	r2, [r3, #8]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	691b      	ldr	r3, [r3, #16]
 8003ae4:	431a      	orrs	r2, r3
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	695b      	ldr	r3, [r3, #20]
 8003aea:	431a      	orrs	r2, r3
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	69db      	ldr	r3, [r3, #28]
 8003af0:	4313      	orrs	r3, r2
 8003af2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	4baa      	ldr	r3, [pc, #680]	; (8003da4 <UART_SetConfig+0x2d4>)
 8003afc:	4013      	ands	r3, r2
 8003afe:	687a      	ldr	r2, [r7, #4]
 8003b00:	6812      	ldr	r2, [r2, #0]
 8003b02:	6979      	ldr	r1, [r7, #20]
 8003b04:	430b      	orrs	r3, r1
 8003b06:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	68da      	ldr	r2, [r3, #12]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	430a      	orrs	r2, r1
 8003b1c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	699b      	ldr	r3, [r3, #24]
 8003b22:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6a1b      	ldr	r3, [r3, #32]
 8003b28:	697a      	ldr	r2, [r7, #20]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	689b      	ldr	r3, [r3, #8]
 8003b34:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	697a      	ldr	r2, [r7, #20]
 8003b3e:	430a      	orrs	r2, r1
 8003b40:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a98      	ldr	r2, [pc, #608]	; (8003da8 <UART_SetConfig+0x2d8>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d121      	bne.n	8003b90 <UART_SetConfig+0xc0>
 8003b4c:	4b97      	ldr	r3, [pc, #604]	; (8003dac <UART_SetConfig+0x2dc>)
 8003b4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b50:	f003 0303 	and.w	r3, r3, #3
 8003b54:	2b03      	cmp	r3, #3
 8003b56:	d817      	bhi.n	8003b88 <UART_SetConfig+0xb8>
 8003b58:	a201      	add	r2, pc, #4	; (adr r2, 8003b60 <UART_SetConfig+0x90>)
 8003b5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b5e:	bf00      	nop
 8003b60:	08003b71 	.word	0x08003b71
 8003b64:	08003b7d 	.word	0x08003b7d
 8003b68:	08003b83 	.word	0x08003b83
 8003b6c:	08003b77 	.word	0x08003b77
 8003b70:	2301      	movs	r3, #1
 8003b72:	77fb      	strb	r3, [r7, #31]
 8003b74:	e0b2      	b.n	8003cdc <UART_SetConfig+0x20c>
 8003b76:	2302      	movs	r3, #2
 8003b78:	77fb      	strb	r3, [r7, #31]
 8003b7a:	e0af      	b.n	8003cdc <UART_SetConfig+0x20c>
 8003b7c:	2304      	movs	r3, #4
 8003b7e:	77fb      	strb	r3, [r7, #31]
 8003b80:	e0ac      	b.n	8003cdc <UART_SetConfig+0x20c>
 8003b82:	2308      	movs	r3, #8
 8003b84:	77fb      	strb	r3, [r7, #31]
 8003b86:	e0a9      	b.n	8003cdc <UART_SetConfig+0x20c>
 8003b88:	2310      	movs	r3, #16
 8003b8a:	77fb      	strb	r3, [r7, #31]
 8003b8c:	bf00      	nop
 8003b8e:	e0a5      	b.n	8003cdc <UART_SetConfig+0x20c>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a86      	ldr	r2, [pc, #536]	; (8003db0 <UART_SetConfig+0x2e0>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d123      	bne.n	8003be2 <UART_SetConfig+0x112>
 8003b9a:	4b84      	ldr	r3, [pc, #528]	; (8003dac <UART_SetConfig+0x2dc>)
 8003b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b9e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003ba2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ba6:	d012      	beq.n	8003bce <UART_SetConfig+0xfe>
 8003ba8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bac:	d802      	bhi.n	8003bb4 <UART_SetConfig+0xe4>
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d007      	beq.n	8003bc2 <UART_SetConfig+0xf2>
 8003bb2:	e012      	b.n	8003bda <UART_SetConfig+0x10a>
 8003bb4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003bb8:	d00c      	beq.n	8003bd4 <UART_SetConfig+0x104>
 8003bba:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003bbe:	d003      	beq.n	8003bc8 <UART_SetConfig+0xf8>
 8003bc0:	e00b      	b.n	8003bda <UART_SetConfig+0x10a>
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	77fb      	strb	r3, [r7, #31]
 8003bc6:	e089      	b.n	8003cdc <UART_SetConfig+0x20c>
 8003bc8:	2302      	movs	r3, #2
 8003bca:	77fb      	strb	r3, [r7, #31]
 8003bcc:	e086      	b.n	8003cdc <UART_SetConfig+0x20c>
 8003bce:	2304      	movs	r3, #4
 8003bd0:	77fb      	strb	r3, [r7, #31]
 8003bd2:	e083      	b.n	8003cdc <UART_SetConfig+0x20c>
 8003bd4:	2308      	movs	r3, #8
 8003bd6:	77fb      	strb	r3, [r7, #31]
 8003bd8:	e080      	b.n	8003cdc <UART_SetConfig+0x20c>
 8003bda:	2310      	movs	r3, #16
 8003bdc:	77fb      	strb	r3, [r7, #31]
 8003bde:	bf00      	nop
 8003be0:	e07c      	b.n	8003cdc <UART_SetConfig+0x20c>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a73      	ldr	r2, [pc, #460]	; (8003db4 <UART_SetConfig+0x2e4>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d123      	bne.n	8003c34 <UART_SetConfig+0x164>
 8003bec:	4b6f      	ldr	r3, [pc, #444]	; (8003dac <UART_SetConfig+0x2dc>)
 8003bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bf0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8003bf4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003bf8:	d012      	beq.n	8003c20 <UART_SetConfig+0x150>
 8003bfa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003bfe:	d802      	bhi.n	8003c06 <UART_SetConfig+0x136>
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d007      	beq.n	8003c14 <UART_SetConfig+0x144>
 8003c04:	e012      	b.n	8003c2c <UART_SetConfig+0x15c>
 8003c06:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003c0a:	d00c      	beq.n	8003c26 <UART_SetConfig+0x156>
 8003c0c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003c10:	d003      	beq.n	8003c1a <UART_SetConfig+0x14a>
 8003c12:	e00b      	b.n	8003c2c <UART_SetConfig+0x15c>
 8003c14:	2300      	movs	r3, #0
 8003c16:	77fb      	strb	r3, [r7, #31]
 8003c18:	e060      	b.n	8003cdc <UART_SetConfig+0x20c>
 8003c1a:	2302      	movs	r3, #2
 8003c1c:	77fb      	strb	r3, [r7, #31]
 8003c1e:	e05d      	b.n	8003cdc <UART_SetConfig+0x20c>
 8003c20:	2304      	movs	r3, #4
 8003c22:	77fb      	strb	r3, [r7, #31]
 8003c24:	e05a      	b.n	8003cdc <UART_SetConfig+0x20c>
 8003c26:	2308      	movs	r3, #8
 8003c28:	77fb      	strb	r3, [r7, #31]
 8003c2a:	e057      	b.n	8003cdc <UART_SetConfig+0x20c>
 8003c2c:	2310      	movs	r3, #16
 8003c2e:	77fb      	strb	r3, [r7, #31]
 8003c30:	bf00      	nop
 8003c32:	e053      	b.n	8003cdc <UART_SetConfig+0x20c>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a5f      	ldr	r2, [pc, #380]	; (8003db8 <UART_SetConfig+0x2e8>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d123      	bne.n	8003c86 <UART_SetConfig+0x1b6>
 8003c3e:	4b5b      	ldr	r3, [pc, #364]	; (8003dac <UART_SetConfig+0x2dc>)
 8003c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c42:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003c46:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c4a:	d012      	beq.n	8003c72 <UART_SetConfig+0x1a2>
 8003c4c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c50:	d802      	bhi.n	8003c58 <UART_SetConfig+0x188>
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d007      	beq.n	8003c66 <UART_SetConfig+0x196>
 8003c56:	e012      	b.n	8003c7e <UART_SetConfig+0x1ae>
 8003c58:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003c5c:	d00c      	beq.n	8003c78 <UART_SetConfig+0x1a8>
 8003c5e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003c62:	d003      	beq.n	8003c6c <UART_SetConfig+0x19c>
 8003c64:	e00b      	b.n	8003c7e <UART_SetConfig+0x1ae>
 8003c66:	2300      	movs	r3, #0
 8003c68:	77fb      	strb	r3, [r7, #31]
 8003c6a:	e037      	b.n	8003cdc <UART_SetConfig+0x20c>
 8003c6c:	2302      	movs	r3, #2
 8003c6e:	77fb      	strb	r3, [r7, #31]
 8003c70:	e034      	b.n	8003cdc <UART_SetConfig+0x20c>
 8003c72:	2304      	movs	r3, #4
 8003c74:	77fb      	strb	r3, [r7, #31]
 8003c76:	e031      	b.n	8003cdc <UART_SetConfig+0x20c>
 8003c78:	2308      	movs	r3, #8
 8003c7a:	77fb      	strb	r3, [r7, #31]
 8003c7c:	e02e      	b.n	8003cdc <UART_SetConfig+0x20c>
 8003c7e:	2310      	movs	r3, #16
 8003c80:	77fb      	strb	r3, [r7, #31]
 8003c82:	bf00      	nop
 8003c84:	e02a      	b.n	8003cdc <UART_SetConfig+0x20c>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a4c      	ldr	r2, [pc, #304]	; (8003dbc <UART_SetConfig+0x2ec>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d123      	bne.n	8003cd8 <UART_SetConfig+0x208>
 8003c90:	4b46      	ldr	r3, [pc, #280]	; (8003dac <UART_SetConfig+0x2dc>)
 8003c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c94:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8003c98:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c9c:	d012      	beq.n	8003cc4 <UART_SetConfig+0x1f4>
 8003c9e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ca2:	d802      	bhi.n	8003caa <UART_SetConfig+0x1da>
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d007      	beq.n	8003cb8 <UART_SetConfig+0x1e8>
 8003ca8:	e012      	b.n	8003cd0 <UART_SetConfig+0x200>
 8003caa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003cae:	d00c      	beq.n	8003cca <UART_SetConfig+0x1fa>
 8003cb0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003cb4:	d003      	beq.n	8003cbe <UART_SetConfig+0x1ee>
 8003cb6:	e00b      	b.n	8003cd0 <UART_SetConfig+0x200>
 8003cb8:	2300      	movs	r3, #0
 8003cba:	77fb      	strb	r3, [r7, #31]
 8003cbc:	e00e      	b.n	8003cdc <UART_SetConfig+0x20c>
 8003cbe:	2302      	movs	r3, #2
 8003cc0:	77fb      	strb	r3, [r7, #31]
 8003cc2:	e00b      	b.n	8003cdc <UART_SetConfig+0x20c>
 8003cc4:	2304      	movs	r3, #4
 8003cc6:	77fb      	strb	r3, [r7, #31]
 8003cc8:	e008      	b.n	8003cdc <UART_SetConfig+0x20c>
 8003cca:	2308      	movs	r3, #8
 8003ccc:	77fb      	strb	r3, [r7, #31]
 8003cce:	e005      	b.n	8003cdc <UART_SetConfig+0x20c>
 8003cd0:	2310      	movs	r3, #16
 8003cd2:	77fb      	strb	r3, [r7, #31]
 8003cd4:	bf00      	nop
 8003cd6:	e001      	b.n	8003cdc <UART_SetConfig+0x20c>
 8003cd8:	2310      	movs	r3, #16
 8003cda:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	69db      	ldr	r3, [r3, #28]
 8003ce0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ce4:	d16e      	bne.n	8003dc4 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8003ce6:	7ffb      	ldrb	r3, [r7, #31]
 8003ce8:	2b08      	cmp	r3, #8
 8003cea:	d828      	bhi.n	8003d3e <UART_SetConfig+0x26e>
 8003cec:	a201      	add	r2, pc, #4	; (adr r2, 8003cf4 <UART_SetConfig+0x224>)
 8003cee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cf2:	bf00      	nop
 8003cf4:	08003d19 	.word	0x08003d19
 8003cf8:	08003d21 	.word	0x08003d21
 8003cfc:	08003d29 	.word	0x08003d29
 8003d00:	08003d3f 	.word	0x08003d3f
 8003d04:	08003d2f 	.word	0x08003d2f
 8003d08:	08003d3f 	.word	0x08003d3f
 8003d0c:	08003d3f 	.word	0x08003d3f
 8003d10:	08003d3f 	.word	0x08003d3f
 8003d14:	08003d37 	.word	0x08003d37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d18:	f7ff faea 	bl	80032f0 <HAL_RCC_GetPCLK1Freq>
 8003d1c:	61b8      	str	r0, [r7, #24]
        break;
 8003d1e:	e013      	b.n	8003d48 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d20:	f7ff fb08 	bl	8003334 <HAL_RCC_GetPCLK2Freq>
 8003d24:	61b8      	str	r0, [r7, #24]
        break;
 8003d26:	e00f      	b.n	8003d48 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d28:	4b25      	ldr	r3, [pc, #148]	; (8003dc0 <UART_SetConfig+0x2f0>)
 8003d2a:	61bb      	str	r3, [r7, #24]
        break;
 8003d2c:	e00c      	b.n	8003d48 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d2e:	f7ff fa69 	bl	8003204 <HAL_RCC_GetSysClockFreq>
 8003d32:	61b8      	str	r0, [r7, #24]
        break;
 8003d34:	e008      	b.n	8003d48 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d36:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d3a:	61bb      	str	r3, [r7, #24]
        break;
 8003d3c:	e004      	b.n	8003d48 <UART_SetConfig+0x278>
      default:
        pclk = 0U;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	77bb      	strb	r3, [r7, #30]
        break;
 8003d46:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003d48:	69bb      	ldr	r3, [r7, #24]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	f000 8086 	beq.w	8003e5c <UART_SetConfig+0x38c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003d50:	69bb      	ldr	r3, [r7, #24]
 8003d52:	005a      	lsls	r2, r3, #1
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	085b      	lsrs	r3, r3, #1
 8003d5a:	441a      	add	r2, r3
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d64:	b29b      	uxth	r3, r3
 8003d66:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	2b0f      	cmp	r3, #15
 8003d6c:	d916      	bls.n	8003d9c <UART_SetConfig+0x2cc>
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d74:	d212      	bcs.n	8003d9c <UART_SetConfig+0x2cc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	b29b      	uxth	r3, r3
 8003d7a:	f023 030f 	bic.w	r3, r3, #15
 8003d7e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	085b      	lsrs	r3, r3, #1
 8003d84:	b29b      	uxth	r3, r3
 8003d86:	f003 0307 	and.w	r3, r3, #7
 8003d8a:	b29a      	uxth	r2, r3
 8003d8c:	89fb      	ldrh	r3, [r7, #14]
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	89fa      	ldrh	r2, [r7, #14]
 8003d98:	60da      	str	r2, [r3, #12]
 8003d9a:	e05f      	b.n	8003e5c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	77bb      	strb	r3, [r7, #30]
 8003da0:	e05c      	b.n	8003e5c <UART_SetConfig+0x38c>
 8003da2:	bf00      	nop
 8003da4:	efff69f3 	.word	0xefff69f3
 8003da8:	40013800 	.word	0x40013800
 8003dac:	40021000 	.word	0x40021000
 8003db0:	40004400 	.word	0x40004400
 8003db4:	40004800 	.word	0x40004800
 8003db8:	40004c00 	.word	0x40004c00
 8003dbc:	40005000 	.word	0x40005000
 8003dc0:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 8003dc4:	7ffb      	ldrb	r3, [r7, #31]
 8003dc6:	2b08      	cmp	r3, #8
 8003dc8:	d827      	bhi.n	8003e1a <UART_SetConfig+0x34a>
 8003dca:	a201      	add	r2, pc, #4	; (adr r2, 8003dd0 <UART_SetConfig+0x300>)
 8003dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dd0:	08003df5 	.word	0x08003df5
 8003dd4:	08003dfd 	.word	0x08003dfd
 8003dd8:	08003e05 	.word	0x08003e05
 8003ddc:	08003e1b 	.word	0x08003e1b
 8003de0:	08003e0b 	.word	0x08003e0b
 8003de4:	08003e1b 	.word	0x08003e1b
 8003de8:	08003e1b 	.word	0x08003e1b
 8003dec:	08003e1b 	.word	0x08003e1b
 8003df0:	08003e13 	.word	0x08003e13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003df4:	f7ff fa7c 	bl	80032f0 <HAL_RCC_GetPCLK1Freq>
 8003df8:	61b8      	str	r0, [r7, #24]
        break;
 8003dfa:	e013      	b.n	8003e24 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003dfc:	f7ff fa9a 	bl	8003334 <HAL_RCC_GetPCLK2Freq>
 8003e00:	61b8      	str	r0, [r7, #24]
        break;
 8003e02:	e00f      	b.n	8003e24 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e04:	4b1b      	ldr	r3, [pc, #108]	; (8003e74 <UART_SetConfig+0x3a4>)
 8003e06:	61bb      	str	r3, [r7, #24]
        break;
 8003e08:	e00c      	b.n	8003e24 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e0a:	f7ff f9fb 	bl	8003204 <HAL_RCC_GetSysClockFreq>
 8003e0e:	61b8      	str	r0, [r7, #24]
        break;
 8003e10:	e008      	b.n	8003e24 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e16:	61bb      	str	r3, [r7, #24]
        break;
 8003e18:	e004      	b.n	8003e24 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	77bb      	strb	r3, [r7, #30]
        break;
 8003e22:	bf00      	nop
    }

    if (pclk != 0U)
 8003e24:	69bb      	ldr	r3, [r7, #24]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d018      	beq.n	8003e5c <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	085a      	lsrs	r2, r3, #1
 8003e30:	69bb      	ldr	r3, [r7, #24]
 8003e32:	441a      	add	r2, r3
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e3c:	b29b      	uxth	r3, r3
 8003e3e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	2b0f      	cmp	r3, #15
 8003e44:	d908      	bls.n	8003e58 <UART_SetConfig+0x388>
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e4c:	d204      	bcs.n	8003e58 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = usartdiv;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	693a      	ldr	r2, [r7, #16]
 8003e54:	60da      	str	r2, [r3, #12]
 8003e56:	e001      	b.n	8003e5c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003e68:	7fbb      	ldrb	r3, [r7, #30]
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	3720      	adds	r7, #32
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}
 8003e72:	bf00      	nop
 8003e74:	007a1200 	.word	0x007a1200

08003e78 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b083      	sub	sp, #12
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e84:	f003 0301 	and.w	r3, r3, #1
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d00a      	beq.n	8003ea2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	430a      	orrs	r2, r1
 8003ea0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea6:	f003 0302 	and.w	r3, r3, #2
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d00a      	beq.n	8003ec4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	430a      	orrs	r2, r1
 8003ec2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec8:	f003 0304 	and.w	r3, r3, #4
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d00a      	beq.n	8003ee6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	430a      	orrs	r2, r1
 8003ee4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eea:	f003 0308 	and.w	r3, r3, #8
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d00a      	beq.n	8003f08 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	430a      	orrs	r2, r1
 8003f06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f0c:	f003 0310 	and.w	r3, r3, #16
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d00a      	beq.n	8003f2a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	430a      	orrs	r2, r1
 8003f28:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f2e:	f003 0320 	and.w	r3, r3, #32
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d00a      	beq.n	8003f4c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	430a      	orrs	r2, r1
 8003f4a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d01a      	beq.n	8003f8e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	430a      	orrs	r2, r1
 8003f6c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f72:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003f76:	d10a      	bne.n	8003f8e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	430a      	orrs	r2, r1
 8003f8c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d00a      	beq.n	8003fb0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	430a      	orrs	r2, r1
 8003fae:	605a      	str	r2, [r3, #4]
  }
}
 8003fb0:	bf00      	nop
 8003fb2:	370c      	adds	r7, #12
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fba:	4770      	bx	lr

08003fbc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b086      	sub	sp, #24
 8003fc0:	af02      	add	r7, sp, #8
 8003fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003fcc:	f7fd fdd2 	bl	8001b74 <HAL_GetTick>
 8003fd0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f003 0308 	and.w	r3, r3, #8
 8003fdc:	2b08      	cmp	r3, #8
 8003fde:	d10e      	bne.n	8003ffe <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003fe0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003fe4:	9300      	str	r3, [sp, #0]
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f000 f82d 	bl	800404e <UART_WaitOnFlagUntilTimeout>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d001      	beq.n	8003ffe <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	e023      	b.n	8004046 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 0304 	and.w	r3, r3, #4
 8004008:	2b04      	cmp	r3, #4
 800400a:	d10e      	bne.n	800402a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800400c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004010:	9300      	str	r3, [sp, #0]
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	2200      	movs	r2, #0
 8004016:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f000 f817 	bl	800404e <UART_WaitOnFlagUntilTimeout>
 8004020:	4603      	mov	r3, r0
 8004022:	2b00      	cmp	r3, #0
 8004024:	d001      	beq.n	800402a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004026:	2303      	movs	r3, #3
 8004028:	e00d      	b.n	8004046 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2220      	movs	r2, #32
 800402e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2220      	movs	r2, #32
 8004034:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2200      	movs	r2, #0
 800403a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2200      	movs	r2, #0
 8004040:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004044:	2300      	movs	r3, #0
}
 8004046:	4618      	mov	r0, r3
 8004048:	3710      	adds	r7, #16
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}

0800404e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800404e:	b580      	push	{r7, lr}
 8004050:	b084      	sub	sp, #16
 8004052:	af00      	add	r7, sp, #0
 8004054:	60f8      	str	r0, [r7, #12]
 8004056:	60b9      	str	r1, [r7, #8]
 8004058:	603b      	str	r3, [r7, #0]
 800405a:	4613      	mov	r3, r2
 800405c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800405e:	e05e      	b.n	800411e <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004060:	69bb      	ldr	r3, [r7, #24]
 8004062:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004066:	d05a      	beq.n	800411e <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004068:	f7fd fd84 	bl	8001b74 <HAL_GetTick>
 800406c:	4602      	mov	r2, r0
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	1ad3      	subs	r3, r2, r3
 8004072:	69ba      	ldr	r2, [r7, #24]
 8004074:	429a      	cmp	r2, r3
 8004076:	d302      	bcc.n	800407e <UART_WaitOnFlagUntilTimeout+0x30>
 8004078:	69bb      	ldr	r3, [r7, #24]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d11b      	bne.n	80040b6 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	681a      	ldr	r2, [r3, #0]
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800408c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	689a      	ldr	r2, [r3, #8]
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f022 0201 	bic.w	r2, r2, #1
 800409c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2220      	movs	r2, #32
 80040a2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2220      	movs	r2, #32
 80040a8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2200      	movs	r2, #0
 80040ae:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80040b2:	2303      	movs	r3, #3
 80040b4:	e043      	b.n	800413e <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 0304 	and.w	r3, r3, #4
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d02c      	beq.n	800411e <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	69db      	ldr	r3, [r3, #28]
 80040ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040d2:	d124      	bne.n	800411e <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80040dc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80040ec:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	689a      	ldr	r2, [r3, #8]
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f022 0201 	bic.w	r2, r2, #1
 80040fc:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	2220      	movs	r2, #32
 8004102:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2220      	movs	r2, #32
 8004108:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2220      	movs	r2, #32
 800410e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2200      	movs	r2, #0
 8004116:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800411a:	2303      	movs	r3, #3
 800411c:	e00f      	b.n	800413e <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	69da      	ldr	r2, [r3, #28]
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	4013      	ands	r3, r2
 8004128:	68ba      	ldr	r2, [r7, #8]
 800412a:	429a      	cmp	r2, r3
 800412c:	bf0c      	ite	eq
 800412e:	2301      	moveq	r3, #1
 8004130:	2300      	movne	r3, #0
 8004132:	b2db      	uxtb	r3, r3
 8004134:	461a      	mov	r2, r3
 8004136:	79fb      	ldrb	r3, [r7, #7]
 8004138:	429a      	cmp	r2, r3
 800413a:	d091      	beq.n	8004060 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800413c:	2300      	movs	r3, #0
}
 800413e:	4618      	mov	r0, r3
 8004140:	3710      	adds	r7, #16
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}
	...

08004148 <__errno>:
 8004148:	4b01      	ldr	r3, [pc, #4]	; (8004150 <__errno+0x8>)
 800414a:	6818      	ldr	r0, [r3, #0]
 800414c:	4770      	bx	lr
 800414e:	bf00      	nop
 8004150:	2000000c 	.word	0x2000000c

08004154 <__libc_init_array>:
 8004154:	b570      	push	{r4, r5, r6, lr}
 8004156:	4e0d      	ldr	r6, [pc, #52]	; (800418c <__libc_init_array+0x38>)
 8004158:	4c0d      	ldr	r4, [pc, #52]	; (8004190 <__libc_init_array+0x3c>)
 800415a:	1ba4      	subs	r4, r4, r6
 800415c:	10a4      	asrs	r4, r4, #2
 800415e:	2500      	movs	r5, #0
 8004160:	42a5      	cmp	r5, r4
 8004162:	d109      	bne.n	8004178 <__libc_init_array+0x24>
 8004164:	4e0b      	ldr	r6, [pc, #44]	; (8004194 <__libc_init_array+0x40>)
 8004166:	4c0c      	ldr	r4, [pc, #48]	; (8004198 <__libc_init_array+0x44>)
 8004168:	f000 fc26 	bl	80049b8 <_init>
 800416c:	1ba4      	subs	r4, r4, r6
 800416e:	10a4      	asrs	r4, r4, #2
 8004170:	2500      	movs	r5, #0
 8004172:	42a5      	cmp	r5, r4
 8004174:	d105      	bne.n	8004182 <__libc_init_array+0x2e>
 8004176:	bd70      	pop	{r4, r5, r6, pc}
 8004178:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800417c:	4798      	blx	r3
 800417e:	3501      	adds	r5, #1
 8004180:	e7ee      	b.n	8004160 <__libc_init_array+0xc>
 8004182:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004186:	4798      	blx	r3
 8004188:	3501      	adds	r5, #1
 800418a:	e7f2      	b.n	8004172 <__libc_init_array+0x1e>
 800418c:	08004a44 	.word	0x08004a44
 8004190:	08004a44 	.word	0x08004a44
 8004194:	08004a44 	.word	0x08004a44
 8004198:	08004a48 	.word	0x08004a48

0800419c <memset>:
 800419c:	4402      	add	r2, r0
 800419e:	4603      	mov	r3, r0
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d100      	bne.n	80041a6 <memset+0xa>
 80041a4:	4770      	bx	lr
 80041a6:	f803 1b01 	strb.w	r1, [r3], #1
 80041aa:	e7f9      	b.n	80041a0 <memset+0x4>

080041ac <siprintf>:
 80041ac:	b40e      	push	{r1, r2, r3}
 80041ae:	b500      	push	{lr}
 80041b0:	b09c      	sub	sp, #112	; 0x70
 80041b2:	ab1d      	add	r3, sp, #116	; 0x74
 80041b4:	9002      	str	r0, [sp, #8]
 80041b6:	9006      	str	r0, [sp, #24]
 80041b8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80041bc:	4809      	ldr	r0, [pc, #36]	; (80041e4 <siprintf+0x38>)
 80041be:	9107      	str	r1, [sp, #28]
 80041c0:	9104      	str	r1, [sp, #16]
 80041c2:	4909      	ldr	r1, [pc, #36]	; (80041e8 <siprintf+0x3c>)
 80041c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80041c8:	9105      	str	r1, [sp, #20]
 80041ca:	6800      	ldr	r0, [r0, #0]
 80041cc:	9301      	str	r3, [sp, #4]
 80041ce:	a902      	add	r1, sp, #8
 80041d0:	f000 f866 	bl	80042a0 <_svfiprintf_r>
 80041d4:	9b02      	ldr	r3, [sp, #8]
 80041d6:	2200      	movs	r2, #0
 80041d8:	701a      	strb	r2, [r3, #0]
 80041da:	b01c      	add	sp, #112	; 0x70
 80041dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80041e0:	b003      	add	sp, #12
 80041e2:	4770      	bx	lr
 80041e4:	2000000c 	.word	0x2000000c
 80041e8:	ffff0208 	.word	0xffff0208

080041ec <__ssputs_r>:
 80041ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041f0:	688e      	ldr	r6, [r1, #8]
 80041f2:	429e      	cmp	r6, r3
 80041f4:	4682      	mov	sl, r0
 80041f6:	460c      	mov	r4, r1
 80041f8:	4690      	mov	r8, r2
 80041fa:	4699      	mov	r9, r3
 80041fc:	d837      	bhi.n	800426e <__ssputs_r+0x82>
 80041fe:	898a      	ldrh	r2, [r1, #12]
 8004200:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004204:	d031      	beq.n	800426a <__ssputs_r+0x7e>
 8004206:	6825      	ldr	r5, [r4, #0]
 8004208:	6909      	ldr	r1, [r1, #16]
 800420a:	1a6f      	subs	r7, r5, r1
 800420c:	6965      	ldr	r5, [r4, #20]
 800420e:	2302      	movs	r3, #2
 8004210:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004214:	fb95 f5f3 	sdiv	r5, r5, r3
 8004218:	f109 0301 	add.w	r3, r9, #1
 800421c:	443b      	add	r3, r7
 800421e:	429d      	cmp	r5, r3
 8004220:	bf38      	it	cc
 8004222:	461d      	movcc	r5, r3
 8004224:	0553      	lsls	r3, r2, #21
 8004226:	d530      	bpl.n	800428a <__ssputs_r+0x9e>
 8004228:	4629      	mov	r1, r5
 800422a:	f000 fb2b 	bl	8004884 <_malloc_r>
 800422e:	4606      	mov	r6, r0
 8004230:	b950      	cbnz	r0, 8004248 <__ssputs_r+0x5c>
 8004232:	230c      	movs	r3, #12
 8004234:	f8ca 3000 	str.w	r3, [sl]
 8004238:	89a3      	ldrh	r3, [r4, #12]
 800423a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800423e:	81a3      	strh	r3, [r4, #12]
 8004240:	f04f 30ff 	mov.w	r0, #4294967295
 8004244:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004248:	463a      	mov	r2, r7
 800424a:	6921      	ldr	r1, [r4, #16]
 800424c:	f000 faa8 	bl	80047a0 <memcpy>
 8004250:	89a3      	ldrh	r3, [r4, #12]
 8004252:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004256:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800425a:	81a3      	strh	r3, [r4, #12]
 800425c:	6126      	str	r6, [r4, #16]
 800425e:	6165      	str	r5, [r4, #20]
 8004260:	443e      	add	r6, r7
 8004262:	1bed      	subs	r5, r5, r7
 8004264:	6026      	str	r6, [r4, #0]
 8004266:	60a5      	str	r5, [r4, #8]
 8004268:	464e      	mov	r6, r9
 800426a:	454e      	cmp	r6, r9
 800426c:	d900      	bls.n	8004270 <__ssputs_r+0x84>
 800426e:	464e      	mov	r6, r9
 8004270:	4632      	mov	r2, r6
 8004272:	4641      	mov	r1, r8
 8004274:	6820      	ldr	r0, [r4, #0]
 8004276:	f000 fa9e 	bl	80047b6 <memmove>
 800427a:	68a3      	ldr	r3, [r4, #8]
 800427c:	1b9b      	subs	r3, r3, r6
 800427e:	60a3      	str	r3, [r4, #8]
 8004280:	6823      	ldr	r3, [r4, #0]
 8004282:	441e      	add	r6, r3
 8004284:	6026      	str	r6, [r4, #0]
 8004286:	2000      	movs	r0, #0
 8004288:	e7dc      	b.n	8004244 <__ssputs_r+0x58>
 800428a:	462a      	mov	r2, r5
 800428c:	f000 fb54 	bl	8004938 <_realloc_r>
 8004290:	4606      	mov	r6, r0
 8004292:	2800      	cmp	r0, #0
 8004294:	d1e2      	bne.n	800425c <__ssputs_r+0x70>
 8004296:	6921      	ldr	r1, [r4, #16]
 8004298:	4650      	mov	r0, sl
 800429a:	f000 faa5 	bl	80047e8 <_free_r>
 800429e:	e7c8      	b.n	8004232 <__ssputs_r+0x46>

080042a0 <_svfiprintf_r>:
 80042a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042a4:	461d      	mov	r5, r3
 80042a6:	898b      	ldrh	r3, [r1, #12]
 80042a8:	061f      	lsls	r7, r3, #24
 80042aa:	b09d      	sub	sp, #116	; 0x74
 80042ac:	4680      	mov	r8, r0
 80042ae:	460c      	mov	r4, r1
 80042b0:	4616      	mov	r6, r2
 80042b2:	d50f      	bpl.n	80042d4 <_svfiprintf_r+0x34>
 80042b4:	690b      	ldr	r3, [r1, #16]
 80042b6:	b96b      	cbnz	r3, 80042d4 <_svfiprintf_r+0x34>
 80042b8:	2140      	movs	r1, #64	; 0x40
 80042ba:	f000 fae3 	bl	8004884 <_malloc_r>
 80042be:	6020      	str	r0, [r4, #0]
 80042c0:	6120      	str	r0, [r4, #16]
 80042c2:	b928      	cbnz	r0, 80042d0 <_svfiprintf_r+0x30>
 80042c4:	230c      	movs	r3, #12
 80042c6:	f8c8 3000 	str.w	r3, [r8]
 80042ca:	f04f 30ff 	mov.w	r0, #4294967295
 80042ce:	e0c8      	b.n	8004462 <_svfiprintf_r+0x1c2>
 80042d0:	2340      	movs	r3, #64	; 0x40
 80042d2:	6163      	str	r3, [r4, #20]
 80042d4:	2300      	movs	r3, #0
 80042d6:	9309      	str	r3, [sp, #36]	; 0x24
 80042d8:	2320      	movs	r3, #32
 80042da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80042de:	2330      	movs	r3, #48	; 0x30
 80042e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80042e4:	9503      	str	r5, [sp, #12]
 80042e6:	f04f 0b01 	mov.w	fp, #1
 80042ea:	4637      	mov	r7, r6
 80042ec:	463d      	mov	r5, r7
 80042ee:	f815 3b01 	ldrb.w	r3, [r5], #1
 80042f2:	b10b      	cbz	r3, 80042f8 <_svfiprintf_r+0x58>
 80042f4:	2b25      	cmp	r3, #37	; 0x25
 80042f6:	d13e      	bne.n	8004376 <_svfiprintf_r+0xd6>
 80042f8:	ebb7 0a06 	subs.w	sl, r7, r6
 80042fc:	d00b      	beq.n	8004316 <_svfiprintf_r+0x76>
 80042fe:	4653      	mov	r3, sl
 8004300:	4632      	mov	r2, r6
 8004302:	4621      	mov	r1, r4
 8004304:	4640      	mov	r0, r8
 8004306:	f7ff ff71 	bl	80041ec <__ssputs_r>
 800430a:	3001      	adds	r0, #1
 800430c:	f000 80a4 	beq.w	8004458 <_svfiprintf_r+0x1b8>
 8004310:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004312:	4453      	add	r3, sl
 8004314:	9309      	str	r3, [sp, #36]	; 0x24
 8004316:	783b      	ldrb	r3, [r7, #0]
 8004318:	2b00      	cmp	r3, #0
 800431a:	f000 809d 	beq.w	8004458 <_svfiprintf_r+0x1b8>
 800431e:	2300      	movs	r3, #0
 8004320:	f04f 32ff 	mov.w	r2, #4294967295
 8004324:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004328:	9304      	str	r3, [sp, #16]
 800432a:	9307      	str	r3, [sp, #28]
 800432c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004330:	931a      	str	r3, [sp, #104]	; 0x68
 8004332:	462f      	mov	r7, r5
 8004334:	2205      	movs	r2, #5
 8004336:	f817 1b01 	ldrb.w	r1, [r7], #1
 800433a:	4850      	ldr	r0, [pc, #320]	; (800447c <_svfiprintf_r+0x1dc>)
 800433c:	f7fb ff58 	bl	80001f0 <memchr>
 8004340:	9b04      	ldr	r3, [sp, #16]
 8004342:	b9d0      	cbnz	r0, 800437a <_svfiprintf_r+0xda>
 8004344:	06d9      	lsls	r1, r3, #27
 8004346:	bf44      	itt	mi
 8004348:	2220      	movmi	r2, #32
 800434a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800434e:	071a      	lsls	r2, r3, #28
 8004350:	bf44      	itt	mi
 8004352:	222b      	movmi	r2, #43	; 0x2b
 8004354:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004358:	782a      	ldrb	r2, [r5, #0]
 800435a:	2a2a      	cmp	r2, #42	; 0x2a
 800435c:	d015      	beq.n	800438a <_svfiprintf_r+0xea>
 800435e:	9a07      	ldr	r2, [sp, #28]
 8004360:	462f      	mov	r7, r5
 8004362:	2000      	movs	r0, #0
 8004364:	250a      	movs	r5, #10
 8004366:	4639      	mov	r1, r7
 8004368:	f811 3b01 	ldrb.w	r3, [r1], #1
 800436c:	3b30      	subs	r3, #48	; 0x30
 800436e:	2b09      	cmp	r3, #9
 8004370:	d94d      	bls.n	800440e <_svfiprintf_r+0x16e>
 8004372:	b1b8      	cbz	r0, 80043a4 <_svfiprintf_r+0x104>
 8004374:	e00f      	b.n	8004396 <_svfiprintf_r+0xf6>
 8004376:	462f      	mov	r7, r5
 8004378:	e7b8      	b.n	80042ec <_svfiprintf_r+0x4c>
 800437a:	4a40      	ldr	r2, [pc, #256]	; (800447c <_svfiprintf_r+0x1dc>)
 800437c:	1a80      	subs	r0, r0, r2
 800437e:	fa0b f000 	lsl.w	r0, fp, r0
 8004382:	4318      	orrs	r0, r3
 8004384:	9004      	str	r0, [sp, #16]
 8004386:	463d      	mov	r5, r7
 8004388:	e7d3      	b.n	8004332 <_svfiprintf_r+0x92>
 800438a:	9a03      	ldr	r2, [sp, #12]
 800438c:	1d11      	adds	r1, r2, #4
 800438e:	6812      	ldr	r2, [r2, #0]
 8004390:	9103      	str	r1, [sp, #12]
 8004392:	2a00      	cmp	r2, #0
 8004394:	db01      	blt.n	800439a <_svfiprintf_r+0xfa>
 8004396:	9207      	str	r2, [sp, #28]
 8004398:	e004      	b.n	80043a4 <_svfiprintf_r+0x104>
 800439a:	4252      	negs	r2, r2
 800439c:	f043 0302 	orr.w	r3, r3, #2
 80043a0:	9207      	str	r2, [sp, #28]
 80043a2:	9304      	str	r3, [sp, #16]
 80043a4:	783b      	ldrb	r3, [r7, #0]
 80043a6:	2b2e      	cmp	r3, #46	; 0x2e
 80043a8:	d10c      	bne.n	80043c4 <_svfiprintf_r+0x124>
 80043aa:	787b      	ldrb	r3, [r7, #1]
 80043ac:	2b2a      	cmp	r3, #42	; 0x2a
 80043ae:	d133      	bne.n	8004418 <_svfiprintf_r+0x178>
 80043b0:	9b03      	ldr	r3, [sp, #12]
 80043b2:	1d1a      	adds	r2, r3, #4
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	9203      	str	r2, [sp, #12]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	bfb8      	it	lt
 80043bc:	f04f 33ff 	movlt.w	r3, #4294967295
 80043c0:	3702      	adds	r7, #2
 80043c2:	9305      	str	r3, [sp, #20]
 80043c4:	4d2e      	ldr	r5, [pc, #184]	; (8004480 <_svfiprintf_r+0x1e0>)
 80043c6:	7839      	ldrb	r1, [r7, #0]
 80043c8:	2203      	movs	r2, #3
 80043ca:	4628      	mov	r0, r5
 80043cc:	f7fb ff10 	bl	80001f0 <memchr>
 80043d0:	b138      	cbz	r0, 80043e2 <_svfiprintf_r+0x142>
 80043d2:	2340      	movs	r3, #64	; 0x40
 80043d4:	1b40      	subs	r0, r0, r5
 80043d6:	fa03 f000 	lsl.w	r0, r3, r0
 80043da:	9b04      	ldr	r3, [sp, #16]
 80043dc:	4303      	orrs	r3, r0
 80043de:	3701      	adds	r7, #1
 80043e0:	9304      	str	r3, [sp, #16]
 80043e2:	7839      	ldrb	r1, [r7, #0]
 80043e4:	4827      	ldr	r0, [pc, #156]	; (8004484 <_svfiprintf_r+0x1e4>)
 80043e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80043ea:	2206      	movs	r2, #6
 80043ec:	1c7e      	adds	r6, r7, #1
 80043ee:	f7fb feff 	bl	80001f0 <memchr>
 80043f2:	2800      	cmp	r0, #0
 80043f4:	d038      	beq.n	8004468 <_svfiprintf_r+0x1c8>
 80043f6:	4b24      	ldr	r3, [pc, #144]	; (8004488 <_svfiprintf_r+0x1e8>)
 80043f8:	bb13      	cbnz	r3, 8004440 <_svfiprintf_r+0x1a0>
 80043fa:	9b03      	ldr	r3, [sp, #12]
 80043fc:	3307      	adds	r3, #7
 80043fe:	f023 0307 	bic.w	r3, r3, #7
 8004402:	3308      	adds	r3, #8
 8004404:	9303      	str	r3, [sp, #12]
 8004406:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004408:	444b      	add	r3, r9
 800440a:	9309      	str	r3, [sp, #36]	; 0x24
 800440c:	e76d      	b.n	80042ea <_svfiprintf_r+0x4a>
 800440e:	fb05 3202 	mla	r2, r5, r2, r3
 8004412:	2001      	movs	r0, #1
 8004414:	460f      	mov	r7, r1
 8004416:	e7a6      	b.n	8004366 <_svfiprintf_r+0xc6>
 8004418:	2300      	movs	r3, #0
 800441a:	3701      	adds	r7, #1
 800441c:	9305      	str	r3, [sp, #20]
 800441e:	4619      	mov	r1, r3
 8004420:	250a      	movs	r5, #10
 8004422:	4638      	mov	r0, r7
 8004424:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004428:	3a30      	subs	r2, #48	; 0x30
 800442a:	2a09      	cmp	r2, #9
 800442c:	d903      	bls.n	8004436 <_svfiprintf_r+0x196>
 800442e:	2b00      	cmp	r3, #0
 8004430:	d0c8      	beq.n	80043c4 <_svfiprintf_r+0x124>
 8004432:	9105      	str	r1, [sp, #20]
 8004434:	e7c6      	b.n	80043c4 <_svfiprintf_r+0x124>
 8004436:	fb05 2101 	mla	r1, r5, r1, r2
 800443a:	2301      	movs	r3, #1
 800443c:	4607      	mov	r7, r0
 800443e:	e7f0      	b.n	8004422 <_svfiprintf_r+0x182>
 8004440:	ab03      	add	r3, sp, #12
 8004442:	9300      	str	r3, [sp, #0]
 8004444:	4622      	mov	r2, r4
 8004446:	4b11      	ldr	r3, [pc, #68]	; (800448c <_svfiprintf_r+0x1ec>)
 8004448:	a904      	add	r1, sp, #16
 800444a:	4640      	mov	r0, r8
 800444c:	f3af 8000 	nop.w
 8004450:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004454:	4681      	mov	r9, r0
 8004456:	d1d6      	bne.n	8004406 <_svfiprintf_r+0x166>
 8004458:	89a3      	ldrh	r3, [r4, #12]
 800445a:	065b      	lsls	r3, r3, #25
 800445c:	f53f af35 	bmi.w	80042ca <_svfiprintf_r+0x2a>
 8004460:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004462:	b01d      	add	sp, #116	; 0x74
 8004464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004468:	ab03      	add	r3, sp, #12
 800446a:	9300      	str	r3, [sp, #0]
 800446c:	4622      	mov	r2, r4
 800446e:	4b07      	ldr	r3, [pc, #28]	; (800448c <_svfiprintf_r+0x1ec>)
 8004470:	a904      	add	r1, sp, #16
 8004472:	4640      	mov	r0, r8
 8004474:	f000 f882 	bl	800457c <_printf_i>
 8004478:	e7ea      	b.n	8004450 <_svfiprintf_r+0x1b0>
 800447a:	bf00      	nop
 800447c:	08004a10 	.word	0x08004a10
 8004480:	08004a16 	.word	0x08004a16
 8004484:	08004a1a 	.word	0x08004a1a
 8004488:	00000000 	.word	0x00000000
 800448c:	080041ed 	.word	0x080041ed

08004490 <_printf_common>:
 8004490:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004494:	4691      	mov	r9, r2
 8004496:	461f      	mov	r7, r3
 8004498:	688a      	ldr	r2, [r1, #8]
 800449a:	690b      	ldr	r3, [r1, #16]
 800449c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80044a0:	4293      	cmp	r3, r2
 80044a2:	bfb8      	it	lt
 80044a4:	4613      	movlt	r3, r2
 80044a6:	f8c9 3000 	str.w	r3, [r9]
 80044aa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80044ae:	4606      	mov	r6, r0
 80044b0:	460c      	mov	r4, r1
 80044b2:	b112      	cbz	r2, 80044ba <_printf_common+0x2a>
 80044b4:	3301      	adds	r3, #1
 80044b6:	f8c9 3000 	str.w	r3, [r9]
 80044ba:	6823      	ldr	r3, [r4, #0]
 80044bc:	0699      	lsls	r1, r3, #26
 80044be:	bf42      	ittt	mi
 80044c0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80044c4:	3302      	addmi	r3, #2
 80044c6:	f8c9 3000 	strmi.w	r3, [r9]
 80044ca:	6825      	ldr	r5, [r4, #0]
 80044cc:	f015 0506 	ands.w	r5, r5, #6
 80044d0:	d107      	bne.n	80044e2 <_printf_common+0x52>
 80044d2:	f104 0a19 	add.w	sl, r4, #25
 80044d6:	68e3      	ldr	r3, [r4, #12]
 80044d8:	f8d9 2000 	ldr.w	r2, [r9]
 80044dc:	1a9b      	subs	r3, r3, r2
 80044de:	42ab      	cmp	r3, r5
 80044e0:	dc28      	bgt.n	8004534 <_printf_common+0xa4>
 80044e2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80044e6:	6822      	ldr	r2, [r4, #0]
 80044e8:	3300      	adds	r3, #0
 80044ea:	bf18      	it	ne
 80044ec:	2301      	movne	r3, #1
 80044ee:	0692      	lsls	r2, r2, #26
 80044f0:	d42d      	bmi.n	800454e <_printf_common+0xbe>
 80044f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80044f6:	4639      	mov	r1, r7
 80044f8:	4630      	mov	r0, r6
 80044fa:	47c0      	blx	r8
 80044fc:	3001      	adds	r0, #1
 80044fe:	d020      	beq.n	8004542 <_printf_common+0xb2>
 8004500:	6823      	ldr	r3, [r4, #0]
 8004502:	68e5      	ldr	r5, [r4, #12]
 8004504:	f8d9 2000 	ldr.w	r2, [r9]
 8004508:	f003 0306 	and.w	r3, r3, #6
 800450c:	2b04      	cmp	r3, #4
 800450e:	bf08      	it	eq
 8004510:	1aad      	subeq	r5, r5, r2
 8004512:	68a3      	ldr	r3, [r4, #8]
 8004514:	6922      	ldr	r2, [r4, #16]
 8004516:	bf0c      	ite	eq
 8004518:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800451c:	2500      	movne	r5, #0
 800451e:	4293      	cmp	r3, r2
 8004520:	bfc4      	itt	gt
 8004522:	1a9b      	subgt	r3, r3, r2
 8004524:	18ed      	addgt	r5, r5, r3
 8004526:	f04f 0900 	mov.w	r9, #0
 800452a:	341a      	adds	r4, #26
 800452c:	454d      	cmp	r5, r9
 800452e:	d11a      	bne.n	8004566 <_printf_common+0xd6>
 8004530:	2000      	movs	r0, #0
 8004532:	e008      	b.n	8004546 <_printf_common+0xb6>
 8004534:	2301      	movs	r3, #1
 8004536:	4652      	mov	r2, sl
 8004538:	4639      	mov	r1, r7
 800453a:	4630      	mov	r0, r6
 800453c:	47c0      	blx	r8
 800453e:	3001      	adds	r0, #1
 8004540:	d103      	bne.n	800454a <_printf_common+0xba>
 8004542:	f04f 30ff 	mov.w	r0, #4294967295
 8004546:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800454a:	3501      	adds	r5, #1
 800454c:	e7c3      	b.n	80044d6 <_printf_common+0x46>
 800454e:	18e1      	adds	r1, r4, r3
 8004550:	1c5a      	adds	r2, r3, #1
 8004552:	2030      	movs	r0, #48	; 0x30
 8004554:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004558:	4422      	add	r2, r4
 800455a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800455e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004562:	3302      	adds	r3, #2
 8004564:	e7c5      	b.n	80044f2 <_printf_common+0x62>
 8004566:	2301      	movs	r3, #1
 8004568:	4622      	mov	r2, r4
 800456a:	4639      	mov	r1, r7
 800456c:	4630      	mov	r0, r6
 800456e:	47c0      	blx	r8
 8004570:	3001      	adds	r0, #1
 8004572:	d0e6      	beq.n	8004542 <_printf_common+0xb2>
 8004574:	f109 0901 	add.w	r9, r9, #1
 8004578:	e7d8      	b.n	800452c <_printf_common+0x9c>
	...

0800457c <_printf_i>:
 800457c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004580:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004584:	460c      	mov	r4, r1
 8004586:	7e09      	ldrb	r1, [r1, #24]
 8004588:	b085      	sub	sp, #20
 800458a:	296e      	cmp	r1, #110	; 0x6e
 800458c:	4617      	mov	r7, r2
 800458e:	4606      	mov	r6, r0
 8004590:	4698      	mov	r8, r3
 8004592:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004594:	f000 80b3 	beq.w	80046fe <_printf_i+0x182>
 8004598:	d822      	bhi.n	80045e0 <_printf_i+0x64>
 800459a:	2963      	cmp	r1, #99	; 0x63
 800459c:	d036      	beq.n	800460c <_printf_i+0x90>
 800459e:	d80a      	bhi.n	80045b6 <_printf_i+0x3a>
 80045a0:	2900      	cmp	r1, #0
 80045a2:	f000 80b9 	beq.w	8004718 <_printf_i+0x19c>
 80045a6:	2958      	cmp	r1, #88	; 0x58
 80045a8:	f000 8083 	beq.w	80046b2 <_printf_i+0x136>
 80045ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80045b0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80045b4:	e032      	b.n	800461c <_printf_i+0xa0>
 80045b6:	2964      	cmp	r1, #100	; 0x64
 80045b8:	d001      	beq.n	80045be <_printf_i+0x42>
 80045ba:	2969      	cmp	r1, #105	; 0x69
 80045bc:	d1f6      	bne.n	80045ac <_printf_i+0x30>
 80045be:	6820      	ldr	r0, [r4, #0]
 80045c0:	6813      	ldr	r3, [r2, #0]
 80045c2:	0605      	lsls	r5, r0, #24
 80045c4:	f103 0104 	add.w	r1, r3, #4
 80045c8:	d52a      	bpl.n	8004620 <_printf_i+0xa4>
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	6011      	str	r1, [r2, #0]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	da03      	bge.n	80045da <_printf_i+0x5e>
 80045d2:	222d      	movs	r2, #45	; 0x2d
 80045d4:	425b      	negs	r3, r3
 80045d6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80045da:	486f      	ldr	r0, [pc, #444]	; (8004798 <_printf_i+0x21c>)
 80045dc:	220a      	movs	r2, #10
 80045de:	e039      	b.n	8004654 <_printf_i+0xd8>
 80045e0:	2973      	cmp	r1, #115	; 0x73
 80045e2:	f000 809d 	beq.w	8004720 <_printf_i+0x1a4>
 80045e6:	d808      	bhi.n	80045fa <_printf_i+0x7e>
 80045e8:	296f      	cmp	r1, #111	; 0x6f
 80045ea:	d020      	beq.n	800462e <_printf_i+0xb2>
 80045ec:	2970      	cmp	r1, #112	; 0x70
 80045ee:	d1dd      	bne.n	80045ac <_printf_i+0x30>
 80045f0:	6823      	ldr	r3, [r4, #0]
 80045f2:	f043 0320 	orr.w	r3, r3, #32
 80045f6:	6023      	str	r3, [r4, #0]
 80045f8:	e003      	b.n	8004602 <_printf_i+0x86>
 80045fa:	2975      	cmp	r1, #117	; 0x75
 80045fc:	d017      	beq.n	800462e <_printf_i+0xb2>
 80045fe:	2978      	cmp	r1, #120	; 0x78
 8004600:	d1d4      	bne.n	80045ac <_printf_i+0x30>
 8004602:	2378      	movs	r3, #120	; 0x78
 8004604:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004608:	4864      	ldr	r0, [pc, #400]	; (800479c <_printf_i+0x220>)
 800460a:	e055      	b.n	80046b8 <_printf_i+0x13c>
 800460c:	6813      	ldr	r3, [r2, #0]
 800460e:	1d19      	adds	r1, r3, #4
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	6011      	str	r1, [r2, #0]
 8004614:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004618:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800461c:	2301      	movs	r3, #1
 800461e:	e08c      	b.n	800473a <_printf_i+0x1be>
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	6011      	str	r1, [r2, #0]
 8004624:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004628:	bf18      	it	ne
 800462a:	b21b      	sxthne	r3, r3
 800462c:	e7cf      	b.n	80045ce <_printf_i+0x52>
 800462e:	6813      	ldr	r3, [r2, #0]
 8004630:	6825      	ldr	r5, [r4, #0]
 8004632:	1d18      	adds	r0, r3, #4
 8004634:	6010      	str	r0, [r2, #0]
 8004636:	0628      	lsls	r0, r5, #24
 8004638:	d501      	bpl.n	800463e <_printf_i+0xc2>
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	e002      	b.n	8004644 <_printf_i+0xc8>
 800463e:	0668      	lsls	r0, r5, #25
 8004640:	d5fb      	bpl.n	800463a <_printf_i+0xbe>
 8004642:	881b      	ldrh	r3, [r3, #0]
 8004644:	4854      	ldr	r0, [pc, #336]	; (8004798 <_printf_i+0x21c>)
 8004646:	296f      	cmp	r1, #111	; 0x6f
 8004648:	bf14      	ite	ne
 800464a:	220a      	movne	r2, #10
 800464c:	2208      	moveq	r2, #8
 800464e:	2100      	movs	r1, #0
 8004650:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004654:	6865      	ldr	r5, [r4, #4]
 8004656:	60a5      	str	r5, [r4, #8]
 8004658:	2d00      	cmp	r5, #0
 800465a:	f2c0 8095 	blt.w	8004788 <_printf_i+0x20c>
 800465e:	6821      	ldr	r1, [r4, #0]
 8004660:	f021 0104 	bic.w	r1, r1, #4
 8004664:	6021      	str	r1, [r4, #0]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d13d      	bne.n	80046e6 <_printf_i+0x16a>
 800466a:	2d00      	cmp	r5, #0
 800466c:	f040 808e 	bne.w	800478c <_printf_i+0x210>
 8004670:	4665      	mov	r5, ip
 8004672:	2a08      	cmp	r2, #8
 8004674:	d10b      	bne.n	800468e <_printf_i+0x112>
 8004676:	6823      	ldr	r3, [r4, #0]
 8004678:	07db      	lsls	r3, r3, #31
 800467a:	d508      	bpl.n	800468e <_printf_i+0x112>
 800467c:	6923      	ldr	r3, [r4, #16]
 800467e:	6862      	ldr	r2, [r4, #4]
 8004680:	429a      	cmp	r2, r3
 8004682:	bfde      	ittt	le
 8004684:	2330      	movle	r3, #48	; 0x30
 8004686:	f805 3c01 	strble.w	r3, [r5, #-1]
 800468a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800468e:	ebac 0305 	sub.w	r3, ip, r5
 8004692:	6123      	str	r3, [r4, #16]
 8004694:	f8cd 8000 	str.w	r8, [sp]
 8004698:	463b      	mov	r3, r7
 800469a:	aa03      	add	r2, sp, #12
 800469c:	4621      	mov	r1, r4
 800469e:	4630      	mov	r0, r6
 80046a0:	f7ff fef6 	bl	8004490 <_printf_common>
 80046a4:	3001      	adds	r0, #1
 80046a6:	d14d      	bne.n	8004744 <_printf_i+0x1c8>
 80046a8:	f04f 30ff 	mov.w	r0, #4294967295
 80046ac:	b005      	add	sp, #20
 80046ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80046b2:	4839      	ldr	r0, [pc, #228]	; (8004798 <_printf_i+0x21c>)
 80046b4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80046b8:	6813      	ldr	r3, [r2, #0]
 80046ba:	6821      	ldr	r1, [r4, #0]
 80046bc:	1d1d      	adds	r5, r3, #4
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	6015      	str	r5, [r2, #0]
 80046c2:	060a      	lsls	r2, r1, #24
 80046c4:	d50b      	bpl.n	80046de <_printf_i+0x162>
 80046c6:	07ca      	lsls	r2, r1, #31
 80046c8:	bf44      	itt	mi
 80046ca:	f041 0120 	orrmi.w	r1, r1, #32
 80046ce:	6021      	strmi	r1, [r4, #0]
 80046d0:	b91b      	cbnz	r3, 80046da <_printf_i+0x15e>
 80046d2:	6822      	ldr	r2, [r4, #0]
 80046d4:	f022 0220 	bic.w	r2, r2, #32
 80046d8:	6022      	str	r2, [r4, #0]
 80046da:	2210      	movs	r2, #16
 80046dc:	e7b7      	b.n	800464e <_printf_i+0xd2>
 80046de:	064d      	lsls	r5, r1, #25
 80046e0:	bf48      	it	mi
 80046e2:	b29b      	uxthmi	r3, r3
 80046e4:	e7ef      	b.n	80046c6 <_printf_i+0x14a>
 80046e6:	4665      	mov	r5, ip
 80046e8:	fbb3 f1f2 	udiv	r1, r3, r2
 80046ec:	fb02 3311 	mls	r3, r2, r1, r3
 80046f0:	5cc3      	ldrb	r3, [r0, r3]
 80046f2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80046f6:	460b      	mov	r3, r1
 80046f8:	2900      	cmp	r1, #0
 80046fa:	d1f5      	bne.n	80046e8 <_printf_i+0x16c>
 80046fc:	e7b9      	b.n	8004672 <_printf_i+0xf6>
 80046fe:	6813      	ldr	r3, [r2, #0]
 8004700:	6825      	ldr	r5, [r4, #0]
 8004702:	6961      	ldr	r1, [r4, #20]
 8004704:	1d18      	adds	r0, r3, #4
 8004706:	6010      	str	r0, [r2, #0]
 8004708:	0628      	lsls	r0, r5, #24
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	d501      	bpl.n	8004712 <_printf_i+0x196>
 800470e:	6019      	str	r1, [r3, #0]
 8004710:	e002      	b.n	8004718 <_printf_i+0x19c>
 8004712:	066a      	lsls	r2, r5, #25
 8004714:	d5fb      	bpl.n	800470e <_printf_i+0x192>
 8004716:	8019      	strh	r1, [r3, #0]
 8004718:	2300      	movs	r3, #0
 800471a:	6123      	str	r3, [r4, #16]
 800471c:	4665      	mov	r5, ip
 800471e:	e7b9      	b.n	8004694 <_printf_i+0x118>
 8004720:	6813      	ldr	r3, [r2, #0]
 8004722:	1d19      	adds	r1, r3, #4
 8004724:	6011      	str	r1, [r2, #0]
 8004726:	681d      	ldr	r5, [r3, #0]
 8004728:	6862      	ldr	r2, [r4, #4]
 800472a:	2100      	movs	r1, #0
 800472c:	4628      	mov	r0, r5
 800472e:	f7fb fd5f 	bl	80001f0 <memchr>
 8004732:	b108      	cbz	r0, 8004738 <_printf_i+0x1bc>
 8004734:	1b40      	subs	r0, r0, r5
 8004736:	6060      	str	r0, [r4, #4]
 8004738:	6863      	ldr	r3, [r4, #4]
 800473a:	6123      	str	r3, [r4, #16]
 800473c:	2300      	movs	r3, #0
 800473e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004742:	e7a7      	b.n	8004694 <_printf_i+0x118>
 8004744:	6923      	ldr	r3, [r4, #16]
 8004746:	462a      	mov	r2, r5
 8004748:	4639      	mov	r1, r7
 800474a:	4630      	mov	r0, r6
 800474c:	47c0      	blx	r8
 800474e:	3001      	adds	r0, #1
 8004750:	d0aa      	beq.n	80046a8 <_printf_i+0x12c>
 8004752:	6823      	ldr	r3, [r4, #0]
 8004754:	079b      	lsls	r3, r3, #30
 8004756:	d413      	bmi.n	8004780 <_printf_i+0x204>
 8004758:	68e0      	ldr	r0, [r4, #12]
 800475a:	9b03      	ldr	r3, [sp, #12]
 800475c:	4298      	cmp	r0, r3
 800475e:	bfb8      	it	lt
 8004760:	4618      	movlt	r0, r3
 8004762:	e7a3      	b.n	80046ac <_printf_i+0x130>
 8004764:	2301      	movs	r3, #1
 8004766:	464a      	mov	r2, r9
 8004768:	4639      	mov	r1, r7
 800476a:	4630      	mov	r0, r6
 800476c:	47c0      	blx	r8
 800476e:	3001      	adds	r0, #1
 8004770:	d09a      	beq.n	80046a8 <_printf_i+0x12c>
 8004772:	3501      	adds	r5, #1
 8004774:	68e3      	ldr	r3, [r4, #12]
 8004776:	9a03      	ldr	r2, [sp, #12]
 8004778:	1a9b      	subs	r3, r3, r2
 800477a:	42ab      	cmp	r3, r5
 800477c:	dcf2      	bgt.n	8004764 <_printf_i+0x1e8>
 800477e:	e7eb      	b.n	8004758 <_printf_i+0x1dc>
 8004780:	2500      	movs	r5, #0
 8004782:	f104 0919 	add.w	r9, r4, #25
 8004786:	e7f5      	b.n	8004774 <_printf_i+0x1f8>
 8004788:	2b00      	cmp	r3, #0
 800478a:	d1ac      	bne.n	80046e6 <_printf_i+0x16a>
 800478c:	7803      	ldrb	r3, [r0, #0]
 800478e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004792:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004796:	e76c      	b.n	8004672 <_printf_i+0xf6>
 8004798:	08004a21 	.word	0x08004a21
 800479c:	08004a32 	.word	0x08004a32

080047a0 <memcpy>:
 80047a0:	b510      	push	{r4, lr}
 80047a2:	1e43      	subs	r3, r0, #1
 80047a4:	440a      	add	r2, r1
 80047a6:	4291      	cmp	r1, r2
 80047a8:	d100      	bne.n	80047ac <memcpy+0xc>
 80047aa:	bd10      	pop	{r4, pc}
 80047ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 80047b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80047b4:	e7f7      	b.n	80047a6 <memcpy+0x6>

080047b6 <memmove>:
 80047b6:	4288      	cmp	r0, r1
 80047b8:	b510      	push	{r4, lr}
 80047ba:	eb01 0302 	add.w	r3, r1, r2
 80047be:	d807      	bhi.n	80047d0 <memmove+0x1a>
 80047c0:	1e42      	subs	r2, r0, #1
 80047c2:	4299      	cmp	r1, r3
 80047c4:	d00a      	beq.n	80047dc <memmove+0x26>
 80047c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80047ca:	f802 4f01 	strb.w	r4, [r2, #1]!
 80047ce:	e7f8      	b.n	80047c2 <memmove+0xc>
 80047d0:	4283      	cmp	r3, r0
 80047d2:	d9f5      	bls.n	80047c0 <memmove+0xa>
 80047d4:	1881      	adds	r1, r0, r2
 80047d6:	1ad2      	subs	r2, r2, r3
 80047d8:	42d3      	cmn	r3, r2
 80047da:	d100      	bne.n	80047de <memmove+0x28>
 80047dc:	bd10      	pop	{r4, pc}
 80047de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80047e2:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80047e6:	e7f7      	b.n	80047d8 <memmove+0x22>

080047e8 <_free_r>:
 80047e8:	b538      	push	{r3, r4, r5, lr}
 80047ea:	4605      	mov	r5, r0
 80047ec:	2900      	cmp	r1, #0
 80047ee:	d045      	beq.n	800487c <_free_r+0x94>
 80047f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80047f4:	1f0c      	subs	r4, r1, #4
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	bfb8      	it	lt
 80047fa:	18e4      	addlt	r4, r4, r3
 80047fc:	f000 f8d2 	bl	80049a4 <__malloc_lock>
 8004800:	4a1f      	ldr	r2, [pc, #124]	; (8004880 <_free_r+0x98>)
 8004802:	6813      	ldr	r3, [r2, #0]
 8004804:	4610      	mov	r0, r2
 8004806:	b933      	cbnz	r3, 8004816 <_free_r+0x2e>
 8004808:	6063      	str	r3, [r4, #4]
 800480a:	6014      	str	r4, [r2, #0]
 800480c:	4628      	mov	r0, r5
 800480e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004812:	f000 b8c8 	b.w	80049a6 <__malloc_unlock>
 8004816:	42a3      	cmp	r3, r4
 8004818:	d90c      	bls.n	8004834 <_free_r+0x4c>
 800481a:	6821      	ldr	r1, [r4, #0]
 800481c:	1862      	adds	r2, r4, r1
 800481e:	4293      	cmp	r3, r2
 8004820:	bf04      	itt	eq
 8004822:	681a      	ldreq	r2, [r3, #0]
 8004824:	685b      	ldreq	r3, [r3, #4]
 8004826:	6063      	str	r3, [r4, #4]
 8004828:	bf04      	itt	eq
 800482a:	1852      	addeq	r2, r2, r1
 800482c:	6022      	streq	r2, [r4, #0]
 800482e:	6004      	str	r4, [r0, #0]
 8004830:	e7ec      	b.n	800480c <_free_r+0x24>
 8004832:	4613      	mov	r3, r2
 8004834:	685a      	ldr	r2, [r3, #4]
 8004836:	b10a      	cbz	r2, 800483c <_free_r+0x54>
 8004838:	42a2      	cmp	r2, r4
 800483a:	d9fa      	bls.n	8004832 <_free_r+0x4a>
 800483c:	6819      	ldr	r1, [r3, #0]
 800483e:	1858      	adds	r0, r3, r1
 8004840:	42a0      	cmp	r0, r4
 8004842:	d10b      	bne.n	800485c <_free_r+0x74>
 8004844:	6820      	ldr	r0, [r4, #0]
 8004846:	4401      	add	r1, r0
 8004848:	1858      	adds	r0, r3, r1
 800484a:	4282      	cmp	r2, r0
 800484c:	6019      	str	r1, [r3, #0]
 800484e:	d1dd      	bne.n	800480c <_free_r+0x24>
 8004850:	6810      	ldr	r0, [r2, #0]
 8004852:	6852      	ldr	r2, [r2, #4]
 8004854:	605a      	str	r2, [r3, #4]
 8004856:	4401      	add	r1, r0
 8004858:	6019      	str	r1, [r3, #0]
 800485a:	e7d7      	b.n	800480c <_free_r+0x24>
 800485c:	d902      	bls.n	8004864 <_free_r+0x7c>
 800485e:	230c      	movs	r3, #12
 8004860:	602b      	str	r3, [r5, #0]
 8004862:	e7d3      	b.n	800480c <_free_r+0x24>
 8004864:	6820      	ldr	r0, [r4, #0]
 8004866:	1821      	adds	r1, r4, r0
 8004868:	428a      	cmp	r2, r1
 800486a:	bf04      	itt	eq
 800486c:	6811      	ldreq	r1, [r2, #0]
 800486e:	6852      	ldreq	r2, [r2, #4]
 8004870:	6062      	str	r2, [r4, #4]
 8004872:	bf04      	itt	eq
 8004874:	1809      	addeq	r1, r1, r0
 8004876:	6021      	streq	r1, [r4, #0]
 8004878:	605c      	str	r4, [r3, #4]
 800487a:	e7c7      	b.n	800480c <_free_r+0x24>
 800487c:	bd38      	pop	{r3, r4, r5, pc}
 800487e:	bf00      	nop
 8004880:	200000c0 	.word	0x200000c0

08004884 <_malloc_r>:
 8004884:	b570      	push	{r4, r5, r6, lr}
 8004886:	1ccd      	adds	r5, r1, #3
 8004888:	f025 0503 	bic.w	r5, r5, #3
 800488c:	3508      	adds	r5, #8
 800488e:	2d0c      	cmp	r5, #12
 8004890:	bf38      	it	cc
 8004892:	250c      	movcc	r5, #12
 8004894:	2d00      	cmp	r5, #0
 8004896:	4606      	mov	r6, r0
 8004898:	db01      	blt.n	800489e <_malloc_r+0x1a>
 800489a:	42a9      	cmp	r1, r5
 800489c:	d903      	bls.n	80048a6 <_malloc_r+0x22>
 800489e:	230c      	movs	r3, #12
 80048a0:	6033      	str	r3, [r6, #0]
 80048a2:	2000      	movs	r0, #0
 80048a4:	bd70      	pop	{r4, r5, r6, pc}
 80048a6:	f000 f87d 	bl	80049a4 <__malloc_lock>
 80048aa:	4a21      	ldr	r2, [pc, #132]	; (8004930 <_malloc_r+0xac>)
 80048ac:	6814      	ldr	r4, [r2, #0]
 80048ae:	4621      	mov	r1, r4
 80048b0:	b991      	cbnz	r1, 80048d8 <_malloc_r+0x54>
 80048b2:	4c20      	ldr	r4, [pc, #128]	; (8004934 <_malloc_r+0xb0>)
 80048b4:	6823      	ldr	r3, [r4, #0]
 80048b6:	b91b      	cbnz	r3, 80048c0 <_malloc_r+0x3c>
 80048b8:	4630      	mov	r0, r6
 80048ba:	f000 f863 	bl	8004984 <_sbrk_r>
 80048be:	6020      	str	r0, [r4, #0]
 80048c0:	4629      	mov	r1, r5
 80048c2:	4630      	mov	r0, r6
 80048c4:	f000 f85e 	bl	8004984 <_sbrk_r>
 80048c8:	1c43      	adds	r3, r0, #1
 80048ca:	d124      	bne.n	8004916 <_malloc_r+0x92>
 80048cc:	230c      	movs	r3, #12
 80048ce:	6033      	str	r3, [r6, #0]
 80048d0:	4630      	mov	r0, r6
 80048d2:	f000 f868 	bl	80049a6 <__malloc_unlock>
 80048d6:	e7e4      	b.n	80048a2 <_malloc_r+0x1e>
 80048d8:	680b      	ldr	r3, [r1, #0]
 80048da:	1b5b      	subs	r3, r3, r5
 80048dc:	d418      	bmi.n	8004910 <_malloc_r+0x8c>
 80048de:	2b0b      	cmp	r3, #11
 80048e0:	d90f      	bls.n	8004902 <_malloc_r+0x7e>
 80048e2:	600b      	str	r3, [r1, #0]
 80048e4:	50cd      	str	r5, [r1, r3]
 80048e6:	18cc      	adds	r4, r1, r3
 80048e8:	4630      	mov	r0, r6
 80048ea:	f000 f85c 	bl	80049a6 <__malloc_unlock>
 80048ee:	f104 000b 	add.w	r0, r4, #11
 80048f2:	1d23      	adds	r3, r4, #4
 80048f4:	f020 0007 	bic.w	r0, r0, #7
 80048f8:	1ac3      	subs	r3, r0, r3
 80048fa:	d0d3      	beq.n	80048a4 <_malloc_r+0x20>
 80048fc:	425a      	negs	r2, r3
 80048fe:	50e2      	str	r2, [r4, r3]
 8004900:	e7d0      	b.n	80048a4 <_malloc_r+0x20>
 8004902:	428c      	cmp	r4, r1
 8004904:	684b      	ldr	r3, [r1, #4]
 8004906:	bf16      	itet	ne
 8004908:	6063      	strne	r3, [r4, #4]
 800490a:	6013      	streq	r3, [r2, #0]
 800490c:	460c      	movne	r4, r1
 800490e:	e7eb      	b.n	80048e8 <_malloc_r+0x64>
 8004910:	460c      	mov	r4, r1
 8004912:	6849      	ldr	r1, [r1, #4]
 8004914:	e7cc      	b.n	80048b0 <_malloc_r+0x2c>
 8004916:	1cc4      	adds	r4, r0, #3
 8004918:	f024 0403 	bic.w	r4, r4, #3
 800491c:	42a0      	cmp	r0, r4
 800491e:	d005      	beq.n	800492c <_malloc_r+0xa8>
 8004920:	1a21      	subs	r1, r4, r0
 8004922:	4630      	mov	r0, r6
 8004924:	f000 f82e 	bl	8004984 <_sbrk_r>
 8004928:	3001      	adds	r0, #1
 800492a:	d0cf      	beq.n	80048cc <_malloc_r+0x48>
 800492c:	6025      	str	r5, [r4, #0]
 800492e:	e7db      	b.n	80048e8 <_malloc_r+0x64>
 8004930:	200000c0 	.word	0x200000c0
 8004934:	200000c4 	.word	0x200000c4

08004938 <_realloc_r>:
 8004938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800493a:	4607      	mov	r7, r0
 800493c:	4614      	mov	r4, r2
 800493e:	460e      	mov	r6, r1
 8004940:	b921      	cbnz	r1, 800494c <_realloc_r+0x14>
 8004942:	4611      	mov	r1, r2
 8004944:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004948:	f7ff bf9c 	b.w	8004884 <_malloc_r>
 800494c:	b922      	cbnz	r2, 8004958 <_realloc_r+0x20>
 800494e:	f7ff ff4b 	bl	80047e8 <_free_r>
 8004952:	4625      	mov	r5, r4
 8004954:	4628      	mov	r0, r5
 8004956:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004958:	f000 f826 	bl	80049a8 <_malloc_usable_size_r>
 800495c:	42a0      	cmp	r0, r4
 800495e:	d20f      	bcs.n	8004980 <_realloc_r+0x48>
 8004960:	4621      	mov	r1, r4
 8004962:	4638      	mov	r0, r7
 8004964:	f7ff ff8e 	bl	8004884 <_malloc_r>
 8004968:	4605      	mov	r5, r0
 800496a:	2800      	cmp	r0, #0
 800496c:	d0f2      	beq.n	8004954 <_realloc_r+0x1c>
 800496e:	4631      	mov	r1, r6
 8004970:	4622      	mov	r2, r4
 8004972:	f7ff ff15 	bl	80047a0 <memcpy>
 8004976:	4631      	mov	r1, r6
 8004978:	4638      	mov	r0, r7
 800497a:	f7ff ff35 	bl	80047e8 <_free_r>
 800497e:	e7e9      	b.n	8004954 <_realloc_r+0x1c>
 8004980:	4635      	mov	r5, r6
 8004982:	e7e7      	b.n	8004954 <_realloc_r+0x1c>

08004984 <_sbrk_r>:
 8004984:	b538      	push	{r3, r4, r5, lr}
 8004986:	4c06      	ldr	r4, [pc, #24]	; (80049a0 <_sbrk_r+0x1c>)
 8004988:	2300      	movs	r3, #0
 800498a:	4605      	mov	r5, r0
 800498c:	4608      	mov	r0, r1
 800498e:	6023      	str	r3, [r4, #0]
 8004990:	f7fd f824 	bl	80019dc <_sbrk>
 8004994:	1c43      	adds	r3, r0, #1
 8004996:	d102      	bne.n	800499e <_sbrk_r+0x1a>
 8004998:	6823      	ldr	r3, [r4, #0]
 800499a:	b103      	cbz	r3, 800499e <_sbrk_r+0x1a>
 800499c:	602b      	str	r3, [r5, #0]
 800499e:	bd38      	pop	{r3, r4, r5, pc}
 80049a0:	200001c4 	.word	0x200001c4

080049a4 <__malloc_lock>:
 80049a4:	4770      	bx	lr

080049a6 <__malloc_unlock>:
 80049a6:	4770      	bx	lr

080049a8 <_malloc_usable_size_r>:
 80049a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80049ac:	1f18      	subs	r0, r3, #4
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	bfbc      	itt	lt
 80049b2:	580b      	ldrlt	r3, [r1, r0]
 80049b4:	18c0      	addlt	r0, r0, r3
 80049b6:	4770      	bx	lr

080049b8 <_init>:
 80049b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049ba:	bf00      	nop
 80049bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049be:	bc08      	pop	{r3}
 80049c0:	469e      	mov	lr, r3
 80049c2:	4770      	bx	lr

080049c4 <_fini>:
 80049c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049c6:	bf00      	nop
 80049c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049ca:	bc08      	pop	{r3}
 80049cc:	469e      	mov	lr, r3
 80049ce:	4770      	bx	lr
