LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

Entity Part3 is


	Port ( SW : in std_logic_vector( 17 downto 0 );
	LEDR : out std_logic_vector( 17 downto 0 ) );

END Part3 ;

ARCHITECTURE LogicFunction OF Part3 IS
BEGIN
	LEDR <= SW;
END LogicFunction ;