<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2642" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2642{left:395px;bottom:68px;letter-spacing:0.1px;}
#t2_2642{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2642{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_2642{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_2642{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_2642{left:359px;bottom:884px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_2642{left:69px;bottom:800px;letter-spacing:-0.13px;}
#t8_2642{left:69px;bottom:778px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#t9_2642{left:69px;bottom:761px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_2642{left:69px;bottom:744px;letter-spacing:-0.15px;word-spacing:-1.01px;}
#tb_2642{left:69px;bottom:727px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#tc_2642{left:291px;bottom:734px;letter-spacing:-0.04px;}
#td_2642{left:310px;bottom:727px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#te_2642{left:69px;bottom:710px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#tf_2642{left:69px;bottom:687px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_2642{left:69px;bottom:671px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#th_2642{left:69px;bottom:648px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#ti_2642{left:69px;bottom:631px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tj_2642{left:191px;bottom:631px;}
#tk_2642{left:205px;bottom:631px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_2642{left:734px;bottom:631px;}
#tm_2642{left:743px;bottom:631px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#tn_2642{left:69px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_2642{left:69px;bottom:597px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tp_2642{left:69px;bottom:580px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_2642{left:69px;bottom:564px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_2642{left:69px;bottom:541px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ts_2642{left:69px;bottom:518px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tt_2642{left:543px;bottom:518px;letter-spacing:-0.14px;}
#tu_2642{left:69px;bottom:501px;letter-spacing:-0.17px;}
#tv_2642{left:808px;bottom:501px;}
#tw_2642{left:69px;bottom:466px;letter-spacing:-0.13px;}
#tx_2642{left:69px;bottom:443px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#ty_2642{left:69px;bottom:425px;letter-spacing:-0.12px;}
#tz_2642{left:90px;bottom:406px;letter-spacing:-0.14px;}
#t10_2642{left:145px;bottom:406px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t11_2642{left:90px;bottom:388px;letter-spacing:-0.09px;}
#t12_2642{left:117px;bottom:370px;letter-spacing:-0.12px;}
#t13_2642{left:337px;bottom:370px;letter-spacing:-0.12px;}
#t14_2642{left:145px;bottom:351px;letter-spacing:-0.13px;}
#t15_2642{left:145px;bottom:333px;letter-spacing:-0.1px;}
#t16_2642{left:337px;bottom:333px;letter-spacing:-0.12px;}
#t17_2642{left:172px;bottom:315px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t18_2642{left:117px;bottom:296px;letter-spacing:-0.07px;}
#t19_2642{left:69px;bottom:278px;letter-spacing:-0.11px;}
#t1a_2642{left:69px;bottom:260px;letter-spacing:-0.12px;}
#t1b_2642{left:69px;bottom:240px;letter-spacing:-0.16px;}
#t1c_2642{left:218px;bottom:240px;letter-spacing:-0.12px;}
#t1d_2642{left:233px;bottom:240px;}
#t1e_2642{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#t1f_2642{left:78px;bottom:1050px;letter-spacing:-0.12px;}
#t1g_2642{left:297px;bottom:1065px;letter-spacing:-0.13px;word-spacing:-1.84px;}
#t1h_2642{left:297px;bottom:1050px;letter-spacing:-0.18px;}
#t1i_2642{left:341px;bottom:1065px;letter-spacing:-0.14px;}
#t1j_2642{left:341px;bottom:1050px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#t1k_2642{left:341px;bottom:1034px;letter-spacing:-0.13px;}
#t1l_2642{left:415px;bottom:1065px;letter-spacing:-0.12px;}
#t1m_2642{left:415px;bottom:1050px;letter-spacing:-0.11px;}
#t1n_2642{left:415px;bottom:1034px;letter-spacing:-0.12px;}
#t1o_2642{left:495px;bottom:1065px;letter-spacing:-0.12px;}
#t1p_2642{left:78px;bottom:1011px;letter-spacing:-0.13px;}
#t1q_2642{left:78px;bottom:995px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1r_2642{left:78px;bottom:978px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1s_2642{left:297px;bottom:1011px;}
#t1t_2642{left:341px;bottom:1011px;letter-spacing:-0.17px;}
#t1u_2642{left:415px;bottom:1011px;letter-spacing:-0.16px;}
#t1v_2642{left:495px;bottom:1011px;letter-spacing:-0.12px;}
#t1w_2642{left:495px;bottom:995px;letter-spacing:-0.11px;}
#t1x_2642{left:495px;bottom:978px;letter-spacing:-0.11px;}
#t1y_2642{left:495px;bottom:961px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1z_2642{left:495px;bottom:944px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t20_2642{left:77px;bottom:863px;letter-spacing:-0.14px;}
#t21_2642{left:140px;bottom:863px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t22_2642{left:269px;bottom:863px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t23_2642{left:425px;bottom:863px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t24_2642{left:586px;bottom:863px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t25_2642{left:741px;bottom:863px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t26_2642{left:91px;bottom:839px;}
#t27_2642{left:135px;bottom:839px;letter-spacing:-0.11px;}
#t28_2642{left:258px;bottom:839px;letter-spacing:-0.13px;}
#t29_2642{left:422px;bottom:839px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t2a_2642{left:577px;bottom:839px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t2b_2642{left:762px;bottom:839px;letter-spacing:-0.17px;}

.s1_2642{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2642{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2642{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2642{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2642{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_2642{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_2642{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_2642{font-size:14px;font-family:Symbol_b5z;color:#000;}
.s9_2642{font-size:14px;font-family:Verdana_b5t;color:#0860A8;}
.sa_2642{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sb_2642{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2642" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2642Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2642" style="-webkit-user-select: none;"><object width="935" height="1210" data="2642/2642.svg" type="image/svg+xml" id="pdf2642" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2642" class="t s1_2642">VRSQRT14SS—Compute Approximate Reciprocal of Square Root of Scalar Float32 Value </span>
<span id="t2_2642" class="t s2_2642">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2642" class="t s1_2642">5-680 </span><span id="t4_2642" class="t s1_2642">Vol. 2C </span>
<span id="t5_2642" class="t s3_2642">VRSQRT14SS—Compute Approximate Reciprocal of Square Root of Scalar Float32 Value </span>
<span id="t6_2642" class="t s4_2642">Instruction Operand Encoding </span>
<span id="t7_2642" class="t s5_2642">Description </span>
<span id="t8_2642" class="t s6_2642">Computes of the approximate reciprocal of the square root of the scalar single-precision floating-point value in the </span>
<span id="t9_2642" class="t s6_2642">low doubleword element of the source operand (the second operand) and stores the result in the low doubleword </span>
<span id="ta_2642" class="t s6_2642">element of the destination operand (the first operand) according to the writemask. The maximum relative error for </span>
<span id="tb_2642" class="t s6_2642">this approximation is less than 2 </span>
<span id="tc_2642" class="t s7_2642">-14 </span>
<span id="td_2642" class="t s6_2642">. The source operand can be an XMM register or a 32-bit memory location. The </span>
<span id="te_2642" class="t s6_2642">destination operand is an XMM register. </span>
<span id="tf_2642" class="t s6_2642">Bits (127:32) of the XMM register destination are copied from corresponding bits in the first source operand. Bits </span>
<span id="tg_2642" class="t s6_2642">(MAXVL-1:128) of the destination register are zeroed. </span>
<span id="th_2642" class="t s6_2642">The VRSQRT14SS instruction is not affected by the rounding control bits in the MXCSR register. When a source </span>
<span id="ti_2642" class="t s6_2642">value is a 0.0, an </span><span id="tj_2642" class="t s8_2642">∞ </span><span id="tk_2642" class="t s6_2642">with the sign of the source value is returned. When the source operand is an </span><span id="tl_2642" class="t s8_2642">∞</span><span id="tm_2642" class="t s6_2642">, zero with the </span>
<span id="tn_2642" class="t s6_2642">sign of the source value is returned. A denormal source value is treated as zero only if DAZ bit is set in MXCSR. </span>
<span id="to_2642" class="t s6_2642">Otherwise it is treated correctly and performs the approximation with the specified masked response. When a </span>
<span id="tp_2642" class="t s6_2642">source value is a negative value (other than 0.0) a floating-point indefinite is returned. When a source value is an </span>
<span id="tq_2642" class="t s6_2642">SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN is returned. </span>
<span id="tr_2642" class="t s6_2642">MXCSR exception flags are not affected by this instruction and floating-point exceptions are not reported. </span>
<span id="ts_2642" class="t s6_2642">A numerically exact implementation of VRSQRT14xx can be found at </span><span id="tt_2642" class="t s9_2642">https://software.intel.com/en-us/arti- </span>
<span id="tu_2642" class="t s9_2642">cles/reference-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2 </span><span id="tv_2642" class="t s6_2642">. </span>
<span id="tw_2642" class="t s5_2642">Operation </span>
<span id="tx_2642" class="t sa_2642">VRSQRT14SS (EVEX version) </span>
<span id="ty_2642" class="t sb_2642">IF k1[0] or *no writemask* </span>
<span id="tz_2642" class="t sb_2642">THEN </span><span id="t10_2642" class="t sb_2642">DEST[31:0] := APPROXIMATE(1.0/ SQRT(SRC2[31:0])) </span>
<span id="t11_2642" class="t sb_2642">ELSE </span>
<span id="t12_2642" class="t sb_2642">IF *merging-masking* </span><span id="t13_2642" class="t sb_2642">; merging-masking </span>
<span id="t14_2642" class="t sb_2642">THEN *DEST[31:0] remains unchanged* </span>
<span id="t15_2642" class="t sb_2642">ELSE </span><span id="t16_2642" class="t sb_2642">; zeroing-masking </span>
<span id="t17_2642" class="t sb_2642">THEN DEST[31:0] := 0 </span>
<span id="t18_2642" class="t sb_2642">FI; </span>
<span id="t19_2642" class="t sb_2642">FI; </span>
<span id="t1a_2642" class="t sb_2642">DEST[127:32] := SRC1[127:32] </span>
<span id="t1b_2642" class="t s6_2642">DEST[MAXVL-1:128] </span><span id="t1c_2642" class="t sb_2642">:= </span><span id="t1d_2642" class="t s6_2642">0 </span>
<span id="t1e_2642" class="t sa_2642">Opcode/ </span>
<span id="t1f_2642" class="t sa_2642">Instruction </span>
<span id="t1g_2642" class="t sa_2642">Op / </span>
<span id="t1h_2642" class="t sa_2642">En </span>
<span id="t1i_2642" class="t sa_2642">64/32 </span>
<span id="t1j_2642" class="t sa_2642">bit Mode </span>
<span id="t1k_2642" class="t sa_2642">Support </span>
<span id="t1l_2642" class="t sa_2642">CPUID </span>
<span id="t1m_2642" class="t sa_2642">Feature </span>
<span id="t1n_2642" class="t sa_2642">Flag </span>
<span id="t1o_2642" class="t sa_2642">Description </span>
<span id="t1p_2642" class="t sb_2642">EVEX.LLIG.66.0F38.W0 4F /r </span>
<span id="t1q_2642" class="t sb_2642">VRSQRT14SS xmm1 {k1}{z}, </span>
<span id="t1r_2642" class="t sb_2642">xmm2, xmm3/m32 </span>
<span id="t1s_2642" class="t sb_2642">A </span><span id="t1t_2642" class="t sb_2642">V/V </span><span id="t1u_2642" class="t sb_2642">AVX512F </span><span id="t1v_2642" class="t sb_2642">Computes the approximate reciprocal square root of the </span>
<span id="t1w_2642" class="t sb_2642">scalar single-precision floating-point value in xmm3/m32 </span>
<span id="t1x_2642" class="t sb_2642">and stores the result in the low doubleword element of </span>
<span id="t1y_2642" class="t sb_2642">xmm1 using writemask k1. Bits[127:32] of xmm2 is copied </span>
<span id="t1z_2642" class="t sb_2642">to xmm1[127:32]. </span>
<span id="t20_2642" class="t sa_2642">Op/En </span><span id="t21_2642" class="t sa_2642">Tuple Type </span><span id="t22_2642" class="t sa_2642">Operand 1 </span><span id="t23_2642" class="t sa_2642">Operand 2 </span><span id="t24_2642" class="t sa_2642">Operand 3 </span><span id="t25_2642" class="t sa_2642">Operand 4 </span>
<span id="t26_2642" class="t sb_2642">A </span><span id="t27_2642" class="t sb_2642">Tuple1 Scalar </span><span id="t28_2642" class="t sb_2642">ModRM:reg (w) </span><span id="t29_2642" class="t sb_2642">VEX.vvvv (r) </span><span id="t2a_2642" class="t sb_2642">ModRM:r/m (r) </span><span id="t2b_2642" class="t sb_2642">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
