{C:/Users/Emmanuel/Documents/Paredes Camargo Emmanuel/SystemVerilog Assertions/assertions.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/Users/Emmanuel/Documents/Paredes Camargo Emmanuel/SystemVerilog Assertions/assertions.sv}
QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
-- Compiling module clock_resolve_assertion

Top level modules:
	clock_resolve_assertion

} {} {}}
