
---------- Begin Simulation Statistics ----------
final_tick                                 6200639000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  10286                       # Simulator instruction rate (inst/s)
host_mem_usage                                5178732                       # Number of bytes of host memory used
host_op_rate                                    10748                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    71.73                       # Real time elapsed on the host
host_tick_rate                               86423051                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      737835                       # Number of instructions simulated
sim_ops                                        770999                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006200                       # Number of seconds simulated
sim_ticks                                  6199527000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.348099                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   83729                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               100457                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 34                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               200                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             81749                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              28                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               25                       # Number of indirect misses.
system.cpu.branchPred.lookups                  133638                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16652                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4536842                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   506225                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               150                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     130639                       # Number of branches committed
system.cpu.commit.bw_lim_events                    56                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               2                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            6158                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               737798                       # Number of instructions committed
system.cpu.commit.committedOps                 770953                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5163432                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.149310                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.597431                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4721667     91.44%     91.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       260943      5.05%     96.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       114940      2.23%     98.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        16516      0.32%     99.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        16469      0.32%     99.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        32798      0.64%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           33      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           10      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           56      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5163432                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                16436                       # Number of function calls committed.
system.cpu.commit.int_insts                    689592                       # Number of committed integer instructions.
system.cpu.commit.loads                         32915                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           704564     91.39%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               2      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           32915      4.27%     95.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          33472      4.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            770953                       # Class of committed instruction
system.cpu.commit.refs                          66387                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      737798                       # Number of Instructions Simulated
system.cpu.committedOps                        770953                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              16.805486                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        16.805486                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               3260269                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    50                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                83369                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 777467                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1790251                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    101546                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    152                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   168                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 12062                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      133638                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     66815                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3357834                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   166                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         745178                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 3846                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                     404                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.010778                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1802398                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             100384                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.060100                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5164280                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.150838                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.996868                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5022110     97.25%     97.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    10385      0.20%     97.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     8077      0.16%     97.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    40558      0.79%     98.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      290      0.01%     98.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                       52      0.00%     98.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    16507      0.32%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      113      0.00%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    66188      1.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5164280                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         7234774                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  153                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   132708                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.119313                       # Inst execution rate
system.cpu.iew.exec_refs                       771996                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      33686                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3054801                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 33914                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  9                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 3                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                34122                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              777141                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                738310                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                25                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1479371                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     60                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 34348                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    152                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 34458                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            24                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       705395                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1000                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          650                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          106                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             47                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    837762                       # num instructions consuming a value
system.cpu.iew.wb_count                        773976                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.528688                       # average fanout of values written-back
system.cpu.iew.wb_producers                    442915                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.062422                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1479371                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1598972                       # number of integer regfile reads
system.cpu.int_regfile_writes                  493655                       # number of integer regfile writes
system.cpu.ipc                               0.059504                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.059504                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                707379     47.82%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               738315     49.91%     97.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               33698      2.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1479396                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      161882                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.109424                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       4      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 161767     99.93%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   111      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1641278                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            8284972                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       773976                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            783325                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     777132                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1479396                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   9                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            6184                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                18                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              6                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        14703                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5164280                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.286467                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.895182                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4525321     87.63%     87.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              271093      5.25%     92.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              106921      2.07%     94.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               65971      1.28%     96.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              178416      3.45%     99.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               16482      0.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  61      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  12      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   3      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5164280                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.119315                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                33914                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               34122                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6251011                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                         12399054                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 3188349                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                998889                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  52867                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1794354                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  28198                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    19                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               3373746                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 777209                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1003191                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    109460                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   8855                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    152                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 69204                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     4299                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           973913                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2761                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  5                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     84973                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              5                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      5940472                       # The number of ROB reads
system.cpu.rob.rob_writes                     1555073                       # The number of ROB writes
system.cpu.timesIdled                           83277                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq              99724                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             99725                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             33464                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            33464                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       133631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       132746                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                266377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      4276224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       264202                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4540426                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           133218                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 133218    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             133218                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           83355299                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          49641000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         100224000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              100749                       # Transaction distribution
system.membus.trans_dist::ReadResp             100749                       # Transaction distribution
system.membus.trans_dist::WriteReq              34488                       # Transaction distribution
system.membus.trans_dist::WriteResp             34488                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port       134328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       131182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave          694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       266374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         4100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         4100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 270474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port      4276968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       262643                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave          347                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4540298                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       131172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       131172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4671470                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            136315                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  136315    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              136315                       # Request fanout histogram
system.membus.reqLayer6.occupancy           131418790                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy              597499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              166000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            84079437                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6917500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy          433360000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              7.0                       # Layer utilization (%)
system.acctest.dma.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         1026                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         1026                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.dma.dma::system.membus.slave[4]         4100                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.dma.dma::system.membus.slave[4]       131172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         4030                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         4030    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         4030                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      9141500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      6153000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.bytes_read::.acctest.convolution.system.acctest.convolution      3215648                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::.acctest.dma        65536                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::total          3281184                       # Number of bytes read from this memory
system.acctest.spm.bytes_written::.acctest.convolution.system.acctest.convolution        65536                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::.acctest.dma        65636                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::total        131172                       # Number of bytes written to this memory
system.acctest.spm.num_reads::.acctest.convolution.system.acctest.convolution       803912                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::.acctest.dma         2048                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::total            805960                       # Number of read requests responded to by this memory
system.acctest.spm.num_writes::.acctest.convolution.system.acctest.convolution        16384                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::.acctest.dma         2052                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::total            18436                       # Number of write requests responded to by this memory
system.acctest.spm.bw_read::.acctest.convolution.system.acctest.convolution    518692474                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::.acctest.dma     10571129                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::total           529263603                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.convolution.system.acctest.convolution     10571129                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.dma     10587259                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::total           21158388                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.convolution.system.acctest.convolution    529263603                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.dma     21158388                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::total          550421992                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         2313                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         2313                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         2134                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         2134                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution.pio           70                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.dma.pio          624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          694                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::system.acctest.spm.port         8200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::total         8200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         8894                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution.pio           35                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.dma.pio          312                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total          347                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::system.acctest.spm.port       131172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::total       131172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       131519                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy        70500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy     10265052                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          0.2                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy       526001                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy       612000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer2.occupancy      8196000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer2.utilization          0.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      4276096                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          872                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      4276968                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      4276096                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      4276096                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        66814                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          350                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        67164                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    689745524                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       140656                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      689886180                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    689745524                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    689745524                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    689745524                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       140656                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     689886180                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst        66815                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data        66373                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total       133188                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst   3391023499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data   1069736500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   4460759999                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50752.428332                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data 16117.043075                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 33492.206498                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst        66815                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data        32909                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total        99724                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst   3391023499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data   1069736500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   4460759999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50752.428332                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 32505.895044                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 44731.057709                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data        33464                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        33464                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.dma        65636                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         129475                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             195111                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data       133168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          198704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.dma         1026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           32293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               33319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data          33298                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34322                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.dma       10587259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          20884658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              31471917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.dma      10571129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         21480348                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             32051477                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.dma      21158388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         42365006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             63523395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.dma::samples      4099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003346360000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          231                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          231                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               38138                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5976                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       33319                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34322                       # Number of write requests accepted
system.mem_ctrls.readBursts                     34354                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    35346                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  31819                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 29151                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               748                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    121045000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   12675000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               171745000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47749.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                67749.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       984                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2349                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5578                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                    36                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 32177                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                    87                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  2051                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   12                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                33286                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 2048                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    983                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    356.138284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   256.617278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   204.045850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63            17      2.18%      2.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          214     27.40%     29.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           17      2.18%     31.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           15      1.92%     33.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           12      1.54%     35.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           13      1.66%     36.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           12      1.54%     38.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           19      2.43%     40.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          462     59.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          781                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      10.956710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    148.895901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           228     98.70%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.87%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           231                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      26.731602                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.388486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    132.444695                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            230     99.57%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::2016-2047            1      0.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           231                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  81120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1018208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  197600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  195111                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               198704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        13.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        31.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     31.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     32.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6199355500                       # Total gap between requests
system.mem_ctrls.avgGap                      91650.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.dma        65632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2253                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.dma        64864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data        16588                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.dma 10586614.107818225399                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 363414.821808179899                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.dma 10462733.689199192449                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 2675688.000068392605                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.dma         2052                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        32302                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data        33298                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.dma    159401000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12344000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.dma    869806000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data 150519266826                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.dma     77680.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data       382.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.dma    424709.96                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   4520369.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy              1397655                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         734764.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2981160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            5779800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy         38615460                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         33612909                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     177642547.199998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       260764295.999999                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         42.061966                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5404468000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    207610000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    588561000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  83                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 83                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               166000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               83000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      6200639000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst        66815                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total        66815                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst   4426749500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total   4426749500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66253.827733                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66253.827733                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst        66815                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total        66815                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst   4426749500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total   4426749500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66253.827733                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66253.827733                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        66373                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        66373                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data   1481101000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1481101000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 22314.811746                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 22314.811746                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data        32909                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total        32909                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data   1481101000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1481101000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 45005.955818                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 45005.955818                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        33464                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        33464                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6200639000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 6200642000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  10277                       # Simulator instruction rate (inst/s)
host_mem_usage                                5179268                       # Number of bytes of host memory used
host_op_rate                                    10739                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    71.79                       # Real time elapsed on the host
host_tick_rate                               86352090                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      737837                       # Number of instructions simulated
sim_ops                                        771001                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006200                       # Number of seconds simulated
sim_ticks                                  6199530000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.348099                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   83729                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               100457                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 34                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               200                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             81749                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              28                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               25                       # Number of indirect misses.
system.cpu.branchPred.lookups                  133638                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16652                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4536845                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   506225                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               150                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     130639                       # Number of branches committed
system.cpu.commit.bw_lim_events                    56                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               3                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            6158                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               737800                       # Number of instructions committed
system.cpu.commit.committedOps                 770955                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5163438                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.149310                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.597431                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4721672     91.44%     91.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       260943      5.05%     96.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       114941      2.23%     98.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        16516      0.32%     99.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        16469      0.32%     99.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        32798      0.64%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           33      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           10      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           56      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5163438                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                16436                       # Number of function calls committed.
system.cpu.commit.int_insts                    689594                       # Number of committed integer instructions.
system.cpu.commit.loads                         32915                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           704566     91.39%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               2      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           32915      4.27%     95.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          33472      4.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            770955                       # Class of committed instruction
system.cpu.commit.refs                          66387                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      737800                       # Number of Instructions Simulated
system.cpu.committedOps                        770955                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              16.805449                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        16.805449                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               3260269                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    50                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                83369                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 777467                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1790257                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    101546                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    152                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   168                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 12062                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      133638                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     66815                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3357834                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   166                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         745178                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 3846                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                     404                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.010778                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1802404                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             100384                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.060100                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5164286                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.150838                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.996867                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5022116     97.25%     97.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    10385      0.20%     97.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     8077      0.16%     97.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    40558      0.79%     98.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      290      0.01%     98.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                       52      0.00%     98.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    16507      0.32%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      113      0.00%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    66188      1.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5164286                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         7234774                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  153                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   132708                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.119313                       # Inst execution rate
system.cpu.iew.exec_refs                       771996                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      33686                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3054801                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 33914                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  9                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 3                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                34122                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              777141                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                738310                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                25                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1479372                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     60                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 34348                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    152                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 34458                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            24                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       705395                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1000                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          650                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          106                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             47                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    837762                       # num instructions consuming a value
system.cpu.iew.wb_count                        773977                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.528688                       # average fanout of values written-back
system.cpu.iew.wb_producers                    442915                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.062422                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1479372                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1598974                       # number of integer regfile reads
system.cpu.int_regfile_writes                  493655                       # number of integer regfile writes
system.cpu.ipc                               0.059505                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.059505                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 1      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                707379     47.82%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     47.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               738315     49.91%     97.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               33698      2.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1479397                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      161882                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.109424                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       4      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 161767     99.93%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   111      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1641278                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            8284980                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       773977                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            783325                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     777132                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1479397                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   9                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            6184                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                18                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              6                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        14703                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5164286                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.286467                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.895182                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4525326     87.63%     87.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              271094      5.25%     92.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              106921      2.07%     94.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               65971      1.28%     96.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              178416      3.45%     99.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               16482      0.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  61      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  12      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   3      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5164286                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.119315                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                33914                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               34122                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6251017                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                         12399060                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 3188349                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                998890                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  52867                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1794360                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  28198                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    19                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               3373746                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 777209                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1003191                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    109460                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   8855                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    152                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 69204                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     4299                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           973913                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2761                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  5                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     84973                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              5                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      5940480                       # The number of ROB reads
system.cpu.rob.rob_writes                     1555075                       # The number of ROB writes
system.cpu.timesIdled                           83277                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq              99724                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             99725                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             33464                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            33464                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       133631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       132746                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                266377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      4276224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       264202                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4540426                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           133218                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 133218    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             133218                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           83355299                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          49641000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         100224000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              100749                       # Transaction distribution
system.membus.trans_dist::ReadResp             100749                       # Transaction distribution
system.membus.trans_dist::WriteReq              34488                       # Transaction distribution
system.membus.trans_dist::WriteResp             34488                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port       134328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       131182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave          694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       266374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         4100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         4100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 270474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port      4276968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       262643                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave          347                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4540298                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       131172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       131172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4671470                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            136315                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  136315    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              136315                       # Request fanout histogram
system.membus.reqLayer6.occupancy           131418790                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy              597499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              166000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            84079437                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6917500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy          433360000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              7.0                       # Layer utilization (%)
system.acctest.dma.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         1026                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         1026                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.dma.dma::system.membus.slave[4]         4100                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.dma.dma::system.membus.slave[4]       131172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         4030                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         4030    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         4030                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      9141500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      6153000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.bytes_read::.acctest.convolution.system.acctest.convolution      3215648                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::.acctest.dma        65536                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::total          3281184                       # Number of bytes read from this memory
system.acctest.spm.bytes_written::.acctest.convolution.system.acctest.convolution        65536                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::.acctest.dma        65636                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::total        131172                       # Number of bytes written to this memory
system.acctest.spm.num_reads::.acctest.convolution.system.acctest.convolution       803912                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::.acctest.dma         2048                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::total            805960                       # Number of read requests responded to by this memory
system.acctest.spm.num_writes::.acctest.convolution.system.acctest.convolution        16384                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::.acctest.dma         2052                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::total            18436                       # Number of write requests responded to by this memory
system.acctest.spm.bw_read::.acctest.convolution.system.acctest.convolution    518692223                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::.acctest.dma     10571124                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::total           529263347                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.convolution.system.acctest.convolution     10571124                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.dma     10587254                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::total           21158378                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.convolution.system.acctest.convolution    529263347                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.dma     21158378                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::total          550421726                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         2313                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         2313                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         2134                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         2134                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution.pio           70                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.dma.pio          624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          694                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::system.acctest.spm.port         8200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::total         8200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         8894                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution.pio           35                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.dma.pio          312                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total          347                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::system.acctest.spm.port       131172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::total       131172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       131519                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy        70500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy     10265052                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          0.2                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy       526001                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy       612000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer2.occupancy      8196000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer2.utilization          0.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      4276096                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          872                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      4276968                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      4276096                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      4276096                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        66814                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          350                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        67164                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    689745190                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       140656                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      689885846                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    689745190                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    689745190                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    689745190                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       140656                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     689885846                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst        66815                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data        66373                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total       133188                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst   3391023499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data   1069736500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   4460759999                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50752.428332                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data 16117.043075                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 33492.206498                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst        66815                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data        32909                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total        99724                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst   3391023499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data   1069736500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   4460759999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50752.428332                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 32505.895044                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 44731.057709                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data        33464                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        33464                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.dma        65636                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         129475                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             195111                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data       133168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          198704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.dma         1026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           32293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               33319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data          33298                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34322                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.dma       10587254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          20884648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              31471902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.dma      10571124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         21480338                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             32051462                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.dma      21158378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         42364986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             63523364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.dma::samples      4099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003346360000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          231                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          231                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               38138                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5976                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       33319                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34322                       # Number of write requests accepted
system.mem_ctrls.readBursts                     34354                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    35346                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  31819                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 29151                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               748                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    121045000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   12675000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               171745000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47749.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                67749.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       984                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2349                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5578                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                    36                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 32177                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                    87                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  2051                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   12                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                33286                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 2048                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    983                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    356.138284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   256.617278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   204.045850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63            17      2.18%      2.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          214     27.40%     29.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           17      2.18%     31.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           15      1.92%     33.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           12      1.54%     35.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           13      1.66%     36.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           12      1.54%     38.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           19      2.43%     40.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          462     59.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          781                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      10.956710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    148.895901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           228     98.70%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.87%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           231                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      26.731602                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.388486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    132.444695                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            230     99.57%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::2016-2047            1      0.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           231                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  81120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1018208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  197600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  195111                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               198704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        13.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        31.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     31.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     32.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6199355500                       # Total gap between requests
system.mem_ctrls.avgGap                      91650.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.dma        65632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2253                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.dma        64864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data        16588                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.dma 10586608.984874660149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 363414.645948967081                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.dma 10462728.626202309504                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 2675686.705282497220                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.dma         2052                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        32302                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data        33298                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.dma    159401000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12344000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.dma    869806000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data 150519266826                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.dma     77680.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data       382.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.dma    424709.96                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   4520369.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy              1397655                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         734764.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2981160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            5779800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy         38615460                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         33613020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     177642547.199998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       260764406.999999                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         42.061964                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5404468000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    207610000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    588564000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  83                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 83                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               166000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               83000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      6200642000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst        66815                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total        66815                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst   4426749500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total   4426749500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66253.827733                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66253.827733                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst        66815                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total        66815                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst   4426749500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total   4426749500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66253.827733                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66253.827733                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        66373                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        66373                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data   1481101000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1481101000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 22314.811746                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 22314.811746                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data        32909                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total        32909                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data   1481101000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1481101000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 45005.955818                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 45005.955818                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        33464                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        33464                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6200642000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------
