0.6
2018.3
Dec  6 2018
23:39:36
/home/daniel/Desktop/FPGAx/FPGA/assets/projects/Controller_v2/Project.srcs/sim_1/new/Controller_TB.vhd,1552911260,vhdl,,,,controller_tb,,,,,,,,
/home/daniel/Desktop/FPGAx/FPGA/assets/projects/Controller_v2/Project.srcs/sim_1/new/MotorTB.vhd,1553196763,vhdl,,,,motortb,,,,,,,,
/home/daniel/Desktop/FPGAx/FPGA/assets/projects/Controller_v2/Project.srcs/sources_1/new/Controller.vhd,1553021452,vhdl,,,,controller,,,,,,,,
/home/daniel/Desktop/FPGAx/FPGA/assets/projects/Controller_v2/Project.srcs/sources_1/new/ENCODER.vhd,1552927287,vhdl,,,,pmod_enc,,,,,,,,
/home/daniel/Desktop/FPGAx/FPGA/assets/projects/Controller_v2/Project.srcs/sources_1/new/PWM.vhd,1553196145,vhdl,,,,motor_statefreq;pwm,,,,,,,,
/home/daniel/Desktop/FPGAx/FPGA/assets/projects/Controller_v2/Project.srcs/sources_1/new/SPI_reciever.vhd,1553014321,vhdl2008,,,,spi_slave_reci,,,,,,,,
/home/daniel/Desktop/FPGAx/FPGA/assets/projects/Controller_v2/Project.srcs/sources_1/new/SPI_topmodule.vhd,1553027148,vhdl2008,,,,spi_topmodule,,,,,,,,
/home/daniel/Desktop/FPGAx/FPGA/assets/projects/Controller_v2/Project.srcs/sources_1/new/SPI_trns.vhd,1553018033,vhdl2008,,,,spi_slave_trns,,,,,,,,
/home/daniel/Desktop/FPGAx/FPGA/assets/projects/Controller_v2/Project.srcs/sources_1/new/TOP_test.vhd,1553023766,vhdl,,,,top_test,,,,,,,,
/home/daniel/Desktop/FPGAx/FPGA/assets/projects/Controller_v2/Project.srcs/sources_1/new/Transmitter_TEST.vhd,1553022746,vhdl2008,,,,controller_test,,,,,,,,
/home/daniel/Project/Project.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/daniel/Project/Project.srcs/sources_1/new/SPI_transmit.vhd,1552864237,vhdl,,,,clkdivision;spi_transmit,,,,,,,,
