

================================================================
== Vivado HLS Report for 'StreamingMaxPool_Bat'
================================================================
* Date:           Tue Jul  7 16:26:58 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.274|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2075|  2075|  2075|  2075|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+------------------+------+------+------+------+---------+
        |                            |                  |   Latency   |   Interval  | Pipeline|
        |          Instance          |      Module      |  min |  max |  min |  max |   Type  |
        +----------------------------+------------------+------+------+------+------+---------+
        |grp_StreamingMaxPool_fu_18  |StreamingMaxPool  |  2074|  2074|  2074|  2074|   none  |
        +----------------------------+------------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      2|
|FIFO             |        -|      -|       -|      -|
|Instance         |       64|      -|    1149|   3900|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     51|
|Register         |        -|      -|       5|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       64|      0|    1154|   3953|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       22|      0|       1|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+------------------+---------+-------+------+------+
    |          Instance          |      Module      | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------+------------------+---------+-------+------+------+
    |grp_StreamingMaxPool_fu_18  |StreamingMaxPool  |       64|      0|  1149|  3900|
    +----------------------------+------------------+---------+-------+------+------+
    |Total                       |                  |       64|      0|  1149|  3900|
    +----------------------------+------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  15|          3|    1|          3|
    |ap_done        |   9|          2|    1|          2|
    |in_V_V_read    |   9|          2|    1|          2|
    |out_V_V_write  |   9|          2|    1|          2|
    |real_start     |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          |  51|         11|    5|         11|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+---+----+-----+-----------+
    |                   Name                  | FF| LUT| Bits| Const Bits|
    +-----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                |  2|   0|    2|          0|
    |ap_done_reg                              |  1|   0|    1|          0|
    |grp_StreamingMaxPool_fu_18_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                           |  1|   0|    1|          0|
    +-----------------------------------------+---+----+-----+-----------+
    |Total                                    |  5|   0|    5|          0|
    +-----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+-----+-----+------------+----------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | StreamingMaxPool_Bat | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | StreamingMaxPool_Bat | return value |
|ap_start        |  in |    1| ap_ctrl_hs | StreamingMaxPool_Bat | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | StreamingMaxPool_Bat | return value |
|ap_done         | out |    1| ap_ctrl_hs | StreamingMaxPool_Bat | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | StreamingMaxPool_Bat | return value |
|ap_idle         | out |    1| ap_ctrl_hs | StreamingMaxPool_Bat | return value |
|ap_ready        | out |    1| ap_ctrl_hs | StreamingMaxPool_Bat | return value |
|start_out       | out |    1| ap_ctrl_hs | StreamingMaxPool_Bat | return value |
|start_write     | out |    1| ap_ctrl_hs | StreamingMaxPool_Bat | return value |
|in_V_V_dout     |  in |   64|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |        in_V_V        |    pointer   |
|out_V_V_din     | out |   64|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |        out_V_V       |    pointer   |
+----------------+-----+-----+------------+----------------------+--------------+

