
hello_world.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004dd0  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000398  08004f80  08004f80  00014f80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005318  08005318  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08005318  08005318  00015318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005320  08005320  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005320  08005320  00015320  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005324  08005324  00015324  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08005328  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          00000248  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200002c0  200002c0  00020078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a5e7  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002155  00000000  00000000  0002a68f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000828  00000000  00000000  0002c7e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000730  00000000  00000000  0002d010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000230fc  00000000  00000000  0002d740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c73c  00000000  00000000  0005083c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d05e5  00000000  00000000  0005cf78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012d55d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000026fc  00000000  00000000  0012d5b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000078 	.word	0x20000078
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08004f68 	.word	0x08004f68

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000007c 	.word	0x2000007c
 80001ec:	08004f68 	.word	0x08004f68

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr
	...

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002d4:	f000 b974 	b.w	80005c0 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468e      	mov	lr, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14d      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4694      	mov	ip, r2
 8000302:	d969      	bls.n	80003d8 <__udivmoddi4+0xe8>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b152      	cbz	r2, 8000320 <__udivmoddi4+0x30>
 800030a:	fa01 f302 	lsl.w	r3, r1, r2
 800030e:	f1c2 0120 	rsb	r1, r2, #32
 8000312:	fa20 f101 	lsr.w	r1, r0, r1
 8000316:	fa0c fc02 	lsl.w	ip, ip, r2
 800031a:	ea41 0e03 	orr.w	lr, r1, r3
 800031e:	4094      	lsls	r4, r2
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	0c21      	lsrs	r1, r4, #16
 8000326:	fbbe f6f8 	udiv	r6, lr, r8
 800032a:	fa1f f78c 	uxth.w	r7, ip
 800032e:	fb08 e316 	mls	r3, r8, r6, lr
 8000332:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000336:	fb06 f107 	mul.w	r1, r6, r7
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000346:	f080 811f 	bcs.w	8000588 <__udivmoddi4+0x298>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 811c 	bls.w	8000588 <__udivmoddi4+0x298>
 8000350:	3e02      	subs	r6, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0f8 	udiv	r0, r3, r8
 800035c:	fb08 3310 	mls	r3, r8, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 f707 	mul.w	r7, r0, r7
 8000368:	42a7      	cmp	r7, r4
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x92>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000374:	f080 810a 	bcs.w	800058c <__udivmoddi4+0x29c>
 8000378:	42a7      	cmp	r7, r4
 800037a:	f240 8107 	bls.w	800058c <__udivmoddi4+0x29c>
 800037e:	4464      	add	r4, ip
 8000380:	3802      	subs	r0, #2
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	1be4      	subs	r4, r4, r7
 8000388:	2600      	movs	r6, #0
 800038a:	b11d      	cbz	r5, 8000394 <__udivmoddi4+0xa4>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c5 4300 	strd	r4, r3, [r5]
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0xc2>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	f000 80ef 	beq.w	8000582 <__udivmoddi4+0x292>
 80003a4:	2600      	movs	r6, #0
 80003a6:	e9c5 0100 	strd	r0, r1, [r5]
 80003aa:	4630      	mov	r0, r6
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	fab3 f683 	clz	r6, r3
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d14a      	bne.n	8000450 <__udivmoddi4+0x160>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d302      	bcc.n	80003c4 <__udivmoddi4+0xd4>
 80003be:	4282      	cmp	r2, r0
 80003c0:	f200 80f9 	bhi.w	80005b6 <__udivmoddi4+0x2c6>
 80003c4:	1a84      	subs	r4, r0, r2
 80003c6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	469e      	mov	lr, r3
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	d0e0      	beq.n	8000394 <__udivmoddi4+0xa4>
 80003d2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003d6:	e7dd      	b.n	8000394 <__udivmoddi4+0xa4>
 80003d8:	b902      	cbnz	r2, 80003dc <__udivmoddi4+0xec>
 80003da:	deff      	udf	#255	; 0xff
 80003dc:	fab2 f282 	clz	r2, r2
 80003e0:	2a00      	cmp	r2, #0
 80003e2:	f040 8092 	bne.w	800050a <__udivmoddi4+0x21a>
 80003e6:	eba1 010c 	sub.w	r1, r1, ip
 80003ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	2601      	movs	r6, #1
 80003f4:	0c20      	lsrs	r0, r4, #16
 80003f6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003fa:	fb07 1113 	mls	r1, r7, r3, r1
 80003fe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000402:	fb0e f003 	mul.w	r0, lr, r3
 8000406:	4288      	cmp	r0, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x12c>
 800040a:	eb1c 0101 	adds.w	r1, ip, r1
 800040e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x12a>
 8000414:	4288      	cmp	r0, r1
 8000416:	f200 80cb 	bhi.w	80005b0 <__udivmoddi4+0x2c0>
 800041a:	4643      	mov	r3, r8
 800041c:	1a09      	subs	r1, r1, r0
 800041e:	b2a4      	uxth	r4, r4
 8000420:	fbb1 f0f7 	udiv	r0, r1, r7
 8000424:	fb07 1110 	mls	r1, r7, r0, r1
 8000428:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800042c:	fb0e fe00 	mul.w	lr, lr, r0
 8000430:	45a6      	cmp	lr, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x156>
 8000434:	eb1c 0404 	adds.w	r4, ip, r4
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800043c:	d202      	bcs.n	8000444 <__udivmoddi4+0x154>
 800043e:	45a6      	cmp	lr, r4
 8000440:	f200 80bb 	bhi.w	80005ba <__udivmoddi4+0x2ca>
 8000444:	4608      	mov	r0, r1
 8000446:	eba4 040e 	sub.w	r4, r4, lr
 800044a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800044e:	e79c      	b.n	800038a <__udivmoddi4+0x9a>
 8000450:	f1c6 0720 	rsb	r7, r6, #32
 8000454:	40b3      	lsls	r3, r6
 8000456:	fa22 fc07 	lsr.w	ip, r2, r7
 800045a:	ea4c 0c03 	orr.w	ip, ip, r3
 800045e:	fa20 f407 	lsr.w	r4, r0, r7
 8000462:	fa01 f306 	lsl.w	r3, r1, r6
 8000466:	431c      	orrs	r4, r3
 8000468:	40f9      	lsrs	r1, r7
 800046a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800046e:	fa00 f306 	lsl.w	r3, r0, r6
 8000472:	fbb1 f8f9 	udiv	r8, r1, r9
 8000476:	0c20      	lsrs	r0, r4, #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fb09 1118 	mls	r1, r9, r8, r1
 8000480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000484:	fb08 f00e 	mul.w	r0, r8, lr
 8000488:	4288      	cmp	r0, r1
 800048a:	fa02 f206 	lsl.w	r2, r2, r6
 800048e:	d90b      	bls.n	80004a8 <__udivmoddi4+0x1b8>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000498:	f080 8088 	bcs.w	80005ac <__udivmoddi4+0x2bc>
 800049c:	4288      	cmp	r0, r1
 800049e:	f240 8085 	bls.w	80005ac <__udivmoddi4+0x2bc>
 80004a2:	f1a8 0802 	sub.w	r8, r8, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1a09      	subs	r1, r1, r0
 80004aa:	b2a4      	uxth	r4, r4
 80004ac:	fbb1 f0f9 	udiv	r0, r1, r9
 80004b0:	fb09 1110 	mls	r1, r9, r0, r1
 80004b4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004bc:	458e      	cmp	lr, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x1e2>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004c8:	d26c      	bcs.n	80005a4 <__udivmoddi4+0x2b4>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d96a      	bls.n	80005a4 <__udivmoddi4+0x2b4>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004d6:	fba0 9402 	umull	r9, r4, r0, r2
 80004da:	eba1 010e 	sub.w	r1, r1, lr
 80004de:	42a1      	cmp	r1, r4
 80004e0:	46c8      	mov	r8, r9
 80004e2:	46a6      	mov	lr, r4
 80004e4:	d356      	bcc.n	8000594 <__udivmoddi4+0x2a4>
 80004e6:	d053      	beq.n	8000590 <__udivmoddi4+0x2a0>
 80004e8:	b15d      	cbz	r5, 8000502 <__udivmoddi4+0x212>
 80004ea:	ebb3 0208 	subs.w	r2, r3, r8
 80004ee:	eb61 010e 	sbc.w	r1, r1, lr
 80004f2:	fa01 f707 	lsl.w	r7, r1, r7
 80004f6:	fa22 f306 	lsr.w	r3, r2, r6
 80004fa:	40f1      	lsrs	r1, r6
 80004fc:	431f      	orrs	r7, r3
 80004fe:	e9c5 7100 	strd	r7, r1, [r5]
 8000502:	2600      	movs	r6, #0
 8000504:	4631      	mov	r1, r6
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	f1c2 0320 	rsb	r3, r2, #32
 800050e:	40d8      	lsrs	r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa21 f303 	lsr.w	r3, r1, r3
 8000518:	4091      	lsls	r1, r2
 800051a:	4301      	orrs	r1, r0
 800051c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000520:	fa1f fe8c 	uxth.w	lr, ip
 8000524:	fbb3 f0f7 	udiv	r0, r3, r7
 8000528:	fb07 3610 	mls	r6, r7, r0, r3
 800052c:	0c0b      	lsrs	r3, r1, #16
 800052e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000532:	fb00 f60e 	mul.w	r6, r0, lr
 8000536:	429e      	cmp	r6, r3
 8000538:	fa04 f402 	lsl.w	r4, r4, r2
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x260>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000546:	d22f      	bcs.n	80005a8 <__udivmoddi4+0x2b8>
 8000548:	429e      	cmp	r6, r3
 800054a:	d92d      	bls.n	80005a8 <__udivmoddi4+0x2b8>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1b9b      	subs	r3, r3, r6
 8000552:	b289      	uxth	r1, r1
 8000554:	fbb3 f6f7 	udiv	r6, r3, r7
 8000558:	fb07 3316 	mls	r3, r7, r6, r3
 800055c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000560:	fb06 f30e 	mul.w	r3, r6, lr
 8000564:	428b      	cmp	r3, r1
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x28a>
 8000568:	eb1c 0101 	adds.w	r1, ip, r1
 800056c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000570:	d216      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000572:	428b      	cmp	r3, r1
 8000574:	d914      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000576:	3e02      	subs	r6, #2
 8000578:	4461      	add	r1, ip
 800057a:	1ac9      	subs	r1, r1, r3
 800057c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000580:	e738      	b.n	80003f4 <__udivmoddi4+0x104>
 8000582:	462e      	mov	r6, r5
 8000584:	4628      	mov	r0, r5
 8000586:	e705      	b.n	8000394 <__udivmoddi4+0xa4>
 8000588:	4606      	mov	r6, r0
 800058a:	e6e3      	b.n	8000354 <__udivmoddi4+0x64>
 800058c:	4618      	mov	r0, r3
 800058e:	e6f8      	b.n	8000382 <__udivmoddi4+0x92>
 8000590:	454b      	cmp	r3, r9
 8000592:	d2a9      	bcs.n	80004e8 <__udivmoddi4+0x1f8>
 8000594:	ebb9 0802 	subs.w	r8, r9, r2
 8000598:	eb64 0e0c 	sbc.w	lr, r4, ip
 800059c:	3801      	subs	r0, #1
 800059e:	e7a3      	b.n	80004e8 <__udivmoddi4+0x1f8>
 80005a0:	4646      	mov	r6, r8
 80005a2:	e7ea      	b.n	800057a <__udivmoddi4+0x28a>
 80005a4:	4620      	mov	r0, r4
 80005a6:	e794      	b.n	80004d2 <__udivmoddi4+0x1e2>
 80005a8:	4640      	mov	r0, r8
 80005aa:	e7d1      	b.n	8000550 <__udivmoddi4+0x260>
 80005ac:	46d0      	mov	r8, sl
 80005ae:	e77b      	b.n	80004a8 <__udivmoddi4+0x1b8>
 80005b0:	3b02      	subs	r3, #2
 80005b2:	4461      	add	r1, ip
 80005b4:	e732      	b.n	800041c <__udivmoddi4+0x12c>
 80005b6:	4630      	mov	r0, r6
 80005b8:	e709      	b.n	80003ce <__udivmoddi4+0xde>
 80005ba:	4464      	add	r4, ip
 80005bc:	3802      	subs	r0, #2
 80005be:	e742      	b.n	8000446 <__udivmoddi4+0x156>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <button_init>:
#include "drivers/button_driver.h"

void button_init(button_t* btn, GPIO_TypeDef* port, uint16_t pin) {
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b084      	sub	sp, #16
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	60f8      	str	r0, [r7, #12]
 80005cc:	60b9      	str	r1, [r7, #8]
 80005ce:	4613      	mov	r3, r2
 80005d0:	80fb      	strh	r3, [r7, #6]
    btn->port = port;
 80005d2:	68fb      	ldr	r3, [r7, #12]
 80005d4:	68ba      	ldr	r2, [r7, #8]
 80005d6:	601a      	str	r2, [r3, #0]
    btn->pin = pin;
 80005d8:	68fb      	ldr	r3, [r7, #12]
 80005da:	88fa      	ldrh	r2, [r7, #6]
 80005dc:	809a      	strh	r2, [r3, #4]
    btn->last_raw_state = HAL_GPIO_ReadPin(port, pin);
 80005de:	88fb      	ldrh	r3, [r7, #6]
 80005e0:	4619      	mov	r1, r3
 80005e2:	68b8      	ldr	r0, [r7, #8]
 80005e4:	f001 fbfc 	bl	8001de0 <HAL_GPIO_ReadPin>
 80005e8:	4603      	mov	r3, r0
 80005ea:	461a      	mov	r2, r3
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	71da      	strb	r2, [r3, #7]
    btn->last_stable_state = btn->last_raw_state;
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	79da      	ldrb	r2, [r3, #7]
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	719a      	strb	r2, [r3, #6]
    btn->last_change_time = HAL_GetTick();
 80005f8:	f001 f864 	bl	80016c4 <HAL_GetTick>
 80005fc:	4602      	mov	r2, r0
 80005fe:	68fb      	ldr	r3, [r7, #12]
 8000600:	609a      	str	r2, [r3, #8]
    btn->pressed_event_flag = 0;
 8000602:	68fb      	ldr	r3, [r7, #12]
 8000604:	2200      	movs	r2, #0
 8000606:	731a      	strb	r2, [r3, #12]
}
 8000608:	bf00      	nop
 800060a:	3710      	adds	r7, #16
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}

08000610 <button_process>:


void button_process(button_t* btn) {
 8000610:	b580      	push	{r7, lr}
 8000612:	b084      	sub	sp, #16
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
	static uint32_t last_time = 0;
    GPIO_PinState raw = HAL_GPIO_ReadPin(btn->port, btn->pin);
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	681a      	ldr	r2, [r3, #0]
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	889b      	ldrh	r3, [r3, #4]
 8000620:	4619      	mov	r1, r3
 8000622:	4610      	mov	r0, r2
 8000624:	f001 fbdc 	bl	8001de0 <HAL_GPIO_ReadPin>
 8000628:	4603      	mov	r3, r0
 800062a:	73fb      	strb	r3, [r7, #15]
    uint32_t now = HAL_GetTick();
 800062c:	f001 f84a 	bl	80016c4 <HAL_GetTick>
 8000630:	60b8      	str	r0, [r7, #8]

    if (now - last_time < 10) return;
 8000632:	4b19      	ldr	r3, [pc, #100]	; (8000698 <button_process+0x88>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	68ba      	ldr	r2, [r7, #8]
 8000638:	1ad3      	subs	r3, r2, r3
 800063a:	2b09      	cmp	r3, #9
 800063c:	d927      	bls.n	800068e <button_process+0x7e>
    last_time = now;
 800063e:	4a16      	ldr	r2, [pc, #88]	; (8000698 <button_process+0x88>)
 8000640:	68bb      	ldr	r3, [r7, #8]
 8000642:	6013      	str	r3, [r2, #0]

    if (raw != btn->last_raw_state) {
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	79db      	ldrb	r3, [r3, #7]
 8000648:	7bfa      	ldrb	r2, [r7, #15]
 800064a:	429a      	cmp	r2, r3
 800064c:	d006      	beq.n	800065c <button_process+0x4c>
        btn->last_raw_state = raw;
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	7bfa      	ldrb	r2, [r7, #15]
 8000652:	71da      	strb	r2, [r3, #7]
        btn->last_change_time = now;
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	68ba      	ldr	r2, [r7, #8]
 8000658:	609a      	str	r2, [r3, #8]
 800065a:	e019      	b.n	8000690 <button_process+0x80>
    } else {
        if (raw != btn->last_stable_state) {
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	799b      	ldrb	r3, [r3, #6]
 8000660:	7bfa      	ldrb	r2, [r7, #15]
 8000662:	429a      	cmp	r2, r3
 8000664:	d014      	beq.n	8000690 <button_process+0x80>
            if ((now - btn->last_change_time) >= BUTTON_DEBOUNCE_MS) {
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	689b      	ldr	r3, [r3, #8]
 800066a:	68ba      	ldr	r2, [r7, #8]
 800066c:	1ad3      	subs	r3, r2, r3
 800066e:	2b27      	cmp	r3, #39	; 0x27
 8000670:	d90e      	bls.n	8000690 <button_process+0x80>
                if (btn->last_stable_state == GPIO_PIN_SET && raw == GPIO_PIN_RESET) {
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	799b      	ldrb	r3, [r3, #6]
 8000676:	2b01      	cmp	r3, #1
 8000678:	d105      	bne.n	8000686 <button_process+0x76>
 800067a:	7bfb      	ldrb	r3, [r7, #15]
 800067c:	2b00      	cmp	r3, #0
 800067e:	d102      	bne.n	8000686 <button_process+0x76>
                    btn->pressed_event_flag = 1;
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	2201      	movs	r2, #1
 8000684:	731a      	strb	r2, [r3, #12]
                }
                btn->last_stable_state = raw;
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	7bfa      	ldrb	r2, [r7, #15]
 800068a:	719a      	strb	r2, [r3, #6]
 800068c:	e000      	b.n	8000690 <button_process+0x80>
    if (now - last_time < 10) return;
 800068e:	bf00      	nop
            }
        }
    }
}
 8000690:	3710      	adds	r7, #16
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	20000094 	.word	0x20000094

0800069c <button_is_pressed>:

uint8_t button_is_pressed(button_t* btn) {
 800069c:	b580      	push	{r7, lr}
 800069e:	b082      	sub	sp, #8
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
    button_process(btn);
 80006a4:	6878      	ldr	r0, [r7, #4]
 80006a6:	f7ff ffb3 	bl	8000610 <button_process>

    if (btn->pressed_event_flag) {
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	7b1b      	ldrb	r3, [r3, #12]
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d004      	beq.n	80006bc <button_is_pressed+0x20>
        btn->pressed_event_flag = 0;
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	2200      	movs	r2, #0
 80006b6:	731a      	strb	r2, [r3, #12]
        return 1;
 80006b8:	2301      	movs	r3, #1
 80006ba:	e000      	b.n	80006be <button_is_pressed+0x22>
    }
    return 0;
 80006bc:	2300      	movs	r3, #0
}
 80006be:	4618      	mov	r0, r3
 80006c0:	3708      	adds	r7, #8
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}

080006c6 <led_init>:
#include "drivers/led_driver.h"

void led_init(led_t* led, GPIO_TypeDef* port, uint16_t pin) {
 80006c6:	b480      	push	{r7}
 80006c8:	b085      	sub	sp, #20
 80006ca:	af00      	add	r7, sp, #0
 80006cc:	60f8      	str	r0, [r7, #12]
 80006ce:	60b9      	str	r1, [r7, #8]
 80006d0:	4613      	mov	r3, r2
 80006d2:	80fb      	strh	r3, [r7, #6]
    led->port = port;
 80006d4:	68fb      	ldr	r3, [r7, #12]
 80006d6:	68ba      	ldr	r2, [r7, #8]
 80006d8:	601a      	str	r2, [r3, #0]
    led->pin = pin;
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	88fa      	ldrh	r2, [r7, #6]
 80006de:	809a      	strh	r2, [r3, #4]
}
 80006e0:	bf00      	nop
 80006e2:	3714      	adds	r7, #20
 80006e4:	46bd      	mov	sp, r7
 80006e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ea:	4770      	bx	lr

080006ec <led_on>:

void led_on(led_t* led) {
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(led->port, led->pin, GPIO_PIN_SET);
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	6818      	ldr	r0, [r3, #0]
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	889b      	ldrh	r3, [r3, #4]
 80006fc:	2201      	movs	r2, #1
 80006fe:	4619      	mov	r1, r3
 8000700:	f001 fb86 	bl	8001e10 <HAL_GPIO_WritePin>
}
 8000704:	bf00      	nop
 8000706:	3708      	adds	r7, #8
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}

0800070c <led_off>:

void led_off(led_t* led) {
 800070c:	b580      	push	{r7, lr}
 800070e:	b082      	sub	sp, #8
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(led->port, led->pin, GPIO_PIN_RESET);
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	6818      	ldr	r0, [r3, #0]
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	889b      	ldrh	r3, [r3, #4]
 800071c:	2200      	movs	r2, #0
 800071e:	4619      	mov	r1, r3
 8000720:	f001 fb76 	bl	8001e10 <HAL_GPIO_WritePin>
}
 8000724:	bf00      	nop
 8000726:	3708      	adds	r7, #8
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}

0800072c <uart_critical_enter>:
static uint8_t interrupts_enabled = 0;

static char s_line_buf[UART_MAX_LINE];
static uint16_t s_line_len = 0;

static inline uint32_t uart_critical_enter(void) {
 800072c:	b480      	push	{r7}
 800072e:	b083      	sub	sp, #12
 8000730:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000732:	f3ef 8310 	mrs	r3, PRIMASK
 8000736:	603b      	str	r3, [r7, #0]
  return(result);
 8000738:	683b      	ldr	r3, [r7, #0]
    uint32_t pmask = __get_PRIMASK();
 800073a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 800073c:	b672      	cpsid	i
}
 800073e:	bf00      	nop
    __disable_irq();
    return pmask;
 8000740:	687b      	ldr	r3, [r7, #4]
}
 8000742:	4618      	mov	r0, r3
 8000744:	370c      	adds	r7, #12
 8000746:	46bd      	mov	sp, r7
 8000748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074c:	4770      	bx	lr

0800074e <uart_critical_exit>:

static inline void uart_critical_exit(uint32_t pmask) {
 800074e:	b480      	push	{r7}
 8000750:	b085      	sub	sp, #20
 8000752:	af00      	add	r7, sp, #0
 8000754:	6078      	str	r0, [r7, #4]
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800075a:	68fb      	ldr	r3, [r7, #12]
 800075c:	f383 8810 	msr	PRIMASK, r3
}
 8000760:	bf00      	nop
    __set_PRIMASK(pmask);
}
 8000762:	bf00      	nop
 8000764:	3714      	adds	r7, #20
 8000766:	46bd      	mov	sp, r7
 8000768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076c:	4770      	bx	lr
	...

08000770 <uart_set_interrupts>:

void uart_set_interrupts(uint8_t enabled)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
 8000776:	4603      	mov	r3, r0
 8000778:	71fb      	strb	r3, [r7, #7]
    interrupts_enabled = enabled;
 800077a:	4a15      	ldr	r2, [pc, #84]	; (80007d0 <uart_set_interrupts+0x60>)
 800077c:	79fb      	ldrb	r3, [r7, #7]
 800077e:	7013      	strb	r3, [r2, #0]
    if (enabled)
 8000780:	79fb      	ldrb	r3, [r7, #7]
 8000782:	2b00      	cmp	r3, #0
 8000784:	d016      	beq.n	80007b4 <uart_set_interrupts+0x44>
    {
        rx_head = rx_tail = 0;
 8000786:	2100      	movs	r1, #0
 8000788:	4b12      	ldr	r3, [pc, #72]	; (80007d4 <uart_set_interrupts+0x64>)
 800078a:	460a      	mov	r2, r1
 800078c:	801a      	strh	r2, [r3, #0]
 800078e:	4b12      	ldr	r3, [pc, #72]	; (80007d8 <uart_set_interrupts+0x68>)
 8000790:	460a      	mov	r2, r1
 8000792:	801a      	strh	r2, [r3, #0]
        tx_head = tx_tail = 0;
 8000794:	2100      	movs	r1, #0
 8000796:	4b11      	ldr	r3, [pc, #68]	; (80007dc <uart_set_interrupts+0x6c>)
 8000798:	460a      	mov	r2, r1
 800079a:	801a      	strh	r2, [r3, #0]
 800079c:	4b10      	ldr	r3, [pc, #64]	; (80007e0 <uart_set_interrupts+0x70>)
 800079e:	460a      	mov	r2, r1
 80007a0:	801a      	strh	r2, [r3, #0]
		HAL_NVIC_EnableIRQ(USART6_IRQn);
 80007a2:	2047      	movs	r0, #71	; 0x47
 80007a4:	f001 f8b5 	bl	8001912 <HAL_NVIC_EnableIRQ>
        HAL_UART_Receive_IT(&huart6, &rx_byte, 1);
 80007a8:	2201      	movs	r2, #1
 80007aa:	490e      	ldr	r1, [pc, #56]	; (80007e4 <uart_set_interrupts+0x74>)
 80007ac:	480e      	ldr	r0, [pc, #56]	; (80007e8 <uart_set_interrupts+0x78>)
 80007ae:	f002 f967 	bl	8002a80 <HAL_UART_Receive_IT>
    {
        HAL_UART_AbortReceive_IT(&huart6);
        HAL_UART_AbortTransmit_IT(&huart6);
        HAL_NVIC_DisableIRQ(USART6_IRQn);
    }
}
 80007b2:	e008      	b.n	80007c6 <uart_set_interrupts+0x56>
        HAL_UART_AbortReceive_IT(&huart6);
 80007b4:	480c      	ldr	r0, [pc, #48]	; (80007e8 <uart_set_interrupts+0x78>)
 80007b6:	f002 fa07 	bl	8002bc8 <HAL_UART_AbortReceive_IT>
        HAL_UART_AbortTransmit_IT(&huart6);
 80007ba:	480b      	ldr	r0, [pc, #44]	; (80007e8 <uart_set_interrupts+0x78>)
 80007bc:	f002 f990 	bl	8002ae0 <HAL_UART_AbortTransmit_IT>
        HAL_NVIC_DisableIRQ(USART6_IRQn);
 80007c0:	2047      	movs	r0, #71	; 0x47
 80007c2:	f001 f8b4 	bl	800192e <HAL_NVIC_DisableIRQ>
}
 80007c6:	bf00      	nop
 80007c8:	3708      	adds	r7, #8
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	200001a1 	.word	0x200001a1
 80007d4:	2000019a 	.word	0x2000019a
 80007d8:	20000198 	.word	0x20000198
 80007dc:	2000019e 	.word	0x2000019e
 80007e0:	2000019c 	.word	0x2000019c
 80007e4:	200001a0 	.word	0x200001a0
 80007e8:	2000022c 	.word	0x2000022c

080007ec <uart_get_interrupts>:

uint8_t uart_get_interrupts(void) {
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
	return interrupts_enabled;
 80007f0:	4b03      	ldr	r3, [pc, #12]	; (8000800 <uart_get_interrupts+0x14>)
 80007f2:	781b      	ldrb	r3, [r3, #0]
}
 80007f4:	4618      	mov	r0, r3
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr
 80007fe:	bf00      	nop
 8000800:	200001a1 	.word	0x200001a1

08000804 <uart_transmit_char>:

// Передача символа из МК на ПК
void uart_transmit_char(char ch)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b084      	sub	sp, #16
 8000808:	af00      	add	r7, sp, #0
 800080a:	4603      	mov	r3, r0
 800080c:	71fb      	strb	r3, [r7, #7]
    if (!interrupts_enabled) {
 800080e:	4b30      	ldr	r3, [pc, #192]	; (80008d0 <uart_transmit_char+0xcc>)
 8000810:	781b      	ldrb	r3, [r3, #0]
 8000812:	2b00      	cmp	r3, #0
 8000814:	d106      	bne.n	8000824 <uart_transmit_char+0x20>
        HAL_UART_Transmit(&huart6, (uint8_t *)&ch, 1, UART_TIMEOUT);
 8000816:	1df9      	adds	r1, r7, #7
 8000818:	230a      	movs	r3, #10
 800081a:	2201      	movs	r2, #1
 800081c:	482d      	ldr	r0, [pc, #180]	; (80008d4 <uart_transmit_char+0xd0>)
 800081e:	f001 ffb6 	bl	800278e <HAL_UART_Transmit>
        return;
 8000822:	e051      	b.n	80008c8 <uart_transmit_char+0xc4>
    }

    uint32_t pmask = uart_critical_enter();
 8000824:	f7ff ff82 	bl	800072c <uart_critical_enter>
 8000828:	60f8      	str	r0, [r7, #12]

    tx_buf[tx_head] = (uint8_t)ch;
 800082a:	4b2b      	ldr	r3, [pc, #172]	; (80008d8 <uart_transmit_char+0xd4>)
 800082c:	881b      	ldrh	r3, [r3, #0]
 800082e:	b29b      	uxth	r3, r3
 8000830:	461a      	mov	r2, r3
 8000832:	79f9      	ldrb	r1, [r7, #7]
 8000834:	4b29      	ldr	r3, [pc, #164]	; (80008dc <uart_transmit_char+0xd8>)
 8000836:	5499      	strb	r1, [r3, r2]
    tx_head = (tx_head + 1) % UART_TX_BUF_SIZE;
 8000838:	4b27      	ldr	r3, [pc, #156]	; (80008d8 <uart_transmit_char+0xd4>)
 800083a:	881b      	ldrh	r3, [r3, #0]
 800083c:	b29b      	uxth	r3, r3
 800083e:	3301      	adds	r3, #1
 8000840:	425a      	negs	r2, r3
 8000842:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000846:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800084a:	bf58      	it	pl
 800084c:	4253      	negpl	r3, r2
 800084e:	b29a      	uxth	r2, r3
 8000850:	4b21      	ldr	r3, [pc, #132]	; (80008d8 <uart_transmit_char+0xd4>)
 8000852:	801a      	strh	r2, [r3, #0]

	if (tx_head == tx_tail)
 8000854:	4b20      	ldr	r3, [pc, #128]	; (80008d8 <uart_transmit_char+0xd4>)
 8000856:	881b      	ldrh	r3, [r3, #0]
 8000858:	b29a      	uxth	r2, r3
 800085a:	4b21      	ldr	r3, [pc, #132]	; (80008e0 <uart_transmit_char+0xdc>)
 800085c:	881b      	ldrh	r3, [r3, #0]
 800085e:	b29b      	uxth	r3, r3
 8000860:	429a      	cmp	r2, r3
 8000862:	d10d      	bne.n	8000880 <uart_transmit_char+0x7c>
		tx_tail = (tx_tail + 1) % UART_TX_BUF_SIZE;
 8000864:	4b1e      	ldr	r3, [pc, #120]	; (80008e0 <uart_transmit_char+0xdc>)
 8000866:	881b      	ldrh	r3, [r3, #0]
 8000868:	b29b      	uxth	r3, r3
 800086a:	3301      	adds	r3, #1
 800086c:	425a      	negs	r2, r3
 800086e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000872:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000876:	bf58      	it	pl
 8000878:	4253      	negpl	r3, r2
 800087a:	b29a      	uxth	r2, r3
 800087c:	4b18      	ldr	r3, [pc, #96]	; (80008e0 <uart_transmit_char+0xdc>)
 800087e:	801a      	strh	r2, [r3, #0]

    uint8_t need_start = (__HAL_UART_GET_FLAG(&huart6, UART_FLAG_TXE) != 0) && (tx_head != tx_tail);
 8000880:	4b14      	ldr	r3, [pc, #80]	; (80008d4 <uart_transmit_char+0xd0>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800088a:	2b80      	cmp	r3, #128	; 0x80
 800088c:	d109      	bne.n	80008a2 <uart_transmit_char+0x9e>
 800088e:	4b12      	ldr	r3, [pc, #72]	; (80008d8 <uart_transmit_char+0xd4>)
 8000890:	881b      	ldrh	r3, [r3, #0]
 8000892:	b29a      	uxth	r2, r3
 8000894:	4b12      	ldr	r3, [pc, #72]	; (80008e0 <uart_transmit_char+0xdc>)
 8000896:	881b      	ldrh	r3, [r3, #0]
 8000898:	b29b      	uxth	r3, r3
 800089a:	429a      	cmp	r2, r3
 800089c:	d001      	beq.n	80008a2 <uart_transmit_char+0x9e>
 800089e:	2301      	movs	r3, #1
 80008a0:	e000      	b.n	80008a4 <uart_transmit_char+0xa0>
 80008a2:	2300      	movs	r3, #0
 80008a4:	72fb      	strb	r3, [r7, #11]

    uart_critical_exit(pmask);
 80008a6:	68f8      	ldr	r0, [r7, #12]
 80008a8:	f7ff ff51 	bl	800074e <uart_critical_exit>

    if (need_start) {
 80008ac:	7afb      	ldrb	r3, [r7, #11]
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d00a      	beq.n	80008c8 <uart_transmit_char+0xc4>
        HAL_UART_Transmit_IT(&huart6, &tx_buf[tx_tail], 1);
 80008b2:	4b0b      	ldr	r3, [pc, #44]	; (80008e0 <uart_transmit_char+0xdc>)
 80008b4:	881b      	ldrh	r3, [r3, #0]
 80008b6:	b29b      	uxth	r3, r3
 80008b8:	461a      	mov	r2, r3
 80008ba:	4b08      	ldr	r3, [pc, #32]	; (80008dc <uart_transmit_char+0xd8>)
 80008bc:	4413      	add	r3, r2
 80008be:	2201      	movs	r2, #1
 80008c0:	4619      	mov	r1, r3
 80008c2:	4804      	ldr	r0, [pc, #16]	; (80008d4 <uart_transmit_char+0xd0>)
 80008c4:	f002 f897 	bl	80029f6 <HAL_UART_Transmit_IT>
    }
}
 80008c8:	3710      	adds	r7, #16
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	200001a1 	.word	0x200001a1
 80008d4:	2000022c 	.word	0x2000022c
 80008d8:	2000019c 	.word	0x2000019c
 80008dc:	20000118 	.word	0x20000118
 80008e0:	2000019e 	.word	0x2000019e

080008e4 <uart_transmit_string>:
//
//    if (__HAL_UART_GET_FLAG(&huart6, UART_FLAG_TXE))
//        HAL_UART_Transmit_IT(&huart6, &tx_buf[tx_tail], 1);
//}

void uart_transmit_string(char *str) {
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
	while (*str) uart_transmit_char(*str++);
 80008ec:	e006      	b.n	80008fc <uart_transmit_string+0x18>
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	1c5a      	adds	r2, r3, #1
 80008f2:	607a      	str	r2, [r7, #4]
 80008f4:	781b      	ldrb	r3, [r3, #0]
 80008f6:	4618      	mov	r0, r3
 80008f8:	f7ff ff84 	bl	8000804 <uart_transmit_char>
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	2b00      	cmp	r3, #0
 8000902:	d1f4      	bne.n	80008ee <uart_transmit_string+0xa>
}
 8000904:	bf00      	nop
 8000906:	bf00      	nop
 8000908:	3708      	adds	r7, #8
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
	...

08000910 <uart_transmitln_string>:

void uart_transmitln_string(char *str)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
	uart_transmit_string(str);
 8000918:	6878      	ldr	r0, [r7, #4]
 800091a:	f7ff ffe3 	bl	80008e4 <uart_transmit_string>
	uart_transmit_string("\r\n");
 800091e:	4803      	ldr	r0, [pc, #12]	; (800092c <uart_transmitln_string+0x1c>)
 8000920:	f7ff ffe0 	bl	80008e4 <uart_transmit_string>
}
 8000924:	bf00      	nop
 8000926:	3708      	adds	r7, #8
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}
 800092c:	08004f80 	.word	0x08004f80

08000930 <uart_receive_char>:

// Прием с ПК на МК
static int uart_receive_char(char *ch)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b084      	sub	sp, #16
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
    if (!interrupts_enabled) {
 8000938:	4b1e      	ldr	r3, [pc, #120]	; (80009b4 <uart_receive_char+0x84>)
 800093a:	781b      	ldrb	r3, [r3, #0]
 800093c:	2b00      	cmp	r3, #0
 800093e:	d10c      	bne.n	800095a <uart_receive_char+0x2a>
        return (HAL_UART_Receive(&huart6, (uint8_t *)ch, 1, 0) == HAL_OK) ? 1 : 0;
 8000940:	2300      	movs	r3, #0
 8000942:	2201      	movs	r2, #1
 8000944:	6879      	ldr	r1, [r7, #4]
 8000946:	481c      	ldr	r0, [pc, #112]	; (80009b8 <uart_receive_char+0x88>)
 8000948:	f001 ffb3 	bl	80028b2 <HAL_UART_Receive>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	bf0c      	ite	eq
 8000952:	2301      	moveq	r3, #1
 8000954:	2300      	movne	r3, #0
 8000956:	b2db      	uxtb	r3, r3
 8000958:	e028      	b.n	80009ac <uart_receive_char+0x7c>
    }
    else
    {
        int is_byte_available = 0;
 800095a:	2300      	movs	r3, #0
 800095c:	60fb      	str	r3, [r7, #12]
        uint32_t pmask = uart_critical_enter();
 800095e:	f7ff fee5 	bl	800072c <uart_critical_enter>
 8000962:	60b8      	str	r0, [r7, #8]

        if (rx_head != rx_tail) {
 8000964:	4b15      	ldr	r3, [pc, #84]	; (80009bc <uart_receive_char+0x8c>)
 8000966:	881b      	ldrh	r3, [r3, #0]
 8000968:	b29a      	uxth	r2, r3
 800096a:	4b15      	ldr	r3, [pc, #84]	; (80009c0 <uart_receive_char+0x90>)
 800096c:	881b      	ldrh	r3, [r3, #0]
 800096e:	b29b      	uxth	r3, r3
 8000970:	429a      	cmp	r2, r3
 8000972:	d017      	beq.n	80009a4 <uart_receive_char+0x74>
            *ch = rx_buf[rx_tail];
 8000974:	4b12      	ldr	r3, [pc, #72]	; (80009c0 <uart_receive_char+0x90>)
 8000976:	881b      	ldrh	r3, [r3, #0]
 8000978:	b29b      	uxth	r3, r3
 800097a:	461a      	mov	r2, r3
 800097c:	4b11      	ldr	r3, [pc, #68]	; (80009c4 <uart_receive_char+0x94>)
 800097e:	5c9a      	ldrb	r2, [r3, r2]
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	701a      	strb	r2, [r3, #0]
            rx_tail = (rx_tail + 1) % UART_RX_BUF_SIZE;
 8000984:	4b0e      	ldr	r3, [pc, #56]	; (80009c0 <uart_receive_char+0x90>)
 8000986:	881b      	ldrh	r3, [r3, #0]
 8000988:	b29b      	uxth	r3, r3
 800098a:	3301      	adds	r3, #1
 800098c:	425a      	negs	r2, r3
 800098e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000992:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000996:	bf58      	it	pl
 8000998:	4253      	negpl	r3, r2
 800099a:	b29a      	uxth	r2, r3
 800099c:	4b08      	ldr	r3, [pc, #32]	; (80009c0 <uart_receive_char+0x90>)
 800099e:	801a      	strh	r2, [r3, #0]
            is_byte_available = 1;
 80009a0:	2301      	movs	r3, #1
 80009a2:	60fb      	str	r3, [r7, #12]
        }

        uart_critical_exit(pmask);
 80009a4:	68b8      	ldr	r0, [r7, #8]
 80009a6:	f7ff fed2 	bl	800074e <uart_critical_exit>
        return is_byte_available;
 80009aa:	68fb      	ldr	r3, [r7, #12]
    }
}
 80009ac:	4618      	mov	r0, r3
 80009ae:	3710      	adds	r7, #16
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	200001a1 	.word	0x200001a1
 80009b8:	2000022c 	.word	0x2000022c
 80009bc:	20000198 	.word	0x20000198
 80009c0:	2000019a 	.word	0x2000019a
 80009c4:	20000098 	.word	0x20000098

080009c8 <HAL_UART_RxCpltCallback>:
//        return 1;
//    }
//}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
    if (huart->Instance != USART6) return;
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	4a1c      	ldr	r2, [pc, #112]	; (8000a48 <HAL_UART_RxCpltCallback+0x80>)
 80009d6:	4293      	cmp	r3, r2
 80009d8:	d131      	bne.n	8000a3e <HAL_UART_RxCpltCallback+0x76>

    rx_buf[rx_head] = rx_byte;
 80009da:	4b1c      	ldr	r3, [pc, #112]	; (8000a4c <HAL_UART_RxCpltCallback+0x84>)
 80009dc:	881b      	ldrh	r3, [r3, #0]
 80009de:	b29b      	uxth	r3, r3
 80009e0:	461a      	mov	r2, r3
 80009e2:	4b1b      	ldr	r3, [pc, #108]	; (8000a50 <HAL_UART_RxCpltCallback+0x88>)
 80009e4:	7819      	ldrb	r1, [r3, #0]
 80009e6:	4b1b      	ldr	r3, [pc, #108]	; (8000a54 <HAL_UART_RxCpltCallback+0x8c>)
 80009e8:	5499      	strb	r1, [r3, r2]
    rx_head = (rx_head + 1) % UART_RX_BUF_SIZE;
 80009ea:	4b18      	ldr	r3, [pc, #96]	; (8000a4c <HAL_UART_RxCpltCallback+0x84>)
 80009ec:	881b      	ldrh	r3, [r3, #0]
 80009ee:	b29b      	uxth	r3, r3
 80009f0:	3301      	adds	r3, #1
 80009f2:	425a      	negs	r2, r3
 80009f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80009f8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80009fc:	bf58      	it	pl
 80009fe:	4253      	negpl	r3, r2
 8000a00:	b29a      	uxth	r2, r3
 8000a02:	4b12      	ldr	r3, [pc, #72]	; (8000a4c <HAL_UART_RxCpltCallback+0x84>)
 8000a04:	801a      	strh	r2, [r3, #0]

    if (rx_head == rx_tail)
 8000a06:	4b11      	ldr	r3, [pc, #68]	; (8000a4c <HAL_UART_RxCpltCallback+0x84>)
 8000a08:	881b      	ldrh	r3, [r3, #0]
 8000a0a:	b29a      	uxth	r2, r3
 8000a0c:	4b12      	ldr	r3, [pc, #72]	; (8000a58 <HAL_UART_RxCpltCallback+0x90>)
 8000a0e:	881b      	ldrh	r3, [r3, #0]
 8000a10:	b29b      	uxth	r3, r3
 8000a12:	429a      	cmp	r2, r3
 8000a14:	d10d      	bne.n	8000a32 <HAL_UART_RxCpltCallback+0x6a>
        rx_tail = (rx_tail + 1) % UART_RX_BUF_SIZE;
 8000a16:	4b10      	ldr	r3, [pc, #64]	; (8000a58 <HAL_UART_RxCpltCallback+0x90>)
 8000a18:	881b      	ldrh	r3, [r3, #0]
 8000a1a:	b29b      	uxth	r3, r3
 8000a1c:	3301      	adds	r3, #1
 8000a1e:	425a      	negs	r2, r3
 8000a20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000a24:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000a28:	bf58      	it	pl
 8000a2a:	4253      	negpl	r3, r2
 8000a2c:	b29a      	uxth	r2, r3
 8000a2e:	4b0a      	ldr	r3, [pc, #40]	; (8000a58 <HAL_UART_RxCpltCallback+0x90>)
 8000a30:	801a      	strh	r2, [r3, #0]

    HAL_UART_Receive_IT(&huart6, &rx_byte, 1);
 8000a32:	2201      	movs	r2, #1
 8000a34:	4906      	ldr	r1, [pc, #24]	; (8000a50 <HAL_UART_RxCpltCallback+0x88>)
 8000a36:	4809      	ldr	r0, [pc, #36]	; (8000a5c <HAL_UART_RxCpltCallback+0x94>)
 8000a38:	f002 f822 	bl	8002a80 <HAL_UART_Receive_IT>
 8000a3c:	e000      	b.n	8000a40 <HAL_UART_RxCpltCallback+0x78>
    if (huart->Instance != USART6) return;
 8000a3e:	bf00      	nop
}
 8000a40:	3708      	adds	r7, #8
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	40011400 	.word	0x40011400
 8000a4c:	20000198 	.word	0x20000198
 8000a50:	200001a0 	.word	0x200001a0
 8000a54:	20000098 	.word	0x20000098
 8000a58:	2000019a 	.word	0x2000019a
 8000a5c:	2000022c 	.word	0x2000022c

08000a60 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b082      	sub	sp, #8
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
    if (huart->Instance != USART6) return;
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	4a18      	ldr	r2, [pc, #96]	; (8000ad0 <HAL_UART_TxCpltCallback+0x70>)
 8000a6e:	4293      	cmp	r3, r2
 8000a70:	d129      	bne.n	8000ac6 <HAL_UART_TxCpltCallback+0x66>
    if (!(tx_head == tx_tail))
 8000a72:	4b18      	ldr	r3, [pc, #96]	; (8000ad4 <HAL_UART_TxCpltCallback+0x74>)
 8000a74:	881b      	ldrh	r3, [r3, #0]
 8000a76:	b29a      	uxth	r2, r3
 8000a78:	4b17      	ldr	r3, [pc, #92]	; (8000ad8 <HAL_UART_TxCpltCallback+0x78>)
 8000a7a:	881b      	ldrh	r3, [r3, #0]
 8000a7c:	b29b      	uxth	r3, r3
 8000a7e:	429a      	cmp	r2, r3
 8000a80:	d022      	beq.n	8000ac8 <HAL_UART_TxCpltCallback+0x68>
    {
        tx_tail = (tx_tail + 1) % UART_TX_BUF_SIZE;
 8000a82:	4b15      	ldr	r3, [pc, #84]	; (8000ad8 <HAL_UART_TxCpltCallback+0x78>)
 8000a84:	881b      	ldrh	r3, [r3, #0]
 8000a86:	b29b      	uxth	r3, r3
 8000a88:	3301      	adds	r3, #1
 8000a8a:	425a      	negs	r2, r3
 8000a8c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000a90:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000a94:	bf58      	it	pl
 8000a96:	4253      	negpl	r3, r2
 8000a98:	b29a      	uxth	r2, r3
 8000a9a:	4b0f      	ldr	r3, [pc, #60]	; (8000ad8 <HAL_UART_TxCpltCallback+0x78>)
 8000a9c:	801a      	strh	r2, [r3, #0]
        if (!(tx_head == tx_tail))
 8000a9e:	4b0d      	ldr	r3, [pc, #52]	; (8000ad4 <HAL_UART_TxCpltCallback+0x74>)
 8000aa0:	881b      	ldrh	r3, [r3, #0]
 8000aa2:	b29a      	uxth	r2, r3
 8000aa4:	4b0c      	ldr	r3, [pc, #48]	; (8000ad8 <HAL_UART_TxCpltCallback+0x78>)
 8000aa6:	881b      	ldrh	r3, [r3, #0]
 8000aa8:	b29b      	uxth	r3, r3
 8000aaa:	429a      	cmp	r2, r3
 8000aac:	d00c      	beq.n	8000ac8 <HAL_UART_TxCpltCallback+0x68>
            HAL_UART_Transmit_IT(&huart6, &tx_buf[tx_tail], 1);
 8000aae:	4b0a      	ldr	r3, [pc, #40]	; (8000ad8 <HAL_UART_TxCpltCallback+0x78>)
 8000ab0:	881b      	ldrh	r3, [r3, #0]
 8000ab2:	b29b      	uxth	r3, r3
 8000ab4:	461a      	mov	r2, r3
 8000ab6:	4b09      	ldr	r3, [pc, #36]	; (8000adc <HAL_UART_TxCpltCallback+0x7c>)
 8000ab8:	4413      	add	r3, r2
 8000aba:	2201      	movs	r2, #1
 8000abc:	4619      	mov	r1, r3
 8000abe:	4808      	ldr	r0, [pc, #32]	; (8000ae0 <HAL_UART_TxCpltCallback+0x80>)
 8000ac0:	f001 ff99 	bl	80029f6 <HAL_UART_Transmit_IT>
 8000ac4:	e000      	b.n	8000ac8 <HAL_UART_TxCpltCallback+0x68>
    if (huart->Instance != USART6) return;
 8000ac6:	bf00      	nop
    }
}
 8000ac8:	3708      	adds	r7, #8
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	40011400 	.word	0x40011400
 8000ad4:	2000019c 	.word	0x2000019c
 8000ad8:	2000019e 	.word	0x2000019e
 8000adc:	20000118 	.word	0x20000118
 8000ae0:	2000022c 	.word	0x2000022c

08000ae4 <uart_receive_line_task>:

void uart_receive_line_task(void) {
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b082      	sub	sp, #8
 8000ae8:	af00      	add	r7, sp, #0
    char c;
    while (uart_receive_char(&c)) {
 8000aea:	e046      	b.n	8000b7a <uart_receive_line_task+0x96>
    	uart_transmit_char(c);
 8000aec:	79fb      	ldrb	r3, [r7, #7]
 8000aee:	4618      	mov	r0, r3
 8000af0:	f7ff fe88 	bl	8000804 <uart_transmit_char>
        switch (c) {
 8000af4:	79fb      	ldrb	r3, [r7, #7]
 8000af6:	2b7f      	cmp	r3, #127	; 0x7f
 8000af8:	d01d      	beq.n	8000b36 <uart_receive_line_task+0x52>
 8000afa:	2b7f      	cmp	r3, #127	; 0x7f
 8000afc:	dc26      	bgt.n	8000b4c <uart_receive_line_task+0x68>
 8000afe:	2b0d      	cmp	r3, #13
 8000b00:	d005      	beq.n	8000b0e <uart_receive_line_task+0x2a>
 8000b02:	2b0d      	cmp	r3, #13
 8000b04:	dc22      	bgt.n	8000b4c <uart_receive_line_task+0x68>
 8000b06:	2b08      	cmp	r3, #8
 8000b08:	d015      	beq.n	8000b36 <uart_receive_line_task+0x52>
 8000b0a:	2b0a      	cmp	r3, #10
 8000b0c:	d11e      	bne.n	8000b4c <uart_receive_line_task+0x68>
        case '\r':
        case '\n':
            if (s_line_len > 0) {
 8000b0e:	4b21      	ldr	r3, [pc, #132]	; (8000b94 <uart_receive_line_task+0xb0>)
 8000b10:	881b      	ldrh	r3, [r3, #0]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d031      	beq.n	8000b7a <uart_receive_line_task+0x96>
                s_line_buf[s_line_len] = '\0';
 8000b16:	4b1f      	ldr	r3, [pc, #124]	; (8000b94 <uart_receive_line_task+0xb0>)
 8000b18:	881b      	ldrh	r3, [r3, #0]
 8000b1a:	461a      	mov	r2, r3
 8000b1c:	4b1e      	ldr	r3, [pc, #120]	; (8000b98 <uart_receive_line_task+0xb4>)
 8000b1e:	2100      	movs	r1, #0
 8000b20:	5499      	strb	r1, [r3, r2]
                uart_transmitln_string("");
 8000b22:	481e      	ldr	r0, [pc, #120]	; (8000b9c <uart_receive_line_task+0xb8>)
 8000b24:	f7ff fef4 	bl	8000910 <uart_transmitln_string>
                process_command_line(s_line_buf);
 8000b28:	481b      	ldr	r0, [pc, #108]	; (8000b98 <uart_receive_line_task+0xb4>)
 8000b2a:	f000 fa51 	bl	8000fd0 <process_command_line>
                s_line_len = 0;
 8000b2e:	4b19      	ldr	r3, [pc, #100]	; (8000b94 <uart_receive_line_task+0xb0>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	801a      	strh	r2, [r3, #0]
            }
            break;
 8000b34:	e021      	b.n	8000b7a <uart_receive_line_task+0x96>
        case '\b':
        case 0x7F:
            if (s_line_len > 0) s_line_len--;
 8000b36:	4b17      	ldr	r3, [pc, #92]	; (8000b94 <uart_receive_line_task+0xb0>)
 8000b38:	881b      	ldrh	r3, [r3, #0]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d01d      	beq.n	8000b7a <uart_receive_line_task+0x96>
 8000b3e:	4b15      	ldr	r3, [pc, #84]	; (8000b94 <uart_receive_line_task+0xb0>)
 8000b40:	881b      	ldrh	r3, [r3, #0]
 8000b42:	3b01      	subs	r3, #1
 8000b44:	b29a      	uxth	r2, r3
 8000b46:	4b13      	ldr	r3, [pc, #76]	; (8000b94 <uart_receive_line_task+0xb0>)
 8000b48:	801a      	strh	r2, [r3, #0]
            break;
 8000b4a:	e016      	b.n	8000b7a <uart_receive_line_task+0x96>
        default:
            if (isprint((unsigned)c) && s_line_len < UART_MAX_LINE - 1)
 8000b4c:	79fb      	ldrb	r3, [r7, #7]
 8000b4e:	3301      	adds	r3, #1
 8000b50:	4a13      	ldr	r2, [pc, #76]	; (8000ba0 <uart_receive_line_task+0xbc>)
 8000b52:	4413      	add	r3, r2
 8000b54:	781b      	ldrb	r3, [r3, #0]
 8000b56:	f003 0397 	and.w	r3, r3, #151	; 0x97
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d00d      	beq.n	8000b7a <uart_receive_line_task+0x96>
 8000b5e:	4b0d      	ldr	r3, [pc, #52]	; (8000b94 <uart_receive_line_task+0xb0>)
 8000b60:	881b      	ldrh	r3, [r3, #0]
 8000b62:	2b7e      	cmp	r3, #126	; 0x7e
 8000b64:	d809      	bhi.n	8000b7a <uart_receive_line_task+0x96>
                s_line_buf[s_line_len++] = c;
 8000b66:	4b0b      	ldr	r3, [pc, #44]	; (8000b94 <uart_receive_line_task+0xb0>)
 8000b68:	881b      	ldrh	r3, [r3, #0]
 8000b6a:	1c5a      	adds	r2, r3, #1
 8000b6c:	b291      	uxth	r1, r2
 8000b6e:	4a09      	ldr	r2, [pc, #36]	; (8000b94 <uart_receive_line_task+0xb0>)
 8000b70:	8011      	strh	r1, [r2, #0]
 8000b72:	461a      	mov	r2, r3
 8000b74:	79f9      	ldrb	r1, [r7, #7]
 8000b76:	4b08      	ldr	r3, [pc, #32]	; (8000b98 <uart_receive_line_task+0xb4>)
 8000b78:	5499      	strb	r1, [r3, r2]
    while (uart_receive_char(&c)) {
 8000b7a:	1dfb      	adds	r3, r7, #7
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f7ff fed7 	bl	8000930 <uart_receive_char>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d1b1      	bne.n	8000aec <uart_receive_line_task+0x8>
        }
    }
}
 8000b88:	bf00      	nop
 8000b8a:	bf00      	nop
 8000b8c:	3708      	adds	r7, #8
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	20000224 	.word	0x20000224
 8000b98:	200001a4 	.word	0x200001a4
 8000b9c:	08004f84 	.word	0x08004f84
 8000ba0:	08005168 	.word	0x08005168

08000ba4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b08a      	sub	sp, #40	; 0x28
 8000ba8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000baa:	f107 0314 	add.w	r3, r7, #20
 8000bae:	2200      	movs	r2, #0
 8000bb0:	601a      	str	r2, [r3, #0]
 8000bb2:	605a      	str	r2, [r3, #4]
 8000bb4:	609a      	str	r2, [r3, #8]
 8000bb6:	60da      	str	r2, [r3, #12]
 8000bb8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bba:	2300      	movs	r3, #0
 8000bbc:	613b      	str	r3, [r7, #16]
 8000bbe:	4b2e      	ldr	r3, [pc, #184]	; (8000c78 <MX_GPIO_Init+0xd4>)
 8000bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc2:	4a2d      	ldr	r2, [pc, #180]	; (8000c78 <MX_GPIO_Init+0xd4>)
 8000bc4:	f043 0304 	orr.w	r3, r3, #4
 8000bc8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bca:	4b2b      	ldr	r3, [pc, #172]	; (8000c78 <MX_GPIO_Init+0xd4>)
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bce:	f003 0304 	and.w	r3, r3, #4
 8000bd2:	613b      	str	r3, [r7, #16]
 8000bd4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	60fb      	str	r3, [r7, #12]
 8000bda:	4b27      	ldr	r3, [pc, #156]	; (8000c78 <MX_GPIO_Init+0xd4>)
 8000bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bde:	4a26      	ldr	r2, [pc, #152]	; (8000c78 <MX_GPIO_Init+0xd4>)
 8000be0:	f043 0308 	orr.w	r3, r3, #8
 8000be4:	6313      	str	r3, [r2, #48]	; 0x30
 8000be6:	4b24      	ldr	r3, [pc, #144]	; (8000c78 <MX_GPIO_Init+0xd4>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bea:	f003 0308 	and.w	r3, r3, #8
 8000bee:	60fb      	str	r3, [r7, #12]
 8000bf0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	60bb      	str	r3, [r7, #8]
 8000bf6:	4b20      	ldr	r3, [pc, #128]	; (8000c78 <MX_GPIO_Init+0xd4>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfa:	4a1f      	ldr	r2, [pc, #124]	; (8000c78 <MX_GPIO_Init+0xd4>)
 8000bfc:	f043 0301 	orr.w	r3, r3, #1
 8000c00:	6313      	str	r3, [r2, #48]	; 0x30
 8000c02:	4b1d      	ldr	r3, [pc, #116]	; (8000c78 <MX_GPIO_Init+0xd4>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c06:	f003 0301 	and.w	r3, r3, #1
 8000c0a:	60bb      	str	r3, [r7, #8]
 8000c0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c0e:	2300      	movs	r3, #0
 8000c10:	607b      	str	r3, [r7, #4]
 8000c12:	4b19      	ldr	r3, [pc, #100]	; (8000c78 <MX_GPIO_Init+0xd4>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c16:	4a18      	ldr	r2, [pc, #96]	; (8000c78 <MX_GPIO_Init+0xd4>)
 8000c18:	f043 0302 	orr.w	r3, r3, #2
 8000c1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c1e:	4b16      	ldr	r3, [pc, #88]	; (8000c78 <MX_GPIO_Init+0xd4>)
 8000c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c22:	f003 0302 	and.w	r3, r3, #2
 8000c26:	607b      	str	r3, [r7, #4]
 8000c28:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8000c30:	4812      	ldr	r0, [pc, #72]	; (8000c7c <MX_GPIO_Init+0xd8>)
 8000c32:	f001 f8ed 	bl	8001e10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000c36:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000c3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c40:	2300      	movs	r3, #0
 8000c42:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c44:	f107 0314 	add.w	r3, r7, #20
 8000c48:	4619      	mov	r1, r3
 8000c4a:	480d      	ldr	r0, [pc, #52]	; (8000c80 <MX_GPIO_Init+0xdc>)
 8000c4c:	f000 ff1c 	bl	8001a88 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000c50:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000c54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c56:	2301      	movs	r3, #1
 8000c58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c62:	f107 0314 	add.w	r3, r7, #20
 8000c66:	4619      	mov	r1, r3
 8000c68:	4804      	ldr	r0, [pc, #16]	; (8000c7c <MX_GPIO_Init+0xd8>)
 8000c6a:	f000 ff0d 	bl	8001a88 <HAL_GPIO_Init>

}
 8000c6e:	bf00      	nop
 8000c70:	3728      	adds	r7, #40	; 0x28
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	40023800 	.word	0x40023800
 8000c7c:	40020c00 	.word	0x40020c00
 8000c80:	40020800 	.word	0x40020800

08000c84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c88:	f000 fcb6 	bl	80015f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c8c:	f000 f81c 	bl	8000cc8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c90:	f7ff ff88 	bl	8000ba4 <MX_GPIO_Init>
  MX_USART6_UART_Init();
 8000c94:	f000 f922 	bl	8000edc <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

  traffic_light_init();
 8000c98:	f000 fb3c 	bl	8001314 <traffic_light_init>
  uart_set_interrupts(0);
 8000c9c:	2000      	movs	r0, #0
 8000c9e:	f7ff fd67 	bl	8000770 <uart_set_interrupts>
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  // КОМАНДНАЯ СТРОКА
	  uart_receive_line_task();
 8000ca2:	f7ff ff1f 	bl	8000ae4 <uart_receive_line_task>

	  // СВЕТОФОР
	  traffic_light_handler();
 8000ca6:	f000 fba1 	bl	80013ec <traffic_light_handler>

	  // КНОПКА
	  button_process(&pedestrian_button);
 8000caa:	4806      	ldr	r0, [pc, #24]	; (8000cc4 <main+0x40>)
 8000cac:	f7ff fcb0 	bl	8000610 <button_process>
	  if (button_is_pressed(&pedestrian_button)) {
 8000cb0:	4804      	ldr	r0, [pc, #16]	; (8000cc4 <main+0x40>)
 8000cb2:	f7ff fcf3 	bl	800069c <button_is_pressed>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d0f2      	beq.n	8000ca2 <main+0x1e>
		  handle_button_press();
 8000cbc:	f000 fc32 	bl	8001524 <handle_button_press>
	  uart_receive_line_task();
 8000cc0:	e7ef      	b.n	8000ca2 <main+0x1e>
 8000cc2:	bf00      	nop
 8000cc4:	2000028c 	.word	0x2000028c

08000cc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b094      	sub	sp, #80	; 0x50
 8000ccc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cce:	f107 0320 	add.w	r3, r7, #32
 8000cd2:	2230      	movs	r2, #48	; 0x30
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f002 fff6 	bl	8003cc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cdc:	f107 030c 	add.w	r3, r7, #12
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	601a      	str	r2, [r3, #0]
 8000ce4:	605a      	str	r2, [r3, #4]
 8000ce6:	609a      	str	r2, [r3, #8]
 8000ce8:	60da      	str	r2, [r3, #12]
 8000cea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cec:	2300      	movs	r3, #0
 8000cee:	60bb      	str	r3, [r7, #8]
 8000cf0:	4b23      	ldr	r3, [pc, #140]	; (8000d80 <SystemClock_Config+0xb8>)
 8000cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cf4:	4a22      	ldr	r2, [pc, #136]	; (8000d80 <SystemClock_Config+0xb8>)
 8000cf6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cfa:	6413      	str	r3, [r2, #64]	; 0x40
 8000cfc:	4b20      	ldr	r3, [pc, #128]	; (8000d80 <SystemClock_Config+0xb8>)
 8000cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d04:	60bb      	str	r3, [r7, #8]
 8000d06:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000d08:	2300      	movs	r3, #0
 8000d0a:	607b      	str	r3, [r7, #4]
 8000d0c:	4b1d      	ldr	r3, [pc, #116]	; (8000d84 <SystemClock_Config+0xbc>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000d14:	4a1b      	ldr	r2, [pc, #108]	; (8000d84 <SystemClock_Config+0xbc>)
 8000d16:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d1a:	6013      	str	r3, [r2, #0]
 8000d1c:	4b19      	ldr	r3, [pc, #100]	; (8000d84 <SystemClock_Config+0xbc>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000d24:	607b      	str	r3, [r7, #4]
 8000d26:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d28:	2302      	movs	r3, #2
 8000d2a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d30:	2310      	movs	r3, #16
 8000d32:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d34:	2300      	movs	r3, #0
 8000d36:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d38:	f107 0320 	add.w	r3, r7, #32
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f001 f881 	bl	8001e44 <HAL_RCC_OscConfig>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d001      	beq.n	8000d4c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000d48:	f000 f81e 	bl	8000d88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d4c:	230f      	movs	r3, #15
 8000d4e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d50:	2300      	movs	r3, #0
 8000d52:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d54:	2300      	movs	r3, #0
 8000d56:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d60:	f107 030c 	add.w	r3, r7, #12
 8000d64:	2100      	movs	r1, #0
 8000d66:	4618      	mov	r0, r3
 8000d68:	f001 fae4 	bl	8002334 <HAL_RCC_ClockConfig>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d001      	beq.n	8000d76 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000d72:	f000 f809 	bl	8000d88 <Error_Handler>
  }
}
 8000d76:	bf00      	nop
 8000d78:	3750      	adds	r7, #80	; 0x50
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	40023800 	.word	0x40023800
 8000d84:	40007000 	.word	0x40007000

08000d88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000d8c:	b672      	cpsid	i
}
 8000d8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d90:	e7fe      	b.n	8000d90 <Error_Handler+0x8>
	...

08000d94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b083      	sub	sp, #12
 8000d98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	607b      	str	r3, [r7, #4]
 8000d9e:	4b10      	ldr	r3, [pc, #64]	; (8000de0 <HAL_MspInit+0x4c>)
 8000da0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000da2:	4a0f      	ldr	r2, [pc, #60]	; (8000de0 <HAL_MspInit+0x4c>)
 8000da4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000da8:	6453      	str	r3, [r2, #68]	; 0x44
 8000daa:	4b0d      	ldr	r3, [pc, #52]	; (8000de0 <HAL_MspInit+0x4c>)
 8000dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000db2:	607b      	str	r3, [r7, #4]
 8000db4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000db6:	2300      	movs	r3, #0
 8000db8:	603b      	str	r3, [r7, #0]
 8000dba:	4b09      	ldr	r3, [pc, #36]	; (8000de0 <HAL_MspInit+0x4c>)
 8000dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dbe:	4a08      	ldr	r2, [pc, #32]	; (8000de0 <HAL_MspInit+0x4c>)
 8000dc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dc4:	6413      	str	r3, [r2, #64]	; 0x40
 8000dc6:	4b06      	ldr	r3, [pc, #24]	; (8000de0 <HAL_MspInit+0x4c>)
 8000dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dce:	603b      	str	r3, [r7, #0]
 8000dd0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dd2:	bf00      	nop
 8000dd4:	370c      	adds	r7, #12
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ddc:	4770      	bx	lr
 8000dde:	bf00      	nop
 8000de0:	40023800 	.word	0x40023800

08000de4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000de8:	e7fe      	b.n	8000de8 <NMI_Handler+0x4>

08000dea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dea:	b480      	push	{r7}
 8000dec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dee:	e7fe      	b.n	8000dee <HardFault_Handler+0x4>

08000df0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000df4:	e7fe      	b.n	8000df4 <MemManage_Handler+0x4>

08000df6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000df6:	b480      	push	{r7}
 8000df8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dfa:	e7fe      	b.n	8000dfa <BusFault_Handler+0x4>

08000dfc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e00:	e7fe      	b.n	8000e00 <UsageFault_Handler+0x4>

08000e02 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e02:	b480      	push	{r7}
 8000e04:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e06:	bf00      	nop
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0e:	4770      	bx	lr

08000e10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e14:	bf00      	nop
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr

08000e1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e1e:	b480      	push	{r7}
 8000e20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e22:	bf00      	nop
 8000e24:	46bd      	mov	sp, r7
 8000e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2a:	4770      	bx	lr

08000e2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e30:	f000 fc34 	bl	800169c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e34:	bf00      	nop
 8000e36:	bd80      	pop	{r7, pc}

08000e38 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8000e3c:	4802      	ldr	r0, [pc, #8]	; (8000e48 <USART6_IRQHandler+0x10>)
 8000e3e:	f001 ff75 	bl	8002d2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8000e42:	bf00      	nop
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	2000022c 	.word	0x2000022c

08000e4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b086      	sub	sp, #24
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e54:	4a14      	ldr	r2, [pc, #80]	; (8000ea8 <_sbrk+0x5c>)
 8000e56:	4b15      	ldr	r3, [pc, #84]	; (8000eac <_sbrk+0x60>)
 8000e58:	1ad3      	subs	r3, r2, r3
 8000e5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e60:	4b13      	ldr	r3, [pc, #76]	; (8000eb0 <_sbrk+0x64>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d102      	bne.n	8000e6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e68:	4b11      	ldr	r3, [pc, #68]	; (8000eb0 <_sbrk+0x64>)
 8000e6a:	4a12      	ldr	r2, [pc, #72]	; (8000eb4 <_sbrk+0x68>)
 8000e6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e6e:	4b10      	ldr	r3, [pc, #64]	; (8000eb0 <_sbrk+0x64>)
 8000e70:	681a      	ldr	r2, [r3, #0]
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	4413      	add	r3, r2
 8000e76:	693a      	ldr	r2, [r7, #16]
 8000e78:	429a      	cmp	r2, r3
 8000e7a:	d207      	bcs.n	8000e8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e7c:	f002 fefa 	bl	8003c74 <__errno>
 8000e80:	4603      	mov	r3, r0
 8000e82:	220c      	movs	r2, #12
 8000e84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e86:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e8a:	e009      	b.n	8000ea0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e8c:	4b08      	ldr	r3, [pc, #32]	; (8000eb0 <_sbrk+0x64>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e92:	4b07      	ldr	r3, [pc, #28]	; (8000eb0 <_sbrk+0x64>)
 8000e94:	681a      	ldr	r2, [r3, #0]
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	4413      	add	r3, r2
 8000e9a:	4a05      	ldr	r2, [pc, #20]	; (8000eb0 <_sbrk+0x64>)
 8000e9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e9e:	68fb      	ldr	r3, [r7, #12]
}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	3718      	adds	r7, #24
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	20030000 	.word	0x20030000
 8000eac:	00000400 	.word	0x00000400
 8000eb0:	20000228 	.word	0x20000228
 8000eb4:	200002c0 	.word	0x200002c0

08000eb8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ebc:	4b06      	ldr	r3, [pc, #24]	; (8000ed8 <SystemInit+0x20>)
 8000ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ec2:	4a05      	ldr	r2, [pc, #20]	; (8000ed8 <SystemInit+0x20>)
 8000ec4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ec8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ecc:	bf00      	nop
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	e000ed00 	.word	0xe000ed00

08000edc <MX_USART6_UART_Init>:
UART_HandleTypeDef huart6;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000ee0:	4b11      	ldr	r3, [pc, #68]	; (8000f28 <MX_USART6_UART_Init+0x4c>)
 8000ee2:	4a12      	ldr	r2, [pc, #72]	; (8000f2c <MX_USART6_UART_Init+0x50>)
 8000ee4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 57600;
 8000ee6:	4b10      	ldr	r3, [pc, #64]	; (8000f28 <MX_USART6_UART_Init+0x4c>)
 8000ee8:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8000eec:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000eee:	4b0e      	ldr	r3, [pc, #56]	; (8000f28 <MX_USART6_UART_Init+0x4c>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000ef4:	4b0c      	ldr	r3, [pc, #48]	; (8000f28 <MX_USART6_UART_Init+0x4c>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000efa:	4b0b      	ldr	r3, [pc, #44]	; (8000f28 <MX_USART6_UART_Init+0x4c>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000f00:	4b09      	ldr	r3, [pc, #36]	; (8000f28 <MX_USART6_UART_Init+0x4c>)
 8000f02:	220c      	movs	r2, #12
 8000f04:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f06:	4b08      	ldr	r3, [pc, #32]	; (8000f28 <MX_USART6_UART_Init+0x4c>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f0c:	4b06      	ldr	r3, [pc, #24]	; (8000f28 <MX_USART6_UART_Init+0x4c>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000f12:	4805      	ldr	r0, [pc, #20]	; (8000f28 <MX_USART6_UART_Init+0x4c>)
 8000f14:	f001 fbee 	bl	80026f4 <HAL_UART_Init>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8000f1e:	f7ff ff33 	bl	8000d88 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000f22:	bf00      	nop
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	2000022c 	.word	0x2000022c
 8000f2c:	40011400 	.word	0x40011400

08000f30 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b08a      	sub	sp, #40	; 0x28
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f38:	f107 0314 	add.w	r3, r7, #20
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	601a      	str	r2, [r3, #0]
 8000f40:	605a      	str	r2, [r3, #4]
 8000f42:	609a      	str	r2, [r3, #8]
 8000f44:	60da      	str	r2, [r3, #12]
 8000f46:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a1d      	ldr	r2, [pc, #116]	; (8000fc4 <HAL_UART_MspInit+0x94>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d133      	bne.n	8000fba <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8000f52:	2300      	movs	r3, #0
 8000f54:	613b      	str	r3, [r7, #16]
 8000f56:	4b1c      	ldr	r3, [pc, #112]	; (8000fc8 <HAL_UART_MspInit+0x98>)
 8000f58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f5a:	4a1b      	ldr	r2, [pc, #108]	; (8000fc8 <HAL_UART_MspInit+0x98>)
 8000f5c:	f043 0320 	orr.w	r3, r3, #32
 8000f60:	6453      	str	r3, [r2, #68]	; 0x44
 8000f62:	4b19      	ldr	r3, [pc, #100]	; (8000fc8 <HAL_UART_MspInit+0x98>)
 8000f64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f66:	f003 0320 	and.w	r3, r3, #32
 8000f6a:	613b      	str	r3, [r7, #16]
 8000f6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f6e:	2300      	movs	r3, #0
 8000f70:	60fb      	str	r3, [r7, #12]
 8000f72:	4b15      	ldr	r3, [pc, #84]	; (8000fc8 <HAL_UART_MspInit+0x98>)
 8000f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f76:	4a14      	ldr	r2, [pc, #80]	; (8000fc8 <HAL_UART_MspInit+0x98>)
 8000f78:	f043 0304 	orr.w	r3, r3, #4
 8000f7c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f7e:	4b12      	ldr	r3, [pc, #72]	; (8000fc8 <HAL_UART_MspInit+0x98>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f82:	f003 0304 	and.w	r3, r3, #4
 8000f86:	60fb      	str	r3, [r7, #12]
 8000f88:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f8a:	23c0      	movs	r3, #192	; 0xc0
 8000f8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f8e:	2302      	movs	r3, #2
 8000f90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f92:	2300      	movs	r3, #0
 8000f94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f96:	2303      	movs	r3, #3
 8000f98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000f9a:	2308      	movs	r3, #8
 8000f9c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f9e:	f107 0314 	add.w	r3, r7, #20
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	4809      	ldr	r0, [pc, #36]	; (8000fcc <HAL_UART_MspInit+0x9c>)
 8000fa6:	f000 fd6f 	bl	8001a88 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8000faa:	2200      	movs	r2, #0
 8000fac:	2100      	movs	r1, #0
 8000fae:	2047      	movs	r0, #71	; 0x47
 8000fb0:	f000 fc93 	bl	80018da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8000fb4:	2047      	movs	r0, #71	; 0x47
 8000fb6:	f000 fcac 	bl	8001912 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8000fba:	bf00      	nop
 8000fbc:	3728      	adds	r7, #40	; 0x28
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	40011400 	.word	0x40011400
 8000fc8:	40023800 	.word	0x40023800
 8000fcc:	40020800 	.word	0x40020800

08000fd0 <process_command_line>:
extern traffic_mode_t current_mode;
extern uint32_t red_timeout_sec;
extern traffic_light_state_t current_state;

void process_command_line(const char *line)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b0b0      	sub	sp, #192	; 0xc0
 8000fd4:	af02      	add	r7, sp, #8
 8000fd6:	6078      	str	r0, [r7, #4]
    char cmd[32];
    char arg1[32];
    char arg2[32];

    int count = sscanf(line, "%31s %31s %31s", cmd, arg1, arg2);
 8000fd8:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8000fdc:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8000fe0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000fe4:	9300      	str	r3, [sp, #0]
 8000fe6:	460b      	mov	r3, r1
 8000fe8:	49a5      	ldr	r1, [pc, #660]	; (8001280 <process_command_line+0x2b0>)
 8000fea:	6878      	ldr	r0, [r7, #4]
 8000fec:	f002 fea8 	bl	8003d40 <siscanf>
 8000ff0:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0

    if (count <= 0) {
 8000ff4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	dc03      	bgt.n	8001004 <process_command_line+0x34>
    	uart_transmitln_string("Empty command");
 8000ffc:	48a1      	ldr	r0, [pc, #644]	; (8001284 <process_command_line+0x2b4>)
 8000ffe:	f7ff fc87 	bl	8000910 <uart_transmitln_string>
 8001002:	e139      	b.n	8001278 <process_command_line+0x2a8>
        return;
    }

    command_type = CMD_UNKNOWN;
 8001004:	4ba0      	ldr	r3, [pc, #640]	; (8001288 <process_command_line+0x2b8>)
 8001006:	2200      	movs	r2, #0
 8001008:	701a      	strb	r2, [r3, #0]

    if (strcmp(cmd, "?") == 0)
 800100a:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800100e:	499f      	ldr	r1, [pc, #636]	; (800128c <process_command_line+0x2bc>)
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff f8ed 	bl	80001f0 <strcmp>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d103      	bne.n	8001024 <process_command_line+0x54>
        command_type = CMD_STATUS;
 800101c:	4b9a      	ldr	r3, [pc, #616]	; (8001288 <process_command_line+0x2b8>)
 800101e:	2201      	movs	r2, #1
 8001020:	701a      	strb	r2, [r3, #0]
 8001022:	e032      	b.n	800108a <process_command_line+0xba>
    else if (strcmp(cmd, "set") == 0 && count >= 2)
 8001024:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001028:	4999      	ldr	r1, [pc, #612]	; (8001290 <process_command_line+0x2c0>)
 800102a:	4618      	mov	r0, r3
 800102c:	f7ff f8e0 	bl	80001f0 <strcmp>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d129      	bne.n	800108a <process_command_line+0xba>
 8001036:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800103a:	2b01      	cmp	r3, #1
 800103c:	dd25      	ble.n	800108a <process_command_line+0xba>
    {
        if (strcmp(arg1, "mode") == 0) command_type = CMD_SET_MODE;
 800103e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001042:	4994      	ldr	r1, [pc, #592]	; (8001294 <process_command_line+0x2c4>)
 8001044:	4618      	mov	r0, r3
 8001046:	f7ff f8d3 	bl	80001f0 <strcmp>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d103      	bne.n	8001058 <process_command_line+0x88>
 8001050:	4b8d      	ldr	r3, [pc, #564]	; (8001288 <process_command_line+0x2b8>)
 8001052:	2202      	movs	r2, #2
 8001054:	701a      	strb	r2, [r3, #0]
 8001056:	e018      	b.n	800108a <process_command_line+0xba>
        else if (strcmp(arg1, "timeout") == 0) command_type = CMD_SET_TIMEOUT;
 8001058:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800105c:	498e      	ldr	r1, [pc, #568]	; (8001298 <process_command_line+0x2c8>)
 800105e:	4618      	mov	r0, r3
 8001060:	f7ff f8c6 	bl	80001f0 <strcmp>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d103      	bne.n	8001072 <process_command_line+0xa2>
 800106a:	4b87      	ldr	r3, [pc, #540]	; (8001288 <process_command_line+0x2b8>)
 800106c:	2203      	movs	r2, #3
 800106e:	701a      	strb	r2, [r3, #0]
 8001070:	e00b      	b.n	800108a <process_command_line+0xba>
        else if (strcmp(arg1, "interrupts") == 0) command_type = CMD_SET_INTERRUPTS;
 8001072:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001076:	4989      	ldr	r1, [pc, #548]	; (800129c <process_command_line+0x2cc>)
 8001078:	4618      	mov	r0, r3
 800107a:	f7ff f8b9 	bl	80001f0 <strcmp>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d102      	bne.n	800108a <process_command_line+0xba>
 8001084:	4b80      	ldr	r3, [pc, #512]	; (8001288 <process_command_line+0x2b8>)
 8001086:	2204      	movs	r2, #4
 8001088:	701a      	strb	r2, [r3, #0]
    }

    switch (command_type) {
 800108a:	4b7f      	ldr	r3, [pc, #508]	; (8001288 <process_command_line+0x2b8>)
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	3b01      	subs	r3, #1
 8001090:	2b03      	cmp	r3, #3
 8001092:	f200 80ed 	bhi.w	8001270 <process_command_line+0x2a0>
 8001096:	a201      	add	r2, pc, #4	; (adr r2, 800109c <process_command_line+0xcc>)
 8001098:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800109c:	080010ad 	.word	0x080010ad
 80010a0:	0800117d 	.word	0x0800117d
 80010a4:	080011c5 	.word	0x080011c5
 80010a8:	08001219 	.word	0x08001219

    case CMD_STATUS:
    {
        char buffer[64];
        char *color = "";
 80010ac:	4b7c      	ldr	r3, [pc, #496]	; (80012a0 <process_command_line+0x2d0>)
 80010ae:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

        switch (current_state) {
 80010b2:	4b7c      	ldr	r3, [pc, #496]	; (80012a4 <process_command_line+0x2d4>)
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	2b03      	cmp	r3, #3
 80010b8:	d81a      	bhi.n	80010f0 <process_command_line+0x120>
 80010ba:	a201      	add	r2, pc, #4	; (adr r2, 80010c0 <process_command_line+0xf0>)
 80010bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010c0:	080010d1 	.word	0x080010d1
 80010c4:	080010d9 	.word	0x080010d9
 80010c8:	080010e1 	.word	0x080010e1
 80010cc:	080010e9 	.word	0x080010e9
			case STATE_RED:             color = "red"; break;
 80010d0:	4b75      	ldr	r3, [pc, #468]	; (80012a8 <process_command_line+0x2d8>)
 80010d2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80010d6:	e00f      	b.n	80010f8 <process_command_line+0x128>
			case STATE_GREEN:           color = "green"; break;
 80010d8:	4b74      	ldr	r3, [pc, #464]	; (80012ac <process_command_line+0x2dc>)
 80010da:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80010de:	e00b      	b.n	80010f8 <process_command_line+0x128>
			case STATE_GREEN_BLINKING:  color = "blinking green"; break;
 80010e0:	4b73      	ldr	r3, [pc, #460]	; (80012b0 <process_command_line+0x2e0>)
 80010e2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80010e6:	e007      	b.n	80010f8 <process_command_line+0x128>
			case STATE_YELLOW:          color = "yellow"; break;
 80010e8:	4b72      	ldr	r3, [pc, #456]	; (80012b4 <process_command_line+0x2e4>)
 80010ea:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80010ee:	e003      	b.n	80010f8 <process_command_line+0x128>
			default:                 	color = "unknown"; break;
 80010f0:	4b71      	ldr	r3, [pc, #452]	; (80012b8 <process_command_line+0x2e8>)
 80010f2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80010f6:	bf00      	nop
		}

        // Color
        uart_transmit_string("State: ");
 80010f8:	4870      	ldr	r0, [pc, #448]	; (80012bc <process_command_line+0x2ec>)
 80010fa:	f7ff fbf3 	bl	80008e4 <uart_transmit_string>
        uart_transmitln_string((char *)color);
 80010fe:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8001102:	f7ff fc05 	bl	8000910 <uart_transmitln_string>

        // Mode
        uart_transmit_string("Mode: ");
 8001106:	486e      	ldr	r0, [pc, #440]	; (80012c0 <process_command_line+0x2f0>)
 8001108:	f7ff fbec 	bl	80008e4 <uart_transmit_string>
        snprintf(buffer, sizeof(buffer), "%d", current_mode);
 800110c:	4b6d      	ldr	r3, [pc, #436]	; (80012c4 <process_command_line+0x2f4>)
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	f107 0008 	add.w	r0, r7, #8
 8001114:	4a6c      	ldr	r2, [pc, #432]	; (80012c8 <process_command_line+0x2f8>)
 8001116:	2140      	movs	r1, #64	; 0x40
 8001118:	f002 fdde 	bl	8003cd8 <sniprintf>
        uart_transmitln_string(buffer);
 800111c:	f107 0308 	add.w	r3, r7, #8
 8001120:	4618      	mov	r0, r3
 8001122:	f7ff fbf5 	bl	8000910 <uart_transmitln_string>

        // Timeout
        uart_transmit_string("Timeout (sec): ");
 8001126:	4869      	ldr	r0, [pc, #420]	; (80012cc <process_command_line+0x2fc>)
 8001128:	f7ff fbdc 	bl	80008e4 <uart_transmit_string>
        snprintf(buffer, sizeof(buffer), "%lu", (unsigned long)red_timeout_sec / 1000);
 800112c:	4b68      	ldr	r3, [pc, #416]	; (80012d0 <process_command_line+0x300>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a68      	ldr	r2, [pc, #416]	; (80012d4 <process_command_line+0x304>)
 8001132:	fba2 2303 	umull	r2, r3, r2, r3
 8001136:	099b      	lsrs	r3, r3, #6
 8001138:	f107 0008 	add.w	r0, r7, #8
 800113c:	4a66      	ldr	r2, [pc, #408]	; (80012d8 <process_command_line+0x308>)
 800113e:	2140      	movs	r1, #64	; 0x40
 8001140:	f002 fdca 	bl	8003cd8 <sniprintf>
        uart_transmitln_string(buffer);
 8001144:	f107 0308 	add.w	r3, r7, #8
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff fbe1 	bl	8000910 <uart_transmitln_string>

        // Interruption
        uart_transmit_string("Interruption: ");
 800114e:	4863      	ldr	r0, [pc, #396]	; (80012dc <process_command_line+0x30c>)
 8001150:	f7ff fbc8 	bl	80008e4 <uart_transmit_string>
        snprintf(buffer, sizeof(buffer), "%c", uart_get_interrupts() ? 'I' : 'P');
 8001154:	f7ff fb4a 	bl	80007ec <uart_get_interrupts>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <process_command_line+0x192>
 800115e:	2349      	movs	r3, #73	; 0x49
 8001160:	e000      	b.n	8001164 <process_command_line+0x194>
 8001162:	2350      	movs	r3, #80	; 0x50
 8001164:	f107 0008 	add.w	r0, r7, #8
 8001168:	4a5d      	ldr	r2, [pc, #372]	; (80012e0 <process_command_line+0x310>)
 800116a:	2140      	movs	r1, #64	; 0x40
 800116c:	f002 fdb4 	bl	8003cd8 <sniprintf>
        uart_transmitln_string(buffer);
 8001170:	f107 0308 	add.w	r3, r7, #8
 8001174:	4618      	mov	r0, r3
 8001176:	f7ff fbcb 	bl	8000910 <uart_transmitln_string>

        break;
 800117a:	e07d      	b.n	8001278 <process_command_line+0x2a8>
    }
    case CMD_SET_MODE:
    {
        if (count < 3) {
 800117c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001180:	2b02      	cmp	r3, #2
 8001182:	dc03      	bgt.n	800118c <process_command_line+0x1bc>
        	uart_transmitln_string("Usage: set mode 1|2");
 8001184:	4857      	ldr	r0, [pc, #348]	; (80012e4 <process_command_line+0x314>)
 8001186:	f7ff fbc3 	bl	8000910 <uart_transmitln_string>
            break;
 800118a:	e075      	b.n	8001278 <process_command_line+0x2a8>
        }
        int mode = atoi(arg2);
 800118c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001190:	4618      	mov	r0, r3
 8001192:	f002 fd6b 	bl	8003c6c <atoi>
 8001196:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8
        if (mode == 1 || mode == 2) {
 800119a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800119e:	2b01      	cmp	r3, #1
 80011a0:	d003      	beq.n	80011aa <process_command_line+0x1da>
 80011a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80011a6:	2b02      	cmp	r3, #2
 80011a8:	d108      	bne.n	80011bc <process_command_line+0x1ec>
            current_mode = mode;
 80011aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80011ae:	b2da      	uxtb	r2, r3
 80011b0:	4b44      	ldr	r3, [pc, #272]	; (80012c4 <process_command_line+0x2f4>)
 80011b2:	701a      	strb	r2, [r3, #0]
            uart_transmitln_string("OK");
 80011b4:	484c      	ldr	r0, [pc, #304]	; (80012e8 <process_command_line+0x318>)
 80011b6:	f7ff fbab 	bl	8000910 <uart_transmitln_string>
        } else {
        	uart_transmitln_string("ERROR: Invalid mode. Usage: set mode 1|2");
        }
        break;
 80011ba:	e05d      	b.n	8001278 <process_command_line+0x2a8>
        	uart_transmitln_string("ERROR: Invalid mode. Usage: set mode 1|2");
 80011bc:	484b      	ldr	r0, [pc, #300]	; (80012ec <process_command_line+0x31c>)
 80011be:	f7ff fba7 	bl	8000910 <uart_transmitln_string>
        break;
 80011c2:	e059      	b.n	8001278 <process_command_line+0x2a8>
    }
    case CMD_SET_TIMEOUT: {
        if (count < 3) {
 80011c4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80011c8:	2b02      	cmp	r3, #2
 80011ca:	dc03      	bgt.n	80011d4 <process_command_line+0x204>
        	uart_transmitln_string("Usage: set timeout X");
 80011cc:	4848      	ldr	r0, [pc, #288]	; (80012f0 <process_command_line+0x320>)
 80011ce:	f7ff fb9f 	bl	8000910 <uart_transmitln_string>
            break;
 80011d2:	e051      	b.n	8001278 <process_command_line+0x2a8>
        }
        int t = atoi(arg2) * 1000;
 80011d4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80011d8:	4618      	mov	r0, r3
 80011da:	f002 fd47 	bl	8003c6c <atoi>
 80011de:	4603      	mov	r3, r0
 80011e0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80011e4:	fb02 f303 	mul.w	r3, r2, r3
 80011e8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
        if (t > 0 && t > RED_TIME_SHORT_MS) {
 80011ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	dd0d      	ble.n	8001210 <process_command_line+0x240>
 80011f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80011f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80011fc:	4293      	cmp	r3, r2
 80011fe:	dd07      	ble.n	8001210 <process_command_line+0x240>
            red_timeout_sec = (uint32_t)t;
 8001200:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001204:	4a32      	ldr	r2, [pc, #200]	; (80012d0 <process_command_line+0x300>)
 8001206:	6013      	str	r3, [r2, #0]
            uart_transmitln_string("OK");
 8001208:	4837      	ldr	r0, [pc, #220]	; (80012e8 <process_command_line+0x318>)
 800120a:	f7ff fb81 	bl	8000910 <uart_transmitln_string>
        } else {
        	uart_transmitln_string("ERROR: Timeout must be more than RED_TIME_SHORT");
        }
        break;
 800120e:	e033      	b.n	8001278 <process_command_line+0x2a8>
        	uart_transmitln_string("ERROR: Timeout must be more than RED_TIME_SHORT");
 8001210:	4838      	ldr	r0, [pc, #224]	; (80012f4 <process_command_line+0x324>)
 8001212:	f7ff fb7d 	bl	8000910 <uart_transmitln_string>
        break;
 8001216:	e02f      	b.n	8001278 <process_command_line+0x2a8>
    }
    case CMD_SET_INTERRUPTS: {
        if (count < 3) {
 8001218:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800121c:	2b02      	cmp	r3, #2
 800121e:	dc03      	bgt.n	8001228 <process_command_line+0x258>
        	uart_transmitln_string("Usage: set interrupts on|off");
 8001220:	4835      	ldr	r0, [pc, #212]	; (80012f8 <process_command_line+0x328>)
 8001222:	f7ff fb75 	bl	8000910 <uart_transmitln_string>
            break;
 8001226:	e027      	b.n	8001278 <process_command_line+0x2a8>
        }
        if (strcmp(arg2, "on") == 0) {
 8001228:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800122c:	4933      	ldr	r1, [pc, #204]	; (80012fc <process_command_line+0x32c>)
 800122e:	4618      	mov	r0, r3
 8001230:	f7fe ffde 	bl	80001f0 <strcmp>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d106      	bne.n	8001248 <process_command_line+0x278>
            uart_set_interrupts(1);
 800123a:	2001      	movs	r0, #1
 800123c:	f7ff fa98 	bl	8000770 <uart_set_interrupts>
            uart_transmitln_string("Interrupts ON");
 8001240:	482f      	ldr	r0, [pc, #188]	; (8001300 <process_command_line+0x330>)
 8001242:	f7ff fb65 	bl	8000910 <uart_transmitln_string>
            uart_set_interrupts(0);
            uart_transmitln_string("Interrupts OFF");
        } else {
        	uart_transmitln_string("ERROR: Invalid parameter (use on|off)");
        }
        break;
 8001246:	e017      	b.n	8001278 <process_command_line+0x2a8>
        } else if (strcmp(arg2, "off") == 0) {
 8001248:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800124c:	492d      	ldr	r1, [pc, #180]	; (8001304 <process_command_line+0x334>)
 800124e:	4618      	mov	r0, r3
 8001250:	f7fe ffce 	bl	80001f0 <strcmp>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d106      	bne.n	8001268 <process_command_line+0x298>
            uart_set_interrupts(0);
 800125a:	2000      	movs	r0, #0
 800125c:	f7ff fa88 	bl	8000770 <uart_set_interrupts>
            uart_transmitln_string("Interrupts OFF");
 8001260:	4829      	ldr	r0, [pc, #164]	; (8001308 <process_command_line+0x338>)
 8001262:	f7ff fb55 	bl	8000910 <uart_transmitln_string>
        break;
 8001266:	e007      	b.n	8001278 <process_command_line+0x2a8>
        	uart_transmitln_string("ERROR: Invalid parameter (use on|off)");
 8001268:	4828      	ldr	r0, [pc, #160]	; (800130c <process_command_line+0x33c>)
 800126a:	f7ff fb51 	bl	8000910 <uart_transmitln_string>
        break;
 800126e:	e003      	b.n	8001278 <process_command_line+0x2a8>
    }
    default:
    	uart_transmitln_string("Unknown command");
 8001270:	4827      	ldr	r0, [pc, #156]	; (8001310 <process_command_line+0x340>)
 8001272:	f7ff fb4d 	bl	8000910 <uart_transmitln_string>
        break;
 8001276:	bf00      	nop
    }
}
 8001278:	37b8      	adds	r7, #184	; 0xb8
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	08004f88 	.word	0x08004f88
 8001284:	08004f98 	.word	0x08004f98
 8001288:	20000270 	.word	0x20000270
 800128c:	08004fa8 	.word	0x08004fa8
 8001290:	08004fac 	.word	0x08004fac
 8001294:	08004fb0 	.word	0x08004fb0
 8001298:	08004fb8 	.word	0x08004fb8
 800129c:	08004fc0 	.word	0x08004fc0
 80012a0:	08004fcc 	.word	0x08004fcc
 80012a4:	2000029c 	.word	0x2000029c
 80012a8:	08004fd0 	.word	0x08004fd0
 80012ac:	08004fd4 	.word	0x08004fd4
 80012b0:	08004fdc 	.word	0x08004fdc
 80012b4:	08004fec 	.word	0x08004fec
 80012b8:	08004ff4 	.word	0x08004ff4
 80012bc:	08004ffc 	.word	0x08004ffc
 80012c0:	08005004 	.word	0x08005004
 80012c4:	20000004 	.word	0x20000004
 80012c8:	0800500c 	.word	0x0800500c
 80012cc:	08005010 	.word	0x08005010
 80012d0:	20000008 	.word	0x20000008
 80012d4:	10624dd3 	.word	0x10624dd3
 80012d8:	08005020 	.word	0x08005020
 80012dc:	08005024 	.word	0x08005024
 80012e0:	08005034 	.word	0x08005034
 80012e4:	08005038 	.word	0x08005038
 80012e8:	0800504c 	.word	0x0800504c
 80012ec:	08005050 	.word	0x08005050
 80012f0:	0800507c 	.word	0x0800507c
 80012f4:	08005094 	.word	0x08005094
 80012f8:	080050c4 	.word	0x080050c4
 80012fc:	080050e4 	.word	0x080050e4
 8001300:	080050e8 	.word	0x080050e8
 8001304:	080050f8 	.word	0x080050f8
 8001308:	080050fc 	.word	0x080050fc
 800130c:	0800510c 	.word	0x0800510c
 8001310:	08005134 	.word	0x08005134

08001314 <traffic_light_init>:
uint8_t next_red_short = 0;
traffic_mode_t current_mode = MODE_BUTTON_ENABLED; 	// for set mode 1 or set mode 2
uint32_t red_timeout_sec = RED_TIME_FULL_MS;


void traffic_light_init(void) {
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
    led_init(&green_led, LED_PORT, GREEN_LED);
 8001318:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800131c:	4911      	ldr	r1, [pc, #68]	; (8001364 <traffic_light_init+0x50>)
 800131e:	4812      	ldr	r0, [pc, #72]	; (8001368 <traffic_light_init+0x54>)
 8001320:	f7ff f9d1 	bl	80006c6 <led_init>
    led_init(&yellow_led, LED_PORT, YELLOW_LED);
 8001324:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001328:	490e      	ldr	r1, [pc, #56]	; (8001364 <traffic_light_init+0x50>)
 800132a:	4810      	ldr	r0, [pc, #64]	; (800136c <traffic_light_init+0x58>)
 800132c:	f7ff f9cb 	bl	80006c6 <led_init>
    led_init(&red_led, LED_PORT, RED_LED);
 8001330:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001334:	490b      	ldr	r1, [pc, #44]	; (8001364 <traffic_light_init+0x50>)
 8001336:	480e      	ldr	r0, [pc, #56]	; (8001370 <traffic_light_init+0x5c>)
 8001338:	f7ff f9c5 	bl	80006c6 <led_init>
    button_init(&pedestrian_button, BUTTON_PORT, GPIO_PIN_15);
 800133c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001340:	490c      	ldr	r1, [pc, #48]	; (8001374 <traffic_light_init+0x60>)
 8001342:	480d      	ldr	r0, [pc, #52]	; (8001378 <traffic_light_init+0x64>)
 8001344:	f7ff f93e 	bl	80005c4 <button_init>

    current_state = STATE_RED;
 8001348:	4b0c      	ldr	r3, [pc, #48]	; (800137c <traffic_light_init+0x68>)
 800134a:	2200      	movs	r2, #0
 800134c:	701a      	strb	r2, [r3, #0]
    state_start_time = HAL_GetTick();
 800134e:	f000 f9b9 	bl	80016c4 <HAL_GetTick>
 8001352:	4603      	mov	r3, r0
 8001354:	4a0a      	ldr	r2, [pc, #40]	; (8001380 <traffic_light_init+0x6c>)
 8001356:	6013      	str	r3, [r2, #0]
    set_traffic_light(COLOR_RED);
 8001358:	2000      	movs	r0, #0
 800135a:	f000 f813 	bl	8001384 <set_traffic_light>
}
 800135e:	bf00      	nop
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	40020c00 	.word	0x40020c00
 8001368:	20000274 	.word	0x20000274
 800136c:	2000027c 	.word	0x2000027c
 8001370:	20000284 	.word	0x20000284
 8001374:	40020800 	.word	0x40020800
 8001378:	2000028c 	.word	0x2000028c
 800137c:	2000029c 	.word	0x2000029c
 8001380:	200002a0 	.word	0x200002a0

08001384 <set_traffic_light>:

void set_traffic_light(led_color_t color) {
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	4603      	mov	r3, r0
 800138c:	71fb      	strb	r3, [r7, #7]
    led_off(&red_led);
 800138e:	4814      	ldr	r0, [pc, #80]	; (80013e0 <set_traffic_light+0x5c>)
 8001390:	f7ff f9bc 	bl	800070c <led_off>
    led_off(&yellow_led);
 8001394:	4813      	ldr	r0, [pc, #76]	; (80013e4 <set_traffic_light+0x60>)
 8001396:	f7ff f9b9 	bl	800070c <led_off>
    led_off(&green_led);
 800139a:	4813      	ldr	r0, [pc, #76]	; (80013e8 <set_traffic_light+0x64>)
 800139c:	f7ff f9b6 	bl	800070c <led_off>

    switch(color) {
 80013a0:	79fb      	ldrb	r3, [r7, #7]
 80013a2:	2b03      	cmp	r3, #3
 80013a4:	d817      	bhi.n	80013d6 <set_traffic_light+0x52>
 80013a6:	a201      	add	r2, pc, #4	; (adr r2, 80013ac <set_traffic_light+0x28>)
 80013a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013ac:	080013bd 	.word	0x080013bd
 80013b0:	080013c5 	.word	0x080013c5
 80013b4:	080013cd 	.word	0x080013cd
 80013b8:	080013d5 	.word	0x080013d5
        case COLOR_RED:
            led_on(&red_led);
 80013bc:	4808      	ldr	r0, [pc, #32]	; (80013e0 <set_traffic_light+0x5c>)
 80013be:	f7ff f995 	bl	80006ec <led_on>
            break;
 80013c2:	e008      	b.n	80013d6 <set_traffic_light+0x52>
        case COLOR_YELLOW:
            led_on(&yellow_led);
 80013c4:	4807      	ldr	r0, [pc, #28]	; (80013e4 <set_traffic_light+0x60>)
 80013c6:	f7ff f991 	bl	80006ec <led_on>
            break;
 80013ca:	e004      	b.n	80013d6 <set_traffic_light+0x52>
        case COLOR_GREEN:
            led_on(&green_led);
 80013cc:	4806      	ldr	r0, [pc, #24]	; (80013e8 <set_traffic_light+0x64>)
 80013ce:	f7ff f98d 	bl	80006ec <led_on>
            break;
 80013d2:	e000      	b.n	80013d6 <set_traffic_light+0x52>
        case COLOR_NONE:
            break;
 80013d4:	bf00      	nop
    }
}
 80013d6:	bf00      	nop
 80013d8:	3708      	adds	r7, #8
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	20000284 	.word	0x20000284
 80013e4:	2000027c 	.word	0x2000027c
 80013e8:	20000274 	.word	0x20000274

080013ec <traffic_light_handler>:

void traffic_light_handler(void) {
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b084      	sub	sp, #16
 80013f0:	af00      	add	r7, sp, #0
	static uint32_t last_time = 0;
	uint32_t current_time = HAL_GetTick();
 80013f2:	f000 f967 	bl	80016c4 <HAL_GetTick>
 80013f6:	60f8      	str	r0, [r7, #12]
	uint32_t state_elapsed = current_time - state_start_time;
 80013f8:	4b43      	ldr	r3, [pc, #268]	; (8001508 <traffic_light_handler+0x11c>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	68fa      	ldr	r2, [r7, #12]
 80013fe:	1ad3      	subs	r3, r2, r3
 8001400:	60bb      	str	r3, [r7, #8]
	uint32_t red_time = (current_mode == MODE_BUTTON_ENABLED) ? (next_red_short ? RED_TIME_SHORT_MS : red_timeout_sec) : red_timeout_sec;
 8001402:	4b42      	ldr	r3, [pc, #264]	; (800150c <traffic_light_handler+0x120>)
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	2b01      	cmp	r3, #1
 8001408:	d109      	bne.n	800141e <traffic_light_handler+0x32>
 800140a:	4b41      	ldr	r3, [pc, #260]	; (8001510 <traffic_light_handler+0x124>)
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d102      	bne.n	8001418 <traffic_light_handler+0x2c>
 8001412:	4b40      	ldr	r3, [pc, #256]	; (8001514 <traffic_light_handler+0x128>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	e004      	b.n	8001422 <traffic_light_handler+0x36>
 8001418:	f241 3388 	movw	r3, #5000	; 0x1388
 800141c:	e001      	b.n	8001422 <traffic_light_handler+0x36>
 800141e:	4b3d      	ldr	r3, [pc, #244]	; (8001514 <traffic_light_handler+0x128>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	607b      	str	r3, [r7, #4]

	if (current_time - last_time < 10) return;
 8001424:	4b3c      	ldr	r3, [pc, #240]	; (8001518 <traffic_light_handler+0x12c>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	68fa      	ldr	r2, [r7, #12]
 800142a:	1ad3      	subs	r3, r2, r3
 800142c:	2b09      	cmp	r3, #9
 800142e:	d95f      	bls.n	80014f0 <traffic_light_handler+0x104>
	last_time = current_time;
 8001430:	4a39      	ldr	r2, [pc, #228]	; (8001518 <traffic_light_handler+0x12c>)
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	6013      	str	r3, [r2, #0]

	switch (current_state) {
 8001436:	4b39      	ldr	r3, [pc, #228]	; (800151c <traffic_light_handler+0x130>)
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	2b03      	cmp	r3, #3
 800143c:	d861      	bhi.n	8001502 <traffic_light_handler+0x116>
 800143e:	a201      	add	r2, pc, #4	; (adr r2, 8001444 <traffic_light_handler+0x58>)
 8001440:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001444:	08001455 	.word	0x08001455
 8001448:	08001477 	.word	0x08001477
 800144c:	08001495 	.word	0x08001495
 8001450:	080014d5 	.word	0x080014d5

		case STATE_RED:
			set_traffic_light(COLOR_RED);
 8001454:	2000      	movs	r0, #0
 8001456:	f7ff ff95 	bl	8001384 <set_traffic_light>

			if (state_elapsed >= red_time) {
 800145a:	68ba      	ldr	r2, [r7, #8]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	429a      	cmp	r2, r3
 8001460:	d348      	bcc.n	80014f4 <traffic_light_handler+0x108>
				current_state = STATE_GREEN;
 8001462:	4b2e      	ldr	r3, [pc, #184]	; (800151c <traffic_light_handler+0x130>)
 8001464:	2201      	movs	r2, #1
 8001466:	701a      	strb	r2, [r3, #0]
				state_start_time = current_time;
 8001468:	4a27      	ldr	r2, [pc, #156]	; (8001508 <traffic_light_handler+0x11c>)
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	6013      	str	r3, [r2, #0]
				next_red_short = 0;
 800146e:	4b28      	ldr	r3, [pc, #160]	; (8001510 <traffic_light_handler+0x124>)
 8001470:	2200      	movs	r2, #0
 8001472:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001474:	e03e      	b.n	80014f4 <traffic_light_handler+0x108>

		case STATE_GREEN:
			set_traffic_light(COLOR_GREEN);
 8001476:	2002      	movs	r0, #2
 8001478:	f7ff ff84 	bl	8001384 <set_traffic_light>

			if (state_elapsed >= GREEN_TIME_MS) {
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	f241 3287 	movw	r2, #4999	; 0x1387
 8001482:	4293      	cmp	r3, r2
 8001484:	d938      	bls.n	80014f8 <traffic_light_handler+0x10c>
				current_state = STATE_GREEN_BLINKING;
 8001486:	4b25      	ldr	r3, [pc, #148]	; (800151c <traffic_light_handler+0x130>)
 8001488:	2202      	movs	r2, #2
 800148a:	701a      	strb	r2, [r3, #0]
				state_start_time = current_time;
 800148c:	4a1e      	ldr	r2, [pc, #120]	; (8001508 <traffic_light_handler+0x11c>)
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	6013      	str	r3, [r2, #0]
			}
			break;
 8001492:	e031      	b.n	80014f8 <traffic_light_handler+0x10c>

		case STATE_GREEN_BLINKING:
			if (state_elapsed % 1000 < 500) {
 8001494:	68ba      	ldr	r2, [r7, #8]
 8001496:	4b22      	ldr	r3, [pc, #136]	; (8001520 <traffic_light_handler+0x134>)
 8001498:	fba3 1302 	umull	r1, r3, r3, r2
 800149c:	099b      	lsrs	r3, r3, #6
 800149e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80014a2:	fb01 f303 	mul.w	r3, r1, r3
 80014a6:	1ad3      	subs	r3, r2, r3
 80014a8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80014ac:	d203      	bcs.n	80014b6 <traffic_light_handler+0xca>
				set_traffic_light(COLOR_NONE);
 80014ae:	2003      	movs	r0, #3
 80014b0:	f7ff ff68 	bl	8001384 <set_traffic_light>
 80014b4:	e002      	b.n	80014bc <traffic_light_handler+0xd0>
			} else {
				set_traffic_light(COLOR_GREEN);
 80014b6:	2002      	movs	r0, #2
 80014b8:	f7ff ff64 	bl	8001384 <set_traffic_light>
			}

			if (state_elapsed >= GREEN_BLINK_TIME_MS) {
 80014bc:	68bb      	ldr	r3, [r7, #8]
 80014be:	f640 32b7 	movw	r2, #2999	; 0xbb7
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d91a      	bls.n	80014fc <traffic_light_handler+0x110>
				current_state = STATE_YELLOW;
 80014c6:	4b15      	ldr	r3, [pc, #84]	; (800151c <traffic_light_handler+0x130>)
 80014c8:	2203      	movs	r2, #3
 80014ca:	701a      	strb	r2, [r3, #0]
				state_start_time = current_time;
 80014cc:	4a0e      	ldr	r2, [pc, #56]	; (8001508 <traffic_light_handler+0x11c>)
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	6013      	str	r3, [r2, #0]
			}
			break;
 80014d2:	e013      	b.n	80014fc <traffic_light_handler+0x110>

		case STATE_YELLOW:
			set_traffic_light(COLOR_YELLOW);
 80014d4:	2001      	movs	r0, #1
 80014d6:	f7ff ff55 	bl	8001384 <set_traffic_light>

			if (state_elapsed >= YELLOW_TIME_MS) {
 80014da:	68bb      	ldr	r3, [r7, #8]
 80014dc:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80014e0:	d30e      	bcc.n	8001500 <traffic_light_handler+0x114>
				current_state = STATE_RED;
 80014e2:	4b0e      	ldr	r3, [pc, #56]	; (800151c <traffic_light_handler+0x130>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	701a      	strb	r2, [r3, #0]
				state_start_time = current_time;
 80014e8:	4a07      	ldr	r2, [pc, #28]	; (8001508 <traffic_light_handler+0x11c>)
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	6013      	str	r3, [r2, #0]
			}
			break;
 80014ee:	e007      	b.n	8001500 <traffic_light_handler+0x114>
	if (current_time - last_time < 10) return;
 80014f0:	bf00      	nop
 80014f2:	e006      	b.n	8001502 <traffic_light_handler+0x116>
			break;
 80014f4:	bf00      	nop
 80014f6:	e004      	b.n	8001502 <traffic_light_handler+0x116>
			break;
 80014f8:	bf00      	nop
 80014fa:	e002      	b.n	8001502 <traffic_light_handler+0x116>
			break;
 80014fc:	bf00      	nop
 80014fe:	e000      	b.n	8001502 <traffic_light_handler+0x116>
			break;
 8001500:	bf00      	nop
	}
}
 8001502:	3710      	adds	r7, #16
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	200002a0 	.word	0x200002a0
 800150c:	20000004 	.word	0x20000004
 8001510:	200002a4 	.word	0x200002a4
 8001514:	20000008 	.word	0x20000008
 8001518:	200002a8 	.word	0x200002a8
 800151c:	2000029c 	.word	0x2000029c
 8001520:	10624dd3 	.word	0x10624dd3

08001524 <handle_button_press>:


void handle_button_press(void) {
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0

	if (current_mode == MODE_BUTTON_DISABLED) return;
 800152a:	4b1a      	ldr	r3, [pc, #104]	; (8001594 <handle_button_press+0x70>)
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	2b02      	cmp	r3, #2
 8001530:	d02b      	beq.n	800158a <handle_button_press+0x66>

    if (current_state == STATE_RED) {
 8001532:	4b19      	ldr	r3, [pc, #100]	; (8001598 <handle_button_press+0x74>)
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d11b      	bne.n	8001572 <handle_button_press+0x4e>
        uint32_t red_elapsed = HAL_GetTick() - state_start_time;
 800153a:	f000 f8c3 	bl	80016c4 <HAL_GetTick>
 800153e:	4602      	mov	r2, r0
 8001540:	4b16      	ldr	r3, [pc, #88]	; (800159c <handle_button_press+0x78>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	1ad3      	subs	r3, r2, r3
 8001546:	607b      	str	r3, [r7, #4]

        if (red_elapsed >= RED_TIME_SHORT_MS) {
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	f241 3287 	movw	r2, #4999	; 0x1387
 800154e:	4293      	cmp	r3, r2
 8001550:	d90b      	bls.n	800156a <handle_button_press+0x46>
            current_state = STATE_GREEN;
 8001552:	4b11      	ldr	r3, [pc, #68]	; (8001598 <handle_button_press+0x74>)
 8001554:	2201      	movs	r2, #1
 8001556:	701a      	strb	r2, [r3, #0]
            state_start_time = HAL_GetTick();
 8001558:	f000 f8b4 	bl	80016c4 <HAL_GetTick>
 800155c:	4603      	mov	r3, r0
 800155e:	4a0f      	ldr	r2, [pc, #60]	; (800159c <handle_button_press+0x78>)
 8001560:	6013      	str	r3, [r2, #0]
            next_red_short = 0;
 8001562:	4b0f      	ldr	r3, [pc, #60]	; (80015a0 <handle_button_press+0x7c>)
 8001564:	2200      	movs	r2, #0
 8001566:	701a      	strb	r2, [r3, #0]
 8001568:	e010      	b.n	800158c <handle_button_press+0x68>
        } else {
            next_red_short = 1;
 800156a:	4b0d      	ldr	r3, [pc, #52]	; (80015a0 <handle_button_press+0x7c>)
 800156c:	2201      	movs	r2, #1
 800156e:	701a      	strb	r2, [r3, #0]
 8001570:	e00c      	b.n	800158c <handle_button_press+0x68>
        }
    } else if (current_state == STATE_YELLOW || current_state == STATE_GREEN_BLINKING) {
 8001572:	4b09      	ldr	r3, [pc, #36]	; (8001598 <handle_button_press+0x74>)
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	2b03      	cmp	r3, #3
 8001578:	d003      	beq.n	8001582 <handle_button_press+0x5e>
 800157a:	4b07      	ldr	r3, [pc, #28]	; (8001598 <handle_button_press+0x74>)
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	2b02      	cmp	r3, #2
 8001580:	d104      	bne.n	800158c <handle_button_press+0x68>
        next_red_short = 1;
 8001582:	4b07      	ldr	r3, [pc, #28]	; (80015a0 <handle_button_press+0x7c>)
 8001584:	2201      	movs	r2, #1
 8001586:	701a      	strb	r2, [r3, #0]
 8001588:	e000      	b.n	800158c <handle_button_press+0x68>
	if (current_mode == MODE_BUTTON_DISABLED) return;
 800158a:	bf00      	nop
    }
}
 800158c:	3708      	adds	r7, #8
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	20000004 	.word	0x20000004
 8001598:	2000029c 	.word	0x2000029c
 800159c:	200002a0 	.word	0x200002a0
 80015a0:	200002a4 	.word	0x200002a4

080015a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80015a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80015dc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015a8:	480d      	ldr	r0, [pc, #52]	; (80015e0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80015aa:	490e      	ldr	r1, [pc, #56]	; (80015e4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80015ac:	4a0e      	ldr	r2, [pc, #56]	; (80015e8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80015ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015b0:	e002      	b.n	80015b8 <LoopCopyDataInit>

080015b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015b6:	3304      	adds	r3, #4

080015b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015bc:	d3f9      	bcc.n	80015b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015be:	4a0b      	ldr	r2, [pc, #44]	; (80015ec <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80015c0:	4c0b      	ldr	r4, [pc, #44]	; (80015f0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80015c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015c4:	e001      	b.n	80015ca <LoopFillZerobss>

080015c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015c8:	3204      	adds	r2, #4

080015ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015cc:	d3fb      	bcc.n	80015c6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80015ce:	f7ff fc73 	bl	8000eb8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80015d2:	f002 fb55 	bl	8003c80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015d6:	f7ff fb55 	bl	8000c84 <main>
  bx  lr    
 80015da:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80015dc:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80015e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015e4:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80015e8:	08005328 	.word	0x08005328
  ldr r2, =_sbss
 80015ec:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80015f0:	200002c0 	.word	0x200002c0

080015f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015f4:	e7fe      	b.n	80015f4 <ADC_IRQHandler>
	...

080015f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015fc:	4b0e      	ldr	r3, [pc, #56]	; (8001638 <HAL_Init+0x40>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a0d      	ldr	r2, [pc, #52]	; (8001638 <HAL_Init+0x40>)
 8001602:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001606:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001608:	4b0b      	ldr	r3, [pc, #44]	; (8001638 <HAL_Init+0x40>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4a0a      	ldr	r2, [pc, #40]	; (8001638 <HAL_Init+0x40>)
 800160e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001612:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001614:	4b08      	ldr	r3, [pc, #32]	; (8001638 <HAL_Init+0x40>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a07      	ldr	r2, [pc, #28]	; (8001638 <HAL_Init+0x40>)
 800161a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800161e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001620:	2003      	movs	r0, #3
 8001622:	f000 f94f 	bl	80018c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001626:	200f      	movs	r0, #15
 8001628:	f000 f808 	bl	800163c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800162c:	f7ff fbb2 	bl	8000d94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001630:	2300      	movs	r3, #0
}
 8001632:	4618      	mov	r0, r3
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	40023c00 	.word	0x40023c00

0800163c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001644:	4b12      	ldr	r3, [pc, #72]	; (8001690 <HAL_InitTick+0x54>)
 8001646:	681a      	ldr	r2, [r3, #0]
 8001648:	4b12      	ldr	r3, [pc, #72]	; (8001694 <HAL_InitTick+0x58>)
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	4619      	mov	r1, r3
 800164e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001652:	fbb3 f3f1 	udiv	r3, r3, r1
 8001656:	fbb2 f3f3 	udiv	r3, r2, r3
 800165a:	4618      	mov	r0, r3
 800165c:	f000 f975 	bl	800194a <HAL_SYSTICK_Config>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d001      	beq.n	800166a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001666:	2301      	movs	r3, #1
 8001668:	e00e      	b.n	8001688 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	2b0f      	cmp	r3, #15
 800166e:	d80a      	bhi.n	8001686 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001670:	2200      	movs	r2, #0
 8001672:	6879      	ldr	r1, [r7, #4]
 8001674:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001678:	f000 f92f 	bl	80018da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800167c:	4a06      	ldr	r2, [pc, #24]	; (8001698 <HAL_InitTick+0x5c>)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001682:	2300      	movs	r3, #0
 8001684:	e000      	b.n	8001688 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001686:	2301      	movs	r3, #1
}
 8001688:	4618      	mov	r0, r3
 800168a:	3708      	adds	r7, #8
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	20000000 	.word	0x20000000
 8001694:	20000010 	.word	0x20000010
 8001698:	2000000c 	.word	0x2000000c

0800169c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016a0:	4b06      	ldr	r3, [pc, #24]	; (80016bc <HAL_IncTick+0x20>)
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	461a      	mov	r2, r3
 80016a6:	4b06      	ldr	r3, [pc, #24]	; (80016c0 <HAL_IncTick+0x24>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4413      	add	r3, r2
 80016ac:	4a04      	ldr	r2, [pc, #16]	; (80016c0 <HAL_IncTick+0x24>)
 80016ae:	6013      	str	r3, [r2, #0]
}
 80016b0:	bf00      	nop
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop
 80016bc:	20000010 	.word	0x20000010
 80016c0:	200002ac 	.word	0x200002ac

080016c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  return uwTick;
 80016c8:	4b03      	ldr	r3, [pc, #12]	; (80016d8 <HAL_GetTick+0x14>)
 80016ca:	681b      	ldr	r3, [r3, #0]
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr
 80016d6:	bf00      	nop
 80016d8:	200002ac 	.word	0x200002ac

080016dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016dc:	b480      	push	{r7}
 80016de:	b085      	sub	sp, #20
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	f003 0307 	and.w	r3, r3, #7
 80016ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016ec:	4b0c      	ldr	r3, [pc, #48]	; (8001720 <__NVIC_SetPriorityGrouping+0x44>)
 80016ee:	68db      	ldr	r3, [r3, #12]
 80016f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016f2:	68ba      	ldr	r2, [r7, #8]
 80016f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016f8:	4013      	ands	r3, r2
 80016fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001704:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001708:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800170c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800170e:	4a04      	ldr	r2, [pc, #16]	; (8001720 <__NVIC_SetPriorityGrouping+0x44>)
 8001710:	68bb      	ldr	r3, [r7, #8]
 8001712:	60d3      	str	r3, [r2, #12]
}
 8001714:	bf00      	nop
 8001716:	3714      	adds	r7, #20
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr
 8001720:	e000ed00 	.word	0xe000ed00

08001724 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001728:	4b04      	ldr	r3, [pc, #16]	; (800173c <__NVIC_GetPriorityGrouping+0x18>)
 800172a:	68db      	ldr	r3, [r3, #12]
 800172c:	0a1b      	lsrs	r3, r3, #8
 800172e:	f003 0307 	and.w	r3, r3, #7
}
 8001732:	4618      	mov	r0, r3
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr
 800173c:	e000ed00 	.word	0xe000ed00

08001740 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001740:	b480      	push	{r7}
 8001742:	b083      	sub	sp, #12
 8001744:	af00      	add	r7, sp, #0
 8001746:	4603      	mov	r3, r0
 8001748:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800174a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800174e:	2b00      	cmp	r3, #0
 8001750:	db0b      	blt.n	800176a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001752:	79fb      	ldrb	r3, [r7, #7]
 8001754:	f003 021f 	and.w	r2, r3, #31
 8001758:	4907      	ldr	r1, [pc, #28]	; (8001778 <__NVIC_EnableIRQ+0x38>)
 800175a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800175e:	095b      	lsrs	r3, r3, #5
 8001760:	2001      	movs	r0, #1
 8001762:	fa00 f202 	lsl.w	r2, r0, r2
 8001766:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800176a:	bf00      	nop
 800176c:	370c      	adds	r7, #12
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	e000e100 	.word	0xe000e100

0800177c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	4603      	mov	r3, r0
 8001784:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800178a:	2b00      	cmp	r3, #0
 800178c:	db12      	blt.n	80017b4 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800178e:	79fb      	ldrb	r3, [r7, #7]
 8001790:	f003 021f 	and.w	r2, r3, #31
 8001794:	490a      	ldr	r1, [pc, #40]	; (80017c0 <__NVIC_DisableIRQ+0x44>)
 8001796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800179a:	095b      	lsrs	r3, r3, #5
 800179c:	2001      	movs	r0, #1
 800179e:	fa00 f202 	lsl.w	r2, r0, r2
 80017a2:	3320      	adds	r3, #32
 80017a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80017a8:	f3bf 8f4f 	dsb	sy
}
 80017ac:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80017ae:	f3bf 8f6f 	isb	sy
}
 80017b2:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80017b4:	bf00      	nop
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr
 80017c0:	e000e100 	.word	0xe000e100

080017c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	4603      	mov	r3, r0
 80017cc:	6039      	str	r1, [r7, #0]
 80017ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	db0a      	blt.n	80017ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	b2da      	uxtb	r2, r3
 80017dc:	490c      	ldr	r1, [pc, #48]	; (8001810 <__NVIC_SetPriority+0x4c>)
 80017de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e2:	0112      	lsls	r2, r2, #4
 80017e4:	b2d2      	uxtb	r2, r2
 80017e6:	440b      	add	r3, r1
 80017e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017ec:	e00a      	b.n	8001804 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	b2da      	uxtb	r2, r3
 80017f2:	4908      	ldr	r1, [pc, #32]	; (8001814 <__NVIC_SetPriority+0x50>)
 80017f4:	79fb      	ldrb	r3, [r7, #7]
 80017f6:	f003 030f 	and.w	r3, r3, #15
 80017fa:	3b04      	subs	r3, #4
 80017fc:	0112      	lsls	r2, r2, #4
 80017fe:	b2d2      	uxtb	r2, r2
 8001800:	440b      	add	r3, r1
 8001802:	761a      	strb	r2, [r3, #24]
}
 8001804:	bf00      	nop
 8001806:	370c      	adds	r7, #12
 8001808:	46bd      	mov	sp, r7
 800180a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180e:	4770      	bx	lr
 8001810:	e000e100 	.word	0xe000e100
 8001814:	e000ed00 	.word	0xe000ed00

08001818 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001818:	b480      	push	{r7}
 800181a:	b089      	sub	sp, #36	; 0x24
 800181c:	af00      	add	r7, sp, #0
 800181e:	60f8      	str	r0, [r7, #12]
 8001820:	60b9      	str	r1, [r7, #8]
 8001822:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	f003 0307 	and.w	r3, r3, #7
 800182a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800182c:	69fb      	ldr	r3, [r7, #28]
 800182e:	f1c3 0307 	rsb	r3, r3, #7
 8001832:	2b04      	cmp	r3, #4
 8001834:	bf28      	it	cs
 8001836:	2304      	movcs	r3, #4
 8001838:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800183a:	69fb      	ldr	r3, [r7, #28]
 800183c:	3304      	adds	r3, #4
 800183e:	2b06      	cmp	r3, #6
 8001840:	d902      	bls.n	8001848 <NVIC_EncodePriority+0x30>
 8001842:	69fb      	ldr	r3, [r7, #28]
 8001844:	3b03      	subs	r3, #3
 8001846:	e000      	b.n	800184a <NVIC_EncodePriority+0x32>
 8001848:	2300      	movs	r3, #0
 800184a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800184c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001850:	69bb      	ldr	r3, [r7, #24]
 8001852:	fa02 f303 	lsl.w	r3, r2, r3
 8001856:	43da      	mvns	r2, r3
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	401a      	ands	r2, r3
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001860:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	fa01 f303 	lsl.w	r3, r1, r3
 800186a:	43d9      	mvns	r1, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001870:	4313      	orrs	r3, r2
         );
}
 8001872:	4618      	mov	r0, r3
 8001874:	3724      	adds	r7, #36	; 0x24
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
	...

08001880 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	3b01      	subs	r3, #1
 800188c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001890:	d301      	bcc.n	8001896 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001892:	2301      	movs	r3, #1
 8001894:	e00f      	b.n	80018b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001896:	4a0a      	ldr	r2, [pc, #40]	; (80018c0 <SysTick_Config+0x40>)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	3b01      	subs	r3, #1
 800189c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800189e:	210f      	movs	r1, #15
 80018a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80018a4:	f7ff ff8e 	bl	80017c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018a8:	4b05      	ldr	r3, [pc, #20]	; (80018c0 <SysTick_Config+0x40>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018ae:	4b04      	ldr	r3, [pc, #16]	; (80018c0 <SysTick_Config+0x40>)
 80018b0:	2207      	movs	r2, #7
 80018b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018b4:	2300      	movs	r3, #0
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	3708      	adds	r7, #8
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	e000e010 	.word	0xe000e010

080018c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018cc:	6878      	ldr	r0, [r7, #4]
 80018ce:	f7ff ff05 	bl	80016dc <__NVIC_SetPriorityGrouping>
}
 80018d2:	bf00      	nop
 80018d4:	3708      	adds	r7, #8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}

080018da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018da:	b580      	push	{r7, lr}
 80018dc:	b086      	sub	sp, #24
 80018de:	af00      	add	r7, sp, #0
 80018e0:	4603      	mov	r3, r0
 80018e2:	60b9      	str	r1, [r7, #8]
 80018e4:	607a      	str	r2, [r7, #4]
 80018e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018e8:	2300      	movs	r3, #0
 80018ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018ec:	f7ff ff1a 	bl	8001724 <__NVIC_GetPriorityGrouping>
 80018f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018f2:	687a      	ldr	r2, [r7, #4]
 80018f4:	68b9      	ldr	r1, [r7, #8]
 80018f6:	6978      	ldr	r0, [r7, #20]
 80018f8:	f7ff ff8e 	bl	8001818 <NVIC_EncodePriority>
 80018fc:	4602      	mov	r2, r0
 80018fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001902:	4611      	mov	r1, r2
 8001904:	4618      	mov	r0, r3
 8001906:	f7ff ff5d 	bl	80017c4 <__NVIC_SetPriority>
}
 800190a:	bf00      	nop
 800190c:	3718      	adds	r7, #24
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}

08001912 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001912:	b580      	push	{r7, lr}
 8001914:	b082      	sub	sp, #8
 8001916:	af00      	add	r7, sp, #0
 8001918:	4603      	mov	r3, r0
 800191a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800191c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001920:	4618      	mov	r0, r3
 8001922:	f7ff ff0d 	bl	8001740 <__NVIC_EnableIRQ>
}
 8001926:	bf00      	nop
 8001928:	3708      	adds	r7, #8
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}

0800192e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800192e:	b580      	push	{r7, lr}
 8001930:	b082      	sub	sp, #8
 8001932:	af00      	add	r7, sp, #0
 8001934:	4603      	mov	r3, r0
 8001936:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001938:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193c:	4618      	mov	r0, r3
 800193e:	f7ff ff1d 	bl	800177c <__NVIC_DisableIRQ>
}
 8001942:	bf00      	nop
 8001944:	3708      	adds	r7, #8
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}

0800194a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800194a:	b580      	push	{r7, lr}
 800194c:	b082      	sub	sp, #8
 800194e:	af00      	add	r7, sp, #0
 8001950:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001952:	6878      	ldr	r0, [r7, #4]
 8001954:	f7ff ff94 	bl	8001880 <SysTick_Config>
 8001958:	4603      	mov	r3, r0
}
 800195a:	4618      	mov	r0, r3
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}

08001962 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001962:	b580      	push	{r7, lr}
 8001964:	b084      	sub	sp, #16
 8001966:	af00      	add	r7, sp, #0
 8001968:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800196e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001970:	f7ff fea8 	bl	80016c4 <HAL_GetTick>
 8001974:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800197c:	b2db      	uxtb	r3, r3
 800197e:	2b02      	cmp	r3, #2
 8001980:	d008      	beq.n	8001994 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2280      	movs	r2, #128	; 0x80
 8001986:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2200      	movs	r2, #0
 800198c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001990:	2301      	movs	r3, #1
 8001992:	e052      	b.n	8001a3a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f022 0216 	bic.w	r2, r2, #22
 80019a2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	695a      	ldr	r2, [r3, #20]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80019b2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d103      	bne.n	80019c4 <HAL_DMA_Abort+0x62>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d007      	beq.n	80019d4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	681a      	ldr	r2, [r3, #0]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f022 0208 	bic.w	r2, r2, #8
 80019d2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f022 0201 	bic.w	r2, r2, #1
 80019e2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80019e4:	e013      	b.n	8001a0e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80019e6:	f7ff fe6d 	bl	80016c4 <HAL_GetTick>
 80019ea:	4602      	mov	r2, r0
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	1ad3      	subs	r3, r2, r3
 80019f0:	2b05      	cmp	r3, #5
 80019f2:	d90c      	bls.n	8001a0e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2220      	movs	r2, #32
 80019f8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	2203      	movs	r2, #3
 80019fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2200      	movs	r2, #0
 8001a06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001a0a:	2303      	movs	r3, #3
 8001a0c:	e015      	b.n	8001a3a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f003 0301 	and.w	r3, r3, #1
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d1e4      	bne.n	80019e6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a20:	223f      	movs	r2, #63	; 0x3f
 8001a22:	409a      	lsls	r2, r3
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2200      	movs	r2, #0
 8001a34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001a38:	2300      	movs	r3, #0
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	3710      	adds	r7, #16
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}

08001a42 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a42:	b480      	push	{r7}
 8001a44:	b083      	sub	sp, #12
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a50:	b2db      	uxtb	r3, r3
 8001a52:	2b02      	cmp	r3, #2
 8001a54:	d004      	beq.n	8001a60 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2280      	movs	r2, #128	; 0x80
 8001a5a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	e00c      	b.n	8001a7a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2205      	movs	r2, #5
 8001a64:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f022 0201 	bic.w	r2, r2, #1
 8001a76:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001a78:	2300      	movs	r3, #0
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	370c      	adds	r7, #12
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr
	...

08001a88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b089      	sub	sp, #36	; 0x24
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a92:	2300      	movs	r3, #0
 8001a94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a96:	2300      	movs	r3, #0
 8001a98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	61fb      	str	r3, [r7, #28]
 8001aa2:	e177      	b.n	8001d94 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	69fb      	ldr	r3, [r7, #28]
 8001aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	697a      	ldr	r2, [r7, #20]
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ab8:	693a      	ldr	r2, [r7, #16]
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	429a      	cmp	r2, r3
 8001abe:	f040 8166 	bne.w	8001d8e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	f003 0303 	and.w	r3, r3, #3
 8001aca:	2b01      	cmp	r3, #1
 8001acc:	d005      	beq.n	8001ada <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ad6:	2b02      	cmp	r3, #2
 8001ad8:	d130      	bne.n	8001b3c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	689b      	ldr	r3, [r3, #8]
 8001ade:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ae0:	69fb      	ldr	r3, [r7, #28]
 8001ae2:	005b      	lsls	r3, r3, #1
 8001ae4:	2203      	movs	r2, #3
 8001ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aea:	43db      	mvns	r3, r3
 8001aec:	69ba      	ldr	r2, [r7, #24]
 8001aee:	4013      	ands	r3, r2
 8001af0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	68da      	ldr	r2, [r3, #12]
 8001af6:	69fb      	ldr	r3, [r7, #28]
 8001af8:	005b      	lsls	r3, r3, #1
 8001afa:	fa02 f303 	lsl.w	r3, r2, r3
 8001afe:	69ba      	ldr	r2, [r7, #24]
 8001b00:	4313      	orrs	r3, r2
 8001b02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	69ba      	ldr	r2, [r7, #24]
 8001b08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b10:	2201      	movs	r2, #1
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	fa02 f303 	lsl.w	r3, r2, r3
 8001b18:	43db      	mvns	r3, r3
 8001b1a:	69ba      	ldr	r2, [r7, #24]
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	091b      	lsrs	r3, r3, #4
 8001b26:	f003 0201 	and.w	r2, r3, #1
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	69ba      	ldr	r2, [r7, #24]
 8001b32:	4313      	orrs	r3, r2
 8001b34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	69ba      	ldr	r2, [r7, #24]
 8001b3a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f003 0303 	and.w	r3, r3, #3
 8001b44:	2b03      	cmp	r3, #3
 8001b46:	d017      	beq.n	8001b78 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	005b      	lsls	r3, r3, #1
 8001b52:	2203      	movs	r2, #3
 8001b54:	fa02 f303 	lsl.w	r3, r2, r3
 8001b58:	43db      	mvns	r3, r3
 8001b5a:	69ba      	ldr	r2, [r7, #24]
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	689a      	ldr	r2, [r3, #8]
 8001b64:	69fb      	ldr	r3, [r7, #28]
 8001b66:	005b      	lsls	r3, r3, #1
 8001b68:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6c:	69ba      	ldr	r2, [r7, #24]
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	69ba      	ldr	r2, [r7, #24]
 8001b76:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	f003 0303 	and.w	r3, r3, #3
 8001b80:	2b02      	cmp	r3, #2
 8001b82:	d123      	bne.n	8001bcc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b84:	69fb      	ldr	r3, [r7, #28]
 8001b86:	08da      	lsrs	r2, r3, #3
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	3208      	adds	r2, #8
 8001b8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b90:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	f003 0307 	and.w	r3, r3, #7
 8001b98:	009b      	lsls	r3, r3, #2
 8001b9a:	220f      	movs	r2, #15
 8001b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba0:	43db      	mvns	r3, r3
 8001ba2:	69ba      	ldr	r2, [r7, #24]
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	691a      	ldr	r2, [r3, #16]
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	f003 0307 	and.w	r3, r3, #7
 8001bb2:	009b      	lsls	r3, r3, #2
 8001bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb8:	69ba      	ldr	r2, [r7, #24]
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001bbe:	69fb      	ldr	r3, [r7, #28]
 8001bc0:	08da      	lsrs	r2, r3, #3
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	3208      	adds	r2, #8
 8001bc6:	69b9      	ldr	r1, [r7, #24]
 8001bc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	2203      	movs	r2, #3
 8001bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bdc:	43db      	mvns	r3, r3
 8001bde:	69ba      	ldr	r2, [r7, #24]
 8001be0:	4013      	ands	r3, r2
 8001be2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f003 0203 	and.w	r2, r3, #3
 8001bec:	69fb      	ldr	r3, [r7, #28]
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf4:	69ba      	ldr	r2, [r7, #24]
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	69ba      	ldr	r2, [r7, #24]
 8001bfe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	f000 80c0 	beq.w	8001d8e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c0e:	2300      	movs	r3, #0
 8001c10:	60fb      	str	r3, [r7, #12]
 8001c12:	4b66      	ldr	r3, [pc, #408]	; (8001dac <HAL_GPIO_Init+0x324>)
 8001c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c16:	4a65      	ldr	r2, [pc, #404]	; (8001dac <HAL_GPIO_Init+0x324>)
 8001c18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c1c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c1e:	4b63      	ldr	r3, [pc, #396]	; (8001dac <HAL_GPIO_Init+0x324>)
 8001c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c26:	60fb      	str	r3, [r7, #12]
 8001c28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c2a:	4a61      	ldr	r2, [pc, #388]	; (8001db0 <HAL_GPIO_Init+0x328>)
 8001c2c:	69fb      	ldr	r3, [r7, #28]
 8001c2e:	089b      	lsrs	r3, r3, #2
 8001c30:	3302      	adds	r3, #2
 8001c32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c38:	69fb      	ldr	r3, [r7, #28]
 8001c3a:	f003 0303 	and.w	r3, r3, #3
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	220f      	movs	r2, #15
 8001c42:	fa02 f303 	lsl.w	r3, r2, r3
 8001c46:	43db      	mvns	r3, r3
 8001c48:	69ba      	ldr	r2, [r7, #24]
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a58      	ldr	r2, [pc, #352]	; (8001db4 <HAL_GPIO_Init+0x32c>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d037      	beq.n	8001cc6 <HAL_GPIO_Init+0x23e>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4a57      	ldr	r2, [pc, #348]	; (8001db8 <HAL_GPIO_Init+0x330>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d031      	beq.n	8001cc2 <HAL_GPIO_Init+0x23a>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4a56      	ldr	r2, [pc, #344]	; (8001dbc <HAL_GPIO_Init+0x334>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d02b      	beq.n	8001cbe <HAL_GPIO_Init+0x236>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4a55      	ldr	r2, [pc, #340]	; (8001dc0 <HAL_GPIO_Init+0x338>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d025      	beq.n	8001cba <HAL_GPIO_Init+0x232>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4a54      	ldr	r2, [pc, #336]	; (8001dc4 <HAL_GPIO_Init+0x33c>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d01f      	beq.n	8001cb6 <HAL_GPIO_Init+0x22e>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	4a53      	ldr	r2, [pc, #332]	; (8001dc8 <HAL_GPIO_Init+0x340>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d019      	beq.n	8001cb2 <HAL_GPIO_Init+0x22a>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	4a52      	ldr	r2, [pc, #328]	; (8001dcc <HAL_GPIO_Init+0x344>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d013      	beq.n	8001cae <HAL_GPIO_Init+0x226>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	4a51      	ldr	r2, [pc, #324]	; (8001dd0 <HAL_GPIO_Init+0x348>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d00d      	beq.n	8001caa <HAL_GPIO_Init+0x222>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	4a50      	ldr	r2, [pc, #320]	; (8001dd4 <HAL_GPIO_Init+0x34c>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d007      	beq.n	8001ca6 <HAL_GPIO_Init+0x21e>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	4a4f      	ldr	r2, [pc, #316]	; (8001dd8 <HAL_GPIO_Init+0x350>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d101      	bne.n	8001ca2 <HAL_GPIO_Init+0x21a>
 8001c9e:	2309      	movs	r3, #9
 8001ca0:	e012      	b.n	8001cc8 <HAL_GPIO_Init+0x240>
 8001ca2:	230a      	movs	r3, #10
 8001ca4:	e010      	b.n	8001cc8 <HAL_GPIO_Init+0x240>
 8001ca6:	2308      	movs	r3, #8
 8001ca8:	e00e      	b.n	8001cc8 <HAL_GPIO_Init+0x240>
 8001caa:	2307      	movs	r3, #7
 8001cac:	e00c      	b.n	8001cc8 <HAL_GPIO_Init+0x240>
 8001cae:	2306      	movs	r3, #6
 8001cb0:	e00a      	b.n	8001cc8 <HAL_GPIO_Init+0x240>
 8001cb2:	2305      	movs	r3, #5
 8001cb4:	e008      	b.n	8001cc8 <HAL_GPIO_Init+0x240>
 8001cb6:	2304      	movs	r3, #4
 8001cb8:	e006      	b.n	8001cc8 <HAL_GPIO_Init+0x240>
 8001cba:	2303      	movs	r3, #3
 8001cbc:	e004      	b.n	8001cc8 <HAL_GPIO_Init+0x240>
 8001cbe:	2302      	movs	r3, #2
 8001cc0:	e002      	b.n	8001cc8 <HAL_GPIO_Init+0x240>
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e000      	b.n	8001cc8 <HAL_GPIO_Init+0x240>
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	69fa      	ldr	r2, [r7, #28]
 8001cca:	f002 0203 	and.w	r2, r2, #3
 8001cce:	0092      	lsls	r2, r2, #2
 8001cd0:	4093      	lsls	r3, r2
 8001cd2:	69ba      	ldr	r2, [r7, #24]
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001cd8:	4935      	ldr	r1, [pc, #212]	; (8001db0 <HAL_GPIO_Init+0x328>)
 8001cda:	69fb      	ldr	r3, [r7, #28]
 8001cdc:	089b      	lsrs	r3, r3, #2
 8001cde:	3302      	adds	r3, #2
 8001ce0:	69ba      	ldr	r2, [r7, #24]
 8001ce2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ce6:	4b3d      	ldr	r3, [pc, #244]	; (8001ddc <HAL_GPIO_Init+0x354>)
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	43db      	mvns	r3, r3
 8001cf0:	69ba      	ldr	r2, [r7, #24]
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d003      	beq.n	8001d0a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001d02:	69ba      	ldr	r2, [r7, #24]
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	4313      	orrs	r3, r2
 8001d08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d0a:	4a34      	ldr	r2, [pc, #208]	; (8001ddc <HAL_GPIO_Init+0x354>)
 8001d0c:	69bb      	ldr	r3, [r7, #24]
 8001d0e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d10:	4b32      	ldr	r3, [pc, #200]	; (8001ddc <HAL_GPIO_Init+0x354>)
 8001d12:	68db      	ldr	r3, [r3, #12]
 8001d14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	43db      	mvns	r3, r3
 8001d1a:	69ba      	ldr	r2, [r7, #24]
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d003      	beq.n	8001d34 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001d2c:	69ba      	ldr	r2, [r7, #24]
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d34:	4a29      	ldr	r2, [pc, #164]	; (8001ddc <HAL_GPIO_Init+0x354>)
 8001d36:	69bb      	ldr	r3, [r7, #24]
 8001d38:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d3a:	4b28      	ldr	r3, [pc, #160]	; (8001ddc <HAL_GPIO_Init+0x354>)
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	43db      	mvns	r3, r3
 8001d44:	69ba      	ldr	r2, [r7, #24]
 8001d46:	4013      	ands	r3, r2
 8001d48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d003      	beq.n	8001d5e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001d56:	69ba      	ldr	r2, [r7, #24]
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d5e:	4a1f      	ldr	r2, [pc, #124]	; (8001ddc <HAL_GPIO_Init+0x354>)
 8001d60:	69bb      	ldr	r3, [r7, #24]
 8001d62:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d64:	4b1d      	ldr	r3, [pc, #116]	; (8001ddc <HAL_GPIO_Init+0x354>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	43db      	mvns	r3, r3
 8001d6e:	69ba      	ldr	r2, [r7, #24]
 8001d70:	4013      	ands	r3, r2
 8001d72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d003      	beq.n	8001d88 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001d80:	69ba      	ldr	r2, [r7, #24]
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	4313      	orrs	r3, r2
 8001d86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d88:	4a14      	ldr	r2, [pc, #80]	; (8001ddc <HAL_GPIO_Init+0x354>)
 8001d8a:	69bb      	ldr	r3, [r7, #24]
 8001d8c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d8e:	69fb      	ldr	r3, [r7, #28]
 8001d90:	3301      	adds	r3, #1
 8001d92:	61fb      	str	r3, [r7, #28]
 8001d94:	69fb      	ldr	r3, [r7, #28]
 8001d96:	2b0f      	cmp	r3, #15
 8001d98:	f67f ae84 	bls.w	8001aa4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d9c:	bf00      	nop
 8001d9e:	bf00      	nop
 8001da0:	3724      	adds	r7, #36	; 0x24
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	40023800 	.word	0x40023800
 8001db0:	40013800 	.word	0x40013800
 8001db4:	40020000 	.word	0x40020000
 8001db8:	40020400 	.word	0x40020400
 8001dbc:	40020800 	.word	0x40020800
 8001dc0:	40020c00 	.word	0x40020c00
 8001dc4:	40021000 	.word	0x40021000
 8001dc8:	40021400 	.word	0x40021400
 8001dcc:	40021800 	.word	0x40021800
 8001dd0:	40021c00 	.word	0x40021c00
 8001dd4:	40022000 	.word	0x40022000
 8001dd8:	40022400 	.word	0x40022400
 8001ddc:	40013c00 	.word	0x40013c00

08001de0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b085      	sub	sp, #20
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	460b      	mov	r3, r1
 8001dea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	691a      	ldr	r2, [r3, #16]
 8001df0:	887b      	ldrh	r3, [r7, #2]
 8001df2:	4013      	ands	r3, r2
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d002      	beq.n	8001dfe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	73fb      	strb	r3, [r7, #15]
 8001dfc:	e001      	b.n	8001e02 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e02:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3714      	adds	r7, #20
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr

08001e10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	460b      	mov	r3, r1
 8001e1a:	807b      	strh	r3, [r7, #2]
 8001e1c:	4613      	mov	r3, r2
 8001e1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e20:	787b      	ldrb	r3, [r7, #1]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d003      	beq.n	8001e2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e26:	887a      	ldrh	r2, [r7, #2]
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e2c:	e003      	b.n	8001e36 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e2e:	887b      	ldrh	r3, [r7, #2]
 8001e30:	041a      	lsls	r2, r3, #16
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	619a      	str	r2, [r3, #24]
}
 8001e36:	bf00      	nop
 8001e38:	370c      	adds	r7, #12
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
	...

08001e44 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b086      	sub	sp, #24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d101      	bne.n	8001e56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e267      	b.n	8002326 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f003 0301 	and.w	r3, r3, #1
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d075      	beq.n	8001f4e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001e62:	4b88      	ldr	r3, [pc, #544]	; (8002084 <HAL_RCC_OscConfig+0x240>)
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	f003 030c 	and.w	r3, r3, #12
 8001e6a:	2b04      	cmp	r3, #4
 8001e6c:	d00c      	beq.n	8001e88 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e6e:	4b85      	ldr	r3, [pc, #532]	; (8002084 <HAL_RCC_OscConfig+0x240>)
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001e76:	2b08      	cmp	r3, #8
 8001e78:	d112      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e7a:	4b82      	ldr	r3, [pc, #520]	; (8002084 <HAL_RCC_OscConfig+0x240>)
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e82:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e86:	d10b      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e88:	4b7e      	ldr	r3, [pc, #504]	; (8002084 <HAL_RCC_OscConfig+0x240>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d05b      	beq.n	8001f4c <HAL_RCC_OscConfig+0x108>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d157      	bne.n	8001f4c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	e242      	b.n	8002326 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ea8:	d106      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x74>
 8001eaa:	4b76      	ldr	r3, [pc, #472]	; (8002084 <HAL_RCC_OscConfig+0x240>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a75      	ldr	r2, [pc, #468]	; (8002084 <HAL_RCC_OscConfig+0x240>)
 8001eb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001eb4:	6013      	str	r3, [r2, #0]
 8001eb6:	e01d      	b.n	8001ef4 <HAL_RCC_OscConfig+0xb0>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ec0:	d10c      	bne.n	8001edc <HAL_RCC_OscConfig+0x98>
 8001ec2:	4b70      	ldr	r3, [pc, #448]	; (8002084 <HAL_RCC_OscConfig+0x240>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a6f      	ldr	r2, [pc, #444]	; (8002084 <HAL_RCC_OscConfig+0x240>)
 8001ec8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ecc:	6013      	str	r3, [r2, #0]
 8001ece:	4b6d      	ldr	r3, [pc, #436]	; (8002084 <HAL_RCC_OscConfig+0x240>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a6c      	ldr	r2, [pc, #432]	; (8002084 <HAL_RCC_OscConfig+0x240>)
 8001ed4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ed8:	6013      	str	r3, [r2, #0]
 8001eda:	e00b      	b.n	8001ef4 <HAL_RCC_OscConfig+0xb0>
 8001edc:	4b69      	ldr	r3, [pc, #420]	; (8002084 <HAL_RCC_OscConfig+0x240>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a68      	ldr	r2, [pc, #416]	; (8002084 <HAL_RCC_OscConfig+0x240>)
 8001ee2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ee6:	6013      	str	r3, [r2, #0]
 8001ee8:	4b66      	ldr	r3, [pc, #408]	; (8002084 <HAL_RCC_OscConfig+0x240>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a65      	ldr	r2, [pc, #404]	; (8002084 <HAL_RCC_OscConfig+0x240>)
 8001eee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ef2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d013      	beq.n	8001f24 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001efc:	f7ff fbe2 	bl	80016c4 <HAL_GetTick>
 8001f00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f02:	e008      	b.n	8001f16 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f04:	f7ff fbde 	bl	80016c4 <HAL_GetTick>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	2b64      	cmp	r3, #100	; 0x64
 8001f10:	d901      	bls.n	8001f16 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001f12:	2303      	movs	r3, #3
 8001f14:	e207      	b.n	8002326 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f16:	4b5b      	ldr	r3, [pc, #364]	; (8002084 <HAL_RCC_OscConfig+0x240>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d0f0      	beq.n	8001f04 <HAL_RCC_OscConfig+0xc0>
 8001f22:	e014      	b.n	8001f4e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f24:	f7ff fbce 	bl	80016c4 <HAL_GetTick>
 8001f28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f2a:	e008      	b.n	8001f3e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f2c:	f7ff fbca 	bl	80016c4 <HAL_GetTick>
 8001f30:	4602      	mov	r2, r0
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	2b64      	cmp	r3, #100	; 0x64
 8001f38:	d901      	bls.n	8001f3e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	e1f3      	b.n	8002326 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f3e:	4b51      	ldr	r3, [pc, #324]	; (8002084 <HAL_RCC_OscConfig+0x240>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d1f0      	bne.n	8001f2c <HAL_RCC_OscConfig+0xe8>
 8001f4a:	e000      	b.n	8001f4e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f003 0302 	and.w	r3, r3, #2
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d063      	beq.n	8002022 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001f5a:	4b4a      	ldr	r3, [pc, #296]	; (8002084 <HAL_RCC_OscConfig+0x240>)
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	f003 030c 	and.w	r3, r3, #12
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d00b      	beq.n	8001f7e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f66:	4b47      	ldr	r3, [pc, #284]	; (8002084 <HAL_RCC_OscConfig+0x240>)
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001f6e:	2b08      	cmp	r3, #8
 8001f70:	d11c      	bne.n	8001fac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f72:	4b44      	ldr	r3, [pc, #272]	; (8002084 <HAL_RCC_OscConfig+0x240>)
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d116      	bne.n	8001fac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f7e:	4b41      	ldr	r3, [pc, #260]	; (8002084 <HAL_RCC_OscConfig+0x240>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f003 0302 	and.w	r3, r3, #2
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d005      	beq.n	8001f96 <HAL_RCC_OscConfig+0x152>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	68db      	ldr	r3, [r3, #12]
 8001f8e:	2b01      	cmp	r3, #1
 8001f90:	d001      	beq.n	8001f96 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	e1c7      	b.n	8002326 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f96:	4b3b      	ldr	r3, [pc, #236]	; (8002084 <HAL_RCC_OscConfig+0x240>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	691b      	ldr	r3, [r3, #16]
 8001fa2:	00db      	lsls	r3, r3, #3
 8001fa4:	4937      	ldr	r1, [pc, #220]	; (8002084 <HAL_RCC_OscConfig+0x240>)
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001faa:	e03a      	b.n	8002022 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d020      	beq.n	8001ff6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fb4:	4b34      	ldr	r3, [pc, #208]	; (8002088 <HAL_RCC_OscConfig+0x244>)
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fba:	f7ff fb83 	bl	80016c4 <HAL_GetTick>
 8001fbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fc0:	e008      	b.n	8001fd4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001fc2:	f7ff fb7f 	bl	80016c4 <HAL_GetTick>
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	1ad3      	subs	r3, r2, r3
 8001fcc:	2b02      	cmp	r3, #2
 8001fce:	d901      	bls.n	8001fd4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001fd0:	2303      	movs	r3, #3
 8001fd2:	e1a8      	b.n	8002326 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fd4:	4b2b      	ldr	r3, [pc, #172]	; (8002084 <HAL_RCC_OscConfig+0x240>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f003 0302 	and.w	r3, r3, #2
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d0f0      	beq.n	8001fc2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fe0:	4b28      	ldr	r3, [pc, #160]	; (8002084 <HAL_RCC_OscConfig+0x240>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	691b      	ldr	r3, [r3, #16]
 8001fec:	00db      	lsls	r3, r3, #3
 8001fee:	4925      	ldr	r1, [pc, #148]	; (8002084 <HAL_RCC_OscConfig+0x240>)
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	600b      	str	r3, [r1, #0]
 8001ff4:	e015      	b.n	8002022 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ff6:	4b24      	ldr	r3, [pc, #144]	; (8002088 <HAL_RCC_OscConfig+0x244>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ffc:	f7ff fb62 	bl	80016c4 <HAL_GetTick>
 8002000:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002002:	e008      	b.n	8002016 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002004:	f7ff fb5e 	bl	80016c4 <HAL_GetTick>
 8002008:	4602      	mov	r2, r0
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	1ad3      	subs	r3, r2, r3
 800200e:	2b02      	cmp	r3, #2
 8002010:	d901      	bls.n	8002016 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002012:	2303      	movs	r3, #3
 8002014:	e187      	b.n	8002326 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002016:	4b1b      	ldr	r3, [pc, #108]	; (8002084 <HAL_RCC_OscConfig+0x240>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f003 0302 	and.w	r3, r3, #2
 800201e:	2b00      	cmp	r3, #0
 8002020:	d1f0      	bne.n	8002004 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 0308 	and.w	r3, r3, #8
 800202a:	2b00      	cmp	r3, #0
 800202c:	d036      	beq.n	800209c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	695b      	ldr	r3, [r3, #20]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d016      	beq.n	8002064 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002036:	4b15      	ldr	r3, [pc, #84]	; (800208c <HAL_RCC_OscConfig+0x248>)
 8002038:	2201      	movs	r2, #1
 800203a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800203c:	f7ff fb42 	bl	80016c4 <HAL_GetTick>
 8002040:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002042:	e008      	b.n	8002056 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002044:	f7ff fb3e 	bl	80016c4 <HAL_GetTick>
 8002048:	4602      	mov	r2, r0
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	1ad3      	subs	r3, r2, r3
 800204e:	2b02      	cmp	r3, #2
 8002050:	d901      	bls.n	8002056 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002052:	2303      	movs	r3, #3
 8002054:	e167      	b.n	8002326 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002056:	4b0b      	ldr	r3, [pc, #44]	; (8002084 <HAL_RCC_OscConfig+0x240>)
 8002058:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800205a:	f003 0302 	and.w	r3, r3, #2
 800205e:	2b00      	cmp	r3, #0
 8002060:	d0f0      	beq.n	8002044 <HAL_RCC_OscConfig+0x200>
 8002062:	e01b      	b.n	800209c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002064:	4b09      	ldr	r3, [pc, #36]	; (800208c <HAL_RCC_OscConfig+0x248>)
 8002066:	2200      	movs	r2, #0
 8002068:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800206a:	f7ff fb2b 	bl	80016c4 <HAL_GetTick>
 800206e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002070:	e00e      	b.n	8002090 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002072:	f7ff fb27 	bl	80016c4 <HAL_GetTick>
 8002076:	4602      	mov	r2, r0
 8002078:	693b      	ldr	r3, [r7, #16]
 800207a:	1ad3      	subs	r3, r2, r3
 800207c:	2b02      	cmp	r3, #2
 800207e:	d907      	bls.n	8002090 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002080:	2303      	movs	r3, #3
 8002082:	e150      	b.n	8002326 <HAL_RCC_OscConfig+0x4e2>
 8002084:	40023800 	.word	0x40023800
 8002088:	42470000 	.word	0x42470000
 800208c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002090:	4b88      	ldr	r3, [pc, #544]	; (80022b4 <HAL_RCC_OscConfig+0x470>)
 8002092:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002094:	f003 0302 	and.w	r3, r3, #2
 8002098:	2b00      	cmp	r3, #0
 800209a:	d1ea      	bne.n	8002072 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0304 	and.w	r3, r3, #4
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	f000 8097 	beq.w	80021d8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020aa:	2300      	movs	r3, #0
 80020ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020ae:	4b81      	ldr	r3, [pc, #516]	; (80022b4 <HAL_RCC_OscConfig+0x470>)
 80020b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d10f      	bne.n	80020da <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020ba:	2300      	movs	r3, #0
 80020bc:	60bb      	str	r3, [r7, #8]
 80020be:	4b7d      	ldr	r3, [pc, #500]	; (80022b4 <HAL_RCC_OscConfig+0x470>)
 80020c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c2:	4a7c      	ldr	r2, [pc, #496]	; (80022b4 <HAL_RCC_OscConfig+0x470>)
 80020c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020c8:	6413      	str	r3, [r2, #64]	; 0x40
 80020ca:	4b7a      	ldr	r3, [pc, #488]	; (80022b4 <HAL_RCC_OscConfig+0x470>)
 80020cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020d2:	60bb      	str	r3, [r7, #8]
 80020d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020d6:	2301      	movs	r3, #1
 80020d8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020da:	4b77      	ldr	r3, [pc, #476]	; (80022b8 <HAL_RCC_OscConfig+0x474>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d118      	bne.n	8002118 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020e6:	4b74      	ldr	r3, [pc, #464]	; (80022b8 <HAL_RCC_OscConfig+0x474>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a73      	ldr	r2, [pc, #460]	; (80022b8 <HAL_RCC_OscConfig+0x474>)
 80020ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020f2:	f7ff fae7 	bl	80016c4 <HAL_GetTick>
 80020f6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020f8:	e008      	b.n	800210c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020fa:	f7ff fae3 	bl	80016c4 <HAL_GetTick>
 80020fe:	4602      	mov	r2, r0
 8002100:	693b      	ldr	r3, [r7, #16]
 8002102:	1ad3      	subs	r3, r2, r3
 8002104:	2b02      	cmp	r3, #2
 8002106:	d901      	bls.n	800210c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002108:	2303      	movs	r3, #3
 800210a:	e10c      	b.n	8002326 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800210c:	4b6a      	ldr	r3, [pc, #424]	; (80022b8 <HAL_RCC_OscConfig+0x474>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002114:	2b00      	cmp	r3, #0
 8002116:	d0f0      	beq.n	80020fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	2b01      	cmp	r3, #1
 800211e:	d106      	bne.n	800212e <HAL_RCC_OscConfig+0x2ea>
 8002120:	4b64      	ldr	r3, [pc, #400]	; (80022b4 <HAL_RCC_OscConfig+0x470>)
 8002122:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002124:	4a63      	ldr	r2, [pc, #396]	; (80022b4 <HAL_RCC_OscConfig+0x470>)
 8002126:	f043 0301 	orr.w	r3, r3, #1
 800212a:	6713      	str	r3, [r2, #112]	; 0x70
 800212c:	e01c      	b.n	8002168 <HAL_RCC_OscConfig+0x324>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	2b05      	cmp	r3, #5
 8002134:	d10c      	bne.n	8002150 <HAL_RCC_OscConfig+0x30c>
 8002136:	4b5f      	ldr	r3, [pc, #380]	; (80022b4 <HAL_RCC_OscConfig+0x470>)
 8002138:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800213a:	4a5e      	ldr	r2, [pc, #376]	; (80022b4 <HAL_RCC_OscConfig+0x470>)
 800213c:	f043 0304 	orr.w	r3, r3, #4
 8002140:	6713      	str	r3, [r2, #112]	; 0x70
 8002142:	4b5c      	ldr	r3, [pc, #368]	; (80022b4 <HAL_RCC_OscConfig+0x470>)
 8002144:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002146:	4a5b      	ldr	r2, [pc, #364]	; (80022b4 <HAL_RCC_OscConfig+0x470>)
 8002148:	f043 0301 	orr.w	r3, r3, #1
 800214c:	6713      	str	r3, [r2, #112]	; 0x70
 800214e:	e00b      	b.n	8002168 <HAL_RCC_OscConfig+0x324>
 8002150:	4b58      	ldr	r3, [pc, #352]	; (80022b4 <HAL_RCC_OscConfig+0x470>)
 8002152:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002154:	4a57      	ldr	r2, [pc, #348]	; (80022b4 <HAL_RCC_OscConfig+0x470>)
 8002156:	f023 0301 	bic.w	r3, r3, #1
 800215a:	6713      	str	r3, [r2, #112]	; 0x70
 800215c:	4b55      	ldr	r3, [pc, #340]	; (80022b4 <HAL_RCC_OscConfig+0x470>)
 800215e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002160:	4a54      	ldr	r2, [pc, #336]	; (80022b4 <HAL_RCC_OscConfig+0x470>)
 8002162:	f023 0304 	bic.w	r3, r3, #4
 8002166:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d015      	beq.n	800219c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002170:	f7ff faa8 	bl	80016c4 <HAL_GetTick>
 8002174:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002176:	e00a      	b.n	800218e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002178:	f7ff faa4 	bl	80016c4 <HAL_GetTick>
 800217c:	4602      	mov	r2, r0
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	1ad3      	subs	r3, r2, r3
 8002182:	f241 3288 	movw	r2, #5000	; 0x1388
 8002186:	4293      	cmp	r3, r2
 8002188:	d901      	bls.n	800218e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800218a:	2303      	movs	r3, #3
 800218c:	e0cb      	b.n	8002326 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800218e:	4b49      	ldr	r3, [pc, #292]	; (80022b4 <HAL_RCC_OscConfig+0x470>)
 8002190:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002192:	f003 0302 	and.w	r3, r3, #2
 8002196:	2b00      	cmp	r3, #0
 8002198:	d0ee      	beq.n	8002178 <HAL_RCC_OscConfig+0x334>
 800219a:	e014      	b.n	80021c6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800219c:	f7ff fa92 	bl	80016c4 <HAL_GetTick>
 80021a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021a2:	e00a      	b.n	80021ba <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80021a4:	f7ff fa8e 	bl	80016c4 <HAL_GetTick>
 80021a8:	4602      	mov	r2, r0
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d901      	bls.n	80021ba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80021b6:	2303      	movs	r3, #3
 80021b8:	e0b5      	b.n	8002326 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021ba:	4b3e      	ldr	r3, [pc, #248]	; (80022b4 <HAL_RCC_OscConfig+0x470>)
 80021bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021be:	f003 0302 	and.w	r3, r3, #2
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d1ee      	bne.n	80021a4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80021c6:	7dfb      	ldrb	r3, [r7, #23]
 80021c8:	2b01      	cmp	r3, #1
 80021ca:	d105      	bne.n	80021d8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021cc:	4b39      	ldr	r3, [pc, #228]	; (80022b4 <HAL_RCC_OscConfig+0x470>)
 80021ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d0:	4a38      	ldr	r2, [pc, #224]	; (80022b4 <HAL_RCC_OscConfig+0x470>)
 80021d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021d6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	699b      	ldr	r3, [r3, #24]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	f000 80a1 	beq.w	8002324 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80021e2:	4b34      	ldr	r3, [pc, #208]	; (80022b4 <HAL_RCC_OscConfig+0x470>)
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	f003 030c 	and.w	r3, r3, #12
 80021ea:	2b08      	cmp	r3, #8
 80021ec:	d05c      	beq.n	80022a8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	699b      	ldr	r3, [r3, #24]
 80021f2:	2b02      	cmp	r3, #2
 80021f4:	d141      	bne.n	800227a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021f6:	4b31      	ldr	r3, [pc, #196]	; (80022bc <HAL_RCC_OscConfig+0x478>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021fc:	f7ff fa62 	bl	80016c4 <HAL_GetTick>
 8002200:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002202:	e008      	b.n	8002216 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002204:	f7ff fa5e 	bl	80016c4 <HAL_GetTick>
 8002208:	4602      	mov	r2, r0
 800220a:	693b      	ldr	r3, [r7, #16]
 800220c:	1ad3      	subs	r3, r2, r3
 800220e:	2b02      	cmp	r3, #2
 8002210:	d901      	bls.n	8002216 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002212:	2303      	movs	r3, #3
 8002214:	e087      	b.n	8002326 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002216:	4b27      	ldr	r3, [pc, #156]	; (80022b4 <HAL_RCC_OscConfig+0x470>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800221e:	2b00      	cmp	r3, #0
 8002220:	d1f0      	bne.n	8002204 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	69da      	ldr	r2, [r3, #28]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6a1b      	ldr	r3, [r3, #32]
 800222a:	431a      	orrs	r2, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002230:	019b      	lsls	r3, r3, #6
 8002232:	431a      	orrs	r2, r3
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002238:	085b      	lsrs	r3, r3, #1
 800223a:	3b01      	subs	r3, #1
 800223c:	041b      	lsls	r3, r3, #16
 800223e:	431a      	orrs	r2, r3
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002244:	061b      	lsls	r3, r3, #24
 8002246:	491b      	ldr	r1, [pc, #108]	; (80022b4 <HAL_RCC_OscConfig+0x470>)
 8002248:	4313      	orrs	r3, r2
 800224a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800224c:	4b1b      	ldr	r3, [pc, #108]	; (80022bc <HAL_RCC_OscConfig+0x478>)
 800224e:	2201      	movs	r2, #1
 8002250:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002252:	f7ff fa37 	bl	80016c4 <HAL_GetTick>
 8002256:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002258:	e008      	b.n	800226c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800225a:	f7ff fa33 	bl	80016c4 <HAL_GetTick>
 800225e:	4602      	mov	r2, r0
 8002260:	693b      	ldr	r3, [r7, #16]
 8002262:	1ad3      	subs	r3, r2, r3
 8002264:	2b02      	cmp	r3, #2
 8002266:	d901      	bls.n	800226c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002268:	2303      	movs	r3, #3
 800226a:	e05c      	b.n	8002326 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800226c:	4b11      	ldr	r3, [pc, #68]	; (80022b4 <HAL_RCC_OscConfig+0x470>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002274:	2b00      	cmp	r3, #0
 8002276:	d0f0      	beq.n	800225a <HAL_RCC_OscConfig+0x416>
 8002278:	e054      	b.n	8002324 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800227a:	4b10      	ldr	r3, [pc, #64]	; (80022bc <HAL_RCC_OscConfig+0x478>)
 800227c:	2200      	movs	r2, #0
 800227e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002280:	f7ff fa20 	bl	80016c4 <HAL_GetTick>
 8002284:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002286:	e008      	b.n	800229a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002288:	f7ff fa1c 	bl	80016c4 <HAL_GetTick>
 800228c:	4602      	mov	r2, r0
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	2b02      	cmp	r3, #2
 8002294:	d901      	bls.n	800229a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002296:	2303      	movs	r3, #3
 8002298:	e045      	b.n	8002326 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800229a:	4b06      	ldr	r3, [pc, #24]	; (80022b4 <HAL_RCC_OscConfig+0x470>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d1f0      	bne.n	8002288 <HAL_RCC_OscConfig+0x444>
 80022a6:	e03d      	b.n	8002324 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	699b      	ldr	r3, [r3, #24]
 80022ac:	2b01      	cmp	r3, #1
 80022ae:	d107      	bne.n	80022c0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80022b0:	2301      	movs	r3, #1
 80022b2:	e038      	b.n	8002326 <HAL_RCC_OscConfig+0x4e2>
 80022b4:	40023800 	.word	0x40023800
 80022b8:	40007000 	.word	0x40007000
 80022bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80022c0:	4b1b      	ldr	r3, [pc, #108]	; (8002330 <HAL_RCC_OscConfig+0x4ec>)
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	699b      	ldr	r3, [r3, #24]
 80022ca:	2b01      	cmp	r3, #1
 80022cc:	d028      	beq.n	8002320 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022d8:	429a      	cmp	r2, r3
 80022da:	d121      	bne.n	8002320 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022e6:	429a      	cmp	r2, r3
 80022e8:	d11a      	bne.n	8002320 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80022ea:	68fa      	ldr	r2, [r7, #12]
 80022ec:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80022f0:	4013      	ands	r3, r2
 80022f2:	687a      	ldr	r2, [r7, #4]
 80022f4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80022f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d111      	bne.n	8002320 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002306:	085b      	lsrs	r3, r3, #1
 8002308:	3b01      	subs	r3, #1
 800230a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800230c:	429a      	cmp	r2, r3
 800230e:	d107      	bne.n	8002320 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800231a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800231c:	429a      	cmp	r2, r3
 800231e:	d001      	beq.n	8002324 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002320:	2301      	movs	r3, #1
 8002322:	e000      	b.n	8002326 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002324:	2300      	movs	r3, #0
}
 8002326:	4618      	mov	r0, r3
 8002328:	3718      	adds	r7, #24
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	40023800 	.word	0x40023800

08002334 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d101      	bne.n	8002348 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	e0cc      	b.n	80024e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002348:	4b68      	ldr	r3, [pc, #416]	; (80024ec <HAL_RCC_ClockConfig+0x1b8>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 030f 	and.w	r3, r3, #15
 8002350:	683a      	ldr	r2, [r7, #0]
 8002352:	429a      	cmp	r2, r3
 8002354:	d90c      	bls.n	8002370 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002356:	4b65      	ldr	r3, [pc, #404]	; (80024ec <HAL_RCC_ClockConfig+0x1b8>)
 8002358:	683a      	ldr	r2, [r7, #0]
 800235a:	b2d2      	uxtb	r2, r2
 800235c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800235e:	4b63      	ldr	r3, [pc, #396]	; (80024ec <HAL_RCC_ClockConfig+0x1b8>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 030f 	and.w	r3, r3, #15
 8002366:	683a      	ldr	r2, [r7, #0]
 8002368:	429a      	cmp	r2, r3
 800236a:	d001      	beq.n	8002370 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800236c:	2301      	movs	r3, #1
 800236e:	e0b8      	b.n	80024e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f003 0302 	and.w	r3, r3, #2
 8002378:	2b00      	cmp	r3, #0
 800237a:	d020      	beq.n	80023be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f003 0304 	and.w	r3, r3, #4
 8002384:	2b00      	cmp	r3, #0
 8002386:	d005      	beq.n	8002394 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002388:	4b59      	ldr	r3, [pc, #356]	; (80024f0 <HAL_RCC_ClockConfig+0x1bc>)
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	4a58      	ldr	r2, [pc, #352]	; (80024f0 <HAL_RCC_ClockConfig+0x1bc>)
 800238e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002392:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f003 0308 	and.w	r3, r3, #8
 800239c:	2b00      	cmp	r3, #0
 800239e:	d005      	beq.n	80023ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023a0:	4b53      	ldr	r3, [pc, #332]	; (80024f0 <HAL_RCC_ClockConfig+0x1bc>)
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	4a52      	ldr	r2, [pc, #328]	; (80024f0 <HAL_RCC_ClockConfig+0x1bc>)
 80023a6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80023aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023ac:	4b50      	ldr	r3, [pc, #320]	; (80024f0 <HAL_RCC_ClockConfig+0x1bc>)
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	689b      	ldr	r3, [r3, #8]
 80023b8:	494d      	ldr	r1, [pc, #308]	; (80024f0 <HAL_RCC_ClockConfig+0x1bc>)
 80023ba:	4313      	orrs	r3, r2
 80023bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f003 0301 	and.w	r3, r3, #1
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d044      	beq.n	8002454 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d107      	bne.n	80023e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023d2:	4b47      	ldr	r3, [pc, #284]	; (80024f0 <HAL_RCC_ClockConfig+0x1bc>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d119      	bne.n	8002412 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	e07f      	b.n	80024e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	2b02      	cmp	r3, #2
 80023e8:	d003      	beq.n	80023f2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80023ee:	2b03      	cmp	r3, #3
 80023f0:	d107      	bne.n	8002402 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023f2:	4b3f      	ldr	r3, [pc, #252]	; (80024f0 <HAL_RCC_ClockConfig+0x1bc>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d109      	bne.n	8002412 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023fe:	2301      	movs	r3, #1
 8002400:	e06f      	b.n	80024e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002402:	4b3b      	ldr	r3, [pc, #236]	; (80024f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 0302 	and.w	r3, r3, #2
 800240a:	2b00      	cmp	r3, #0
 800240c:	d101      	bne.n	8002412 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e067      	b.n	80024e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002412:	4b37      	ldr	r3, [pc, #220]	; (80024f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	f023 0203 	bic.w	r2, r3, #3
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	4934      	ldr	r1, [pc, #208]	; (80024f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002420:	4313      	orrs	r3, r2
 8002422:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002424:	f7ff f94e 	bl	80016c4 <HAL_GetTick>
 8002428:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800242a:	e00a      	b.n	8002442 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800242c:	f7ff f94a 	bl	80016c4 <HAL_GetTick>
 8002430:	4602      	mov	r2, r0
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	1ad3      	subs	r3, r2, r3
 8002436:	f241 3288 	movw	r2, #5000	; 0x1388
 800243a:	4293      	cmp	r3, r2
 800243c:	d901      	bls.n	8002442 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800243e:	2303      	movs	r3, #3
 8002440:	e04f      	b.n	80024e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002442:	4b2b      	ldr	r3, [pc, #172]	; (80024f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	f003 020c 	and.w	r2, r3, #12
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	429a      	cmp	r2, r3
 8002452:	d1eb      	bne.n	800242c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002454:	4b25      	ldr	r3, [pc, #148]	; (80024ec <HAL_RCC_ClockConfig+0x1b8>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f003 030f 	and.w	r3, r3, #15
 800245c:	683a      	ldr	r2, [r7, #0]
 800245e:	429a      	cmp	r2, r3
 8002460:	d20c      	bcs.n	800247c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002462:	4b22      	ldr	r3, [pc, #136]	; (80024ec <HAL_RCC_ClockConfig+0x1b8>)
 8002464:	683a      	ldr	r2, [r7, #0]
 8002466:	b2d2      	uxtb	r2, r2
 8002468:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800246a:	4b20      	ldr	r3, [pc, #128]	; (80024ec <HAL_RCC_ClockConfig+0x1b8>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 030f 	and.w	r3, r3, #15
 8002472:	683a      	ldr	r2, [r7, #0]
 8002474:	429a      	cmp	r2, r3
 8002476:	d001      	beq.n	800247c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	e032      	b.n	80024e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f003 0304 	and.w	r3, r3, #4
 8002484:	2b00      	cmp	r3, #0
 8002486:	d008      	beq.n	800249a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002488:	4b19      	ldr	r3, [pc, #100]	; (80024f0 <HAL_RCC_ClockConfig+0x1bc>)
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	4916      	ldr	r1, [pc, #88]	; (80024f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002496:	4313      	orrs	r3, r2
 8002498:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f003 0308 	and.w	r3, r3, #8
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d009      	beq.n	80024ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80024a6:	4b12      	ldr	r3, [pc, #72]	; (80024f0 <HAL_RCC_ClockConfig+0x1bc>)
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	691b      	ldr	r3, [r3, #16]
 80024b2:	00db      	lsls	r3, r3, #3
 80024b4:	490e      	ldr	r1, [pc, #56]	; (80024f0 <HAL_RCC_ClockConfig+0x1bc>)
 80024b6:	4313      	orrs	r3, r2
 80024b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80024ba:	f000 f821 	bl	8002500 <HAL_RCC_GetSysClockFreq>
 80024be:	4602      	mov	r2, r0
 80024c0:	4b0b      	ldr	r3, [pc, #44]	; (80024f0 <HAL_RCC_ClockConfig+0x1bc>)
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	091b      	lsrs	r3, r3, #4
 80024c6:	f003 030f 	and.w	r3, r3, #15
 80024ca:	490a      	ldr	r1, [pc, #40]	; (80024f4 <HAL_RCC_ClockConfig+0x1c0>)
 80024cc:	5ccb      	ldrb	r3, [r1, r3]
 80024ce:	fa22 f303 	lsr.w	r3, r2, r3
 80024d2:	4a09      	ldr	r2, [pc, #36]	; (80024f8 <HAL_RCC_ClockConfig+0x1c4>)
 80024d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80024d6:	4b09      	ldr	r3, [pc, #36]	; (80024fc <HAL_RCC_ClockConfig+0x1c8>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4618      	mov	r0, r3
 80024dc:	f7ff f8ae 	bl	800163c <HAL_InitTick>

  return HAL_OK;
 80024e0:	2300      	movs	r3, #0
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3710      	adds	r7, #16
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	40023c00 	.word	0x40023c00
 80024f0:	40023800 	.word	0x40023800
 80024f4:	08005150 	.word	0x08005150
 80024f8:	20000000 	.word	0x20000000
 80024fc:	2000000c 	.word	0x2000000c

08002500 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002500:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002504:	b090      	sub	sp, #64	; 0x40
 8002506:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002508:	2300      	movs	r3, #0
 800250a:	637b      	str	r3, [r7, #52]	; 0x34
 800250c:	2300      	movs	r3, #0
 800250e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002510:	2300      	movs	r3, #0
 8002512:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8002514:	2300      	movs	r3, #0
 8002516:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002518:	4b59      	ldr	r3, [pc, #356]	; (8002680 <HAL_RCC_GetSysClockFreq+0x180>)
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	f003 030c 	and.w	r3, r3, #12
 8002520:	2b08      	cmp	r3, #8
 8002522:	d00d      	beq.n	8002540 <HAL_RCC_GetSysClockFreq+0x40>
 8002524:	2b08      	cmp	r3, #8
 8002526:	f200 80a1 	bhi.w	800266c <HAL_RCC_GetSysClockFreq+0x16c>
 800252a:	2b00      	cmp	r3, #0
 800252c:	d002      	beq.n	8002534 <HAL_RCC_GetSysClockFreq+0x34>
 800252e:	2b04      	cmp	r3, #4
 8002530:	d003      	beq.n	800253a <HAL_RCC_GetSysClockFreq+0x3a>
 8002532:	e09b      	b.n	800266c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002534:	4b53      	ldr	r3, [pc, #332]	; (8002684 <HAL_RCC_GetSysClockFreq+0x184>)
 8002536:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002538:	e09b      	b.n	8002672 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800253a:	4b53      	ldr	r3, [pc, #332]	; (8002688 <HAL_RCC_GetSysClockFreq+0x188>)
 800253c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800253e:	e098      	b.n	8002672 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002540:	4b4f      	ldr	r3, [pc, #316]	; (8002680 <HAL_RCC_GetSysClockFreq+0x180>)
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002548:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800254a:	4b4d      	ldr	r3, [pc, #308]	; (8002680 <HAL_RCC_GetSysClockFreq+0x180>)
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002552:	2b00      	cmp	r3, #0
 8002554:	d028      	beq.n	80025a8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002556:	4b4a      	ldr	r3, [pc, #296]	; (8002680 <HAL_RCC_GetSysClockFreq+0x180>)
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	099b      	lsrs	r3, r3, #6
 800255c:	2200      	movs	r2, #0
 800255e:	623b      	str	r3, [r7, #32]
 8002560:	627a      	str	r2, [r7, #36]	; 0x24
 8002562:	6a3b      	ldr	r3, [r7, #32]
 8002564:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002568:	2100      	movs	r1, #0
 800256a:	4b47      	ldr	r3, [pc, #284]	; (8002688 <HAL_RCC_GetSysClockFreq+0x188>)
 800256c:	fb03 f201 	mul.w	r2, r3, r1
 8002570:	2300      	movs	r3, #0
 8002572:	fb00 f303 	mul.w	r3, r0, r3
 8002576:	4413      	add	r3, r2
 8002578:	4a43      	ldr	r2, [pc, #268]	; (8002688 <HAL_RCC_GetSysClockFreq+0x188>)
 800257a:	fba0 1202 	umull	r1, r2, r0, r2
 800257e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002580:	460a      	mov	r2, r1
 8002582:	62ba      	str	r2, [r7, #40]	; 0x28
 8002584:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002586:	4413      	add	r3, r2
 8002588:	62fb      	str	r3, [r7, #44]	; 0x2c
 800258a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800258c:	2200      	movs	r2, #0
 800258e:	61bb      	str	r3, [r7, #24]
 8002590:	61fa      	str	r2, [r7, #28]
 8002592:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002596:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800259a:	f7fd fe91 	bl	80002c0 <__aeabi_uldivmod>
 800259e:	4602      	mov	r2, r0
 80025a0:	460b      	mov	r3, r1
 80025a2:	4613      	mov	r3, r2
 80025a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80025a6:	e053      	b.n	8002650 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025a8:	4b35      	ldr	r3, [pc, #212]	; (8002680 <HAL_RCC_GetSysClockFreq+0x180>)
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	099b      	lsrs	r3, r3, #6
 80025ae:	2200      	movs	r2, #0
 80025b0:	613b      	str	r3, [r7, #16]
 80025b2:	617a      	str	r2, [r7, #20]
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80025ba:	f04f 0b00 	mov.w	fp, #0
 80025be:	4652      	mov	r2, sl
 80025c0:	465b      	mov	r3, fp
 80025c2:	f04f 0000 	mov.w	r0, #0
 80025c6:	f04f 0100 	mov.w	r1, #0
 80025ca:	0159      	lsls	r1, r3, #5
 80025cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025d0:	0150      	lsls	r0, r2, #5
 80025d2:	4602      	mov	r2, r0
 80025d4:	460b      	mov	r3, r1
 80025d6:	ebb2 080a 	subs.w	r8, r2, sl
 80025da:	eb63 090b 	sbc.w	r9, r3, fp
 80025de:	f04f 0200 	mov.w	r2, #0
 80025e2:	f04f 0300 	mov.w	r3, #0
 80025e6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80025ea:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80025ee:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80025f2:	ebb2 0408 	subs.w	r4, r2, r8
 80025f6:	eb63 0509 	sbc.w	r5, r3, r9
 80025fa:	f04f 0200 	mov.w	r2, #0
 80025fe:	f04f 0300 	mov.w	r3, #0
 8002602:	00eb      	lsls	r3, r5, #3
 8002604:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002608:	00e2      	lsls	r2, r4, #3
 800260a:	4614      	mov	r4, r2
 800260c:	461d      	mov	r5, r3
 800260e:	eb14 030a 	adds.w	r3, r4, sl
 8002612:	603b      	str	r3, [r7, #0]
 8002614:	eb45 030b 	adc.w	r3, r5, fp
 8002618:	607b      	str	r3, [r7, #4]
 800261a:	f04f 0200 	mov.w	r2, #0
 800261e:	f04f 0300 	mov.w	r3, #0
 8002622:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002626:	4629      	mov	r1, r5
 8002628:	028b      	lsls	r3, r1, #10
 800262a:	4621      	mov	r1, r4
 800262c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002630:	4621      	mov	r1, r4
 8002632:	028a      	lsls	r2, r1, #10
 8002634:	4610      	mov	r0, r2
 8002636:	4619      	mov	r1, r3
 8002638:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800263a:	2200      	movs	r2, #0
 800263c:	60bb      	str	r3, [r7, #8]
 800263e:	60fa      	str	r2, [r7, #12]
 8002640:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002644:	f7fd fe3c 	bl	80002c0 <__aeabi_uldivmod>
 8002648:	4602      	mov	r2, r0
 800264a:	460b      	mov	r3, r1
 800264c:	4613      	mov	r3, r2
 800264e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002650:	4b0b      	ldr	r3, [pc, #44]	; (8002680 <HAL_RCC_GetSysClockFreq+0x180>)
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	0c1b      	lsrs	r3, r3, #16
 8002656:	f003 0303 	and.w	r3, r3, #3
 800265a:	3301      	adds	r3, #1
 800265c:	005b      	lsls	r3, r3, #1
 800265e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002660:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002664:	fbb2 f3f3 	udiv	r3, r2, r3
 8002668:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800266a:	e002      	b.n	8002672 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800266c:	4b05      	ldr	r3, [pc, #20]	; (8002684 <HAL_RCC_GetSysClockFreq+0x184>)
 800266e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002670:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002674:	4618      	mov	r0, r3
 8002676:	3740      	adds	r7, #64	; 0x40
 8002678:	46bd      	mov	sp, r7
 800267a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800267e:	bf00      	nop
 8002680:	40023800 	.word	0x40023800
 8002684:	00f42400 	.word	0x00f42400
 8002688:	017d7840 	.word	0x017d7840

0800268c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800268c:	b480      	push	{r7}
 800268e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002690:	4b03      	ldr	r3, [pc, #12]	; (80026a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002692:	681b      	ldr	r3, [r3, #0]
}
 8002694:	4618      	mov	r0, r3
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr
 800269e:	bf00      	nop
 80026a0:	20000000 	.word	0x20000000

080026a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80026a8:	f7ff fff0 	bl	800268c <HAL_RCC_GetHCLKFreq>
 80026ac:	4602      	mov	r2, r0
 80026ae:	4b05      	ldr	r3, [pc, #20]	; (80026c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	0a9b      	lsrs	r3, r3, #10
 80026b4:	f003 0307 	and.w	r3, r3, #7
 80026b8:	4903      	ldr	r1, [pc, #12]	; (80026c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026ba:	5ccb      	ldrb	r3, [r1, r3]
 80026bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	40023800 	.word	0x40023800
 80026c8:	08005160 	.word	0x08005160

080026cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80026d0:	f7ff ffdc 	bl	800268c <HAL_RCC_GetHCLKFreq>
 80026d4:	4602      	mov	r2, r0
 80026d6:	4b05      	ldr	r3, [pc, #20]	; (80026ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	0b5b      	lsrs	r3, r3, #13
 80026dc:	f003 0307 	and.w	r3, r3, #7
 80026e0:	4903      	ldr	r1, [pc, #12]	; (80026f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80026e2:	5ccb      	ldrb	r3, [r1, r3]
 80026e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	bd80      	pop	{r7, pc}
 80026ec:	40023800 	.word	0x40023800
 80026f0:	08005160 	.word	0x08005160

080026f4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d101      	bne.n	8002706 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e03f      	b.n	8002786 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800270c:	b2db      	uxtb	r3, r3
 800270e:	2b00      	cmp	r3, #0
 8002710:	d106      	bne.n	8002720 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2200      	movs	r2, #0
 8002716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f7fe fc08 	bl	8000f30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2224      	movs	r2, #36	; 0x24
 8002724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	68da      	ldr	r2, [r3, #12]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002736:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002738:	6878      	ldr	r0, [r7, #4]
 800273a:	f001 f823 	bl	8003784 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	691a      	ldr	r2, [r3, #16]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800274c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	695a      	ldr	r2, [r3, #20]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800275c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	68da      	ldr	r2, [r3, #12]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800276c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2200      	movs	r2, #0
 8002772:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2220      	movs	r2, #32
 8002778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2220      	movs	r2, #32
 8002780:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002784:	2300      	movs	r3, #0
}
 8002786:	4618      	mov	r0, r3
 8002788:	3708      	adds	r7, #8
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}

0800278e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800278e:	b580      	push	{r7, lr}
 8002790:	b08a      	sub	sp, #40	; 0x28
 8002792:	af02      	add	r7, sp, #8
 8002794:	60f8      	str	r0, [r7, #12]
 8002796:	60b9      	str	r1, [r7, #8]
 8002798:	603b      	str	r3, [r7, #0]
 800279a:	4613      	mov	r3, r2
 800279c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800279e:	2300      	movs	r3, #0
 80027a0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027a8:	b2db      	uxtb	r3, r3
 80027aa:	2b20      	cmp	r3, #32
 80027ac:	d17c      	bne.n	80028a8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d002      	beq.n	80027ba <HAL_UART_Transmit+0x2c>
 80027b4:	88fb      	ldrh	r3, [r7, #6]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d101      	bne.n	80027be <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e075      	b.n	80028aa <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d101      	bne.n	80027cc <HAL_UART_Transmit+0x3e>
 80027c8:	2302      	movs	r3, #2
 80027ca:	e06e      	b.n	80028aa <HAL_UART_Transmit+0x11c>
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2201      	movs	r2, #1
 80027d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2200      	movs	r2, #0
 80027d8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	2221      	movs	r2, #33	; 0x21
 80027de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80027e2:	f7fe ff6f 	bl	80016c4 <HAL_GetTick>
 80027e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	88fa      	ldrh	r2, [r7, #6]
 80027ec:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	88fa      	ldrh	r2, [r7, #6]
 80027f2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027fc:	d108      	bne.n	8002810 <HAL_UART_Transmit+0x82>
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	691b      	ldr	r3, [r3, #16]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d104      	bne.n	8002810 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002806:	2300      	movs	r3, #0
 8002808:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	61bb      	str	r3, [r7, #24]
 800280e:	e003      	b.n	8002818 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002814:	2300      	movs	r3, #0
 8002816:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2200      	movs	r2, #0
 800281c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002820:	e02a      	b.n	8002878 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	9300      	str	r3, [sp, #0]
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	2200      	movs	r2, #0
 800282a:	2180      	movs	r1, #128	; 0x80
 800282c:	68f8      	ldr	r0, [r7, #12]
 800282e:	f000 fd35 	bl	800329c <UART_WaitOnFlagUntilTimeout>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d001      	beq.n	800283c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002838:	2303      	movs	r3, #3
 800283a:	e036      	b.n	80028aa <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800283c:	69fb      	ldr	r3, [r7, #28]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d10b      	bne.n	800285a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002842:	69bb      	ldr	r3, [r7, #24]
 8002844:	881b      	ldrh	r3, [r3, #0]
 8002846:	461a      	mov	r2, r3
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002850:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002852:	69bb      	ldr	r3, [r7, #24]
 8002854:	3302      	adds	r3, #2
 8002856:	61bb      	str	r3, [r7, #24]
 8002858:	e007      	b.n	800286a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800285a:	69fb      	ldr	r3, [r7, #28]
 800285c:	781a      	ldrb	r2, [r3, #0]
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002864:	69fb      	ldr	r3, [r7, #28]
 8002866:	3301      	adds	r3, #1
 8002868:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800286e:	b29b      	uxth	r3, r3
 8002870:	3b01      	subs	r3, #1
 8002872:	b29a      	uxth	r2, r3
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800287c:	b29b      	uxth	r3, r3
 800287e:	2b00      	cmp	r3, #0
 8002880:	d1cf      	bne.n	8002822 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	9300      	str	r3, [sp, #0]
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	2200      	movs	r2, #0
 800288a:	2140      	movs	r1, #64	; 0x40
 800288c:	68f8      	ldr	r0, [r7, #12]
 800288e:	f000 fd05 	bl	800329c <UART_WaitOnFlagUntilTimeout>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d001      	beq.n	800289c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002898:	2303      	movs	r3, #3
 800289a:	e006      	b.n	80028aa <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	2220      	movs	r2, #32
 80028a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80028a4:	2300      	movs	r3, #0
 80028a6:	e000      	b.n	80028aa <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80028a8:	2302      	movs	r3, #2
  }
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3720      	adds	r7, #32
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}

080028b2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028b2:	b580      	push	{r7, lr}
 80028b4:	b08a      	sub	sp, #40	; 0x28
 80028b6:	af02      	add	r7, sp, #8
 80028b8:	60f8      	str	r0, [r7, #12]
 80028ba:	60b9      	str	r1, [r7, #8]
 80028bc:	603b      	str	r3, [r7, #0]
 80028be:	4613      	mov	r3, r2
 80028c0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80028c2:	2300      	movs	r3, #0
 80028c4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	2b20      	cmp	r3, #32
 80028d0:	f040 808c 	bne.w	80029ec <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d002      	beq.n	80028e0 <HAL_UART_Receive+0x2e>
 80028da:	88fb      	ldrh	r3, [r7, #6]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d101      	bne.n	80028e4 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	e084      	b.n	80029ee <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	d101      	bne.n	80028f2 <HAL_UART_Receive+0x40>
 80028ee:	2302      	movs	r3, #2
 80028f0:	e07d      	b.n	80029ee <HAL_UART_Receive+0x13c>
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2201      	movs	r2, #1
 80028f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	2200      	movs	r2, #0
 80028fe:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2222      	movs	r2, #34	; 0x22
 8002904:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2200      	movs	r2, #0
 800290c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800290e:	f7fe fed9 	bl	80016c4 <HAL_GetTick>
 8002912:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	88fa      	ldrh	r2, [r7, #6]
 8002918:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	88fa      	ldrh	r2, [r7, #6]
 800291e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002928:	d108      	bne.n	800293c <HAL_UART_Receive+0x8a>
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	691b      	ldr	r3, [r3, #16]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d104      	bne.n	800293c <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8002932:	2300      	movs	r3, #0
 8002934:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	61bb      	str	r3, [r7, #24]
 800293a:	e003      	b.n	8002944 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002940:	2300      	movs	r3, #0
 8002942:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2200      	movs	r2, #0
 8002948:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800294c:	e043      	b.n	80029d6 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	9300      	str	r3, [sp, #0]
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	2200      	movs	r2, #0
 8002956:	2120      	movs	r1, #32
 8002958:	68f8      	ldr	r0, [r7, #12]
 800295a:	f000 fc9f 	bl	800329c <UART_WaitOnFlagUntilTimeout>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d001      	beq.n	8002968 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8002964:	2303      	movs	r3, #3
 8002966:	e042      	b.n	80029ee <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d10c      	bne.n	8002988 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	b29b      	uxth	r3, r3
 8002976:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800297a:	b29a      	uxth	r2, r3
 800297c:	69bb      	ldr	r3, [r7, #24]
 800297e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002980:	69bb      	ldr	r3, [r7, #24]
 8002982:	3302      	adds	r3, #2
 8002984:	61bb      	str	r3, [r7, #24]
 8002986:	e01f      	b.n	80029c8 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002990:	d007      	beq.n	80029a2 <HAL_UART_Receive+0xf0>
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d10a      	bne.n	80029b0 <HAL_UART_Receive+0xfe>
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	691b      	ldr	r3, [r3, #16]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d106      	bne.n	80029b0 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	b2da      	uxtb	r2, r3
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	701a      	strb	r2, [r3, #0]
 80029ae:	e008      	b.n	80029c2 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80029bc:	b2da      	uxtb	r2, r3
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80029c2:	69fb      	ldr	r3, [r7, #28]
 80029c4:	3301      	adds	r3, #1
 80029c6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80029cc:	b29b      	uxth	r3, r3
 80029ce:	3b01      	subs	r3, #1
 80029d0:	b29a      	uxth	r2, r3
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80029da:	b29b      	uxth	r3, r3
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d1b6      	bne.n	800294e <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2220      	movs	r2, #32
 80029e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 80029e8:	2300      	movs	r3, #0
 80029ea:	e000      	b.n	80029ee <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 80029ec:	2302      	movs	r3, #2
  }
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3720      	adds	r7, #32
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}

080029f6 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80029f6:	b480      	push	{r7}
 80029f8:	b085      	sub	sp, #20
 80029fa:	af00      	add	r7, sp, #0
 80029fc:	60f8      	str	r0, [r7, #12]
 80029fe:	60b9      	str	r1, [r7, #8]
 8002a00:	4613      	mov	r3, r2
 8002a02:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a0a:	b2db      	uxtb	r3, r3
 8002a0c:	2b20      	cmp	r3, #32
 8002a0e:	d130      	bne.n	8002a72 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d002      	beq.n	8002a1c <HAL_UART_Transmit_IT+0x26>
 8002a16:	88fb      	ldrh	r3, [r7, #6]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d101      	bne.n	8002a20 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	e029      	b.n	8002a74 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d101      	bne.n	8002a2e <HAL_UART_Transmit_IT+0x38>
 8002a2a:	2302      	movs	r3, #2
 8002a2c:	e022      	b.n	8002a74 <HAL_UART_Transmit_IT+0x7e>
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	2201      	movs	r2, #1
 8002a32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	68ba      	ldr	r2, [r7, #8]
 8002a3a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	88fa      	ldrh	r2, [r7, #6]
 8002a40:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	88fa      	ldrh	r2, [r7, #6]
 8002a46:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	2221      	movs	r2, #33	; 0x21
 8002a52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	2200      	movs	r2, #0
 8002a5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	68da      	ldr	r2, [r3, #12]
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002a6c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	e000      	b.n	8002a74 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8002a72:	2302      	movs	r3, #2
  }
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	3714      	adds	r7, #20
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7e:	4770      	bx	lr

08002a80 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b084      	sub	sp, #16
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	60f8      	str	r0, [r7, #12]
 8002a88:	60b9      	str	r1, [r7, #8]
 8002a8a:	4613      	mov	r3, r2
 8002a8c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	2b20      	cmp	r3, #32
 8002a98:	d11d      	bne.n	8002ad6 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d002      	beq.n	8002aa6 <HAL_UART_Receive_IT+0x26>
 8002aa0:	88fb      	ldrh	r3, [r7, #6]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d101      	bne.n	8002aaa <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e016      	b.n	8002ad8 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d101      	bne.n	8002ab8 <HAL_UART_Receive_IT+0x38>
 8002ab4:	2302      	movs	r3, #2
 8002ab6:	e00f      	b.n	8002ad8 <HAL_UART_Receive_IT+0x58>
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2201      	movs	r2, #1
 8002abc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002ac6:	88fb      	ldrh	r3, [r7, #6]
 8002ac8:	461a      	mov	r2, r3
 8002aca:	68b9      	ldr	r1, [r7, #8]
 8002acc:	68f8      	ldr	r0, [r7, #12]
 8002ace:	f000 fc53 	bl	8003378 <UART_Start_Receive_IT>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	e000      	b.n	8002ad8 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8002ad6:	2302      	movs	r3, #2
  }
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3710      	adds	r7, #16
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}

08002ae0 <HAL_UART_AbortTransmit_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b08e      	sub	sp, #56	; 0x38
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	330c      	adds	r3, #12
 8002aee:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002af0:	6a3b      	ldr	r3, [r7, #32]
 8002af2:	e853 3f00 	ldrex	r3, [r3]
 8002af6:	61fb      	str	r3, [r7, #28]
   return(result);
 8002af8:	69fb      	ldr	r3, [r7, #28]
 8002afa:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002afe:	637b      	str	r3, [r7, #52]	; 0x34
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	330c      	adds	r3, #12
 8002b06:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002b08:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002b0a:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b0c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002b0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b10:	e841 2300 	strex	r3, r2, [r1]
 8002b14:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d1e5      	bne.n	8002ae8 <HAL_UART_AbortTransmit_IT+0x8>

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	695b      	ldr	r3, [r3, #20]
 8002b22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b26:	2b80      	cmp	r3, #128	; 0x80
 8002b28:	d13c      	bne.n	8002ba4 <HAL_UART_AbortTransmit_IT+0xc4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	3314      	adds	r3, #20
 8002b30:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	e853 3f00 	ldrex	r3, [r3]
 8002b38:	60bb      	str	r3, [r7, #8]
   return(result);
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002b40:	633b      	str	r3, [r7, #48]	; 0x30
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	3314      	adds	r3, #20
 8002b48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b4a:	61ba      	str	r2, [r7, #24]
 8002b4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b4e:	6979      	ldr	r1, [r7, #20]
 8002b50:	69ba      	ldr	r2, [r7, #24]
 8002b52:	e841 2300 	strex	r3, r2, [r1]
 8002b56:	613b      	str	r3, [r7, #16]
   return(result);
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d1e5      	bne.n	8002b2a <HAL_UART_AbortTransmit_IT+0x4a>

    /* Abort the UART DMA Tx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d013      	beq.n	8002b8e <HAL_UART_AbortTransmit_IT+0xae>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b6a:	4a16      	ldr	r2, [pc, #88]	; (8002bc4 <HAL_UART_AbortTransmit_IT+0xe4>)
 8002b6c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b72:	4618      	mov	r0, r3
 8002b74:	f7fe ff65 	bl	8001a42 <HAL_DMA_Abort_IT>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d01c      	beq.n	8002bb8 <HAL_UART_AbortTransmit_IT+0xd8>
      {
        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b84:	687a      	ldr	r2, [r7, #4]
 8002b86:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002b88:	4610      	mov	r0, r2
 8002b8a:	4798      	blx	r3
 8002b8c:	e014      	b.n	8002bb8 <HAL_UART_AbortTransmit_IT+0xd8>
      }
    }
    else
    {
      /* Reset Tx transfer counter */
      huart->TxXferCount = 0x00U;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2200      	movs	r2, #0
 8002b92:	84da      	strh	r2, [r3, #38]	; 0x26

      /* Restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2220      	movs	r2, #32
 8002b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Transmit Complete Callback */
      huart->AbortTransmitCpltCallback(huart);
#else
      /* Call legacy weak Abort Transmit Complete Callback */
      HAL_UART_AbortTransmitCpltCallback(huart);
 8002b9c:	6878      	ldr	r0, [r7, #4]
 8002b9e:	f000 fb5d 	bl	800325c <HAL_UART_AbortTransmitCpltCallback>
 8002ba2:	e009      	b.n	8002bb8 <HAL_UART_AbortTransmit_IT+0xd8>
    }
  }
  else
  {
    /* Reset Tx transfer counter */
    huart->TxXferCount = 0x00U;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2220      	movs	r2, #32
 8002bae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Transmit Complete Callback */
    huart->AbortTransmitCpltCallback(huart);
#else
    /* Call legacy weak Abort Transmit Complete Callback */
    HAL_UART_AbortTransmitCpltCallback(huart);
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f000 fb52 	bl	800325c <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8002bb8:	2300      	movs	r3, #0
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	3738      	adds	r7, #56	; 0x38
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	080034e3 	.word	0x080034e3

08002bc8 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b09a      	sub	sp, #104	; 0x68
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	330c      	adds	r3, #12
 8002bd6:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bd8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002bda:	e853 3f00 	ldrex	r3, [r3]
 8002bde:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8002be0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002be2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002be6:	667b      	str	r3, [r7, #100]	; 0x64
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	330c      	adds	r3, #12
 8002bee:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002bf0:	657a      	str	r2, [r7, #84]	; 0x54
 8002bf2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bf4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002bf6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002bf8:	e841 2300 	strex	r3, r2, [r1]
 8002bfc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8002bfe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d1e5      	bne.n	8002bd0 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	3314      	adds	r3, #20
 8002c0a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c0e:	e853 3f00 	ldrex	r3, [r3]
 8002c12:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c16:	f023 0301 	bic.w	r3, r3, #1
 8002c1a:	663b      	str	r3, [r7, #96]	; 0x60
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	3314      	adds	r3, #20
 8002c22:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002c24:	643a      	str	r2, [r7, #64]	; 0x40
 8002c26:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c28:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002c2a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002c2c:	e841 2300 	strex	r3, r2, [r1]
 8002c30:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002c32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d1e5      	bne.n	8002c04 <HAL_UART_AbortReceive_IT+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d119      	bne.n	8002c74 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	330c      	adds	r3, #12
 8002c46:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c48:	6a3b      	ldr	r3, [r7, #32]
 8002c4a:	e853 3f00 	ldrex	r3, [r3]
 8002c4e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002c50:	69fb      	ldr	r3, [r7, #28]
 8002c52:	f023 0310 	bic.w	r3, r3, #16
 8002c56:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	330c      	adds	r3, #12
 8002c5e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002c60:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002c62:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c64:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002c66:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c68:	e841 2300 	strex	r3, r2, [r1]
 8002c6c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d1e5      	bne.n	8002c40 <HAL_UART_AbortReceive_IT+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	695b      	ldr	r3, [r3, #20]
 8002c7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c7e:	2b40      	cmp	r3, #64	; 0x40
 8002c80:	d13f      	bne.n	8002d02 <HAL_UART_AbortReceive_IT+0x13a>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	3314      	adds	r3, #20
 8002c88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	e853 3f00 	ldrex	r3, [r3]
 8002c90:	60bb      	str	r3, [r7, #8]
   return(result);
 8002c92:	68bb      	ldr	r3, [r7, #8]
 8002c94:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c98:	65bb      	str	r3, [r7, #88]	; 0x58
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	3314      	adds	r3, #20
 8002ca0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002ca2:	61ba      	str	r2, [r7, #24]
 8002ca4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ca6:	6979      	ldr	r1, [r7, #20]
 8002ca8:	69ba      	ldr	r2, [r7, #24]
 8002caa:	e841 2300 	strex	r3, r2, [r1]
 8002cae:	613b      	str	r3, [r7, #16]
   return(result);
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d1e5      	bne.n	8002c82 <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d013      	beq.n	8002ce6 <HAL_UART_AbortReceive_IT+0x11e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cc2:	4a19      	ldr	r2, [pc, #100]	; (8002d28 <HAL_UART_AbortReceive_IT+0x160>)
 8002cc4:	651a      	str	r2, [r3, #80]	; 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f7fe feb9 	bl	8001a42 <HAL_DMA_Abort_IT>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d022      	beq.n	8002d1c <HAL_UART_AbortReceive_IT+0x154>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002ce0:	4610      	mov	r0, r2
 8002ce2:	4798      	blx	r3
 8002ce4:	e01a      	b.n	8002d1c <HAL_UART_AbortReceive_IT+0x154>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	85da      	strh	r2, [r3, #46]	; 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2220      	movs	r2, #32
 8002cf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8002cfa:	6878      	ldr	r0, [r7, #4]
 8002cfc:	f000 fab8 	bl	8003270 <HAL_UART_AbortReceiveCpltCallback>
 8002d00:	e00c      	b.n	8002d1c <HAL_UART_AbortReceive_IT+0x154>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2200      	movs	r2, #0
 8002d06:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2220      	movs	r2, #32
 8002d0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2200      	movs	r2, #0
 8002d14:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f000 faaa 	bl	8003270 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8002d1c:	2300      	movs	r3, #0
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3768      	adds	r7, #104	; 0x68
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	0800350d 	.word	0x0800350d

08002d2c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b0ba      	sub	sp, #232	; 0xe8
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	68db      	ldr	r3, [r3, #12]
 8002d44:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	695b      	ldr	r3, [r3, #20]
 8002d4e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002d52:	2300      	movs	r3, #0
 8002d54:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002d5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d62:	f003 030f 	and.w	r3, r3, #15
 8002d66:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8002d6a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d10f      	bne.n	8002d92 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002d72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d76:	f003 0320 	and.w	r3, r3, #32
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d009      	beq.n	8002d92 <HAL_UART_IRQHandler+0x66>
 8002d7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d82:	f003 0320 	and.w	r3, r3, #32
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d003      	beq.n	8002d92 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f000 fc3e 	bl	800360c <UART_Receive_IT>
      return;
 8002d90:	e256      	b.n	8003240 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002d92:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	f000 80de 	beq.w	8002f58 <HAL_UART_IRQHandler+0x22c>
 8002d9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002da0:	f003 0301 	and.w	r3, r3, #1
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d106      	bne.n	8002db6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002da8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002dac:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	f000 80d1 	beq.w	8002f58 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002db6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002dba:	f003 0301 	and.w	r3, r3, #1
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d00b      	beq.n	8002dda <HAL_UART_IRQHandler+0xae>
 8002dc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002dc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d005      	beq.n	8002dda <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd2:	f043 0201 	orr.w	r2, r3, #1
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002dda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002dde:	f003 0304 	and.w	r3, r3, #4
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d00b      	beq.n	8002dfe <HAL_UART_IRQHandler+0xd2>
 8002de6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002dea:	f003 0301 	and.w	r3, r3, #1
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d005      	beq.n	8002dfe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df6:	f043 0202 	orr.w	r2, r3, #2
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002dfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e02:	f003 0302 	and.w	r3, r3, #2
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d00b      	beq.n	8002e22 <HAL_UART_IRQHandler+0xf6>
 8002e0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002e0e:	f003 0301 	and.w	r3, r3, #1
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d005      	beq.n	8002e22 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e1a:	f043 0204 	orr.w	r2, r3, #4
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002e22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e26:	f003 0308 	and.w	r3, r3, #8
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d011      	beq.n	8002e52 <HAL_UART_IRQHandler+0x126>
 8002e2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002e32:	f003 0320 	and.w	r3, r3, #32
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d105      	bne.n	8002e46 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002e3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002e3e:	f003 0301 	and.w	r3, r3, #1
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d005      	beq.n	8002e52 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e4a:	f043 0208 	orr.w	r2, r3, #8
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	f000 81ed 	beq.w	8003236 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002e5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e60:	f003 0320 	and.w	r3, r3, #32
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d008      	beq.n	8002e7a <HAL_UART_IRQHandler+0x14e>
 8002e68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002e6c:	f003 0320 	and.w	r3, r3, #32
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d002      	beq.n	8002e7a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	f000 fbc9 	bl	800360c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	695b      	ldr	r3, [r3, #20]
 8002e80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e84:	2b40      	cmp	r3, #64	; 0x40
 8002e86:	bf0c      	ite	eq
 8002e88:	2301      	moveq	r3, #1
 8002e8a:	2300      	movne	r3, #0
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e96:	f003 0308 	and.w	r3, r3, #8
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d103      	bne.n	8002ea6 <HAL_UART_IRQHandler+0x17a>
 8002e9e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d04f      	beq.n	8002f46 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	f000 faa4 	bl	80033f4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	695b      	ldr	r3, [r3, #20]
 8002eb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002eb6:	2b40      	cmp	r3, #64	; 0x40
 8002eb8:	d141      	bne.n	8002f3e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	3314      	adds	r3, #20
 8002ec0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ec4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002ec8:	e853 3f00 	ldrex	r3, [r3]
 8002ecc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002ed0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002ed4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002ed8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	3314      	adds	r3, #20
 8002ee2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002ee6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002eea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002eee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002ef2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002ef6:	e841 2300 	strex	r3, r2, [r1]
 8002efa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002efe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d1d9      	bne.n	8002eba <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d013      	beq.n	8002f36 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f12:	4a7d      	ldr	r2, [pc, #500]	; (8003108 <HAL_UART_IRQHandler+0x3dc>)
 8002f14:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f7fe fd91 	bl	8001a42 <HAL_DMA_Abort_IT>
 8002f20:	4603      	mov	r3, r0
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d016      	beq.n	8002f54 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f2c:	687a      	ldr	r2, [r7, #4]
 8002f2e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002f30:	4610      	mov	r0, r2
 8002f32:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f34:	e00e      	b.n	8002f54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002f36:	6878      	ldr	r0, [r7, #4]
 8002f38:	f000 f986 	bl	8003248 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f3c:	e00a      	b.n	8002f54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f000 f982 	bl	8003248 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f44:	e006      	b.n	8002f54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002f46:	6878      	ldr	r0, [r7, #4]
 8002f48:	f000 f97e 	bl	8003248 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002f52:	e170      	b.n	8003236 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f54:	bf00      	nop
    return;
 8002f56:	e16e      	b.n	8003236 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	f040 814a 	bne.w	80031f6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002f62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f66:	f003 0310 	and.w	r3, r3, #16
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	f000 8143 	beq.w	80031f6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002f70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f74:	f003 0310 	and.w	r3, r3, #16
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	f000 813c 	beq.w	80031f6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002f7e:	2300      	movs	r3, #0
 8002f80:	60bb      	str	r3, [r7, #8]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	60bb      	str	r3, [r7, #8]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	60bb      	str	r3, [r7, #8]
 8002f92:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	695b      	ldr	r3, [r3, #20]
 8002f9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f9e:	2b40      	cmp	r3, #64	; 0x40
 8002fa0:	f040 80b4 	bne.w	800310c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002fb0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	f000 8140 	beq.w	800323a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002fbe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	f080 8139 	bcs.w	800323a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002fce:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fd4:	69db      	ldr	r3, [r3, #28]
 8002fd6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002fda:	f000 8088 	beq.w	80030ee <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	330c      	adds	r3, #12
 8002fe4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fe8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002fec:	e853 3f00 	ldrex	r3, [r3]
 8002ff0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002ff4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002ff8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ffc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	330c      	adds	r3, #12
 8003006:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800300a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800300e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003012:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003016:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800301a:	e841 2300 	strex	r3, r2, [r1]
 800301e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003022:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003026:	2b00      	cmp	r3, #0
 8003028:	d1d9      	bne.n	8002fde <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	3314      	adds	r3, #20
 8003030:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003032:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003034:	e853 3f00 	ldrex	r3, [r3]
 8003038:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800303a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800303c:	f023 0301 	bic.w	r3, r3, #1
 8003040:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	3314      	adds	r3, #20
 800304a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800304e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003052:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003054:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003056:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800305a:	e841 2300 	strex	r3, r2, [r1]
 800305e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003060:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003062:	2b00      	cmp	r3, #0
 8003064:	d1e1      	bne.n	800302a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	3314      	adds	r3, #20
 800306c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800306e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003070:	e853 3f00 	ldrex	r3, [r3]
 8003074:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003076:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003078:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800307c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	3314      	adds	r3, #20
 8003086:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800308a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800308c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800308e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003090:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003092:	e841 2300 	strex	r3, r2, [r1]
 8003096:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003098:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800309a:	2b00      	cmp	r3, #0
 800309c:	d1e3      	bne.n	8003066 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2220      	movs	r2, #32
 80030a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2200      	movs	r2, #0
 80030aa:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	330c      	adds	r3, #12
 80030b2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80030b6:	e853 3f00 	ldrex	r3, [r3]
 80030ba:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80030bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030be:	f023 0310 	bic.w	r3, r3, #16
 80030c2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	330c      	adds	r3, #12
 80030cc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80030d0:	65ba      	str	r2, [r7, #88]	; 0x58
 80030d2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030d4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80030d6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80030d8:	e841 2300 	strex	r3, r2, [r1]
 80030dc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80030de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d1e3      	bne.n	80030ac <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030e8:	4618      	mov	r0, r3
 80030ea:	f7fe fc3a 	bl	8001962 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80030f6:	b29b      	uxth	r3, r3
 80030f8:	1ad3      	subs	r3, r2, r3
 80030fa:	b29b      	uxth	r3, r3
 80030fc:	4619      	mov	r1, r3
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	f000 f8c0 	bl	8003284 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003104:	e099      	b.n	800323a <HAL_UART_IRQHandler+0x50e>
 8003106:	bf00      	nop
 8003108:	080034bb 	.word	0x080034bb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003114:	b29b      	uxth	r3, r3
 8003116:	1ad3      	subs	r3, r2, r3
 8003118:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003120:	b29b      	uxth	r3, r3
 8003122:	2b00      	cmp	r3, #0
 8003124:	f000 808b 	beq.w	800323e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8003128:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800312c:	2b00      	cmp	r3, #0
 800312e:	f000 8086 	beq.w	800323e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	330c      	adds	r3, #12
 8003138:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800313a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800313c:	e853 3f00 	ldrex	r3, [r3]
 8003140:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003142:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003144:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003148:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	330c      	adds	r3, #12
 8003152:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003156:	647a      	str	r2, [r7, #68]	; 0x44
 8003158:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800315a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800315c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800315e:	e841 2300 	strex	r3, r2, [r1]
 8003162:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003164:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003166:	2b00      	cmp	r3, #0
 8003168:	d1e3      	bne.n	8003132 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	3314      	adds	r3, #20
 8003170:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003174:	e853 3f00 	ldrex	r3, [r3]
 8003178:	623b      	str	r3, [r7, #32]
   return(result);
 800317a:	6a3b      	ldr	r3, [r7, #32]
 800317c:	f023 0301 	bic.w	r3, r3, #1
 8003180:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	3314      	adds	r3, #20
 800318a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800318e:	633a      	str	r2, [r7, #48]	; 0x30
 8003190:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003192:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003194:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003196:	e841 2300 	strex	r3, r2, [r1]
 800319a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800319c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d1e3      	bne.n	800316a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2220      	movs	r2, #32
 80031a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2200      	movs	r2, #0
 80031ae:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	330c      	adds	r3, #12
 80031b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	e853 3f00 	ldrex	r3, [r3]
 80031be:	60fb      	str	r3, [r7, #12]
   return(result);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f023 0310 	bic.w	r3, r3, #16
 80031c6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	330c      	adds	r3, #12
 80031d0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80031d4:	61fa      	str	r2, [r7, #28]
 80031d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031d8:	69b9      	ldr	r1, [r7, #24]
 80031da:	69fa      	ldr	r2, [r7, #28]
 80031dc:	e841 2300 	strex	r3, r2, [r1]
 80031e0:	617b      	str	r3, [r7, #20]
   return(result);
 80031e2:	697b      	ldr	r3, [r7, #20]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d1e3      	bne.n	80031b0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80031e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80031ec:	4619      	mov	r1, r3
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	f000 f848 	bl	8003284 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80031f4:	e023      	b.n	800323e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80031f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80031fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d009      	beq.n	8003216 <HAL_UART_IRQHandler+0x4ea>
 8003202:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003206:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800320a:	2b00      	cmp	r3, #0
 800320c:	d003      	beq.n	8003216 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	f000 f994 	bl	800353c <UART_Transmit_IT>
    return;
 8003214:	e014      	b.n	8003240 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003216:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800321a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800321e:	2b00      	cmp	r3, #0
 8003220:	d00e      	beq.n	8003240 <HAL_UART_IRQHandler+0x514>
 8003222:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003226:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800322a:	2b00      	cmp	r3, #0
 800322c:	d008      	beq.n	8003240 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f000 f9d4 	bl	80035dc <UART_EndTransmit_IT>
    return;
 8003234:	e004      	b.n	8003240 <HAL_UART_IRQHandler+0x514>
    return;
 8003236:	bf00      	nop
 8003238:	e002      	b.n	8003240 <HAL_UART_IRQHandler+0x514>
      return;
 800323a:	bf00      	nop
 800323c:	e000      	b.n	8003240 <HAL_UART_IRQHandler+0x514>
      return;
 800323e:	bf00      	nop
  }
}
 8003240:	37e8      	adds	r7, #232	; 0xe8
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}
 8003246:	bf00      	nop

08003248 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003248:	b480      	push	{r7}
 800324a:	b083      	sub	sp, #12
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003250:	bf00      	nop
 8003252:	370c      	adds	r7, #12
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr

0800325c <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8003264:	bf00      	nop
 8003266:	370c      	adds	r7, #12
 8003268:	46bd      	mov	sp, r7
 800326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326e:	4770      	bx	lr

08003270 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8003278:	bf00      	nop
 800327a:	370c      	adds	r7, #12
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr

08003284 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003284:	b480      	push	{r7}
 8003286:	b083      	sub	sp, #12
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
 800328c:	460b      	mov	r3, r1
 800328e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003290:	bf00      	nop
 8003292:	370c      	adds	r7, #12
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr

0800329c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b090      	sub	sp, #64	; 0x40
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	60f8      	str	r0, [r7, #12]
 80032a4:	60b9      	str	r1, [r7, #8]
 80032a6:	603b      	str	r3, [r7, #0]
 80032a8:	4613      	mov	r3, r2
 80032aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032ac:	e050      	b.n	8003350 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80032b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80032b4:	d04c      	beq.n	8003350 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80032b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d007      	beq.n	80032cc <UART_WaitOnFlagUntilTimeout+0x30>
 80032bc:	f7fe fa02 	bl	80016c4 <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d241      	bcs.n	8003350 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	330c      	adds	r3, #12
 80032d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032d6:	e853 3f00 	ldrex	r3, [r3]
 80032da:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80032dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032de:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80032e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	330c      	adds	r3, #12
 80032ea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80032ec:	637a      	str	r2, [r7, #52]	; 0x34
 80032ee:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032f0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80032f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80032f4:	e841 2300 	strex	r3, r2, [r1]
 80032f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80032fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d1e5      	bne.n	80032cc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	3314      	adds	r3, #20
 8003306:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	e853 3f00 	ldrex	r3, [r3]
 800330e:	613b      	str	r3, [r7, #16]
   return(result);
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	f023 0301 	bic.w	r3, r3, #1
 8003316:	63bb      	str	r3, [r7, #56]	; 0x38
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	3314      	adds	r3, #20
 800331e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003320:	623a      	str	r2, [r7, #32]
 8003322:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003324:	69f9      	ldr	r1, [r7, #28]
 8003326:	6a3a      	ldr	r2, [r7, #32]
 8003328:	e841 2300 	strex	r3, r2, [r1]
 800332c:	61bb      	str	r3, [r7, #24]
   return(result);
 800332e:	69bb      	ldr	r3, [r7, #24]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d1e5      	bne.n	8003300 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2220      	movs	r2, #32
 8003338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2220      	movs	r2, #32
 8003340:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2200      	movs	r2, #0
 8003348:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800334c:	2303      	movs	r3, #3
 800334e:	e00f      	b.n	8003370 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	4013      	ands	r3, r2
 800335a:	68ba      	ldr	r2, [r7, #8]
 800335c:	429a      	cmp	r2, r3
 800335e:	bf0c      	ite	eq
 8003360:	2301      	moveq	r3, #1
 8003362:	2300      	movne	r3, #0
 8003364:	b2db      	uxtb	r3, r3
 8003366:	461a      	mov	r2, r3
 8003368:	79fb      	ldrb	r3, [r7, #7]
 800336a:	429a      	cmp	r2, r3
 800336c:	d09f      	beq.n	80032ae <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800336e:	2300      	movs	r3, #0
}
 8003370:	4618      	mov	r0, r3
 8003372:	3740      	adds	r7, #64	; 0x40
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}

08003378 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003378:	b480      	push	{r7}
 800337a:	b085      	sub	sp, #20
 800337c:	af00      	add	r7, sp, #0
 800337e:	60f8      	str	r0, [r7, #12]
 8003380:	60b9      	str	r1, [r7, #8]
 8003382:	4613      	mov	r3, r2
 8003384:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	68ba      	ldr	r2, [r7, #8]
 800338a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	88fa      	ldrh	r2, [r7, #6]
 8003390:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	88fa      	ldrh	r2, [r7, #6]
 8003396:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2200      	movs	r2, #0
 800339c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	2222      	movs	r2, #34	; 0x22
 80033a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	2200      	movs	r2, #0
 80033aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	691b      	ldr	r3, [r3, #16]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d007      	beq.n	80033c6 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	68da      	ldr	r2, [r3, #12]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033c4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	695a      	ldr	r2, [r3, #20]
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f042 0201 	orr.w	r2, r2, #1
 80033d4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	68da      	ldr	r2, [r3, #12]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f042 0220 	orr.w	r2, r2, #32
 80033e4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80033e6:	2300      	movs	r3, #0
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3714      	adds	r7, #20
 80033ec:	46bd      	mov	sp, r7
 80033ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f2:	4770      	bx	lr

080033f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b095      	sub	sp, #84	; 0x54
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	330c      	adds	r3, #12
 8003402:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003404:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003406:	e853 3f00 	ldrex	r3, [r3]
 800340a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800340c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800340e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003412:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	330c      	adds	r3, #12
 800341a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800341c:	643a      	str	r2, [r7, #64]	; 0x40
 800341e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003420:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003422:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003424:	e841 2300 	strex	r3, r2, [r1]
 8003428:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800342a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800342c:	2b00      	cmp	r3, #0
 800342e:	d1e5      	bne.n	80033fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	3314      	adds	r3, #20
 8003436:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003438:	6a3b      	ldr	r3, [r7, #32]
 800343a:	e853 3f00 	ldrex	r3, [r3]
 800343e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	f023 0301 	bic.w	r3, r3, #1
 8003446:	64bb      	str	r3, [r7, #72]	; 0x48
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	3314      	adds	r3, #20
 800344e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003450:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003452:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003454:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003456:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003458:	e841 2300 	strex	r3, r2, [r1]
 800345c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800345e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003460:	2b00      	cmp	r3, #0
 8003462:	d1e5      	bne.n	8003430 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003468:	2b01      	cmp	r3, #1
 800346a:	d119      	bne.n	80034a0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	330c      	adds	r3, #12
 8003472:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	e853 3f00 	ldrex	r3, [r3]
 800347a:	60bb      	str	r3, [r7, #8]
   return(result);
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	f023 0310 	bic.w	r3, r3, #16
 8003482:	647b      	str	r3, [r7, #68]	; 0x44
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	330c      	adds	r3, #12
 800348a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800348c:	61ba      	str	r2, [r7, #24]
 800348e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003490:	6979      	ldr	r1, [r7, #20]
 8003492:	69ba      	ldr	r2, [r7, #24]
 8003494:	e841 2300 	strex	r3, r2, [r1]
 8003498:	613b      	str	r3, [r7, #16]
   return(result);
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d1e5      	bne.n	800346c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2220      	movs	r2, #32
 80034a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2200      	movs	r2, #0
 80034ac:	631a      	str	r2, [r3, #48]	; 0x30
}
 80034ae:	bf00      	nop
 80034b0:	3754      	adds	r7, #84	; 0x54
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr

080034ba <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80034ba:	b580      	push	{r7, lr}
 80034bc:	b084      	sub	sp, #16
 80034be:	af00      	add	r7, sp, #0
 80034c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034c6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2200      	movs	r2, #0
 80034cc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2200      	movs	r2, #0
 80034d2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80034d4:	68f8      	ldr	r0, [r7, #12]
 80034d6:	f7ff feb7 	bl	8003248 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80034da:	bf00      	nop
 80034dc:	3710      	adds	r7, #16
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}

080034e2 <UART_DMATxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 80034e2:	b580      	push	{r7, lr}
 80034e4:	b084      	sub	sp, #16
 80034e6:	af00      	add	r7, sp, #0
 80034e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034ee:	60fb      	str	r3, [r7, #12]

  huart->TxXferCount = 0x00U;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2200      	movs	r2, #0
 80034f4:	84da      	strh	r2, [r3, #38]	; 0x26

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2220      	movs	r2, #32
 80034fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Transmit Complete Callback */
  huart->AbortTransmitCpltCallback(huart);
#else
  /* Call legacy weak Abort Transmit Complete Callback */
  HAL_UART_AbortTransmitCpltCallback(huart);
 80034fe:	68f8      	ldr	r0, [r7, #12]
 8003500:	f7ff feac 	bl	800325c <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003504:	bf00      	nop
 8003506:	3710      	adds	r7, #16
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}

0800350c <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b084      	sub	sp, #16
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003518:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2200      	movs	r2, #0
 800351e:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	2220      	movs	r2, #32
 8003524:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	2200      	movs	r2, #0
 800352c:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 800352e:	68f8      	ldr	r0, [r7, #12]
 8003530:	f7ff fe9e 	bl	8003270 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003534:	bf00      	nop
 8003536:	3710      	adds	r7, #16
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}

0800353c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800353c:	b480      	push	{r7}
 800353e:	b085      	sub	sp, #20
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800354a:	b2db      	uxtb	r3, r3
 800354c:	2b21      	cmp	r3, #33	; 0x21
 800354e:	d13e      	bne.n	80035ce <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003558:	d114      	bne.n	8003584 <UART_Transmit_IT+0x48>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	691b      	ldr	r3, [r3, #16]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d110      	bne.n	8003584 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6a1b      	ldr	r3, [r3, #32]
 8003566:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	881b      	ldrh	r3, [r3, #0]
 800356c:	461a      	mov	r2, r3
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003576:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6a1b      	ldr	r3, [r3, #32]
 800357c:	1c9a      	adds	r2, r3, #2
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	621a      	str	r2, [r3, #32]
 8003582:	e008      	b.n	8003596 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6a1b      	ldr	r3, [r3, #32]
 8003588:	1c59      	adds	r1, r3, #1
 800358a:	687a      	ldr	r2, [r7, #4]
 800358c:	6211      	str	r1, [r2, #32]
 800358e:	781a      	ldrb	r2, [r3, #0]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800359a:	b29b      	uxth	r3, r3
 800359c:	3b01      	subs	r3, #1
 800359e:	b29b      	uxth	r3, r3
 80035a0:	687a      	ldr	r2, [r7, #4]
 80035a2:	4619      	mov	r1, r3
 80035a4:	84d1      	strh	r1, [r2, #38]	; 0x26
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d10f      	bne.n	80035ca <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	68da      	ldr	r2, [r3, #12]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80035b8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	68da      	ldr	r2, [r3, #12]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80035c8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80035ca:	2300      	movs	r3, #0
 80035cc:	e000      	b.n	80035d0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80035ce:	2302      	movs	r3, #2
  }
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	3714      	adds	r7, #20
 80035d4:	46bd      	mov	sp, r7
 80035d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035da:	4770      	bx	lr

080035dc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b082      	sub	sp, #8
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	68da      	ldr	r2, [r3, #12]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035f2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2220      	movs	r2, #32
 80035f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80035fc:	6878      	ldr	r0, [r7, #4]
 80035fe:	f7fd fa2f 	bl	8000a60 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003602:	2300      	movs	r3, #0
}
 8003604:	4618      	mov	r0, r3
 8003606:	3708      	adds	r7, #8
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}

0800360c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b08c      	sub	sp, #48	; 0x30
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800361a:	b2db      	uxtb	r3, r3
 800361c:	2b22      	cmp	r3, #34	; 0x22
 800361e:	f040 80ab 	bne.w	8003778 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	689b      	ldr	r3, [r3, #8]
 8003626:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800362a:	d117      	bne.n	800365c <UART_Receive_IT+0x50>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	691b      	ldr	r3, [r3, #16]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d113      	bne.n	800365c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003634:	2300      	movs	r3, #0
 8003636:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800363c:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	b29b      	uxth	r3, r3
 8003646:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800364a:	b29a      	uxth	r2, r3
 800364c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800364e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003654:	1c9a      	adds	r2, r3, #2
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	629a      	str	r2, [r3, #40]	; 0x28
 800365a:	e026      	b.n	80036aa <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003660:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003662:	2300      	movs	r3, #0
 8003664:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800366e:	d007      	beq.n	8003680 <UART_Receive_IT+0x74>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d10a      	bne.n	800368e <UART_Receive_IT+0x82>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	691b      	ldr	r3, [r3, #16]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d106      	bne.n	800368e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	b2da      	uxtb	r2, r3
 8003688:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800368a:	701a      	strb	r2, [r3, #0]
 800368c:	e008      	b.n	80036a0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	b2db      	uxtb	r3, r3
 8003696:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800369a:	b2da      	uxtb	r2, r3
 800369c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800369e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036a4:	1c5a      	adds	r2, r3, #1
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80036ae:	b29b      	uxth	r3, r3
 80036b0:	3b01      	subs	r3, #1
 80036b2:	b29b      	uxth	r3, r3
 80036b4:	687a      	ldr	r2, [r7, #4]
 80036b6:	4619      	mov	r1, r3
 80036b8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d15a      	bne.n	8003774 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	68da      	ldr	r2, [r3, #12]
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f022 0220 	bic.w	r2, r2, #32
 80036cc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	68da      	ldr	r2, [r3, #12]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80036dc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	695a      	ldr	r2, [r3, #20]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f022 0201 	bic.w	r2, r2, #1
 80036ec:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2220      	movs	r2, #32
 80036f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036fa:	2b01      	cmp	r3, #1
 80036fc:	d135      	bne.n	800376a <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2200      	movs	r2, #0
 8003702:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	330c      	adds	r3, #12
 800370a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	e853 3f00 	ldrex	r3, [r3]
 8003712:	613b      	str	r3, [r7, #16]
   return(result);
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	f023 0310 	bic.w	r3, r3, #16
 800371a:	627b      	str	r3, [r7, #36]	; 0x24
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	330c      	adds	r3, #12
 8003722:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003724:	623a      	str	r2, [r7, #32]
 8003726:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003728:	69f9      	ldr	r1, [r7, #28]
 800372a:	6a3a      	ldr	r2, [r7, #32]
 800372c:	e841 2300 	strex	r3, r2, [r1]
 8003730:	61bb      	str	r3, [r7, #24]
   return(result);
 8003732:	69bb      	ldr	r3, [r7, #24]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d1e5      	bne.n	8003704 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f003 0310 	and.w	r3, r3, #16
 8003742:	2b10      	cmp	r3, #16
 8003744:	d10a      	bne.n	800375c <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003746:	2300      	movs	r3, #0
 8003748:	60fb      	str	r3, [r7, #12]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	60fb      	str	r3, [r7, #12]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	60fb      	str	r3, [r7, #12]
 800375a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003760:	4619      	mov	r1, r3
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	f7ff fd8e 	bl	8003284 <HAL_UARTEx_RxEventCallback>
 8003768:	e002      	b.n	8003770 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	f7fd f92c 	bl	80009c8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003770:	2300      	movs	r3, #0
 8003772:	e002      	b.n	800377a <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8003774:	2300      	movs	r3, #0
 8003776:	e000      	b.n	800377a <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8003778:	2302      	movs	r3, #2
  }
}
 800377a:	4618      	mov	r0, r3
 800377c:	3730      	adds	r7, #48	; 0x30
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}
	...

08003784 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003784:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003788:	b0c0      	sub	sp, #256	; 0x100
 800378a:	af00      	add	r7, sp, #0
 800378c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	691b      	ldr	r3, [r3, #16]
 8003798:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800379c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037a0:	68d9      	ldr	r1, [r3, #12]
 80037a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	ea40 0301 	orr.w	r3, r0, r1
 80037ac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80037ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037b2:	689a      	ldr	r2, [r3, #8]
 80037b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037b8:	691b      	ldr	r3, [r3, #16]
 80037ba:	431a      	orrs	r2, r3
 80037bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037c0:	695b      	ldr	r3, [r3, #20]
 80037c2:	431a      	orrs	r2, r3
 80037c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037c8:	69db      	ldr	r3, [r3, #28]
 80037ca:	4313      	orrs	r3, r2
 80037cc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80037d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80037dc:	f021 010c 	bic.w	r1, r1, #12
 80037e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80037ea:	430b      	orrs	r3, r1
 80037ec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80037ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	695b      	ldr	r3, [r3, #20]
 80037f6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80037fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037fe:	6999      	ldr	r1, [r3, #24]
 8003800:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	ea40 0301 	orr.w	r3, r0, r1
 800380a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800380c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	4b8f      	ldr	r3, [pc, #572]	; (8003a50 <UART_SetConfig+0x2cc>)
 8003814:	429a      	cmp	r2, r3
 8003816:	d005      	beq.n	8003824 <UART_SetConfig+0xa0>
 8003818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	4b8d      	ldr	r3, [pc, #564]	; (8003a54 <UART_SetConfig+0x2d0>)
 8003820:	429a      	cmp	r2, r3
 8003822:	d104      	bne.n	800382e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003824:	f7fe ff52 	bl	80026cc <HAL_RCC_GetPCLK2Freq>
 8003828:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800382c:	e003      	b.n	8003836 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800382e:	f7fe ff39 	bl	80026a4 <HAL_RCC_GetPCLK1Freq>
 8003832:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003836:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800383a:	69db      	ldr	r3, [r3, #28]
 800383c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003840:	f040 810c 	bne.w	8003a5c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003844:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003848:	2200      	movs	r2, #0
 800384a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800384e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003852:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003856:	4622      	mov	r2, r4
 8003858:	462b      	mov	r3, r5
 800385a:	1891      	adds	r1, r2, r2
 800385c:	65b9      	str	r1, [r7, #88]	; 0x58
 800385e:	415b      	adcs	r3, r3
 8003860:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003862:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003866:	4621      	mov	r1, r4
 8003868:	eb12 0801 	adds.w	r8, r2, r1
 800386c:	4629      	mov	r1, r5
 800386e:	eb43 0901 	adc.w	r9, r3, r1
 8003872:	f04f 0200 	mov.w	r2, #0
 8003876:	f04f 0300 	mov.w	r3, #0
 800387a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800387e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003882:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003886:	4690      	mov	r8, r2
 8003888:	4699      	mov	r9, r3
 800388a:	4623      	mov	r3, r4
 800388c:	eb18 0303 	adds.w	r3, r8, r3
 8003890:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003894:	462b      	mov	r3, r5
 8003896:	eb49 0303 	adc.w	r3, r9, r3
 800389a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800389e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80038aa:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80038ae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80038b2:	460b      	mov	r3, r1
 80038b4:	18db      	adds	r3, r3, r3
 80038b6:	653b      	str	r3, [r7, #80]	; 0x50
 80038b8:	4613      	mov	r3, r2
 80038ba:	eb42 0303 	adc.w	r3, r2, r3
 80038be:	657b      	str	r3, [r7, #84]	; 0x54
 80038c0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80038c4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80038c8:	f7fc fcfa 	bl	80002c0 <__aeabi_uldivmod>
 80038cc:	4602      	mov	r2, r0
 80038ce:	460b      	mov	r3, r1
 80038d0:	4b61      	ldr	r3, [pc, #388]	; (8003a58 <UART_SetConfig+0x2d4>)
 80038d2:	fba3 2302 	umull	r2, r3, r3, r2
 80038d6:	095b      	lsrs	r3, r3, #5
 80038d8:	011c      	lsls	r4, r3, #4
 80038da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80038de:	2200      	movs	r2, #0
 80038e0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80038e4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80038e8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80038ec:	4642      	mov	r2, r8
 80038ee:	464b      	mov	r3, r9
 80038f0:	1891      	adds	r1, r2, r2
 80038f2:	64b9      	str	r1, [r7, #72]	; 0x48
 80038f4:	415b      	adcs	r3, r3
 80038f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80038f8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80038fc:	4641      	mov	r1, r8
 80038fe:	eb12 0a01 	adds.w	sl, r2, r1
 8003902:	4649      	mov	r1, r9
 8003904:	eb43 0b01 	adc.w	fp, r3, r1
 8003908:	f04f 0200 	mov.w	r2, #0
 800390c:	f04f 0300 	mov.w	r3, #0
 8003910:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003914:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003918:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800391c:	4692      	mov	sl, r2
 800391e:	469b      	mov	fp, r3
 8003920:	4643      	mov	r3, r8
 8003922:	eb1a 0303 	adds.w	r3, sl, r3
 8003926:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800392a:	464b      	mov	r3, r9
 800392c:	eb4b 0303 	adc.w	r3, fp, r3
 8003930:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003934:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	2200      	movs	r2, #0
 800393c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003940:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003944:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003948:	460b      	mov	r3, r1
 800394a:	18db      	adds	r3, r3, r3
 800394c:	643b      	str	r3, [r7, #64]	; 0x40
 800394e:	4613      	mov	r3, r2
 8003950:	eb42 0303 	adc.w	r3, r2, r3
 8003954:	647b      	str	r3, [r7, #68]	; 0x44
 8003956:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800395a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800395e:	f7fc fcaf 	bl	80002c0 <__aeabi_uldivmod>
 8003962:	4602      	mov	r2, r0
 8003964:	460b      	mov	r3, r1
 8003966:	4611      	mov	r1, r2
 8003968:	4b3b      	ldr	r3, [pc, #236]	; (8003a58 <UART_SetConfig+0x2d4>)
 800396a:	fba3 2301 	umull	r2, r3, r3, r1
 800396e:	095b      	lsrs	r3, r3, #5
 8003970:	2264      	movs	r2, #100	; 0x64
 8003972:	fb02 f303 	mul.w	r3, r2, r3
 8003976:	1acb      	subs	r3, r1, r3
 8003978:	00db      	lsls	r3, r3, #3
 800397a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800397e:	4b36      	ldr	r3, [pc, #216]	; (8003a58 <UART_SetConfig+0x2d4>)
 8003980:	fba3 2302 	umull	r2, r3, r3, r2
 8003984:	095b      	lsrs	r3, r3, #5
 8003986:	005b      	lsls	r3, r3, #1
 8003988:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800398c:	441c      	add	r4, r3
 800398e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003992:	2200      	movs	r2, #0
 8003994:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003998:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800399c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80039a0:	4642      	mov	r2, r8
 80039a2:	464b      	mov	r3, r9
 80039a4:	1891      	adds	r1, r2, r2
 80039a6:	63b9      	str	r1, [r7, #56]	; 0x38
 80039a8:	415b      	adcs	r3, r3
 80039aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80039ac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80039b0:	4641      	mov	r1, r8
 80039b2:	1851      	adds	r1, r2, r1
 80039b4:	6339      	str	r1, [r7, #48]	; 0x30
 80039b6:	4649      	mov	r1, r9
 80039b8:	414b      	adcs	r3, r1
 80039ba:	637b      	str	r3, [r7, #52]	; 0x34
 80039bc:	f04f 0200 	mov.w	r2, #0
 80039c0:	f04f 0300 	mov.w	r3, #0
 80039c4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80039c8:	4659      	mov	r1, fp
 80039ca:	00cb      	lsls	r3, r1, #3
 80039cc:	4651      	mov	r1, sl
 80039ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80039d2:	4651      	mov	r1, sl
 80039d4:	00ca      	lsls	r2, r1, #3
 80039d6:	4610      	mov	r0, r2
 80039d8:	4619      	mov	r1, r3
 80039da:	4603      	mov	r3, r0
 80039dc:	4642      	mov	r2, r8
 80039de:	189b      	adds	r3, r3, r2
 80039e0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80039e4:	464b      	mov	r3, r9
 80039e6:	460a      	mov	r2, r1
 80039e8:	eb42 0303 	adc.w	r3, r2, r3
 80039ec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80039f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	2200      	movs	r2, #0
 80039f8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80039fc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003a00:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003a04:	460b      	mov	r3, r1
 8003a06:	18db      	adds	r3, r3, r3
 8003a08:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a0a:	4613      	mov	r3, r2
 8003a0c:	eb42 0303 	adc.w	r3, r2, r3
 8003a10:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003a12:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003a16:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003a1a:	f7fc fc51 	bl	80002c0 <__aeabi_uldivmod>
 8003a1e:	4602      	mov	r2, r0
 8003a20:	460b      	mov	r3, r1
 8003a22:	4b0d      	ldr	r3, [pc, #52]	; (8003a58 <UART_SetConfig+0x2d4>)
 8003a24:	fba3 1302 	umull	r1, r3, r3, r2
 8003a28:	095b      	lsrs	r3, r3, #5
 8003a2a:	2164      	movs	r1, #100	; 0x64
 8003a2c:	fb01 f303 	mul.w	r3, r1, r3
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	00db      	lsls	r3, r3, #3
 8003a34:	3332      	adds	r3, #50	; 0x32
 8003a36:	4a08      	ldr	r2, [pc, #32]	; (8003a58 <UART_SetConfig+0x2d4>)
 8003a38:	fba2 2303 	umull	r2, r3, r2, r3
 8003a3c:	095b      	lsrs	r3, r3, #5
 8003a3e:	f003 0207 	and.w	r2, r3, #7
 8003a42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4422      	add	r2, r4
 8003a4a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003a4c:	e105      	b.n	8003c5a <UART_SetConfig+0x4d6>
 8003a4e:	bf00      	nop
 8003a50:	40011000 	.word	0x40011000
 8003a54:	40011400 	.word	0x40011400
 8003a58:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003a60:	2200      	movs	r2, #0
 8003a62:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003a66:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003a6a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003a6e:	4642      	mov	r2, r8
 8003a70:	464b      	mov	r3, r9
 8003a72:	1891      	adds	r1, r2, r2
 8003a74:	6239      	str	r1, [r7, #32]
 8003a76:	415b      	adcs	r3, r3
 8003a78:	627b      	str	r3, [r7, #36]	; 0x24
 8003a7a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003a7e:	4641      	mov	r1, r8
 8003a80:	1854      	adds	r4, r2, r1
 8003a82:	4649      	mov	r1, r9
 8003a84:	eb43 0501 	adc.w	r5, r3, r1
 8003a88:	f04f 0200 	mov.w	r2, #0
 8003a8c:	f04f 0300 	mov.w	r3, #0
 8003a90:	00eb      	lsls	r3, r5, #3
 8003a92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a96:	00e2      	lsls	r2, r4, #3
 8003a98:	4614      	mov	r4, r2
 8003a9a:	461d      	mov	r5, r3
 8003a9c:	4643      	mov	r3, r8
 8003a9e:	18e3      	adds	r3, r4, r3
 8003aa0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003aa4:	464b      	mov	r3, r9
 8003aa6:	eb45 0303 	adc.w	r3, r5, r3
 8003aaa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003aae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003aba:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003abe:	f04f 0200 	mov.w	r2, #0
 8003ac2:	f04f 0300 	mov.w	r3, #0
 8003ac6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003aca:	4629      	mov	r1, r5
 8003acc:	008b      	lsls	r3, r1, #2
 8003ace:	4621      	mov	r1, r4
 8003ad0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003ad4:	4621      	mov	r1, r4
 8003ad6:	008a      	lsls	r2, r1, #2
 8003ad8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003adc:	f7fc fbf0 	bl	80002c0 <__aeabi_uldivmod>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	460b      	mov	r3, r1
 8003ae4:	4b60      	ldr	r3, [pc, #384]	; (8003c68 <UART_SetConfig+0x4e4>)
 8003ae6:	fba3 2302 	umull	r2, r3, r3, r2
 8003aea:	095b      	lsrs	r3, r3, #5
 8003aec:	011c      	lsls	r4, r3, #4
 8003aee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003af2:	2200      	movs	r2, #0
 8003af4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003af8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003afc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003b00:	4642      	mov	r2, r8
 8003b02:	464b      	mov	r3, r9
 8003b04:	1891      	adds	r1, r2, r2
 8003b06:	61b9      	str	r1, [r7, #24]
 8003b08:	415b      	adcs	r3, r3
 8003b0a:	61fb      	str	r3, [r7, #28]
 8003b0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b10:	4641      	mov	r1, r8
 8003b12:	1851      	adds	r1, r2, r1
 8003b14:	6139      	str	r1, [r7, #16]
 8003b16:	4649      	mov	r1, r9
 8003b18:	414b      	adcs	r3, r1
 8003b1a:	617b      	str	r3, [r7, #20]
 8003b1c:	f04f 0200 	mov.w	r2, #0
 8003b20:	f04f 0300 	mov.w	r3, #0
 8003b24:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003b28:	4659      	mov	r1, fp
 8003b2a:	00cb      	lsls	r3, r1, #3
 8003b2c:	4651      	mov	r1, sl
 8003b2e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b32:	4651      	mov	r1, sl
 8003b34:	00ca      	lsls	r2, r1, #3
 8003b36:	4610      	mov	r0, r2
 8003b38:	4619      	mov	r1, r3
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	4642      	mov	r2, r8
 8003b3e:	189b      	adds	r3, r3, r2
 8003b40:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003b44:	464b      	mov	r3, r9
 8003b46:	460a      	mov	r2, r1
 8003b48:	eb42 0303 	adc.w	r3, r2, r3
 8003b4c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003b50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	2200      	movs	r2, #0
 8003b58:	67bb      	str	r3, [r7, #120]	; 0x78
 8003b5a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003b5c:	f04f 0200 	mov.w	r2, #0
 8003b60:	f04f 0300 	mov.w	r3, #0
 8003b64:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003b68:	4649      	mov	r1, r9
 8003b6a:	008b      	lsls	r3, r1, #2
 8003b6c:	4641      	mov	r1, r8
 8003b6e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b72:	4641      	mov	r1, r8
 8003b74:	008a      	lsls	r2, r1, #2
 8003b76:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003b7a:	f7fc fba1 	bl	80002c0 <__aeabi_uldivmod>
 8003b7e:	4602      	mov	r2, r0
 8003b80:	460b      	mov	r3, r1
 8003b82:	4b39      	ldr	r3, [pc, #228]	; (8003c68 <UART_SetConfig+0x4e4>)
 8003b84:	fba3 1302 	umull	r1, r3, r3, r2
 8003b88:	095b      	lsrs	r3, r3, #5
 8003b8a:	2164      	movs	r1, #100	; 0x64
 8003b8c:	fb01 f303 	mul.w	r3, r1, r3
 8003b90:	1ad3      	subs	r3, r2, r3
 8003b92:	011b      	lsls	r3, r3, #4
 8003b94:	3332      	adds	r3, #50	; 0x32
 8003b96:	4a34      	ldr	r2, [pc, #208]	; (8003c68 <UART_SetConfig+0x4e4>)
 8003b98:	fba2 2303 	umull	r2, r3, r2, r3
 8003b9c:	095b      	lsrs	r3, r3, #5
 8003b9e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ba2:	441c      	add	r4, r3
 8003ba4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003ba8:	2200      	movs	r2, #0
 8003baa:	673b      	str	r3, [r7, #112]	; 0x70
 8003bac:	677a      	str	r2, [r7, #116]	; 0x74
 8003bae:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003bb2:	4642      	mov	r2, r8
 8003bb4:	464b      	mov	r3, r9
 8003bb6:	1891      	adds	r1, r2, r2
 8003bb8:	60b9      	str	r1, [r7, #8]
 8003bba:	415b      	adcs	r3, r3
 8003bbc:	60fb      	str	r3, [r7, #12]
 8003bbe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003bc2:	4641      	mov	r1, r8
 8003bc4:	1851      	adds	r1, r2, r1
 8003bc6:	6039      	str	r1, [r7, #0]
 8003bc8:	4649      	mov	r1, r9
 8003bca:	414b      	adcs	r3, r1
 8003bcc:	607b      	str	r3, [r7, #4]
 8003bce:	f04f 0200 	mov.w	r2, #0
 8003bd2:	f04f 0300 	mov.w	r3, #0
 8003bd6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003bda:	4659      	mov	r1, fp
 8003bdc:	00cb      	lsls	r3, r1, #3
 8003bde:	4651      	mov	r1, sl
 8003be0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003be4:	4651      	mov	r1, sl
 8003be6:	00ca      	lsls	r2, r1, #3
 8003be8:	4610      	mov	r0, r2
 8003bea:	4619      	mov	r1, r3
 8003bec:	4603      	mov	r3, r0
 8003bee:	4642      	mov	r2, r8
 8003bf0:	189b      	adds	r3, r3, r2
 8003bf2:	66bb      	str	r3, [r7, #104]	; 0x68
 8003bf4:	464b      	mov	r3, r9
 8003bf6:	460a      	mov	r2, r1
 8003bf8:	eb42 0303 	adc.w	r3, r2, r3
 8003bfc:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003bfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	2200      	movs	r2, #0
 8003c06:	663b      	str	r3, [r7, #96]	; 0x60
 8003c08:	667a      	str	r2, [r7, #100]	; 0x64
 8003c0a:	f04f 0200 	mov.w	r2, #0
 8003c0e:	f04f 0300 	mov.w	r3, #0
 8003c12:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003c16:	4649      	mov	r1, r9
 8003c18:	008b      	lsls	r3, r1, #2
 8003c1a:	4641      	mov	r1, r8
 8003c1c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c20:	4641      	mov	r1, r8
 8003c22:	008a      	lsls	r2, r1, #2
 8003c24:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003c28:	f7fc fb4a 	bl	80002c0 <__aeabi_uldivmod>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	460b      	mov	r3, r1
 8003c30:	4b0d      	ldr	r3, [pc, #52]	; (8003c68 <UART_SetConfig+0x4e4>)
 8003c32:	fba3 1302 	umull	r1, r3, r3, r2
 8003c36:	095b      	lsrs	r3, r3, #5
 8003c38:	2164      	movs	r1, #100	; 0x64
 8003c3a:	fb01 f303 	mul.w	r3, r1, r3
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	011b      	lsls	r3, r3, #4
 8003c42:	3332      	adds	r3, #50	; 0x32
 8003c44:	4a08      	ldr	r2, [pc, #32]	; (8003c68 <UART_SetConfig+0x4e4>)
 8003c46:	fba2 2303 	umull	r2, r3, r2, r3
 8003c4a:	095b      	lsrs	r3, r3, #5
 8003c4c:	f003 020f 	and.w	r2, r3, #15
 8003c50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4422      	add	r2, r4
 8003c58:	609a      	str	r2, [r3, #8]
}
 8003c5a:	bf00      	nop
 8003c5c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003c60:	46bd      	mov	sp, r7
 8003c62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c66:	bf00      	nop
 8003c68:	51eb851f 	.word	0x51eb851f

08003c6c <atoi>:
 8003c6c:	220a      	movs	r2, #10
 8003c6e:	2100      	movs	r1, #0
 8003c70:	f000 b918 	b.w	8003ea4 <strtol>

08003c74 <__errno>:
 8003c74:	4b01      	ldr	r3, [pc, #4]	; (8003c7c <__errno+0x8>)
 8003c76:	6818      	ldr	r0, [r3, #0]
 8003c78:	4770      	bx	lr
 8003c7a:	bf00      	nop
 8003c7c:	20000014 	.word	0x20000014

08003c80 <__libc_init_array>:
 8003c80:	b570      	push	{r4, r5, r6, lr}
 8003c82:	4d0d      	ldr	r5, [pc, #52]	; (8003cb8 <__libc_init_array+0x38>)
 8003c84:	4c0d      	ldr	r4, [pc, #52]	; (8003cbc <__libc_init_array+0x3c>)
 8003c86:	1b64      	subs	r4, r4, r5
 8003c88:	10a4      	asrs	r4, r4, #2
 8003c8a:	2600      	movs	r6, #0
 8003c8c:	42a6      	cmp	r6, r4
 8003c8e:	d109      	bne.n	8003ca4 <__libc_init_array+0x24>
 8003c90:	4d0b      	ldr	r5, [pc, #44]	; (8003cc0 <__libc_init_array+0x40>)
 8003c92:	4c0c      	ldr	r4, [pc, #48]	; (8003cc4 <__libc_init_array+0x44>)
 8003c94:	f001 f968 	bl	8004f68 <_init>
 8003c98:	1b64      	subs	r4, r4, r5
 8003c9a:	10a4      	asrs	r4, r4, #2
 8003c9c:	2600      	movs	r6, #0
 8003c9e:	42a6      	cmp	r6, r4
 8003ca0:	d105      	bne.n	8003cae <__libc_init_array+0x2e>
 8003ca2:	bd70      	pop	{r4, r5, r6, pc}
 8003ca4:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ca8:	4798      	blx	r3
 8003caa:	3601      	adds	r6, #1
 8003cac:	e7ee      	b.n	8003c8c <__libc_init_array+0xc>
 8003cae:	f855 3b04 	ldr.w	r3, [r5], #4
 8003cb2:	4798      	blx	r3
 8003cb4:	3601      	adds	r6, #1
 8003cb6:	e7f2      	b.n	8003c9e <__libc_init_array+0x1e>
 8003cb8:	08005320 	.word	0x08005320
 8003cbc:	08005320 	.word	0x08005320
 8003cc0:	08005320 	.word	0x08005320
 8003cc4:	08005324 	.word	0x08005324

08003cc8 <memset>:
 8003cc8:	4402      	add	r2, r0
 8003cca:	4603      	mov	r3, r0
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d100      	bne.n	8003cd2 <memset+0xa>
 8003cd0:	4770      	bx	lr
 8003cd2:	f803 1b01 	strb.w	r1, [r3], #1
 8003cd6:	e7f9      	b.n	8003ccc <memset+0x4>

08003cd8 <sniprintf>:
 8003cd8:	b40c      	push	{r2, r3}
 8003cda:	b530      	push	{r4, r5, lr}
 8003cdc:	4b17      	ldr	r3, [pc, #92]	; (8003d3c <sniprintf+0x64>)
 8003cde:	1e0c      	subs	r4, r1, #0
 8003ce0:	681d      	ldr	r5, [r3, #0]
 8003ce2:	b09d      	sub	sp, #116	; 0x74
 8003ce4:	da08      	bge.n	8003cf8 <sniprintf+0x20>
 8003ce6:	238b      	movs	r3, #139	; 0x8b
 8003ce8:	602b      	str	r3, [r5, #0]
 8003cea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003cee:	b01d      	add	sp, #116	; 0x74
 8003cf0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003cf4:	b002      	add	sp, #8
 8003cf6:	4770      	bx	lr
 8003cf8:	f44f 7302 	mov.w	r3, #520	; 0x208
 8003cfc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003d00:	bf14      	ite	ne
 8003d02:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8003d06:	4623      	moveq	r3, r4
 8003d08:	9304      	str	r3, [sp, #16]
 8003d0a:	9307      	str	r3, [sp, #28]
 8003d0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003d10:	9002      	str	r0, [sp, #8]
 8003d12:	9006      	str	r0, [sp, #24]
 8003d14:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003d18:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003d1a:	ab21      	add	r3, sp, #132	; 0x84
 8003d1c:	a902      	add	r1, sp, #8
 8003d1e:	4628      	mov	r0, r5
 8003d20:	9301      	str	r3, [sp, #4]
 8003d22:	f000 f925 	bl	8003f70 <_svfiprintf_r>
 8003d26:	1c43      	adds	r3, r0, #1
 8003d28:	bfbc      	itt	lt
 8003d2a:	238b      	movlt	r3, #139	; 0x8b
 8003d2c:	602b      	strlt	r3, [r5, #0]
 8003d2e:	2c00      	cmp	r4, #0
 8003d30:	d0dd      	beq.n	8003cee <sniprintf+0x16>
 8003d32:	9b02      	ldr	r3, [sp, #8]
 8003d34:	2200      	movs	r2, #0
 8003d36:	701a      	strb	r2, [r3, #0]
 8003d38:	e7d9      	b.n	8003cee <sniprintf+0x16>
 8003d3a:	bf00      	nop
 8003d3c:	20000014 	.word	0x20000014

08003d40 <siscanf>:
 8003d40:	b40e      	push	{r1, r2, r3}
 8003d42:	b510      	push	{r4, lr}
 8003d44:	b09f      	sub	sp, #124	; 0x7c
 8003d46:	ac21      	add	r4, sp, #132	; 0x84
 8003d48:	f44f 7101 	mov.w	r1, #516	; 0x204
 8003d4c:	f854 2b04 	ldr.w	r2, [r4], #4
 8003d50:	9201      	str	r2, [sp, #4]
 8003d52:	f8ad 101c 	strh.w	r1, [sp, #28]
 8003d56:	9004      	str	r0, [sp, #16]
 8003d58:	9008      	str	r0, [sp, #32]
 8003d5a:	f7fc fa53 	bl	8000204 <strlen>
 8003d5e:	4b0c      	ldr	r3, [pc, #48]	; (8003d90 <siscanf+0x50>)
 8003d60:	9005      	str	r0, [sp, #20]
 8003d62:	9009      	str	r0, [sp, #36]	; 0x24
 8003d64:	930d      	str	r3, [sp, #52]	; 0x34
 8003d66:	480b      	ldr	r0, [pc, #44]	; (8003d94 <siscanf+0x54>)
 8003d68:	9a01      	ldr	r2, [sp, #4]
 8003d6a:	6800      	ldr	r0, [r0, #0]
 8003d6c:	9403      	str	r4, [sp, #12]
 8003d6e:	2300      	movs	r3, #0
 8003d70:	9311      	str	r3, [sp, #68]	; 0x44
 8003d72:	9316      	str	r3, [sp, #88]	; 0x58
 8003d74:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003d78:	f8ad 301e 	strh.w	r3, [sp, #30]
 8003d7c:	a904      	add	r1, sp, #16
 8003d7e:	4623      	mov	r3, r4
 8003d80:	f000 fa50 	bl	8004224 <__ssvfiscanf_r>
 8003d84:	b01f      	add	sp, #124	; 0x7c
 8003d86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d8a:	b003      	add	sp, #12
 8003d8c:	4770      	bx	lr
 8003d8e:	bf00      	nop
 8003d90:	08003d99 	.word	0x08003d99
 8003d94:	20000014 	.word	0x20000014

08003d98 <__seofread>:
 8003d98:	2000      	movs	r0, #0
 8003d9a:	4770      	bx	lr

08003d9c <_strtol_l.constprop.0>:
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003da2:	d001      	beq.n	8003da8 <_strtol_l.constprop.0+0xc>
 8003da4:	2b24      	cmp	r3, #36	; 0x24
 8003da6:	d906      	bls.n	8003db6 <_strtol_l.constprop.0+0x1a>
 8003da8:	f7ff ff64 	bl	8003c74 <__errno>
 8003dac:	2316      	movs	r3, #22
 8003dae:	6003      	str	r3, [r0, #0]
 8003db0:	2000      	movs	r0, #0
 8003db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003db6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8003e9c <_strtol_l.constprop.0+0x100>
 8003dba:	460d      	mov	r5, r1
 8003dbc:	462e      	mov	r6, r5
 8003dbe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003dc2:	f814 700c 	ldrb.w	r7, [r4, ip]
 8003dc6:	f017 0708 	ands.w	r7, r7, #8
 8003dca:	d1f7      	bne.n	8003dbc <_strtol_l.constprop.0+0x20>
 8003dcc:	2c2d      	cmp	r4, #45	; 0x2d
 8003dce:	d132      	bne.n	8003e36 <_strtol_l.constprop.0+0x9a>
 8003dd0:	782c      	ldrb	r4, [r5, #0]
 8003dd2:	2701      	movs	r7, #1
 8003dd4:	1cb5      	adds	r5, r6, #2
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d05b      	beq.n	8003e92 <_strtol_l.constprop.0+0xf6>
 8003dda:	2b10      	cmp	r3, #16
 8003ddc:	d109      	bne.n	8003df2 <_strtol_l.constprop.0+0x56>
 8003dde:	2c30      	cmp	r4, #48	; 0x30
 8003de0:	d107      	bne.n	8003df2 <_strtol_l.constprop.0+0x56>
 8003de2:	782c      	ldrb	r4, [r5, #0]
 8003de4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8003de8:	2c58      	cmp	r4, #88	; 0x58
 8003dea:	d14d      	bne.n	8003e88 <_strtol_l.constprop.0+0xec>
 8003dec:	786c      	ldrb	r4, [r5, #1]
 8003dee:	2310      	movs	r3, #16
 8003df0:	3502      	adds	r5, #2
 8003df2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8003df6:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8003dfa:	f04f 0c00 	mov.w	ip, #0
 8003dfe:	fbb8 f9f3 	udiv	r9, r8, r3
 8003e02:	4666      	mov	r6, ip
 8003e04:	fb03 8a19 	mls	sl, r3, r9, r8
 8003e08:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8003e0c:	f1be 0f09 	cmp.w	lr, #9
 8003e10:	d816      	bhi.n	8003e40 <_strtol_l.constprop.0+0xa4>
 8003e12:	4674      	mov	r4, lr
 8003e14:	42a3      	cmp	r3, r4
 8003e16:	dd24      	ble.n	8003e62 <_strtol_l.constprop.0+0xc6>
 8003e18:	f1bc 0f00 	cmp.w	ip, #0
 8003e1c:	db1e      	blt.n	8003e5c <_strtol_l.constprop.0+0xc0>
 8003e1e:	45b1      	cmp	r9, r6
 8003e20:	d31c      	bcc.n	8003e5c <_strtol_l.constprop.0+0xc0>
 8003e22:	d101      	bne.n	8003e28 <_strtol_l.constprop.0+0x8c>
 8003e24:	45a2      	cmp	sl, r4
 8003e26:	db19      	blt.n	8003e5c <_strtol_l.constprop.0+0xc0>
 8003e28:	fb06 4603 	mla	r6, r6, r3, r4
 8003e2c:	f04f 0c01 	mov.w	ip, #1
 8003e30:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003e34:	e7e8      	b.n	8003e08 <_strtol_l.constprop.0+0x6c>
 8003e36:	2c2b      	cmp	r4, #43	; 0x2b
 8003e38:	bf04      	itt	eq
 8003e3a:	782c      	ldrbeq	r4, [r5, #0]
 8003e3c:	1cb5      	addeq	r5, r6, #2
 8003e3e:	e7ca      	b.n	8003dd6 <_strtol_l.constprop.0+0x3a>
 8003e40:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8003e44:	f1be 0f19 	cmp.w	lr, #25
 8003e48:	d801      	bhi.n	8003e4e <_strtol_l.constprop.0+0xb2>
 8003e4a:	3c37      	subs	r4, #55	; 0x37
 8003e4c:	e7e2      	b.n	8003e14 <_strtol_l.constprop.0+0x78>
 8003e4e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8003e52:	f1be 0f19 	cmp.w	lr, #25
 8003e56:	d804      	bhi.n	8003e62 <_strtol_l.constprop.0+0xc6>
 8003e58:	3c57      	subs	r4, #87	; 0x57
 8003e5a:	e7db      	b.n	8003e14 <_strtol_l.constprop.0+0x78>
 8003e5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8003e60:	e7e6      	b.n	8003e30 <_strtol_l.constprop.0+0x94>
 8003e62:	f1bc 0f00 	cmp.w	ip, #0
 8003e66:	da05      	bge.n	8003e74 <_strtol_l.constprop.0+0xd8>
 8003e68:	2322      	movs	r3, #34	; 0x22
 8003e6a:	6003      	str	r3, [r0, #0]
 8003e6c:	4646      	mov	r6, r8
 8003e6e:	b942      	cbnz	r2, 8003e82 <_strtol_l.constprop.0+0xe6>
 8003e70:	4630      	mov	r0, r6
 8003e72:	e79e      	b.n	8003db2 <_strtol_l.constprop.0+0x16>
 8003e74:	b107      	cbz	r7, 8003e78 <_strtol_l.constprop.0+0xdc>
 8003e76:	4276      	negs	r6, r6
 8003e78:	2a00      	cmp	r2, #0
 8003e7a:	d0f9      	beq.n	8003e70 <_strtol_l.constprop.0+0xd4>
 8003e7c:	f1bc 0f00 	cmp.w	ip, #0
 8003e80:	d000      	beq.n	8003e84 <_strtol_l.constprop.0+0xe8>
 8003e82:	1e69      	subs	r1, r5, #1
 8003e84:	6011      	str	r1, [r2, #0]
 8003e86:	e7f3      	b.n	8003e70 <_strtol_l.constprop.0+0xd4>
 8003e88:	2430      	movs	r4, #48	; 0x30
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d1b1      	bne.n	8003df2 <_strtol_l.constprop.0+0x56>
 8003e8e:	2308      	movs	r3, #8
 8003e90:	e7af      	b.n	8003df2 <_strtol_l.constprop.0+0x56>
 8003e92:	2c30      	cmp	r4, #48	; 0x30
 8003e94:	d0a5      	beq.n	8003de2 <_strtol_l.constprop.0+0x46>
 8003e96:	230a      	movs	r3, #10
 8003e98:	e7ab      	b.n	8003df2 <_strtol_l.constprop.0+0x56>
 8003e9a:	bf00      	nop
 8003e9c:	08005169 	.word	0x08005169

08003ea0 <_strtol_r>:
 8003ea0:	f7ff bf7c 	b.w	8003d9c <_strtol_l.constprop.0>

08003ea4 <strtol>:
 8003ea4:	4613      	mov	r3, r2
 8003ea6:	460a      	mov	r2, r1
 8003ea8:	4601      	mov	r1, r0
 8003eaa:	4802      	ldr	r0, [pc, #8]	; (8003eb4 <strtol+0x10>)
 8003eac:	6800      	ldr	r0, [r0, #0]
 8003eae:	f7ff bf75 	b.w	8003d9c <_strtol_l.constprop.0>
 8003eb2:	bf00      	nop
 8003eb4:	20000014 	.word	0x20000014

08003eb8 <__ssputs_r>:
 8003eb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ebc:	688e      	ldr	r6, [r1, #8]
 8003ebe:	429e      	cmp	r6, r3
 8003ec0:	4682      	mov	sl, r0
 8003ec2:	460c      	mov	r4, r1
 8003ec4:	4690      	mov	r8, r2
 8003ec6:	461f      	mov	r7, r3
 8003ec8:	d838      	bhi.n	8003f3c <__ssputs_r+0x84>
 8003eca:	898a      	ldrh	r2, [r1, #12]
 8003ecc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003ed0:	d032      	beq.n	8003f38 <__ssputs_r+0x80>
 8003ed2:	6825      	ldr	r5, [r4, #0]
 8003ed4:	6909      	ldr	r1, [r1, #16]
 8003ed6:	eba5 0901 	sub.w	r9, r5, r1
 8003eda:	6965      	ldr	r5, [r4, #20]
 8003edc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003ee0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003ee4:	3301      	adds	r3, #1
 8003ee6:	444b      	add	r3, r9
 8003ee8:	106d      	asrs	r5, r5, #1
 8003eea:	429d      	cmp	r5, r3
 8003eec:	bf38      	it	cc
 8003eee:	461d      	movcc	r5, r3
 8003ef0:	0553      	lsls	r3, r2, #21
 8003ef2:	d531      	bpl.n	8003f58 <__ssputs_r+0xa0>
 8003ef4:	4629      	mov	r1, r5
 8003ef6:	f000 ff6f 	bl	8004dd8 <_malloc_r>
 8003efa:	4606      	mov	r6, r0
 8003efc:	b950      	cbnz	r0, 8003f14 <__ssputs_r+0x5c>
 8003efe:	230c      	movs	r3, #12
 8003f00:	f8ca 3000 	str.w	r3, [sl]
 8003f04:	89a3      	ldrh	r3, [r4, #12]
 8003f06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f0a:	81a3      	strh	r3, [r4, #12]
 8003f0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003f10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f14:	6921      	ldr	r1, [r4, #16]
 8003f16:	464a      	mov	r2, r9
 8003f18:	f000 feca 	bl	8004cb0 <memcpy>
 8003f1c:	89a3      	ldrh	r3, [r4, #12]
 8003f1e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003f22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f26:	81a3      	strh	r3, [r4, #12]
 8003f28:	6126      	str	r6, [r4, #16]
 8003f2a:	6165      	str	r5, [r4, #20]
 8003f2c:	444e      	add	r6, r9
 8003f2e:	eba5 0509 	sub.w	r5, r5, r9
 8003f32:	6026      	str	r6, [r4, #0]
 8003f34:	60a5      	str	r5, [r4, #8]
 8003f36:	463e      	mov	r6, r7
 8003f38:	42be      	cmp	r6, r7
 8003f3a:	d900      	bls.n	8003f3e <__ssputs_r+0x86>
 8003f3c:	463e      	mov	r6, r7
 8003f3e:	6820      	ldr	r0, [r4, #0]
 8003f40:	4632      	mov	r2, r6
 8003f42:	4641      	mov	r1, r8
 8003f44:	f000 fec2 	bl	8004ccc <memmove>
 8003f48:	68a3      	ldr	r3, [r4, #8]
 8003f4a:	1b9b      	subs	r3, r3, r6
 8003f4c:	60a3      	str	r3, [r4, #8]
 8003f4e:	6823      	ldr	r3, [r4, #0]
 8003f50:	4433      	add	r3, r6
 8003f52:	6023      	str	r3, [r4, #0]
 8003f54:	2000      	movs	r0, #0
 8003f56:	e7db      	b.n	8003f10 <__ssputs_r+0x58>
 8003f58:	462a      	mov	r2, r5
 8003f5a:	f000 ffb1 	bl	8004ec0 <_realloc_r>
 8003f5e:	4606      	mov	r6, r0
 8003f60:	2800      	cmp	r0, #0
 8003f62:	d1e1      	bne.n	8003f28 <__ssputs_r+0x70>
 8003f64:	6921      	ldr	r1, [r4, #16]
 8003f66:	4650      	mov	r0, sl
 8003f68:	f000 feca 	bl	8004d00 <_free_r>
 8003f6c:	e7c7      	b.n	8003efe <__ssputs_r+0x46>
	...

08003f70 <_svfiprintf_r>:
 8003f70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f74:	4698      	mov	r8, r3
 8003f76:	898b      	ldrh	r3, [r1, #12]
 8003f78:	061b      	lsls	r3, r3, #24
 8003f7a:	b09d      	sub	sp, #116	; 0x74
 8003f7c:	4607      	mov	r7, r0
 8003f7e:	460d      	mov	r5, r1
 8003f80:	4614      	mov	r4, r2
 8003f82:	d50e      	bpl.n	8003fa2 <_svfiprintf_r+0x32>
 8003f84:	690b      	ldr	r3, [r1, #16]
 8003f86:	b963      	cbnz	r3, 8003fa2 <_svfiprintf_r+0x32>
 8003f88:	2140      	movs	r1, #64	; 0x40
 8003f8a:	f000 ff25 	bl	8004dd8 <_malloc_r>
 8003f8e:	6028      	str	r0, [r5, #0]
 8003f90:	6128      	str	r0, [r5, #16]
 8003f92:	b920      	cbnz	r0, 8003f9e <_svfiprintf_r+0x2e>
 8003f94:	230c      	movs	r3, #12
 8003f96:	603b      	str	r3, [r7, #0]
 8003f98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003f9c:	e0d1      	b.n	8004142 <_svfiprintf_r+0x1d2>
 8003f9e:	2340      	movs	r3, #64	; 0x40
 8003fa0:	616b      	str	r3, [r5, #20]
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	9309      	str	r3, [sp, #36]	; 0x24
 8003fa6:	2320      	movs	r3, #32
 8003fa8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003fac:	f8cd 800c 	str.w	r8, [sp, #12]
 8003fb0:	2330      	movs	r3, #48	; 0x30
 8003fb2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800415c <_svfiprintf_r+0x1ec>
 8003fb6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003fba:	f04f 0901 	mov.w	r9, #1
 8003fbe:	4623      	mov	r3, r4
 8003fc0:	469a      	mov	sl, r3
 8003fc2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003fc6:	b10a      	cbz	r2, 8003fcc <_svfiprintf_r+0x5c>
 8003fc8:	2a25      	cmp	r2, #37	; 0x25
 8003fca:	d1f9      	bne.n	8003fc0 <_svfiprintf_r+0x50>
 8003fcc:	ebba 0b04 	subs.w	fp, sl, r4
 8003fd0:	d00b      	beq.n	8003fea <_svfiprintf_r+0x7a>
 8003fd2:	465b      	mov	r3, fp
 8003fd4:	4622      	mov	r2, r4
 8003fd6:	4629      	mov	r1, r5
 8003fd8:	4638      	mov	r0, r7
 8003fda:	f7ff ff6d 	bl	8003eb8 <__ssputs_r>
 8003fde:	3001      	adds	r0, #1
 8003fe0:	f000 80aa 	beq.w	8004138 <_svfiprintf_r+0x1c8>
 8003fe4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003fe6:	445a      	add	r2, fp
 8003fe8:	9209      	str	r2, [sp, #36]	; 0x24
 8003fea:	f89a 3000 	ldrb.w	r3, [sl]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	f000 80a2 	beq.w	8004138 <_svfiprintf_r+0x1c8>
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003ffa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003ffe:	f10a 0a01 	add.w	sl, sl, #1
 8004002:	9304      	str	r3, [sp, #16]
 8004004:	9307      	str	r3, [sp, #28]
 8004006:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800400a:	931a      	str	r3, [sp, #104]	; 0x68
 800400c:	4654      	mov	r4, sl
 800400e:	2205      	movs	r2, #5
 8004010:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004014:	4851      	ldr	r0, [pc, #324]	; (800415c <_svfiprintf_r+0x1ec>)
 8004016:	f7fc f903 	bl	8000220 <memchr>
 800401a:	9a04      	ldr	r2, [sp, #16]
 800401c:	b9d8      	cbnz	r0, 8004056 <_svfiprintf_r+0xe6>
 800401e:	06d0      	lsls	r0, r2, #27
 8004020:	bf44      	itt	mi
 8004022:	2320      	movmi	r3, #32
 8004024:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004028:	0711      	lsls	r1, r2, #28
 800402a:	bf44      	itt	mi
 800402c:	232b      	movmi	r3, #43	; 0x2b
 800402e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004032:	f89a 3000 	ldrb.w	r3, [sl]
 8004036:	2b2a      	cmp	r3, #42	; 0x2a
 8004038:	d015      	beq.n	8004066 <_svfiprintf_r+0xf6>
 800403a:	9a07      	ldr	r2, [sp, #28]
 800403c:	4654      	mov	r4, sl
 800403e:	2000      	movs	r0, #0
 8004040:	f04f 0c0a 	mov.w	ip, #10
 8004044:	4621      	mov	r1, r4
 8004046:	f811 3b01 	ldrb.w	r3, [r1], #1
 800404a:	3b30      	subs	r3, #48	; 0x30
 800404c:	2b09      	cmp	r3, #9
 800404e:	d94e      	bls.n	80040ee <_svfiprintf_r+0x17e>
 8004050:	b1b0      	cbz	r0, 8004080 <_svfiprintf_r+0x110>
 8004052:	9207      	str	r2, [sp, #28]
 8004054:	e014      	b.n	8004080 <_svfiprintf_r+0x110>
 8004056:	eba0 0308 	sub.w	r3, r0, r8
 800405a:	fa09 f303 	lsl.w	r3, r9, r3
 800405e:	4313      	orrs	r3, r2
 8004060:	9304      	str	r3, [sp, #16]
 8004062:	46a2      	mov	sl, r4
 8004064:	e7d2      	b.n	800400c <_svfiprintf_r+0x9c>
 8004066:	9b03      	ldr	r3, [sp, #12]
 8004068:	1d19      	adds	r1, r3, #4
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	9103      	str	r1, [sp, #12]
 800406e:	2b00      	cmp	r3, #0
 8004070:	bfbb      	ittet	lt
 8004072:	425b      	neglt	r3, r3
 8004074:	f042 0202 	orrlt.w	r2, r2, #2
 8004078:	9307      	strge	r3, [sp, #28]
 800407a:	9307      	strlt	r3, [sp, #28]
 800407c:	bfb8      	it	lt
 800407e:	9204      	strlt	r2, [sp, #16]
 8004080:	7823      	ldrb	r3, [r4, #0]
 8004082:	2b2e      	cmp	r3, #46	; 0x2e
 8004084:	d10c      	bne.n	80040a0 <_svfiprintf_r+0x130>
 8004086:	7863      	ldrb	r3, [r4, #1]
 8004088:	2b2a      	cmp	r3, #42	; 0x2a
 800408a:	d135      	bne.n	80040f8 <_svfiprintf_r+0x188>
 800408c:	9b03      	ldr	r3, [sp, #12]
 800408e:	1d1a      	adds	r2, r3, #4
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	9203      	str	r2, [sp, #12]
 8004094:	2b00      	cmp	r3, #0
 8004096:	bfb8      	it	lt
 8004098:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800409c:	3402      	adds	r4, #2
 800409e:	9305      	str	r3, [sp, #20]
 80040a0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800416c <_svfiprintf_r+0x1fc>
 80040a4:	7821      	ldrb	r1, [r4, #0]
 80040a6:	2203      	movs	r2, #3
 80040a8:	4650      	mov	r0, sl
 80040aa:	f7fc f8b9 	bl	8000220 <memchr>
 80040ae:	b140      	cbz	r0, 80040c2 <_svfiprintf_r+0x152>
 80040b0:	2340      	movs	r3, #64	; 0x40
 80040b2:	eba0 000a 	sub.w	r0, r0, sl
 80040b6:	fa03 f000 	lsl.w	r0, r3, r0
 80040ba:	9b04      	ldr	r3, [sp, #16]
 80040bc:	4303      	orrs	r3, r0
 80040be:	3401      	adds	r4, #1
 80040c0:	9304      	str	r3, [sp, #16]
 80040c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040c6:	4826      	ldr	r0, [pc, #152]	; (8004160 <_svfiprintf_r+0x1f0>)
 80040c8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80040cc:	2206      	movs	r2, #6
 80040ce:	f7fc f8a7 	bl	8000220 <memchr>
 80040d2:	2800      	cmp	r0, #0
 80040d4:	d038      	beq.n	8004148 <_svfiprintf_r+0x1d8>
 80040d6:	4b23      	ldr	r3, [pc, #140]	; (8004164 <_svfiprintf_r+0x1f4>)
 80040d8:	bb1b      	cbnz	r3, 8004122 <_svfiprintf_r+0x1b2>
 80040da:	9b03      	ldr	r3, [sp, #12]
 80040dc:	3307      	adds	r3, #7
 80040de:	f023 0307 	bic.w	r3, r3, #7
 80040e2:	3308      	adds	r3, #8
 80040e4:	9303      	str	r3, [sp, #12]
 80040e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040e8:	4433      	add	r3, r6
 80040ea:	9309      	str	r3, [sp, #36]	; 0x24
 80040ec:	e767      	b.n	8003fbe <_svfiprintf_r+0x4e>
 80040ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80040f2:	460c      	mov	r4, r1
 80040f4:	2001      	movs	r0, #1
 80040f6:	e7a5      	b.n	8004044 <_svfiprintf_r+0xd4>
 80040f8:	2300      	movs	r3, #0
 80040fa:	3401      	adds	r4, #1
 80040fc:	9305      	str	r3, [sp, #20]
 80040fe:	4619      	mov	r1, r3
 8004100:	f04f 0c0a 	mov.w	ip, #10
 8004104:	4620      	mov	r0, r4
 8004106:	f810 2b01 	ldrb.w	r2, [r0], #1
 800410a:	3a30      	subs	r2, #48	; 0x30
 800410c:	2a09      	cmp	r2, #9
 800410e:	d903      	bls.n	8004118 <_svfiprintf_r+0x1a8>
 8004110:	2b00      	cmp	r3, #0
 8004112:	d0c5      	beq.n	80040a0 <_svfiprintf_r+0x130>
 8004114:	9105      	str	r1, [sp, #20]
 8004116:	e7c3      	b.n	80040a0 <_svfiprintf_r+0x130>
 8004118:	fb0c 2101 	mla	r1, ip, r1, r2
 800411c:	4604      	mov	r4, r0
 800411e:	2301      	movs	r3, #1
 8004120:	e7f0      	b.n	8004104 <_svfiprintf_r+0x194>
 8004122:	ab03      	add	r3, sp, #12
 8004124:	9300      	str	r3, [sp, #0]
 8004126:	462a      	mov	r2, r5
 8004128:	4b0f      	ldr	r3, [pc, #60]	; (8004168 <_svfiprintf_r+0x1f8>)
 800412a:	a904      	add	r1, sp, #16
 800412c:	4638      	mov	r0, r7
 800412e:	f3af 8000 	nop.w
 8004132:	1c42      	adds	r2, r0, #1
 8004134:	4606      	mov	r6, r0
 8004136:	d1d6      	bne.n	80040e6 <_svfiprintf_r+0x176>
 8004138:	89ab      	ldrh	r3, [r5, #12]
 800413a:	065b      	lsls	r3, r3, #25
 800413c:	f53f af2c 	bmi.w	8003f98 <_svfiprintf_r+0x28>
 8004140:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004142:	b01d      	add	sp, #116	; 0x74
 8004144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004148:	ab03      	add	r3, sp, #12
 800414a:	9300      	str	r3, [sp, #0]
 800414c:	462a      	mov	r2, r5
 800414e:	4b06      	ldr	r3, [pc, #24]	; (8004168 <_svfiprintf_r+0x1f8>)
 8004150:	a904      	add	r1, sp, #16
 8004152:	4638      	mov	r0, r7
 8004154:	f000 fa4c 	bl	80045f0 <_printf_i>
 8004158:	e7eb      	b.n	8004132 <_svfiprintf_r+0x1c2>
 800415a:	bf00      	nop
 800415c:	08005269 	.word	0x08005269
 8004160:	08005273 	.word	0x08005273
 8004164:	00000000 	.word	0x00000000
 8004168:	08003eb9 	.word	0x08003eb9
 800416c:	0800526f 	.word	0x0800526f

08004170 <_sungetc_r>:
 8004170:	b538      	push	{r3, r4, r5, lr}
 8004172:	1c4b      	adds	r3, r1, #1
 8004174:	4614      	mov	r4, r2
 8004176:	d103      	bne.n	8004180 <_sungetc_r+0x10>
 8004178:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800417c:	4628      	mov	r0, r5
 800417e:	bd38      	pop	{r3, r4, r5, pc}
 8004180:	8993      	ldrh	r3, [r2, #12]
 8004182:	f023 0320 	bic.w	r3, r3, #32
 8004186:	8193      	strh	r3, [r2, #12]
 8004188:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800418a:	6852      	ldr	r2, [r2, #4]
 800418c:	b2cd      	uxtb	r5, r1
 800418e:	b18b      	cbz	r3, 80041b4 <_sungetc_r+0x44>
 8004190:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004192:	4293      	cmp	r3, r2
 8004194:	dd08      	ble.n	80041a8 <_sungetc_r+0x38>
 8004196:	6823      	ldr	r3, [r4, #0]
 8004198:	1e5a      	subs	r2, r3, #1
 800419a:	6022      	str	r2, [r4, #0]
 800419c:	f803 5c01 	strb.w	r5, [r3, #-1]
 80041a0:	6863      	ldr	r3, [r4, #4]
 80041a2:	3301      	adds	r3, #1
 80041a4:	6063      	str	r3, [r4, #4]
 80041a6:	e7e9      	b.n	800417c <_sungetc_r+0xc>
 80041a8:	4621      	mov	r1, r4
 80041aa:	f000 fd45 	bl	8004c38 <__submore>
 80041ae:	2800      	cmp	r0, #0
 80041b0:	d0f1      	beq.n	8004196 <_sungetc_r+0x26>
 80041b2:	e7e1      	b.n	8004178 <_sungetc_r+0x8>
 80041b4:	6921      	ldr	r1, [r4, #16]
 80041b6:	6823      	ldr	r3, [r4, #0]
 80041b8:	b151      	cbz	r1, 80041d0 <_sungetc_r+0x60>
 80041ba:	4299      	cmp	r1, r3
 80041bc:	d208      	bcs.n	80041d0 <_sungetc_r+0x60>
 80041be:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80041c2:	42a9      	cmp	r1, r5
 80041c4:	d104      	bne.n	80041d0 <_sungetc_r+0x60>
 80041c6:	3b01      	subs	r3, #1
 80041c8:	3201      	adds	r2, #1
 80041ca:	6023      	str	r3, [r4, #0]
 80041cc:	6062      	str	r2, [r4, #4]
 80041ce:	e7d5      	b.n	800417c <_sungetc_r+0xc>
 80041d0:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80041d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80041d8:	6363      	str	r3, [r4, #52]	; 0x34
 80041da:	2303      	movs	r3, #3
 80041dc:	63a3      	str	r3, [r4, #56]	; 0x38
 80041de:	4623      	mov	r3, r4
 80041e0:	f803 5f46 	strb.w	r5, [r3, #70]!
 80041e4:	6023      	str	r3, [r4, #0]
 80041e6:	2301      	movs	r3, #1
 80041e8:	e7dc      	b.n	80041a4 <_sungetc_r+0x34>

080041ea <__ssrefill_r>:
 80041ea:	b510      	push	{r4, lr}
 80041ec:	460c      	mov	r4, r1
 80041ee:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80041f0:	b169      	cbz	r1, 800420e <__ssrefill_r+0x24>
 80041f2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80041f6:	4299      	cmp	r1, r3
 80041f8:	d001      	beq.n	80041fe <__ssrefill_r+0x14>
 80041fa:	f000 fd81 	bl	8004d00 <_free_r>
 80041fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004200:	6063      	str	r3, [r4, #4]
 8004202:	2000      	movs	r0, #0
 8004204:	6360      	str	r0, [r4, #52]	; 0x34
 8004206:	b113      	cbz	r3, 800420e <__ssrefill_r+0x24>
 8004208:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800420a:	6023      	str	r3, [r4, #0]
 800420c:	bd10      	pop	{r4, pc}
 800420e:	6923      	ldr	r3, [r4, #16]
 8004210:	6023      	str	r3, [r4, #0]
 8004212:	2300      	movs	r3, #0
 8004214:	6063      	str	r3, [r4, #4]
 8004216:	89a3      	ldrh	r3, [r4, #12]
 8004218:	f043 0320 	orr.w	r3, r3, #32
 800421c:	81a3      	strh	r3, [r4, #12]
 800421e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004222:	e7f3      	b.n	800420c <__ssrefill_r+0x22>

08004224 <__ssvfiscanf_r>:
 8004224:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004228:	460c      	mov	r4, r1
 800422a:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800422e:	2100      	movs	r1, #0
 8004230:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8004234:	49a6      	ldr	r1, [pc, #664]	; (80044d0 <__ssvfiscanf_r+0x2ac>)
 8004236:	91a0      	str	r1, [sp, #640]	; 0x280
 8004238:	f10d 0804 	add.w	r8, sp, #4
 800423c:	49a5      	ldr	r1, [pc, #660]	; (80044d4 <__ssvfiscanf_r+0x2b0>)
 800423e:	4fa6      	ldr	r7, [pc, #664]	; (80044d8 <__ssvfiscanf_r+0x2b4>)
 8004240:	f8df 9298 	ldr.w	r9, [pc, #664]	; 80044dc <__ssvfiscanf_r+0x2b8>
 8004244:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8004248:	4606      	mov	r6, r0
 800424a:	91a1      	str	r1, [sp, #644]	; 0x284
 800424c:	9300      	str	r3, [sp, #0]
 800424e:	7813      	ldrb	r3, [r2, #0]
 8004250:	2b00      	cmp	r3, #0
 8004252:	f000 815a 	beq.w	800450a <__ssvfiscanf_r+0x2e6>
 8004256:	5dd9      	ldrb	r1, [r3, r7]
 8004258:	f011 0108 	ands.w	r1, r1, #8
 800425c:	f102 0501 	add.w	r5, r2, #1
 8004260:	d019      	beq.n	8004296 <__ssvfiscanf_r+0x72>
 8004262:	6863      	ldr	r3, [r4, #4]
 8004264:	2b00      	cmp	r3, #0
 8004266:	dd0f      	ble.n	8004288 <__ssvfiscanf_r+0x64>
 8004268:	6823      	ldr	r3, [r4, #0]
 800426a:	781a      	ldrb	r2, [r3, #0]
 800426c:	5cba      	ldrb	r2, [r7, r2]
 800426e:	0712      	lsls	r2, r2, #28
 8004270:	d401      	bmi.n	8004276 <__ssvfiscanf_r+0x52>
 8004272:	462a      	mov	r2, r5
 8004274:	e7eb      	b.n	800424e <__ssvfiscanf_r+0x2a>
 8004276:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8004278:	3201      	adds	r2, #1
 800427a:	9245      	str	r2, [sp, #276]	; 0x114
 800427c:	6862      	ldr	r2, [r4, #4]
 800427e:	3301      	adds	r3, #1
 8004280:	3a01      	subs	r2, #1
 8004282:	6062      	str	r2, [r4, #4]
 8004284:	6023      	str	r3, [r4, #0]
 8004286:	e7ec      	b.n	8004262 <__ssvfiscanf_r+0x3e>
 8004288:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800428a:	4621      	mov	r1, r4
 800428c:	4630      	mov	r0, r6
 800428e:	4798      	blx	r3
 8004290:	2800      	cmp	r0, #0
 8004292:	d0e9      	beq.n	8004268 <__ssvfiscanf_r+0x44>
 8004294:	e7ed      	b.n	8004272 <__ssvfiscanf_r+0x4e>
 8004296:	2b25      	cmp	r3, #37	; 0x25
 8004298:	d012      	beq.n	80042c0 <__ssvfiscanf_r+0x9c>
 800429a:	469a      	mov	sl, r3
 800429c:	6863      	ldr	r3, [r4, #4]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	f340 8091 	ble.w	80043c6 <__ssvfiscanf_r+0x1a2>
 80042a4:	6822      	ldr	r2, [r4, #0]
 80042a6:	7813      	ldrb	r3, [r2, #0]
 80042a8:	4553      	cmp	r3, sl
 80042aa:	f040 812e 	bne.w	800450a <__ssvfiscanf_r+0x2e6>
 80042ae:	6863      	ldr	r3, [r4, #4]
 80042b0:	3b01      	subs	r3, #1
 80042b2:	6063      	str	r3, [r4, #4]
 80042b4:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80042b6:	3201      	adds	r2, #1
 80042b8:	3301      	adds	r3, #1
 80042ba:	6022      	str	r2, [r4, #0]
 80042bc:	9345      	str	r3, [sp, #276]	; 0x114
 80042be:	e7d8      	b.n	8004272 <__ssvfiscanf_r+0x4e>
 80042c0:	9141      	str	r1, [sp, #260]	; 0x104
 80042c2:	9143      	str	r1, [sp, #268]	; 0x10c
 80042c4:	7853      	ldrb	r3, [r2, #1]
 80042c6:	2b2a      	cmp	r3, #42	; 0x2a
 80042c8:	bf02      	ittt	eq
 80042ca:	2310      	moveq	r3, #16
 80042cc:	1c95      	addeq	r5, r2, #2
 80042ce:	9341      	streq	r3, [sp, #260]	; 0x104
 80042d0:	220a      	movs	r2, #10
 80042d2:	46aa      	mov	sl, r5
 80042d4:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80042d8:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80042dc:	2b09      	cmp	r3, #9
 80042de:	d91d      	bls.n	800431c <__ssvfiscanf_r+0xf8>
 80042e0:	487e      	ldr	r0, [pc, #504]	; (80044dc <__ssvfiscanf_r+0x2b8>)
 80042e2:	2203      	movs	r2, #3
 80042e4:	f7fb ff9c 	bl	8000220 <memchr>
 80042e8:	b140      	cbz	r0, 80042fc <__ssvfiscanf_r+0xd8>
 80042ea:	2301      	movs	r3, #1
 80042ec:	eba0 0009 	sub.w	r0, r0, r9
 80042f0:	fa03 f000 	lsl.w	r0, r3, r0
 80042f4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80042f6:	4318      	orrs	r0, r3
 80042f8:	9041      	str	r0, [sp, #260]	; 0x104
 80042fa:	4655      	mov	r5, sl
 80042fc:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004300:	2b78      	cmp	r3, #120	; 0x78
 8004302:	d806      	bhi.n	8004312 <__ssvfiscanf_r+0xee>
 8004304:	2b57      	cmp	r3, #87	; 0x57
 8004306:	d810      	bhi.n	800432a <__ssvfiscanf_r+0x106>
 8004308:	2b25      	cmp	r3, #37	; 0x25
 800430a:	d0c6      	beq.n	800429a <__ssvfiscanf_r+0x76>
 800430c:	d856      	bhi.n	80043bc <__ssvfiscanf_r+0x198>
 800430e:	2b00      	cmp	r3, #0
 8004310:	d064      	beq.n	80043dc <__ssvfiscanf_r+0x1b8>
 8004312:	2303      	movs	r3, #3
 8004314:	9347      	str	r3, [sp, #284]	; 0x11c
 8004316:	230a      	movs	r3, #10
 8004318:	9342      	str	r3, [sp, #264]	; 0x108
 800431a:	e071      	b.n	8004400 <__ssvfiscanf_r+0x1dc>
 800431c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800431e:	fb02 1103 	mla	r1, r2, r3, r1
 8004322:	3930      	subs	r1, #48	; 0x30
 8004324:	9143      	str	r1, [sp, #268]	; 0x10c
 8004326:	4655      	mov	r5, sl
 8004328:	e7d3      	b.n	80042d2 <__ssvfiscanf_r+0xae>
 800432a:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800432e:	2a20      	cmp	r2, #32
 8004330:	d8ef      	bhi.n	8004312 <__ssvfiscanf_r+0xee>
 8004332:	a101      	add	r1, pc, #4	; (adr r1, 8004338 <__ssvfiscanf_r+0x114>)
 8004334:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004338:	080043eb 	.word	0x080043eb
 800433c:	08004313 	.word	0x08004313
 8004340:	08004313 	.word	0x08004313
 8004344:	08004449 	.word	0x08004449
 8004348:	08004313 	.word	0x08004313
 800434c:	08004313 	.word	0x08004313
 8004350:	08004313 	.word	0x08004313
 8004354:	08004313 	.word	0x08004313
 8004358:	08004313 	.word	0x08004313
 800435c:	08004313 	.word	0x08004313
 8004360:	08004313 	.word	0x08004313
 8004364:	0800445f 	.word	0x0800445f
 8004368:	08004435 	.word	0x08004435
 800436c:	080043c3 	.word	0x080043c3
 8004370:	080043c3 	.word	0x080043c3
 8004374:	080043c3 	.word	0x080043c3
 8004378:	08004313 	.word	0x08004313
 800437c:	08004439 	.word	0x08004439
 8004380:	08004313 	.word	0x08004313
 8004384:	08004313 	.word	0x08004313
 8004388:	08004313 	.word	0x08004313
 800438c:	08004313 	.word	0x08004313
 8004390:	0800446f 	.word	0x0800446f
 8004394:	08004441 	.word	0x08004441
 8004398:	080043e3 	.word	0x080043e3
 800439c:	08004313 	.word	0x08004313
 80043a0:	08004313 	.word	0x08004313
 80043a4:	0800446b 	.word	0x0800446b
 80043a8:	08004313 	.word	0x08004313
 80043ac:	08004435 	.word	0x08004435
 80043b0:	08004313 	.word	0x08004313
 80043b4:	08004313 	.word	0x08004313
 80043b8:	080043eb 	.word	0x080043eb
 80043bc:	3b45      	subs	r3, #69	; 0x45
 80043be:	2b02      	cmp	r3, #2
 80043c0:	d8a7      	bhi.n	8004312 <__ssvfiscanf_r+0xee>
 80043c2:	2305      	movs	r3, #5
 80043c4:	e01b      	b.n	80043fe <__ssvfiscanf_r+0x1da>
 80043c6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80043c8:	4621      	mov	r1, r4
 80043ca:	4630      	mov	r0, r6
 80043cc:	4798      	blx	r3
 80043ce:	2800      	cmp	r0, #0
 80043d0:	f43f af68 	beq.w	80042a4 <__ssvfiscanf_r+0x80>
 80043d4:	9844      	ldr	r0, [sp, #272]	; 0x110
 80043d6:	2800      	cmp	r0, #0
 80043d8:	f040 808d 	bne.w	80044f6 <__ssvfiscanf_r+0x2d2>
 80043dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80043e0:	e08f      	b.n	8004502 <__ssvfiscanf_r+0x2de>
 80043e2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80043e4:	f042 0220 	orr.w	r2, r2, #32
 80043e8:	9241      	str	r2, [sp, #260]	; 0x104
 80043ea:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80043ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043f0:	9241      	str	r2, [sp, #260]	; 0x104
 80043f2:	2210      	movs	r2, #16
 80043f4:	2b6f      	cmp	r3, #111	; 0x6f
 80043f6:	9242      	str	r2, [sp, #264]	; 0x108
 80043f8:	bf34      	ite	cc
 80043fa:	2303      	movcc	r3, #3
 80043fc:	2304      	movcs	r3, #4
 80043fe:	9347      	str	r3, [sp, #284]	; 0x11c
 8004400:	6863      	ldr	r3, [r4, #4]
 8004402:	2b00      	cmp	r3, #0
 8004404:	dd42      	ble.n	800448c <__ssvfiscanf_r+0x268>
 8004406:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004408:	0659      	lsls	r1, r3, #25
 800440a:	d404      	bmi.n	8004416 <__ssvfiscanf_r+0x1f2>
 800440c:	6823      	ldr	r3, [r4, #0]
 800440e:	781a      	ldrb	r2, [r3, #0]
 8004410:	5cba      	ldrb	r2, [r7, r2]
 8004412:	0712      	lsls	r2, r2, #28
 8004414:	d441      	bmi.n	800449a <__ssvfiscanf_r+0x276>
 8004416:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8004418:	2b02      	cmp	r3, #2
 800441a:	dc50      	bgt.n	80044be <__ssvfiscanf_r+0x29a>
 800441c:	466b      	mov	r3, sp
 800441e:	4622      	mov	r2, r4
 8004420:	a941      	add	r1, sp, #260	; 0x104
 8004422:	4630      	mov	r0, r6
 8004424:	f000 fa0a 	bl	800483c <_scanf_chars>
 8004428:	2801      	cmp	r0, #1
 800442a:	d06e      	beq.n	800450a <__ssvfiscanf_r+0x2e6>
 800442c:	2802      	cmp	r0, #2
 800442e:	f47f af20 	bne.w	8004272 <__ssvfiscanf_r+0x4e>
 8004432:	e7cf      	b.n	80043d4 <__ssvfiscanf_r+0x1b0>
 8004434:	220a      	movs	r2, #10
 8004436:	e7dd      	b.n	80043f4 <__ssvfiscanf_r+0x1d0>
 8004438:	2300      	movs	r3, #0
 800443a:	9342      	str	r3, [sp, #264]	; 0x108
 800443c:	2303      	movs	r3, #3
 800443e:	e7de      	b.n	80043fe <__ssvfiscanf_r+0x1da>
 8004440:	2308      	movs	r3, #8
 8004442:	9342      	str	r3, [sp, #264]	; 0x108
 8004444:	2304      	movs	r3, #4
 8004446:	e7da      	b.n	80043fe <__ssvfiscanf_r+0x1da>
 8004448:	4629      	mov	r1, r5
 800444a:	4640      	mov	r0, r8
 800444c:	f000 fb48 	bl	8004ae0 <__sccl>
 8004450:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004452:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004456:	9341      	str	r3, [sp, #260]	; 0x104
 8004458:	4605      	mov	r5, r0
 800445a:	2301      	movs	r3, #1
 800445c:	e7cf      	b.n	80043fe <__ssvfiscanf_r+0x1da>
 800445e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004460:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004464:	9341      	str	r3, [sp, #260]	; 0x104
 8004466:	2300      	movs	r3, #0
 8004468:	e7c9      	b.n	80043fe <__ssvfiscanf_r+0x1da>
 800446a:	2302      	movs	r3, #2
 800446c:	e7c7      	b.n	80043fe <__ssvfiscanf_r+0x1da>
 800446e:	9841      	ldr	r0, [sp, #260]	; 0x104
 8004470:	06c3      	lsls	r3, r0, #27
 8004472:	f53f aefe 	bmi.w	8004272 <__ssvfiscanf_r+0x4e>
 8004476:	9b00      	ldr	r3, [sp, #0]
 8004478:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800447a:	1d19      	adds	r1, r3, #4
 800447c:	9100      	str	r1, [sp, #0]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f010 0f01 	tst.w	r0, #1
 8004484:	bf14      	ite	ne
 8004486:	801a      	strhne	r2, [r3, #0]
 8004488:	601a      	streq	r2, [r3, #0]
 800448a:	e6f2      	b.n	8004272 <__ssvfiscanf_r+0x4e>
 800448c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800448e:	4621      	mov	r1, r4
 8004490:	4630      	mov	r0, r6
 8004492:	4798      	blx	r3
 8004494:	2800      	cmp	r0, #0
 8004496:	d0b6      	beq.n	8004406 <__ssvfiscanf_r+0x1e2>
 8004498:	e79c      	b.n	80043d4 <__ssvfiscanf_r+0x1b0>
 800449a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800449c:	3201      	adds	r2, #1
 800449e:	9245      	str	r2, [sp, #276]	; 0x114
 80044a0:	6862      	ldr	r2, [r4, #4]
 80044a2:	3a01      	subs	r2, #1
 80044a4:	2a00      	cmp	r2, #0
 80044a6:	6062      	str	r2, [r4, #4]
 80044a8:	dd02      	ble.n	80044b0 <__ssvfiscanf_r+0x28c>
 80044aa:	3301      	adds	r3, #1
 80044ac:	6023      	str	r3, [r4, #0]
 80044ae:	e7ad      	b.n	800440c <__ssvfiscanf_r+0x1e8>
 80044b0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80044b2:	4621      	mov	r1, r4
 80044b4:	4630      	mov	r0, r6
 80044b6:	4798      	blx	r3
 80044b8:	2800      	cmp	r0, #0
 80044ba:	d0a7      	beq.n	800440c <__ssvfiscanf_r+0x1e8>
 80044bc:	e78a      	b.n	80043d4 <__ssvfiscanf_r+0x1b0>
 80044be:	2b04      	cmp	r3, #4
 80044c0:	dc0e      	bgt.n	80044e0 <__ssvfiscanf_r+0x2bc>
 80044c2:	466b      	mov	r3, sp
 80044c4:	4622      	mov	r2, r4
 80044c6:	a941      	add	r1, sp, #260	; 0x104
 80044c8:	4630      	mov	r0, r6
 80044ca:	f000 fa11 	bl	80048f0 <_scanf_i>
 80044ce:	e7ab      	b.n	8004428 <__ssvfiscanf_r+0x204>
 80044d0:	08004171 	.word	0x08004171
 80044d4:	080041eb 	.word	0x080041eb
 80044d8:	08005169 	.word	0x08005169
 80044dc:	0800526f 	.word	0x0800526f
 80044e0:	4b0b      	ldr	r3, [pc, #44]	; (8004510 <__ssvfiscanf_r+0x2ec>)
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	f43f aec5 	beq.w	8004272 <__ssvfiscanf_r+0x4e>
 80044e8:	466b      	mov	r3, sp
 80044ea:	4622      	mov	r2, r4
 80044ec:	a941      	add	r1, sp, #260	; 0x104
 80044ee:	4630      	mov	r0, r6
 80044f0:	f3af 8000 	nop.w
 80044f4:	e798      	b.n	8004428 <__ssvfiscanf_r+0x204>
 80044f6:	89a3      	ldrh	r3, [r4, #12]
 80044f8:	f013 0f40 	tst.w	r3, #64	; 0x40
 80044fc:	bf18      	it	ne
 80044fe:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8004502:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8004506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800450a:	9844      	ldr	r0, [sp, #272]	; 0x110
 800450c:	e7f9      	b.n	8004502 <__ssvfiscanf_r+0x2de>
 800450e:	bf00      	nop
 8004510:	00000000 	.word	0x00000000

08004514 <_printf_common>:
 8004514:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004518:	4616      	mov	r6, r2
 800451a:	4699      	mov	r9, r3
 800451c:	688a      	ldr	r2, [r1, #8]
 800451e:	690b      	ldr	r3, [r1, #16]
 8004520:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004524:	4293      	cmp	r3, r2
 8004526:	bfb8      	it	lt
 8004528:	4613      	movlt	r3, r2
 800452a:	6033      	str	r3, [r6, #0]
 800452c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004530:	4607      	mov	r7, r0
 8004532:	460c      	mov	r4, r1
 8004534:	b10a      	cbz	r2, 800453a <_printf_common+0x26>
 8004536:	3301      	adds	r3, #1
 8004538:	6033      	str	r3, [r6, #0]
 800453a:	6823      	ldr	r3, [r4, #0]
 800453c:	0699      	lsls	r1, r3, #26
 800453e:	bf42      	ittt	mi
 8004540:	6833      	ldrmi	r3, [r6, #0]
 8004542:	3302      	addmi	r3, #2
 8004544:	6033      	strmi	r3, [r6, #0]
 8004546:	6825      	ldr	r5, [r4, #0]
 8004548:	f015 0506 	ands.w	r5, r5, #6
 800454c:	d106      	bne.n	800455c <_printf_common+0x48>
 800454e:	f104 0a19 	add.w	sl, r4, #25
 8004552:	68e3      	ldr	r3, [r4, #12]
 8004554:	6832      	ldr	r2, [r6, #0]
 8004556:	1a9b      	subs	r3, r3, r2
 8004558:	42ab      	cmp	r3, r5
 800455a:	dc26      	bgt.n	80045aa <_printf_common+0x96>
 800455c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004560:	1e13      	subs	r3, r2, #0
 8004562:	6822      	ldr	r2, [r4, #0]
 8004564:	bf18      	it	ne
 8004566:	2301      	movne	r3, #1
 8004568:	0692      	lsls	r2, r2, #26
 800456a:	d42b      	bmi.n	80045c4 <_printf_common+0xb0>
 800456c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004570:	4649      	mov	r1, r9
 8004572:	4638      	mov	r0, r7
 8004574:	47c0      	blx	r8
 8004576:	3001      	adds	r0, #1
 8004578:	d01e      	beq.n	80045b8 <_printf_common+0xa4>
 800457a:	6823      	ldr	r3, [r4, #0]
 800457c:	68e5      	ldr	r5, [r4, #12]
 800457e:	6832      	ldr	r2, [r6, #0]
 8004580:	f003 0306 	and.w	r3, r3, #6
 8004584:	2b04      	cmp	r3, #4
 8004586:	bf08      	it	eq
 8004588:	1aad      	subeq	r5, r5, r2
 800458a:	68a3      	ldr	r3, [r4, #8]
 800458c:	6922      	ldr	r2, [r4, #16]
 800458e:	bf0c      	ite	eq
 8004590:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004594:	2500      	movne	r5, #0
 8004596:	4293      	cmp	r3, r2
 8004598:	bfc4      	itt	gt
 800459a:	1a9b      	subgt	r3, r3, r2
 800459c:	18ed      	addgt	r5, r5, r3
 800459e:	2600      	movs	r6, #0
 80045a0:	341a      	adds	r4, #26
 80045a2:	42b5      	cmp	r5, r6
 80045a4:	d11a      	bne.n	80045dc <_printf_common+0xc8>
 80045a6:	2000      	movs	r0, #0
 80045a8:	e008      	b.n	80045bc <_printf_common+0xa8>
 80045aa:	2301      	movs	r3, #1
 80045ac:	4652      	mov	r2, sl
 80045ae:	4649      	mov	r1, r9
 80045b0:	4638      	mov	r0, r7
 80045b2:	47c0      	blx	r8
 80045b4:	3001      	adds	r0, #1
 80045b6:	d103      	bne.n	80045c0 <_printf_common+0xac>
 80045b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80045bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045c0:	3501      	adds	r5, #1
 80045c2:	e7c6      	b.n	8004552 <_printf_common+0x3e>
 80045c4:	18e1      	adds	r1, r4, r3
 80045c6:	1c5a      	adds	r2, r3, #1
 80045c8:	2030      	movs	r0, #48	; 0x30
 80045ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80045ce:	4422      	add	r2, r4
 80045d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80045d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80045d8:	3302      	adds	r3, #2
 80045da:	e7c7      	b.n	800456c <_printf_common+0x58>
 80045dc:	2301      	movs	r3, #1
 80045de:	4622      	mov	r2, r4
 80045e0:	4649      	mov	r1, r9
 80045e2:	4638      	mov	r0, r7
 80045e4:	47c0      	blx	r8
 80045e6:	3001      	adds	r0, #1
 80045e8:	d0e6      	beq.n	80045b8 <_printf_common+0xa4>
 80045ea:	3601      	adds	r6, #1
 80045ec:	e7d9      	b.n	80045a2 <_printf_common+0x8e>
	...

080045f0 <_printf_i>:
 80045f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80045f4:	7e0f      	ldrb	r7, [r1, #24]
 80045f6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80045f8:	2f78      	cmp	r7, #120	; 0x78
 80045fa:	4691      	mov	r9, r2
 80045fc:	4680      	mov	r8, r0
 80045fe:	460c      	mov	r4, r1
 8004600:	469a      	mov	sl, r3
 8004602:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004606:	d807      	bhi.n	8004618 <_printf_i+0x28>
 8004608:	2f62      	cmp	r7, #98	; 0x62
 800460a:	d80a      	bhi.n	8004622 <_printf_i+0x32>
 800460c:	2f00      	cmp	r7, #0
 800460e:	f000 80d8 	beq.w	80047c2 <_printf_i+0x1d2>
 8004612:	2f58      	cmp	r7, #88	; 0x58
 8004614:	f000 80a3 	beq.w	800475e <_printf_i+0x16e>
 8004618:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800461c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004620:	e03a      	b.n	8004698 <_printf_i+0xa8>
 8004622:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004626:	2b15      	cmp	r3, #21
 8004628:	d8f6      	bhi.n	8004618 <_printf_i+0x28>
 800462a:	a101      	add	r1, pc, #4	; (adr r1, 8004630 <_printf_i+0x40>)
 800462c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004630:	08004689 	.word	0x08004689
 8004634:	0800469d 	.word	0x0800469d
 8004638:	08004619 	.word	0x08004619
 800463c:	08004619 	.word	0x08004619
 8004640:	08004619 	.word	0x08004619
 8004644:	08004619 	.word	0x08004619
 8004648:	0800469d 	.word	0x0800469d
 800464c:	08004619 	.word	0x08004619
 8004650:	08004619 	.word	0x08004619
 8004654:	08004619 	.word	0x08004619
 8004658:	08004619 	.word	0x08004619
 800465c:	080047a9 	.word	0x080047a9
 8004660:	080046cd 	.word	0x080046cd
 8004664:	0800478b 	.word	0x0800478b
 8004668:	08004619 	.word	0x08004619
 800466c:	08004619 	.word	0x08004619
 8004670:	080047cb 	.word	0x080047cb
 8004674:	08004619 	.word	0x08004619
 8004678:	080046cd 	.word	0x080046cd
 800467c:	08004619 	.word	0x08004619
 8004680:	08004619 	.word	0x08004619
 8004684:	08004793 	.word	0x08004793
 8004688:	682b      	ldr	r3, [r5, #0]
 800468a:	1d1a      	adds	r2, r3, #4
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	602a      	str	r2, [r5, #0]
 8004690:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004694:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004698:	2301      	movs	r3, #1
 800469a:	e0a3      	b.n	80047e4 <_printf_i+0x1f4>
 800469c:	6820      	ldr	r0, [r4, #0]
 800469e:	6829      	ldr	r1, [r5, #0]
 80046a0:	0606      	lsls	r6, r0, #24
 80046a2:	f101 0304 	add.w	r3, r1, #4
 80046a6:	d50a      	bpl.n	80046be <_printf_i+0xce>
 80046a8:	680e      	ldr	r6, [r1, #0]
 80046aa:	602b      	str	r3, [r5, #0]
 80046ac:	2e00      	cmp	r6, #0
 80046ae:	da03      	bge.n	80046b8 <_printf_i+0xc8>
 80046b0:	232d      	movs	r3, #45	; 0x2d
 80046b2:	4276      	negs	r6, r6
 80046b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046b8:	485e      	ldr	r0, [pc, #376]	; (8004834 <_printf_i+0x244>)
 80046ba:	230a      	movs	r3, #10
 80046bc:	e019      	b.n	80046f2 <_printf_i+0x102>
 80046be:	680e      	ldr	r6, [r1, #0]
 80046c0:	602b      	str	r3, [r5, #0]
 80046c2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80046c6:	bf18      	it	ne
 80046c8:	b236      	sxthne	r6, r6
 80046ca:	e7ef      	b.n	80046ac <_printf_i+0xbc>
 80046cc:	682b      	ldr	r3, [r5, #0]
 80046ce:	6820      	ldr	r0, [r4, #0]
 80046d0:	1d19      	adds	r1, r3, #4
 80046d2:	6029      	str	r1, [r5, #0]
 80046d4:	0601      	lsls	r1, r0, #24
 80046d6:	d501      	bpl.n	80046dc <_printf_i+0xec>
 80046d8:	681e      	ldr	r6, [r3, #0]
 80046da:	e002      	b.n	80046e2 <_printf_i+0xf2>
 80046dc:	0646      	lsls	r6, r0, #25
 80046de:	d5fb      	bpl.n	80046d8 <_printf_i+0xe8>
 80046e0:	881e      	ldrh	r6, [r3, #0]
 80046e2:	4854      	ldr	r0, [pc, #336]	; (8004834 <_printf_i+0x244>)
 80046e4:	2f6f      	cmp	r7, #111	; 0x6f
 80046e6:	bf0c      	ite	eq
 80046e8:	2308      	moveq	r3, #8
 80046ea:	230a      	movne	r3, #10
 80046ec:	2100      	movs	r1, #0
 80046ee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80046f2:	6865      	ldr	r5, [r4, #4]
 80046f4:	60a5      	str	r5, [r4, #8]
 80046f6:	2d00      	cmp	r5, #0
 80046f8:	bfa2      	ittt	ge
 80046fa:	6821      	ldrge	r1, [r4, #0]
 80046fc:	f021 0104 	bicge.w	r1, r1, #4
 8004700:	6021      	strge	r1, [r4, #0]
 8004702:	b90e      	cbnz	r6, 8004708 <_printf_i+0x118>
 8004704:	2d00      	cmp	r5, #0
 8004706:	d04d      	beq.n	80047a4 <_printf_i+0x1b4>
 8004708:	4615      	mov	r5, r2
 800470a:	fbb6 f1f3 	udiv	r1, r6, r3
 800470e:	fb03 6711 	mls	r7, r3, r1, r6
 8004712:	5dc7      	ldrb	r7, [r0, r7]
 8004714:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004718:	4637      	mov	r7, r6
 800471a:	42bb      	cmp	r3, r7
 800471c:	460e      	mov	r6, r1
 800471e:	d9f4      	bls.n	800470a <_printf_i+0x11a>
 8004720:	2b08      	cmp	r3, #8
 8004722:	d10b      	bne.n	800473c <_printf_i+0x14c>
 8004724:	6823      	ldr	r3, [r4, #0]
 8004726:	07de      	lsls	r6, r3, #31
 8004728:	d508      	bpl.n	800473c <_printf_i+0x14c>
 800472a:	6923      	ldr	r3, [r4, #16]
 800472c:	6861      	ldr	r1, [r4, #4]
 800472e:	4299      	cmp	r1, r3
 8004730:	bfde      	ittt	le
 8004732:	2330      	movle	r3, #48	; 0x30
 8004734:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004738:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800473c:	1b52      	subs	r2, r2, r5
 800473e:	6122      	str	r2, [r4, #16]
 8004740:	f8cd a000 	str.w	sl, [sp]
 8004744:	464b      	mov	r3, r9
 8004746:	aa03      	add	r2, sp, #12
 8004748:	4621      	mov	r1, r4
 800474a:	4640      	mov	r0, r8
 800474c:	f7ff fee2 	bl	8004514 <_printf_common>
 8004750:	3001      	adds	r0, #1
 8004752:	d14c      	bne.n	80047ee <_printf_i+0x1fe>
 8004754:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004758:	b004      	add	sp, #16
 800475a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800475e:	4835      	ldr	r0, [pc, #212]	; (8004834 <_printf_i+0x244>)
 8004760:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004764:	6829      	ldr	r1, [r5, #0]
 8004766:	6823      	ldr	r3, [r4, #0]
 8004768:	f851 6b04 	ldr.w	r6, [r1], #4
 800476c:	6029      	str	r1, [r5, #0]
 800476e:	061d      	lsls	r5, r3, #24
 8004770:	d514      	bpl.n	800479c <_printf_i+0x1ac>
 8004772:	07df      	lsls	r7, r3, #31
 8004774:	bf44      	itt	mi
 8004776:	f043 0320 	orrmi.w	r3, r3, #32
 800477a:	6023      	strmi	r3, [r4, #0]
 800477c:	b91e      	cbnz	r6, 8004786 <_printf_i+0x196>
 800477e:	6823      	ldr	r3, [r4, #0]
 8004780:	f023 0320 	bic.w	r3, r3, #32
 8004784:	6023      	str	r3, [r4, #0]
 8004786:	2310      	movs	r3, #16
 8004788:	e7b0      	b.n	80046ec <_printf_i+0xfc>
 800478a:	6823      	ldr	r3, [r4, #0]
 800478c:	f043 0320 	orr.w	r3, r3, #32
 8004790:	6023      	str	r3, [r4, #0]
 8004792:	2378      	movs	r3, #120	; 0x78
 8004794:	4828      	ldr	r0, [pc, #160]	; (8004838 <_printf_i+0x248>)
 8004796:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800479a:	e7e3      	b.n	8004764 <_printf_i+0x174>
 800479c:	0659      	lsls	r1, r3, #25
 800479e:	bf48      	it	mi
 80047a0:	b2b6      	uxthmi	r6, r6
 80047a2:	e7e6      	b.n	8004772 <_printf_i+0x182>
 80047a4:	4615      	mov	r5, r2
 80047a6:	e7bb      	b.n	8004720 <_printf_i+0x130>
 80047a8:	682b      	ldr	r3, [r5, #0]
 80047aa:	6826      	ldr	r6, [r4, #0]
 80047ac:	6961      	ldr	r1, [r4, #20]
 80047ae:	1d18      	adds	r0, r3, #4
 80047b0:	6028      	str	r0, [r5, #0]
 80047b2:	0635      	lsls	r5, r6, #24
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	d501      	bpl.n	80047bc <_printf_i+0x1cc>
 80047b8:	6019      	str	r1, [r3, #0]
 80047ba:	e002      	b.n	80047c2 <_printf_i+0x1d2>
 80047bc:	0670      	lsls	r0, r6, #25
 80047be:	d5fb      	bpl.n	80047b8 <_printf_i+0x1c8>
 80047c0:	8019      	strh	r1, [r3, #0]
 80047c2:	2300      	movs	r3, #0
 80047c4:	6123      	str	r3, [r4, #16]
 80047c6:	4615      	mov	r5, r2
 80047c8:	e7ba      	b.n	8004740 <_printf_i+0x150>
 80047ca:	682b      	ldr	r3, [r5, #0]
 80047cc:	1d1a      	adds	r2, r3, #4
 80047ce:	602a      	str	r2, [r5, #0]
 80047d0:	681d      	ldr	r5, [r3, #0]
 80047d2:	6862      	ldr	r2, [r4, #4]
 80047d4:	2100      	movs	r1, #0
 80047d6:	4628      	mov	r0, r5
 80047d8:	f7fb fd22 	bl	8000220 <memchr>
 80047dc:	b108      	cbz	r0, 80047e2 <_printf_i+0x1f2>
 80047de:	1b40      	subs	r0, r0, r5
 80047e0:	6060      	str	r0, [r4, #4]
 80047e2:	6863      	ldr	r3, [r4, #4]
 80047e4:	6123      	str	r3, [r4, #16]
 80047e6:	2300      	movs	r3, #0
 80047e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80047ec:	e7a8      	b.n	8004740 <_printf_i+0x150>
 80047ee:	6923      	ldr	r3, [r4, #16]
 80047f0:	462a      	mov	r2, r5
 80047f2:	4649      	mov	r1, r9
 80047f4:	4640      	mov	r0, r8
 80047f6:	47d0      	blx	sl
 80047f8:	3001      	adds	r0, #1
 80047fa:	d0ab      	beq.n	8004754 <_printf_i+0x164>
 80047fc:	6823      	ldr	r3, [r4, #0]
 80047fe:	079b      	lsls	r3, r3, #30
 8004800:	d413      	bmi.n	800482a <_printf_i+0x23a>
 8004802:	68e0      	ldr	r0, [r4, #12]
 8004804:	9b03      	ldr	r3, [sp, #12]
 8004806:	4298      	cmp	r0, r3
 8004808:	bfb8      	it	lt
 800480a:	4618      	movlt	r0, r3
 800480c:	e7a4      	b.n	8004758 <_printf_i+0x168>
 800480e:	2301      	movs	r3, #1
 8004810:	4632      	mov	r2, r6
 8004812:	4649      	mov	r1, r9
 8004814:	4640      	mov	r0, r8
 8004816:	47d0      	blx	sl
 8004818:	3001      	adds	r0, #1
 800481a:	d09b      	beq.n	8004754 <_printf_i+0x164>
 800481c:	3501      	adds	r5, #1
 800481e:	68e3      	ldr	r3, [r4, #12]
 8004820:	9903      	ldr	r1, [sp, #12]
 8004822:	1a5b      	subs	r3, r3, r1
 8004824:	42ab      	cmp	r3, r5
 8004826:	dcf2      	bgt.n	800480e <_printf_i+0x21e>
 8004828:	e7eb      	b.n	8004802 <_printf_i+0x212>
 800482a:	2500      	movs	r5, #0
 800482c:	f104 0619 	add.w	r6, r4, #25
 8004830:	e7f5      	b.n	800481e <_printf_i+0x22e>
 8004832:	bf00      	nop
 8004834:	0800527a 	.word	0x0800527a
 8004838:	0800528b 	.word	0x0800528b

0800483c <_scanf_chars>:
 800483c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004840:	4615      	mov	r5, r2
 8004842:	688a      	ldr	r2, [r1, #8]
 8004844:	4680      	mov	r8, r0
 8004846:	460c      	mov	r4, r1
 8004848:	b932      	cbnz	r2, 8004858 <_scanf_chars+0x1c>
 800484a:	698a      	ldr	r2, [r1, #24]
 800484c:	2a00      	cmp	r2, #0
 800484e:	bf0c      	ite	eq
 8004850:	2201      	moveq	r2, #1
 8004852:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
 8004856:	608a      	str	r2, [r1, #8]
 8004858:	6822      	ldr	r2, [r4, #0]
 800485a:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80048ec <_scanf_chars+0xb0>
 800485e:	06d1      	lsls	r1, r2, #27
 8004860:	bf5f      	itttt	pl
 8004862:	681a      	ldrpl	r2, [r3, #0]
 8004864:	1d11      	addpl	r1, r2, #4
 8004866:	6019      	strpl	r1, [r3, #0]
 8004868:	6816      	ldrpl	r6, [r2, #0]
 800486a:	2700      	movs	r7, #0
 800486c:	69a0      	ldr	r0, [r4, #24]
 800486e:	b188      	cbz	r0, 8004894 <_scanf_chars+0x58>
 8004870:	2801      	cmp	r0, #1
 8004872:	d107      	bne.n	8004884 <_scanf_chars+0x48>
 8004874:	682a      	ldr	r2, [r5, #0]
 8004876:	7811      	ldrb	r1, [r2, #0]
 8004878:	6962      	ldr	r2, [r4, #20]
 800487a:	5c52      	ldrb	r2, [r2, r1]
 800487c:	b952      	cbnz	r2, 8004894 <_scanf_chars+0x58>
 800487e:	2f00      	cmp	r7, #0
 8004880:	d031      	beq.n	80048e6 <_scanf_chars+0xaa>
 8004882:	e022      	b.n	80048ca <_scanf_chars+0x8e>
 8004884:	2802      	cmp	r0, #2
 8004886:	d120      	bne.n	80048ca <_scanf_chars+0x8e>
 8004888:	682b      	ldr	r3, [r5, #0]
 800488a:	781b      	ldrb	r3, [r3, #0]
 800488c:	f813 3009 	ldrb.w	r3, [r3, r9]
 8004890:	071b      	lsls	r3, r3, #28
 8004892:	d41a      	bmi.n	80048ca <_scanf_chars+0x8e>
 8004894:	6823      	ldr	r3, [r4, #0]
 8004896:	06da      	lsls	r2, r3, #27
 8004898:	bf5e      	ittt	pl
 800489a:	682b      	ldrpl	r3, [r5, #0]
 800489c:	781b      	ldrbpl	r3, [r3, #0]
 800489e:	f806 3b01 	strbpl.w	r3, [r6], #1
 80048a2:	682a      	ldr	r2, [r5, #0]
 80048a4:	686b      	ldr	r3, [r5, #4]
 80048a6:	3201      	adds	r2, #1
 80048a8:	602a      	str	r2, [r5, #0]
 80048aa:	68a2      	ldr	r2, [r4, #8]
 80048ac:	3b01      	subs	r3, #1
 80048ae:	3a01      	subs	r2, #1
 80048b0:	606b      	str	r3, [r5, #4]
 80048b2:	3701      	adds	r7, #1
 80048b4:	60a2      	str	r2, [r4, #8]
 80048b6:	b142      	cbz	r2, 80048ca <_scanf_chars+0x8e>
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	dcd7      	bgt.n	800486c <_scanf_chars+0x30>
 80048bc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80048c0:	4629      	mov	r1, r5
 80048c2:	4640      	mov	r0, r8
 80048c4:	4798      	blx	r3
 80048c6:	2800      	cmp	r0, #0
 80048c8:	d0d0      	beq.n	800486c <_scanf_chars+0x30>
 80048ca:	6823      	ldr	r3, [r4, #0]
 80048cc:	f013 0310 	ands.w	r3, r3, #16
 80048d0:	d105      	bne.n	80048de <_scanf_chars+0xa2>
 80048d2:	68e2      	ldr	r2, [r4, #12]
 80048d4:	3201      	adds	r2, #1
 80048d6:	60e2      	str	r2, [r4, #12]
 80048d8:	69a2      	ldr	r2, [r4, #24]
 80048da:	b102      	cbz	r2, 80048de <_scanf_chars+0xa2>
 80048dc:	7033      	strb	r3, [r6, #0]
 80048de:	6923      	ldr	r3, [r4, #16]
 80048e0:	443b      	add	r3, r7
 80048e2:	6123      	str	r3, [r4, #16]
 80048e4:	2000      	movs	r0, #0
 80048e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80048ea:	bf00      	nop
 80048ec:	08005169 	.word	0x08005169

080048f0 <_scanf_i>:
 80048f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048f4:	4698      	mov	r8, r3
 80048f6:	4b76      	ldr	r3, [pc, #472]	; (8004ad0 <_scanf_i+0x1e0>)
 80048f8:	460c      	mov	r4, r1
 80048fa:	4682      	mov	sl, r0
 80048fc:	4616      	mov	r6, r2
 80048fe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004902:	b087      	sub	sp, #28
 8004904:	ab03      	add	r3, sp, #12
 8004906:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800490a:	4b72      	ldr	r3, [pc, #456]	; (8004ad4 <_scanf_i+0x1e4>)
 800490c:	69a1      	ldr	r1, [r4, #24]
 800490e:	4a72      	ldr	r2, [pc, #456]	; (8004ad8 <_scanf_i+0x1e8>)
 8004910:	2903      	cmp	r1, #3
 8004912:	bf18      	it	ne
 8004914:	461a      	movne	r2, r3
 8004916:	68a3      	ldr	r3, [r4, #8]
 8004918:	9201      	str	r2, [sp, #4]
 800491a:	1e5a      	subs	r2, r3, #1
 800491c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004920:	bf88      	it	hi
 8004922:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004926:	4627      	mov	r7, r4
 8004928:	bf82      	ittt	hi
 800492a:	eb03 0905 	addhi.w	r9, r3, r5
 800492e:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004932:	60a3      	strhi	r3, [r4, #8]
 8004934:	f857 3b1c 	ldr.w	r3, [r7], #28
 8004938:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800493c:	bf98      	it	ls
 800493e:	f04f 0900 	movls.w	r9, #0
 8004942:	6023      	str	r3, [r4, #0]
 8004944:	463d      	mov	r5, r7
 8004946:	f04f 0b00 	mov.w	fp, #0
 800494a:	6831      	ldr	r1, [r6, #0]
 800494c:	ab03      	add	r3, sp, #12
 800494e:	7809      	ldrb	r1, [r1, #0]
 8004950:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8004954:	2202      	movs	r2, #2
 8004956:	f7fb fc63 	bl	8000220 <memchr>
 800495a:	b328      	cbz	r0, 80049a8 <_scanf_i+0xb8>
 800495c:	f1bb 0f01 	cmp.w	fp, #1
 8004960:	d159      	bne.n	8004a16 <_scanf_i+0x126>
 8004962:	6862      	ldr	r2, [r4, #4]
 8004964:	b92a      	cbnz	r2, 8004972 <_scanf_i+0x82>
 8004966:	6822      	ldr	r2, [r4, #0]
 8004968:	2308      	movs	r3, #8
 800496a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800496e:	6063      	str	r3, [r4, #4]
 8004970:	6022      	str	r2, [r4, #0]
 8004972:	6822      	ldr	r2, [r4, #0]
 8004974:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8004978:	6022      	str	r2, [r4, #0]
 800497a:	68a2      	ldr	r2, [r4, #8]
 800497c:	1e51      	subs	r1, r2, #1
 800497e:	60a1      	str	r1, [r4, #8]
 8004980:	b192      	cbz	r2, 80049a8 <_scanf_i+0xb8>
 8004982:	6832      	ldr	r2, [r6, #0]
 8004984:	1c51      	adds	r1, r2, #1
 8004986:	6031      	str	r1, [r6, #0]
 8004988:	7812      	ldrb	r2, [r2, #0]
 800498a:	f805 2b01 	strb.w	r2, [r5], #1
 800498e:	6872      	ldr	r2, [r6, #4]
 8004990:	3a01      	subs	r2, #1
 8004992:	2a00      	cmp	r2, #0
 8004994:	6072      	str	r2, [r6, #4]
 8004996:	dc07      	bgt.n	80049a8 <_scanf_i+0xb8>
 8004998:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800499c:	4631      	mov	r1, r6
 800499e:	4650      	mov	r0, sl
 80049a0:	4790      	blx	r2
 80049a2:	2800      	cmp	r0, #0
 80049a4:	f040 8085 	bne.w	8004ab2 <_scanf_i+0x1c2>
 80049a8:	f10b 0b01 	add.w	fp, fp, #1
 80049ac:	f1bb 0f03 	cmp.w	fp, #3
 80049b0:	d1cb      	bne.n	800494a <_scanf_i+0x5a>
 80049b2:	6863      	ldr	r3, [r4, #4]
 80049b4:	b90b      	cbnz	r3, 80049ba <_scanf_i+0xca>
 80049b6:	230a      	movs	r3, #10
 80049b8:	6063      	str	r3, [r4, #4]
 80049ba:	6863      	ldr	r3, [r4, #4]
 80049bc:	4947      	ldr	r1, [pc, #284]	; (8004adc <_scanf_i+0x1ec>)
 80049be:	6960      	ldr	r0, [r4, #20]
 80049c0:	1ac9      	subs	r1, r1, r3
 80049c2:	f000 f88d 	bl	8004ae0 <__sccl>
 80049c6:	f04f 0b00 	mov.w	fp, #0
 80049ca:	68a3      	ldr	r3, [r4, #8]
 80049cc:	6822      	ldr	r2, [r4, #0]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d03d      	beq.n	8004a4e <_scanf_i+0x15e>
 80049d2:	6831      	ldr	r1, [r6, #0]
 80049d4:	6960      	ldr	r0, [r4, #20]
 80049d6:	f891 c000 	ldrb.w	ip, [r1]
 80049da:	f810 000c 	ldrb.w	r0, [r0, ip]
 80049de:	2800      	cmp	r0, #0
 80049e0:	d035      	beq.n	8004a4e <_scanf_i+0x15e>
 80049e2:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80049e6:	d124      	bne.n	8004a32 <_scanf_i+0x142>
 80049e8:	0510      	lsls	r0, r2, #20
 80049ea:	d522      	bpl.n	8004a32 <_scanf_i+0x142>
 80049ec:	f10b 0b01 	add.w	fp, fp, #1
 80049f0:	f1b9 0f00 	cmp.w	r9, #0
 80049f4:	d003      	beq.n	80049fe <_scanf_i+0x10e>
 80049f6:	3301      	adds	r3, #1
 80049f8:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80049fc:	60a3      	str	r3, [r4, #8]
 80049fe:	6873      	ldr	r3, [r6, #4]
 8004a00:	3b01      	subs	r3, #1
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	6073      	str	r3, [r6, #4]
 8004a06:	dd1b      	ble.n	8004a40 <_scanf_i+0x150>
 8004a08:	6833      	ldr	r3, [r6, #0]
 8004a0a:	3301      	adds	r3, #1
 8004a0c:	6033      	str	r3, [r6, #0]
 8004a0e:	68a3      	ldr	r3, [r4, #8]
 8004a10:	3b01      	subs	r3, #1
 8004a12:	60a3      	str	r3, [r4, #8]
 8004a14:	e7d9      	b.n	80049ca <_scanf_i+0xda>
 8004a16:	f1bb 0f02 	cmp.w	fp, #2
 8004a1a:	d1ae      	bne.n	800497a <_scanf_i+0x8a>
 8004a1c:	6822      	ldr	r2, [r4, #0]
 8004a1e:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8004a22:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8004a26:	d1bf      	bne.n	80049a8 <_scanf_i+0xb8>
 8004a28:	2310      	movs	r3, #16
 8004a2a:	6063      	str	r3, [r4, #4]
 8004a2c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a30:	e7a2      	b.n	8004978 <_scanf_i+0x88>
 8004a32:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8004a36:	6022      	str	r2, [r4, #0]
 8004a38:	780b      	ldrb	r3, [r1, #0]
 8004a3a:	f805 3b01 	strb.w	r3, [r5], #1
 8004a3e:	e7de      	b.n	80049fe <_scanf_i+0x10e>
 8004a40:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004a44:	4631      	mov	r1, r6
 8004a46:	4650      	mov	r0, sl
 8004a48:	4798      	blx	r3
 8004a4a:	2800      	cmp	r0, #0
 8004a4c:	d0df      	beq.n	8004a0e <_scanf_i+0x11e>
 8004a4e:	6823      	ldr	r3, [r4, #0]
 8004a50:	05db      	lsls	r3, r3, #23
 8004a52:	d50d      	bpl.n	8004a70 <_scanf_i+0x180>
 8004a54:	42bd      	cmp	r5, r7
 8004a56:	d909      	bls.n	8004a6c <_scanf_i+0x17c>
 8004a58:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8004a5c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004a60:	4632      	mov	r2, r6
 8004a62:	4650      	mov	r0, sl
 8004a64:	4798      	blx	r3
 8004a66:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 8004a6a:	464d      	mov	r5, r9
 8004a6c:	42bd      	cmp	r5, r7
 8004a6e:	d02d      	beq.n	8004acc <_scanf_i+0x1dc>
 8004a70:	6822      	ldr	r2, [r4, #0]
 8004a72:	f012 0210 	ands.w	r2, r2, #16
 8004a76:	d113      	bne.n	8004aa0 <_scanf_i+0x1b0>
 8004a78:	702a      	strb	r2, [r5, #0]
 8004a7a:	6863      	ldr	r3, [r4, #4]
 8004a7c:	9e01      	ldr	r6, [sp, #4]
 8004a7e:	4639      	mov	r1, r7
 8004a80:	4650      	mov	r0, sl
 8004a82:	47b0      	blx	r6
 8004a84:	6821      	ldr	r1, [r4, #0]
 8004a86:	f8d8 3000 	ldr.w	r3, [r8]
 8004a8a:	f011 0f20 	tst.w	r1, #32
 8004a8e:	d013      	beq.n	8004ab8 <_scanf_i+0x1c8>
 8004a90:	1d1a      	adds	r2, r3, #4
 8004a92:	f8c8 2000 	str.w	r2, [r8]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	6018      	str	r0, [r3, #0]
 8004a9a:	68e3      	ldr	r3, [r4, #12]
 8004a9c:	3301      	adds	r3, #1
 8004a9e:	60e3      	str	r3, [r4, #12]
 8004aa0:	1bed      	subs	r5, r5, r7
 8004aa2:	44ab      	add	fp, r5
 8004aa4:	6925      	ldr	r5, [r4, #16]
 8004aa6:	445d      	add	r5, fp
 8004aa8:	6125      	str	r5, [r4, #16]
 8004aaa:	2000      	movs	r0, #0
 8004aac:	b007      	add	sp, #28
 8004aae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ab2:	f04f 0b00 	mov.w	fp, #0
 8004ab6:	e7ca      	b.n	8004a4e <_scanf_i+0x15e>
 8004ab8:	1d1a      	adds	r2, r3, #4
 8004aba:	f8c8 2000 	str.w	r2, [r8]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f011 0f01 	tst.w	r1, #1
 8004ac4:	bf14      	ite	ne
 8004ac6:	8018      	strhne	r0, [r3, #0]
 8004ac8:	6018      	streq	r0, [r3, #0]
 8004aca:	e7e6      	b.n	8004a9a <_scanf_i+0x1aa>
 8004acc:	2001      	movs	r0, #1
 8004ace:	e7ed      	b.n	8004aac <_scanf_i+0x1bc>
 8004ad0:	08005144 	.word	0x08005144
 8004ad4:	08004c35 	.word	0x08004c35
 8004ad8:	08003ea1 	.word	0x08003ea1
 8004adc:	080052b5 	.word	0x080052b5

08004ae0 <__sccl>:
 8004ae0:	b570      	push	{r4, r5, r6, lr}
 8004ae2:	780b      	ldrb	r3, [r1, #0]
 8004ae4:	4604      	mov	r4, r0
 8004ae6:	2b5e      	cmp	r3, #94	; 0x5e
 8004ae8:	bf0b      	itete	eq
 8004aea:	784b      	ldrbeq	r3, [r1, #1]
 8004aec:	1c48      	addne	r0, r1, #1
 8004aee:	1c88      	addeq	r0, r1, #2
 8004af0:	2200      	movne	r2, #0
 8004af2:	bf08      	it	eq
 8004af4:	2201      	moveq	r2, #1
 8004af6:	1e61      	subs	r1, r4, #1
 8004af8:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8004afc:	f801 2f01 	strb.w	r2, [r1, #1]!
 8004b00:	42a9      	cmp	r1, r5
 8004b02:	d1fb      	bne.n	8004afc <__sccl+0x1c>
 8004b04:	b90b      	cbnz	r3, 8004b0a <__sccl+0x2a>
 8004b06:	3801      	subs	r0, #1
 8004b08:	bd70      	pop	{r4, r5, r6, pc}
 8004b0a:	f082 0201 	eor.w	r2, r2, #1
 8004b0e:	54e2      	strb	r2, [r4, r3]
 8004b10:	4605      	mov	r5, r0
 8004b12:	4628      	mov	r0, r5
 8004b14:	f810 1b01 	ldrb.w	r1, [r0], #1
 8004b18:	292d      	cmp	r1, #45	; 0x2d
 8004b1a:	d006      	beq.n	8004b2a <__sccl+0x4a>
 8004b1c:	295d      	cmp	r1, #93	; 0x5d
 8004b1e:	d0f3      	beq.n	8004b08 <__sccl+0x28>
 8004b20:	b909      	cbnz	r1, 8004b26 <__sccl+0x46>
 8004b22:	4628      	mov	r0, r5
 8004b24:	e7f0      	b.n	8004b08 <__sccl+0x28>
 8004b26:	460b      	mov	r3, r1
 8004b28:	e7f1      	b.n	8004b0e <__sccl+0x2e>
 8004b2a:	786e      	ldrb	r6, [r5, #1]
 8004b2c:	2e5d      	cmp	r6, #93	; 0x5d
 8004b2e:	d0fa      	beq.n	8004b26 <__sccl+0x46>
 8004b30:	42b3      	cmp	r3, r6
 8004b32:	dcf8      	bgt.n	8004b26 <__sccl+0x46>
 8004b34:	3502      	adds	r5, #2
 8004b36:	4619      	mov	r1, r3
 8004b38:	3101      	adds	r1, #1
 8004b3a:	428e      	cmp	r6, r1
 8004b3c:	5462      	strb	r2, [r4, r1]
 8004b3e:	dcfb      	bgt.n	8004b38 <__sccl+0x58>
 8004b40:	1af1      	subs	r1, r6, r3
 8004b42:	3901      	subs	r1, #1
 8004b44:	1c58      	adds	r0, r3, #1
 8004b46:	42b3      	cmp	r3, r6
 8004b48:	bfa8      	it	ge
 8004b4a:	2100      	movge	r1, #0
 8004b4c:	1843      	adds	r3, r0, r1
 8004b4e:	e7e0      	b.n	8004b12 <__sccl+0x32>

08004b50 <_strtoul_l.constprop.0>:
 8004b50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004b54:	4f36      	ldr	r7, [pc, #216]	; (8004c30 <_strtoul_l.constprop.0+0xe0>)
 8004b56:	4686      	mov	lr, r0
 8004b58:	460d      	mov	r5, r1
 8004b5a:	4628      	mov	r0, r5
 8004b5c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004b60:	5de6      	ldrb	r6, [r4, r7]
 8004b62:	f016 0608 	ands.w	r6, r6, #8
 8004b66:	d1f8      	bne.n	8004b5a <_strtoul_l.constprop.0+0xa>
 8004b68:	2c2d      	cmp	r4, #45	; 0x2d
 8004b6a:	d12f      	bne.n	8004bcc <_strtoul_l.constprop.0+0x7c>
 8004b6c:	782c      	ldrb	r4, [r5, #0]
 8004b6e:	2601      	movs	r6, #1
 8004b70:	1c85      	adds	r5, r0, #2
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d057      	beq.n	8004c26 <_strtoul_l.constprop.0+0xd6>
 8004b76:	2b10      	cmp	r3, #16
 8004b78:	d109      	bne.n	8004b8e <_strtoul_l.constprop.0+0x3e>
 8004b7a:	2c30      	cmp	r4, #48	; 0x30
 8004b7c:	d107      	bne.n	8004b8e <_strtoul_l.constprop.0+0x3e>
 8004b7e:	7828      	ldrb	r0, [r5, #0]
 8004b80:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8004b84:	2858      	cmp	r0, #88	; 0x58
 8004b86:	d149      	bne.n	8004c1c <_strtoul_l.constprop.0+0xcc>
 8004b88:	786c      	ldrb	r4, [r5, #1]
 8004b8a:	2310      	movs	r3, #16
 8004b8c:	3502      	adds	r5, #2
 8004b8e:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8004b92:	2700      	movs	r7, #0
 8004b94:	fbb8 f8f3 	udiv	r8, r8, r3
 8004b98:	fb03 f908 	mul.w	r9, r3, r8
 8004b9c:	ea6f 0909 	mvn.w	r9, r9
 8004ba0:	4638      	mov	r0, r7
 8004ba2:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8004ba6:	f1bc 0f09 	cmp.w	ip, #9
 8004baa:	d814      	bhi.n	8004bd6 <_strtoul_l.constprop.0+0x86>
 8004bac:	4664      	mov	r4, ip
 8004bae:	42a3      	cmp	r3, r4
 8004bb0:	dd22      	ble.n	8004bf8 <_strtoul_l.constprop.0+0xa8>
 8004bb2:	2f00      	cmp	r7, #0
 8004bb4:	db1d      	blt.n	8004bf2 <_strtoul_l.constprop.0+0xa2>
 8004bb6:	4580      	cmp	r8, r0
 8004bb8:	d31b      	bcc.n	8004bf2 <_strtoul_l.constprop.0+0xa2>
 8004bba:	d101      	bne.n	8004bc0 <_strtoul_l.constprop.0+0x70>
 8004bbc:	45a1      	cmp	r9, r4
 8004bbe:	db18      	blt.n	8004bf2 <_strtoul_l.constprop.0+0xa2>
 8004bc0:	fb00 4003 	mla	r0, r0, r3, r4
 8004bc4:	2701      	movs	r7, #1
 8004bc6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004bca:	e7ea      	b.n	8004ba2 <_strtoul_l.constprop.0+0x52>
 8004bcc:	2c2b      	cmp	r4, #43	; 0x2b
 8004bce:	bf04      	itt	eq
 8004bd0:	782c      	ldrbeq	r4, [r5, #0]
 8004bd2:	1c85      	addeq	r5, r0, #2
 8004bd4:	e7cd      	b.n	8004b72 <_strtoul_l.constprop.0+0x22>
 8004bd6:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8004bda:	f1bc 0f19 	cmp.w	ip, #25
 8004bde:	d801      	bhi.n	8004be4 <_strtoul_l.constprop.0+0x94>
 8004be0:	3c37      	subs	r4, #55	; 0x37
 8004be2:	e7e4      	b.n	8004bae <_strtoul_l.constprop.0+0x5e>
 8004be4:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8004be8:	f1bc 0f19 	cmp.w	ip, #25
 8004bec:	d804      	bhi.n	8004bf8 <_strtoul_l.constprop.0+0xa8>
 8004bee:	3c57      	subs	r4, #87	; 0x57
 8004bf0:	e7dd      	b.n	8004bae <_strtoul_l.constprop.0+0x5e>
 8004bf2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8004bf6:	e7e6      	b.n	8004bc6 <_strtoul_l.constprop.0+0x76>
 8004bf8:	2f00      	cmp	r7, #0
 8004bfa:	da07      	bge.n	8004c0c <_strtoul_l.constprop.0+0xbc>
 8004bfc:	2322      	movs	r3, #34	; 0x22
 8004bfe:	f8ce 3000 	str.w	r3, [lr]
 8004c02:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004c06:	b932      	cbnz	r2, 8004c16 <_strtoul_l.constprop.0+0xc6>
 8004c08:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004c0c:	b106      	cbz	r6, 8004c10 <_strtoul_l.constprop.0+0xc0>
 8004c0e:	4240      	negs	r0, r0
 8004c10:	2a00      	cmp	r2, #0
 8004c12:	d0f9      	beq.n	8004c08 <_strtoul_l.constprop.0+0xb8>
 8004c14:	b107      	cbz	r7, 8004c18 <_strtoul_l.constprop.0+0xc8>
 8004c16:	1e69      	subs	r1, r5, #1
 8004c18:	6011      	str	r1, [r2, #0]
 8004c1a:	e7f5      	b.n	8004c08 <_strtoul_l.constprop.0+0xb8>
 8004c1c:	2430      	movs	r4, #48	; 0x30
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d1b5      	bne.n	8004b8e <_strtoul_l.constprop.0+0x3e>
 8004c22:	2308      	movs	r3, #8
 8004c24:	e7b3      	b.n	8004b8e <_strtoul_l.constprop.0+0x3e>
 8004c26:	2c30      	cmp	r4, #48	; 0x30
 8004c28:	d0a9      	beq.n	8004b7e <_strtoul_l.constprop.0+0x2e>
 8004c2a:	230a      	movs	r3, #10
 8004c2c:	e7af      	b.n	8004b8e <_strtoul_l.constprop.0+0x3e>
 8004c2e:	bf00      	nop
 8004c30:	08005169 	.word	0x08005169

08004c34 <_strtoul_r>:
 8004c34:	f7ff bf8c 	b.w	8004b50 <_strtoul_l.constprop.0>

08004c38 <__submore>:
 8004c38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c3c:	460c      	mov	r4, r1
 8004c3e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8004c40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004c44:	4299      	cmp	r1, r3
 8004c46:	d11d      	bne.n	8004c84 <__submore+0x4c>
 8004c48:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004c4c:	f000 f8c4 	bl	8004dd8 <_malloc_r>
 8004c50:	b918      	cbnz	r0, 8004c5a <__submore+0x22>
 8004c52:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004c56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004c5e:	63a3      	str	r3, [r4, #56]	; 0x38
 8004c60:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8004c64:	6360      	str	r0, [r4, #52]	; 0x34
 8004c66:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8004c6a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8004c6e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8004c72:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8004c76:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8004c7a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8004c7e:	6020      	str	r0, [r4, #0]
 8004c80:	2000      	movs	r0, #0
 8004c82:	e7e8      	b.n	8004c56 <__submore+0x1e>
 8004c84:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8004c86:	0077      	lsls	r7, r6, #1
 8004c88:	463a      	mov	r2, r7
 8004c8a:	f000 f919 	bl	8004ec0 <_realloc_r>
 8004c8e:	4605      	mov	r5, r0
 8004c90:	2800      	cmp	r0, #0
 8004c92:	d0de      	beq.n	8004c52 <__submore+0x1a>
 8004c94:	eb00 0806 	add.w	r8, r0, r6
 8004c98:	4601      	mov	r1, r0
 8004c9a:	4632      	mov	r2, r6
 8004c9c:	4640      	mov	r0, r8
 8004c9e:	f000 f807 	bl	8004cb0 <memcpy>
 8004ca2:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8004ca6:	f8c4 8000 	str.w	r8, [r4]
 8004caa:	e7e9      	b.n	8004c80 <__submore+0x48>

08004cac <__retarget_lock_acquire_recursive>:
 8004cac:	4770      	bx	lr

08004cae <__retarget_lock_release_recursive>:
 8004cae:	4770      	bx	lr

08004cb0 <memcpy>:
 8004cb0:	440a      	add	r2, r1
 8004cb2:	4291      	cmp	r1, r2
 8004cb4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8004cb8:	d100      	bne.n	8004cbc <memcpy+0xc>
 8004cba:	4770      	bx	lr
 8004cbc:	b510      	push	{r4, lr}
 8004cbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004cc2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004cc6:	4291      	cmp	r1, r2
 8004cc8:	d1f9      	bne.n	8004cbe <memcpy+0xe>
 8004cca:	bd10      	pop	{r4, pc}

08004ccc <memmove>:
 8004ccc:	4288      	cmp	r0, r1
 8004cce:	b510      	push	{r4, lr}
 8004cd0:	eb01 0402 	add.w	r4, r1, r2
 8004cd4:	d902      	bls.n	8004cdc <memmove+0x10>
 8004cd6:	4284      	cmp	r4, r0
 8004cd8:	4623      	mov	r3, r4
 8004cda:	d807      	bhi.n	8004cec <memmove+0x20>
 8004cdc:	1e43      	subs	r3, r0, #1
 8004cde:	42a1      	cmp	r1, r4
 8004ce0:	d008      	beq.n	8004cf4 <memmove+0x28>
 8004ce2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004ce6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004cea:	e7f8      	b.n	8004cde <memmove+0x12>
 8004cec:	4402      	add	r2, r0
 8004cee:	4601      	mov	r1, r0
 8004cf0:	428a      	cmp	r2, r1
 8004cf2:	d100      	bne.n	8004cf6 <memmove+0x2a>
 8004cf4:	bd10      	pop	{r4, pc}
 8004cf6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004cfa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004cfe:	e7f7      	b.n	8004cf0 <memmove+0x24>

08004d00 <_free_r>:
 8004d00:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004d02:	2900      	cmp	r1, #0
 8004d04:	d044      	beq.n	8004d90 <_free_r+0x90>
 8004d06:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d0a:	9001      	str	r0, [sp, #4]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	f1a1 0404 	sub.w	r4, r1, #4
 8004d12:	bfb8      	it	lt
 8004d14:	18e4      	addlt	r4, r4, r3
 8004d16:	f000 f913 	bl	8004f40 <__malloc_lock>
 8004d1a:	4a1e      	ldr	r2, [pc, #120]	; (8004d94 <_free_r+0x94>)
 8004d1c:	9801      	ldr	r0, [sp, #4]
 8004d1e:	6813      	ldr	r3, [r2, #0]
 8004d20:	b933      	cbnz	r3, 8004d30 <_free_r+0x30>
 8004d22:	6063      	str	r3, [r4, #4]
 8004d24:	6014      	str	r4, [r2, #0]
 8004d26:	b003      	add	sp, #12
 8004d28:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004d2c:	f000 b90e 	b.w	8004f4c <__malloc_unlock>
 8004d30:	42a3      	cmp	r3, r4
 8004d32:	d908      	bls.n	8004d46 <_free_r+0x46>
 8004d34:	6825      	ldr	r5, [r4, #0]
 8004d36:	1961      	adds	r1, r4, r5
 8004d38:	428b      	cmp	r3, r1
 8004d3a:	bf01      	itttt	eq
 8004d3c:	6819      	ldreq	r1, [r3, #0]
 8004d3e:	685b      	ldreq	r3, [r3, #4]
 8004d40:	1949      	addeq	r1, r1, r5
 8004d42:	6021      	streq	r1, [r4, #0]
 8004d44:	e7ed      	b.n	8004d22 <_free_r+0x22>
 8004d46:	461a      	mov	r2, r3
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	b10b      	cbz	r3, 8004d50 <_free_r+0x50>
 8004d4c:	42a3      	cmp	r3, r4
 8004d4e:	d9fa      	bls.n	8004d46 <_free_r+0x46>
 8004d50:	6811      	ldr	r1, [r2, #0]
 8004d52:	1855      	adds	r5, r2, r1
 8004d54:	42a5      	cmp	r5, r4
 8004d56:	d10b      	bne.n	8004d70 <_free_r+0x70>
 8004d58:	6824      	ldr	r4, [r4, #0]
 8004d5a:	4421      	add	r1, r4
 8004d5c:	1854      	adds	r4, r2, r1
 8004d5e:	42a3      	cmp	r3, r4
 8004d60:	6011      	str	r1, [r2, #0]
 8004d62:	d1e0      	bne.n	8004d26 <_free_r+0x26>
 8004d64:	681c      	ldr	r4, [r3, #0]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	6053      	str	r3, [r2, #4]
 8004d6a:	4421      	add	r1, r4
 8004d6c:	6011      	str	r1, [r2, #0]
 8004d6e:	e7da      	b.n	8004d26 <_free_r+0x26>
 8004d70:	d902      	bls.n	8004d78 <_free_r+0x78>
 8004d72:	230c      	movs	r3, #12
 8004d74:	6003      	str	r3, [r0, #0]
 8004d76:	e7d6      	b.n	8004d26 <_free_r+0x26>
 8004d78:	6825      	ldr	r5, [r4, #0]
 8004d7a:	1961      	adds	r1, r4, r5
 8004d7c:	428b      	cmp	r3, r1
 8004d7e:	bf04      	itt	eq
 8004d80:	6819      	ldreq	r1, [r3, #0]
 8004d82:	685b      	ldreq	r3, [r3, #4]
 8004d84:	6063      	str	r3, [r4, #4]
 8004d86:	bf04      	itt	eq
 8004d88:	1949      	addeq	r1, r1, r5
 8004d8a:	6021      	streq	r1, [r4, #0]
 8004d8c:	6054      	str	r4, [r2, #4]
 8004d8e:	e7ca      	b.n	8004d26 <_free_r+0x26>
 8004d90:	b003      	add	sp, #12
 8004d92:	bd30      	pop	{r4, r5, pc}
 8004d94:	200002b8 	.word	0x200002b8

08004d98 <sbrk_aligned>:
 8004d98:	b570      	push	{r4, r5, r6, lr}
 8004d9a:	4e0e      	ldr	r6, [pc, #56]	; (8004dd4 <sbrk_aligned+0x3c>)
 8004d9c:	460c      	mov	r4, r1
 8004d9e:	6831      	ldr	r1, [r6, #0]
 8004da0:	4605      	mov	r5, r0
 8004da2:	b911      	cbnz	r1, 8004daa <sbrk_aligned+0x12>
 8004da4:	f000 f8bc 	bl	8004f20 <_sbrk_r>
 8004da8:	6030      	str	r0, [r6, #0]
 8004daa:	4621      	mov	r1, r4
 8004dac:	4628      	mov	r0, r5
 8004dae:	f000 f8b7 	bl	8004f20 <_sbrk_r>
 8004db2:	1c43      	adds	r3, r0, #1
 8004db4:	d00a      	beq.n	8004dcc <sbrk_aligned+0x34>
 8004db6:	1cc4      	adds	r4, r0, #3
 8004db8:	f024 0403 	bic.w	r4, r4, #3
 8004dbc:	42a0      	cmp	r0, r4
 8004dbe:	d007      	beq.n	8004dd0 <sbrk_aligned+0x38>
 8004dc0:	1a21      	subs	r1, r4, r0
 8004dc2:	4628      	mov	r0, r5
 8004dc4:	f000 f8ac 	bl	8004f20 <_sbrk_r>
 8004dc8:	3001      	adds	r0, #1
 8004dca:	d101      	bne.n	8004dd0 <sbrk_aligned+0x38>
 8004dcc:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004dd0:	4620      	mov	r0, r4
 8004dd2:	bd70      	pop	{r4, r5, r6, pc}
 8004dd4:	200002bc 	.word	0x200002bc

08004dd8 <_malloc_r>:
 8004dd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ddc:	1ccd      	adds	r5, r1, #3
 8004dde:	f025 0503 	bic.w	r5, r5, #3
 8004de2:	3508      	adds	r5, #8
 8004de4:	2d0c      	cmp	r5, #12
 8004de6:	bf38      	it	cc
 8004de8:	250c      	movcc	r5, #12
 8004dea:	2d00      	cmp	r5, #0
 8004dec:	4607      	mov	r7, r0
 8004dee:	db01      	blt.n	8004df4 <_malloc_r+0x1c>
 8004df0:	42a9      	cmp	r1, r5
 8004df2:	d905      	bls.n	8004e00 <_malloc_r+0x28>
 8004df4:	230c      	movs	r3, #12
 8004df6:	603b      	str	r3, [r7, #0]
 8004df8:	2600      	movs	r6, #0
 8004dfa:	4630      	mov	r0, r6
 8004dfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e00:	4e2e      	ldr	r6, [pc, #184]	; (8004ebc <_malloc_r+0xe4>)
 8004e02:	f000 f89d 	bl	8004f40 <__malloc_lock>
 8004e06:	6833      	ldr	r3, [r6, #0]
 8004e08:	461c      	mov	r4, r3
 8004e0a:	bb34      	cbnz	r4, 8004e5a <_malloc_r+0x82>
 8004e0c:	4629      	mov	r1, r5
 8004e0e:	4638      	mov	r0, r7
 8004e10:	f7ff ffc2 	bl	8004d98 <sbrk_aligned>
 8004e14:	1c43      	adds	r3, r0, #1
 8004e16:	4604      	mov	r4, r0
 8004e18:	d14d      	bne.n	8004eb6 <_malloc_r+0xde>
 8004e1a:	6834      	ldr	r4, [r6, #0]
 8004e1c:	4626      	mov	r6, r4
 8004e1e:	2e00      	cmp	r6, #0
 8004e20:	d140      	bne.n	8004ea4 <_malloc_r+0xcc>
 8004e22:	6823      	ldr	r3, [r4, #0]
 8004e24:	4631      	mov	r1, r6
 8004e26:	4638      	mov	r0, r7
 8004e28:	eb04 0803 	add.w	r8, r4, r3
 8004e2c:	f000 f878 	bl	8004f20 <_sbrk_r>
 8004e30:	4580      	cmp	r8, r0
 8004e32:	d13a      	bne.n	8004eaa <_malloc_r+0xd2>
 8004e34:	6821      	ldr	r1, [r4, #0]
 8004e36:	3503      	adds	r5, #3
 8004e38:	1a6d      	subs	r5, r5, r1
 8004e3a:	f025 0503 	bic.w	r5, r5, #3
 8004e3e:	3508      	adds	r5, #8
 8004e40:	2d0c      	cmp	r5, #12
 8004e42:	bf38      	it	cc
 8004e44:	250c      	movcc	r5, #12
 8004e46:	4629      	mov	r1, r5
 8004e48:	4638      	mov	r0, r7
 8004e4a:	f7ff ffa5 	bl	8004d98 <sbrk_aligned>
 8004e4e:	3001      	adds	r0, #1
 8004e50:	d02b      	beq.n	8004eaa <_malloc_r+0xd2>
 8004e52:	6823      	ldr	r3, [r4, #0]
 8004e54:	442b      	add	r3, r5
 8004e56:	6023      	str	r3, [r4, #0]
 8004e58:	e00e      	b.n	8004e78 <_malloc_r+0xa0>
 8004e5a:	6822      	ldr	r2, [r4, #0]
 8004e5c:	1b52      	subs	r2, r2, r5
 8004e5e:	d41e      	bmi.n	8004e9e <_malloc_r+0xc6>
 8004e60:	2a0b      	cmp	r2, #11
 8004e62:	d916      	bls.n	8004e92 <_malloc_r+0xba>
 8004e64:	1961      	adds	r1, r4, r5
 8004e66:	42a3      	cmp	r3, r4
 8004e68:	6025      	str	r5, [r4, #0]
 8004e6a:	bf18      	it	ne
 8004e6c:	6059      	strne	r1, [r3, #4]
 8004e6e:	6863      	ldr	r3, [r4, #4]
 8004e70:	bf08      	it	eq
 8004e72:	6031      	streq	r1, [r6, #0]
 8004e74:	5162      	str	r2, [r4, r5]
 8004e76:	604b      	str	r3, [r1, #4]
 8004e78:	4638      	mov	r0, r7
 8004e7a:	f104 060b 	add.w	r6, r4, #11
 8004e7e:	f000 f865 	bl	8004f4c <__malloc_unlock>
 8004e82:	f026 0607 	bic.w	r6, r6, #7
 8004e86:	1d23      	adds	r3, r4, #4
 8004e88:	1af2      	subs	r2, r6, r3
 8004e8a:	d0b6      	beq.n	8004dfa <_malloc_r+0x22>
 8004e8c:	1b9b      	subs	r3, r3, r6
 8004e8e:	50a3      	str	r3, [r4, r2]
 8004e90:	e7b3      	b.n	8004dfa <_malloc_r+0x22>
 8004e92:	6862      	ldr	r2, [r4, #4]
 8004e94:	42a3      	cmp	r3, r4
 8004e96:	bf0c      	ite	eq
 8004e98:	6032      	streq	r2, [r6, #0]
 8004e9a:	605a      	strne	r2, [r3, #4]
 8004e9c:	e7ec      	b.n	8004e78 <_malloc_r+0xa0>
 8004e9e:	4623      	mov	r3, r4
 8004ea0:	6864      	ldr	r4, [r4, #4]
 8004ea2:	e7b2      	b.n	8004e0a <_malloc_r+0x32>
 8004ea4:	4634      	mov	r4, r6
 8004ea6:	6876      	ldr	r6, [r6, #4]
 8004ea8:	e7b9      	b.n	8004e1e <_malloc_r+0x46>
 8004eaa:	230c      	movs	r3, #12
 8004eac:	603b      	str	r3, [r7, #0]
 8004eae:	4638      	mov	r0, r7
 8004eb0:	f000 f84c 	bl	8004f4c <__malloc_unlock>
 8004eb4:	e7a1      	b.n	8004dfa <_malloc_r+0x22>
 8004eb6:	6025      	str	r5, [r4, #0]
 8004eb8:	e7de      	b.n	8004e78 <_malloc_r+0xa0>
 8004eba:	bf00      	nop
 8004ebc:	200002b8 	.word	0x200002b8

08004ec0 <_realloc_r>:
 8004ec0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ec4:	4680      	mov	r8, r0
 8004ec6:	4614      	mov	r4, r2
 8004ec8:	460e      	mov	r6, r1
 8004eca:	b921      	cbnz	r1, 8004ed6 <_realloc_r+0x16>
 8004ecc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ed0:	4611      	mov	r1, r2
 8004ed2:	f7ff bf81 	b.w	8004dd8 <_malloc_r>
 8004ed6:	b92a      	cbnz	r2, 8004ee4 <_realloc_r+0x24>
 8004ed8:	f7ff ff12 	bl	8004d00 <_free_r>
 8004edc:	4625      	mov	r5, r4
 8004ede:	4628      	mov	r0, r5
 8004ee0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ee4:	f000 f838 	bl	8004f58 <_malloc_usable_size_r>
 8004ee8:	4284      	cmp	r4, r0
 8004eea:	4607      	mov	r7, r0
 8004eec:	d802      	bhi.n	8004ef4 <_realloc_r+0x34>
 8004eee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004ef2:	d812      	bhi.n	8004f1a <_realloc_r+0x5a>
 8004ef4:	4621      	mov	r1, r4
 8004ef6:	4640      	mov	r0, r8
 8004ef8:	f7ff ff6e 	bl	8004dd8 <_malloc_r>
 8004efc:	4605      	mov	r5, r0
 8004efe:	2800      	cmp	r0, #0
 8004f00:	d0ed      	beq.n	8004ede <_realloc_r+0x1e>
 8004f02:	42bc      	cmp	r4, r7
 8004f04:	4622      	mov	r2, r4
 8004f06:	4631      	mov	r1, r6
 8004f08:	bf28      	it	cs
 8004f0a:	463a      	movcs	r2, r7
 8004f0c:	f7ff fed0 	bl	8004cb0 <memcpy>
 8004f10:	4631      	mov	r1, r6
 8004f12:	4640      	mov	r0, r8
 8004f14:	f7ff fef4 	bl	8004d00 <_free_r>
 8004f18:	e7e1      	b.n	8004ede <_realloc_r+0x1e>
 8004f1a:	4635      	mov	r5, r6
 8004f1c:	e7df      	b.n	8004ede <_realloc_r+0x1e>
	...

08004f20 <_sbrk_r>:
 8004f20:	b538      	push	{r3, r4, r5, lr}
 8004f22:	4d06      	ldr	r5, [pc, #24]	; (8004f3c <_sbrk_r+0x1c>)
 8004f24:	2300      	movs	r3, #0
 8004f26:	4604      	mov	r4, r0
 8004f28:	4608      	mov	r0, r1
 8004f2a:	602b      	str	r3, [r5, #0]
 8004f2c:	f7fb ff8e 	bl	8000e4c <_sbrk>
 8004f30:	1c43      	adds	r3, r0, #1
 8004f32:	d102      	bne.n	8004f3a <_sbrk_r+0x1a>
 8004f34:	682b      	ldr	r3, [r5, #0]
 8004f36:	b103      	cbz	r3, 8004f3a <_sbrk_r+0x1a>
 8004f38:	6023      	str	r3, [r4, #0]
 8004f3a:	bd38      	pop	{r3, r4, r5, pc}
 8004f3c:	200002b0 	.word	0x200002b0

08004f40 <__malloc_lock>:
 8004f40:	4801      	ldr	r0, [pc, #4]	; (8004f48 <__malloc_lock+0x8>)
 8004f42:	f7ff beb3 	b.w	8004cac <__retarget_lock_acquire_recursive>
 8004f46:	bf00      	nop
 8004f48:	200002b4 	.word	0x200002b4

08004f4c <__malloc_unlock>:
 8004f4c:	4801      	ldr	r0, [pc, #4]	; (8004f54 <__malloc_unlock+0x8>)
 8004f4e:	f7ff beae 	b.w	8004cae <__retarget_lock_release_recursive>
 8004f52:	bf00      	nop
 8004f54:	200002b4 	.word	0x200002b4

08004f58 <_malloc_usable_size_r>:
 8004f58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f5c:	1f18      	subs	r0, r3, #4
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	bfbc      	itt	lt
 8004f62:	580b      	ldrlt	r3, [r1, r0]
 8004f64:	18c0      	addlt	r0, r0, r3
 8004f66:	4770      	bx	lr

08004f68 <_init>:
 8004f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f6a:	bf00      	nop
 8004f6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f6e:	bc08      	pop	{r3}
 8004f70:	469e      	mov	lr, r3
 8004f72:	4770      	bx	lr

08004f74 <_fini>:
 8004f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f76:	bf00      	nop
 8004f78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f7a:	bc08      	pop	{r3}
 8004f7c:	469e      	mov	lr, r3
 8004f7e:	4770      	bx	lr
