############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_unroll "conv_layer1/conv_layer1_label0"
set_directive_unroll "conv_layer1/conv_layer1_label1"
set_directive_unroll "conv_layer1/conv_layer1_label2"
set_directive_pipeline "conv_layer1/conv_layer1_label3"
set_directive_unroll "conv_layer2/conv_layer2_label4"
set_directive_pipeline "conv_layer2/conv_layer2_label5"
set_directive_unroll "conv_layer2/conv_layer2_label6"
set_directive_unroll "conv_layer2/conv_layer2_label7"
set_directive_unroll "pool_layer1/pool_layer1_label8"
set_directive_unroll "pool_layer1/pool_layer1_label9"
set_directive_unroll "pool_layer1/pool_layer1_label10"
set_directive_pipeline "pool_layer1/pool_layer1_label11"
set_directive_unroll "pool_layer2/pool_layer2_label12"
set_directive_unroll "pool_layer2/pool_layer2_label13"
set_directive_unroll "pool_layer2/pool_layer2_label14"
set_directive_pipeline "pool_layer2/pool_layer2_label15"
