<profile>

<section name = "Vivado HLS Report for 'Pool'" level="0">
<item name = "Date">Thu Aug 23 22:15:59 2018
</item>
<item name = "Version">2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)</item>
<item name = "Project">pool_core</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 10.80, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">20, ?, 21, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">0, ?, 2 ~ 4194654875477792, -, -, 0 ~ 65535, no</column>
<column name=" + Loop 1.1">0, 4194654875477790, 4 ~ 64006330594, -, -, 0 ~ 65535, no</column>
<column name="  ++ Loop 1.1.1">0, 64006330590, 10 ~ 976674, -, -, 0 ~ 65535, no</column>
<column name="   +++ Loop 1.1.1.1">0, 976650, 5 ~ 3830, -, -, 0 ~ 255, no</column>
<column name="    ++++ Loop 1.1.1.1.1">0, 3825, 1 ~ 15, -, -, 0 ~ 255, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 3, -, -</column>
<column name="Expression">-, 2, 0, 674</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, 6, 2354, 3361</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 464</column>
<column name="Register">-, -, 1183, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">1, 13, 10, 25</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Pool_AXILiteS_s_axi_U">Pool_AXILiteS_s_axi, 0, 0, 214, 300</column>
<column name="Pool_fadd_32ns_32ns_32_5_full_dsp_U0">Pool_fadd_32ns_32ns_32_5_full_dsp, 0, 2, 205, 390</column>
<column name="Pool_fcmp_32ns_32ns_1_1_U3">Pool_fcmp_32ns_32ns_1_1, 0, 0, 66, 239</column>
<column name="Pool_fdiv_32ns_32ns_32_16_U1">Pool_fdiv_32ns_32ns_32_16, 0, 0, 761, 994</column>
<column name="Pool_gmem_m_axi_U">Pool_gmem_m_axi, 2, 0, 512, 580</column>
<column name="Pool_mul_32ns_16ns_48_3_U6">Pool_mul_32ns_16ns_48_3, 0, 2, 0, 0</column>
<column name="Pool_mul_32s_16ns_48_3_U7">Pool_mul_32s_16ns_48_3, 0, 2, 0, 0</column>
<column name="Pool_sitofp_32ns_32_6_U2">Pool_sitofp_32ns_32_6, 0, 0, 340, 554</column>
<column name="Pool_udiv_16ns_8ns_16_20_seq_U4">Pool_udiv_16ns_8ns_16_20_seq, 0, 0, 128, 152</column>
<column name="Pool_udiv_16ns_8ns_16_20_seq_U5">Pool_udiv_16ns_8ns_16_20_seq, 0, 0, 128, 152</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="Pool_mac_muladd_16ns_16s_48ns_48_1_U8">Pool_mac_muladd_16ns_16s_48ns_48_1, i0 * i1 + i2</column>
<column name="Pool_mac_muladd_16ns_16s_48ns_48_1_U9">Pool_mac_muladd_16ns_16s_48ns_48_1, i0 * i1 + i2</column>
<column name="Pool_mac_muladd_16ns_16s_48ns_48_1_U10">Pool_mac_muladd_16ns_16s_48ns_48_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="r_V_16_fu_392_p2">*, 1, 0, 0, 8, 8</column>
<column name="r_V_fu_546_p2">*, 1, 0, 0, 16, 16</column>
<column name="c_fu_460_p2">+, 0, 0, 16, 16, 1</column>
<column name="feature_in2_sum5_fu_609_p2">+, 0, 0, 24, 48, 48</column>
<column name="feature_in2_sum6_fu_813_p2">+, 0, 0, 24, 48, 48</column>
<column name="feature_in2_sum_fu_587_p2">+, 0, 0, 24, 48, 48</column>
<column name="feature_out4_sum_fu_846_p2">+, 0, 0, 49, 49, 49</column>
<column name="h_V_fu_536_p2">+, 0, 0, 16, 16, 16</column>
<column name="i_fu_485_p2">+, 0, 0, 16, 16, 1</column>
<column name="ii_fu_526_p2">+, 0, 0, 8, 8, 1</column>
<column name="j_fu_515_p2">+, 0, 0, 16, 16, 1</column>
<column name="jj_fu_564_p2">+, 0, 0, 8, 8, 1</column>
<column name="next_mul1_fu_470_p2">+, 0, 0, 32, 32, 32</column>
<column name="next_mul2_fu_475_p2">+, 0, 0, 16, 16, 16</column>
<column name="next_mul9_fu_500_p2">+, 0, 0, 16, 16, 16</column>
<column name="next_mul_fu_505_p2">+, 0, 0, 32, 32, 32</column>
<column name="r_V_11_fu_605_p2">+, 0, 0, 24, 48, 48</column>
<column name="r_V_14_fu_583_p2">+, 0, 0, 24, 48, 48</column>
<column name="r_V_7_fu_809_p2">+, 0, 0, 24, 48, 48</column>
<column name="tmp1_fu_828_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_9_fu_837_p2">+, 0, 0, 48, 48, 48</column>
<column name="w_V_fu_574_p2">+, 0, 0, 16, 16, 16</column>
<column name="ap_sig_187">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_200">and, 0, 0, 1, 1, 1</column>
<column name="tmp_16_fu_787_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp_18_fu_793_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp_25_fu_696_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp_27_fu_702_p2">and, 0, 0, 1, 1, 1</column>
<column name="exitcond1_fu_455_p2">icmp, 0, 0, 6, 16, 16</column>
<column name="exitcond2_fu_480_p2">icmp, 0, 0, 6, 16, 16</column>
<column name="exitcond3_fu_521_p2">icmp, 0, 0, 3, 8, 8</column>
<column name="exitcond4_fu_559_p2">icmp, 0, 0, 3, 8, 8</column>
<column name="exitcond_fu_510_p2">icmp, 0, 0, 6, 16, 16</column>
<column name="notlhs1_fu_751_p2">icmp, 0, 0, 3, 8, 2</column>
<column name="notlhs2_fu_769_p2">icmp, 0, 0, 3, 8, 2</column>
<column name="notlhs8_fu_678_p2">icmp, 0, 0, 3, 8, 2</column>
<column name="notlhs_fu_660_p2">icmp, 0, 0, 3, 8, 2</column>
<column name="notrhs1_fu_757_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="notrhs2_fu_775_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="notrhs9_fu_684_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="notrhs_fu_666_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="tmp_6_fu_406_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="tmp_7_fu_411_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="ap_sig_346">or, 0, 0, 1, 1, 1</column>
<column name="tmp_14_fu_763_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_15_fu_781_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_23_fu_672_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_24_fu_690_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_2_fu_437_p2">or, 0, 0, 1, 1, 1</column>
<column name="feature_in_load_1_sum_3_fu_798_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_sum_fu_443_p3">select, 0, 0, 32, 1, 32</column>
<column name="sum_3_feature_in_load_2_fu_707_p3">select, 0, 0, 32, 1, 32</column>
<column name="sum_fu_429_p3">select, 0, 0, 31, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">168, 78, 1, 78</column>
<column name="ap_sig_ioackin_gmem_ARREADY">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_AWREADY">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_WREADY">1, 2, 1, 2</column>
<column name="gmem_ARADDR">32, 4, 32, 128</column>
<column name="gmem_blk_n_AR">1, 2, 1, 2</column>
<column name="gmem_blk_n_AW">1, 2, 1, 2</column>
<column name="gmem_blk_n_B">1, 2, 1, 2</column>
<column name="gmem_blk_n_R">1, 2, 1, 2</column>
<column name="gmem_blk_n_W">1, 2, 1, 2</column>
<column name="i_op_assign_1_reg_224">16, 2, 16, 32</column>
<column name="i_op_assign_2_reg_269">8, 2, 8, 16</column>
<column name="i_op_assign_3_reg_299">8, 3, 8, 24</column>
<column name="i_op_assign_reg_259">32, 2, 32, 64</column>
<column name="i_op_assign_s_reg_190">16, 2, 16, 32</column>
<column name="op_assign_8_reg_179">16, 2, 16, 32</column>
<column name="phi_mul1_reg_201">16, 2, 16, 32</column>
<column name="phi_mul8_reg_247">16, 2, 16, 32</column>
<column name="r_V_10_reg_235">32, 2, 32, 64</column>
<column name="r_V_4_reg_213">32, 2, 32, 64</column>
<column name="sum_3_reg_280">32, 5, 32, 160</column>
<column name="sum_5_reg_316">32, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="CHin_V_read_reg_909">16, 0, 16, 0</column>
<column name="Kx_V_read_reg_893">8, 0, 8, 0</column>
<column name="Ky_V_read_reg_888">8, 0, 8, 0</column>
<column name="Win_V_read_reg_898">16, 0, 16, 0</column>
<column name="ap_CS_fsm">77, 0, 77, 0</column>
<column name="ap_reg_ioackin_gmem_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_WREADY">1, 0, 1, 0</column>
<column name="c_reg_1018">16, 0, 16, 0</column>
<column name="gmem_addr_1_reg_1151">32, 0, 32, 0</column>
<column name="gmem_addr_2_reg_1125">32, 0, 32, 0</column>
<column name="gmem_addr_3_reg_1119">32, 0, 32, 0</column>
<column name="gmem_addr_reg_1167">32, 0, 32, 0</column>
<column name="i_op_assign_17_cast6_reg_1010">16, 0, 32, 16</column>
<column name="i_op_assign_1_reg_224">16, 0, 16, 0</column>
<column name="i_op_assign_2_reg_269">8, 0, 8, 0</column>
<column name="i_op_assign_3_reg_299">8, 0, 8, 0</column>
<column name="i_op_assign_reg_259">32, 0, 32, 0</column>
<column name="i_op_assign_s_reg_190">16, 0, 16, 0</column>
<column name="i_reg_1043">16, 0, 16, 0</column>
<column name="ii_reg_1079">8, 0, 8, 0</column>
<column name="j_reg_1071">16, 0, 16, 0</column>
<column name="jj_reg_1104">8, 0, 8, 0</column>
<column name="lhs_V_reg_926">8, 0, 16, 8</column>
<column name="mode_V_read_reg_882">2, 0, 2, 0</column>
<column name="next_mul1_reg_1030">32, 0, 32, 0</column>
<column name="next_mul2_reg_1035">16, 0, 16, 0</column>
<column name="next_mul9_reg_1058">16, 0, 16, 0</column>
<column name="next_mul_reg_1063">32, 0, 32, 0</column>
<column name="op_assign_8_reg_179">16, 0, 16, 0</column>
<column name="p_sum_reg_1005">18, 0, 32, 14</column>
<column name="phi_mul1_reg_201">16, 0, 16, 0</column>
<column name="phi_mul8_reg_247">16, 0, 16, 0</column>
<column name="r_V_10_reg_235">32, 0, 32, 0</column>
<column name="r_V_15_reg_962">16, 0, 16, 0</column>
<column name="r_V_16_reg_940">16, 0, 16, 0</column>
<column name="r_V_1_reg_1053">48, 0, 48, 0</column>
<column name="r_V_2_reg_1094">48, 0, 48, 0</column>
<column name="r_V_4_reg_213">32, 0, 32, 0</column>
<column name="r_V_reg_1084">32, 0, 32, 0</column>
<column name="reg_346">32, 0, 32, 0</column>
<column name="rhs_V_1_cast_reg_995">16, 0, 32, 16</column>
<column name="rhs_V_1_reg_976">16, 0, 32, 16</column>
<column name="rhs_V_2_cast_reg_1000">16, 0, 48, 32</column>
<column name="rhs_V_2_reg_985">16, 0, 48, 32</column>
<column name="rhs_V_7_cast_reg_1023">16, 0, 48, 32</column>
<column name="rhs_V_reg_933">8, 0, 16, 8</column>
<column name="sum_3_reg_280">32, 0, 32, 0</column>
<column name="sum_5_reg_316">32, 0, 32, 0</column>
<column name="tmp_17_reg_1136">1, 0, 1, 0</column>
<column name="tmp_1_reg_990">32, 0, 32, 0</column>
<column name="tmp_26_reg_1131">1, 0, 1, 0</column>
<column name="tmp_31_cast_reg_950">30, 0, 49, 19</column>
<column name="tmp_32_cast_reg_955">30, 0, 48, 18</column>
<column name="tmp_3_reg_916">30, 0, 30, 0</column>
<column name="tmp_4_reg_967">16, 0, 16, 0</column>
<column name="tmp_5_reg_921">30, 0, 30, 0</column>
<column name="tmp_6_reg_972">1, 0, 1, 0</column>
<column name="w_V_reg_1112">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Pool, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, Pool, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, Pool, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
