[{"DBLP title": "Amdahl's Law in the Datacenter Era: A Market for Fair Processor Allocation.", "DBLP authors": ["Seyed Majid Zahedi", "Qiuyun Llull", "Benjamin C. Lee"], "year": 2018, "MAG papers": [{"PaperId": 2794609069, "PaperTitle": "amdahl s law in the datacenter era a market for fair processor allocation", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["duke university", "duke university", "duke university"]}], "source": "ES"}, {"DBLP title": "iNPG: Accelerating Critical Section Access with In-network Packet Generation for NoC Based Many-Cores.", "DBLP authors": ["Yuan Yao", "Zhonghai Lu"], "year": 2018, "MAG papers": [{"PaperId": 2794994322, "PaperTitle": "inpg accelerating critical section access with in network packet generation for noc based many cores", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["royal institute of technology", "royal institute of technology"]}], "source": "ES"}, {"DBLP title": "Enabling Efficient Network Service Function Chain Deployment on Heterogeneous Server Platform.", "DBLP authors": ["Yang Hu", "Tao Li"], "year": 2018, "MAG papers": [{"PaperId": 2795268038, "PaperTitle": "enabling efficient network service function chain deployment on heterogeneous server platform", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "Reducing Data Transfer Energy by Exploiting Similarity within a Data Transaction.", "DBLP authors": ["Donghyuk Lee", "Mike O'Connor", "Niladrish Chatterjee"], "year": 2018, "MAG papers": [{"PaperId": 2794517972, "PaperTitle": "reducing data transfer energy by exploiting similarity within a data transaction", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["nvidia", "nvidia", "nvidia"]}], "source": "ES"}, {"DBLP title": "Making Memristive Neural Network Accelerators Reliable.", "DBLP authors": ["Ben Feinberg", "Shibo Wang", "Engin Ipek"], "year": 2018, "MAG papers": [{"PaperId": 2795127895, "PaperTitle": "making memristive neural network accelerators reliable", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of rochester", "university of rochester", "university of rochester"]}], "source": "ES"}, {"DBLP title": "Towards Efficient Microarchitectural Design for Accelerating Unsupervised GAN-Based Deep Learning.", "DBLP authors": ["Mingcong Song", "Jiaqi Zhang", "Huixiang Chen", "Tao Li"], "year": 2018, "MAG papers": [{"PaperId": 2794986474, "PaperTitle": "towards efficient microarchitectural design for accelerating unsupervised gan based deep learning", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["beijing jiaotong university", "university of florida", "university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "Compressing DMA Engine: Leveraging Activation Sparsity for Training Deep Neural Networks.", "DBLP authors": ["Minsoo Rhu", "Mike O'Connor", "Niladrish Chatterjee", "Jeff Pool", "Youngeun Kwon", "Stephen W. Keckler"], "year": 2018, "MAG papers": [{"PaperId": 2611450052, "PaperTitle": "compressing dma engine leveraging activation sparsity for training deep neural networks", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["nvidia", "nvidia", "nvidia", "pohang university of science and technology", "nvidia", "nvidia"]}], "source": "ES"}, {"DBLP title": "In-Situ AI: Towards Autonomous and Incremental Deep Learning for IoT Systems.", "DBLP authors": ["Mingcong Song", "Kan Zhong", "Jiaqi Zhang", "Yang Hu", "Duo Liu", "Weigong Zhang", "Jing Wang", "Tao Li"], "year": 2018, "MAG papers": [{"PaperId": 2794478957, "PaperTitle": "in situ ai towards autonomous and incremental deep learning for iot systems", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["capital normal university", "university of florida", "university of florida", "chongqing university", "university of florida", "capital normal university", "beijing jiaotong university", "chinese ministry of education"]}], "source": "ES"}, {"DBLP title": "KPart: A Hybrid Cache Partitioning-Sharing Technique for Commodity Multicores.", "DBLP authors": ["Nosayba El-Sayed", "Anurag Mukkara", "Po-An Tsai", "Harshad Kasture", "Xiaosong Ma", "Daniel S\u00e1nchez"], "year": 2018, "MAG papers": [{"PaperId": 2795035377, "PaperTitle": "kpart a hybrid cache partitioning sharing technique for commodity multicores", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["massachusetts institute of technology", "qatar computing research institute", "massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "SIPT: Speculatively Indexed, Physically Tagged Caches.", "DBLP authors": ["Tianhao Zheng", "Haishan Zhu", "Mattan Erez"], "year": 2018, "MAG papers": [{"PaperId": 2794453901, "PaperTitle": "sipt speculatively indexed physically tagged caches", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of texas at austin", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Domino Temporal Data Prefetcher.", "DBLP authors": ["Mohammad Bakhshalipour", "Pejman Lotfi-Kamran", "Hamid Sarbazi-Azad"], "year": 2018, "MAG papers": [{"PaperId": 2795232275, "PaperTitle": "domino temporal data prefetcher", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["ecole polytechnique federale de lausanne", "sharif university of technology", "sharif university of technology"]}], "source": "ES"}, {"DBLP title": "ProFess: A Probabilistic Hybrid Main Memory Management Framework for High Performance and Fairness.", "DBLP authors": ["Dmitry Knyaginin", "Vassilis Papaefstathiou", "Per Stenstr\u00f6m"], "year": 2018, "MAG papers": [{"PaperId": 2794775619, "PaperTitle": "profess a probabilistic hybrid main memory management framework for high performance and fairness", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["chalmers university of technology", "chalmers university of technology", "chalmers university of technology"]}], "source": "ES"}, {"DBLP title": "RCoal: Mitigating GPU Timing Attack via Subwarp-Based Randomized Coalescing Techniques.", "DBLP authors": ["Gurunath Kadam", "Danfeng Zhang", "Adwait Jog"], "year": 2018, "MAG papers": [{"PaperId": 2794653104, "PaperTitle": "rcoal mitigating gpu timing attack via subwarp based randomized coalescing techniques", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, "college of william mary", null]}], "source": "ES"}, {"DBLP title": "Are Coherence Protocol States Vulnerable to Information Leakage?", "DBLP authors": ["Fan Yao", "Milos Doroslovacki", "Guru Venkataramani"], "year": 2018, "MAG papers": [{"PaperId": 2795015774, "PaperTitle": "are coherence protocol states vulnerable to information leakage", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["george washington university", "george washington university", "george washington university"]}], "source": "ES"}, {"DBLP title": "Record-Replay Architecture as a General Security Framework.", "DBLP authors": ["Yasser Shalabi", "Mengjia Yan", "Nima Honarmand", "Ruby B. Lee", "Josep Torrellas"], "year": 2018, "MAG papers": [{"PaperId": 2794611157, "PaperTitle": "record replay architecture as a general security framework", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["stony brook university", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "princeton university", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "The DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency-Reliability Tradeoff in Modern Commodity DRAM Devices.", "DBLP authors": ["Jeremie S. Kim", "Minesh Patel", "Hasan Hassan", "Onur Mutlu"], "year": 2018, "MAG papers": [{"PaperId": 2794842046, "PaperTitle": "the dram latency puf quickly evaluating physical unclonable functions by exploiting the latency reliability tradeoff in modern commodity dram devices", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["eth zurich", "eth zurich", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Accelerate GPU Concurrent Kernel Execution by Mitigating Memory Pipeline Stalls.", "DBLP authors": ["Hongwen Dai", "Zhen Lin", "Chao Li", "Chen Zhao", "Fei Wang", "Nanning Zheng", "Huiyang Zhou"], "year": 2018, "MAG papers": [{"PaperId": 2794729807, "PaperTitle": "accelerate gpu concurrent kernel execution by mitigating memory pipeline stalls", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["xi an jiaotong university", "xi an jiaotong university", "north carolina state university", "north carolina state university", "north carolina state university", "north carolina state university", "xi an jiaotong university"]}], "source": "ES"}, {"DBLP title": "LATTE-CC: Latency Tolerance Aware Adaptive Cache Compression Management for Energy Efficient GPUs.", "DBLP authors": ["Akhil Arunkumar", "Shin-Ying Lee", "Vignesh Soundararajan", "Carole-Jean Wu"], "year": 2018, "MAG papers": [{"PaperId": 2795081729, "PaperTitle": "latte cc latency tolerance aware adaptive cache compression management for energy efficient gpus", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "arizona state university", "arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "High-Performance GPU Transactional Memory via Eager Conflict Detection.", "DBLP authors": ["Xiaowei Ren", "Mieszko Lis"], "year": 2018, "MAG papers": [{"PaperId": 2794802501, "PaperTitle": "high performance gpu transactional memory via eager conflict detection", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "university of british columbia"]}], "source": "ES"}, {"DBLP title": "Efficient and Fair Multi-programming in GPUs via Effective Bandwidth Management.", "DBLP authors": ["Haonan Wang", "Fan Luo", "Mohamed Ibrahim", "Onur Kayiran", "Adwait Jog"], "year": 2018, "MAG papers": [{"PaperId": 2795326697, "PaperTitle": "efficient and fair multi programming in gpus via effective bandwidth management", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["advanced micro devices", "college of william mary", null, null, "college of william mary"]}], "source": "ES"}, {"DBLP title": "A Novel Register Renaming Technique for Out-of-Order Processors.", "DBLP authors": ["Hamid Tabani", "Jose-Maria Arnau", "Jordi Tubella", "Antonio Gonz\u00e1lez"], "year": 2018, "MAG papers": [{"PaperId": 2795131575, "PaperTitle": "a novel register renaming technique for out of order processors", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["polytechnic university of catalonia", null, "polytechnic university of catalonia", "polytechnic university of catalonia"]}], "source": "ES"}, {"DBLP title": "Wait of a Decade: Did SPEC CPU 2017 Broaden the Performance Horizon?", "DBLP authors": ["Reena Panda", "Shuang Song", "Joseph Dean", "Lizy K. John"], "year": 2018, "MAG papers": [{"PaperId": 2794945502, "PaperTitle": "wait of a decade did spec cpu 2017 broaden the performance horizon", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of texas at austin", "university of texas at austin", "university of texas at austin", null]}], "source": "ES"}, {"DBLP title": "Architectural Support for Task Dependence Management with Flexible Software Scheduling.", "DBLP authors": ["Emilio Castillo", "Lluc Alvarez", "Miquel Moret\u00f3", "Marc Casas", "Enrique Vallejo", "Jos\u00e9 Luis Bosque", "Ram\u00f3n Beivide", "Mateo Valero"], "year": 2018, "MAG papers": [{"PaperId": 2795305892, "PaperTitle": "architectural support for task dependence management with flexible software scheduling", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["polytechnic university of catalonia", "polytechnic university of catalonia", "university of cantabria", "university of cantabria", "university of cantabria", "polytechnic university of catalonia", "polytechnic university of catalonia", "university of cantabria"]}], "source": "ES"}, {"DBLP title": "GDP: Using Dataflow Properties to Accurately Estimate Interference-Free Performance at Runtime.", "DBLP authors": ["Magnus Jahre", "Lieven Eeckhout"], "year": 2018, "MAG papers": [{"PaperId": 2795046307, "PaperTitle": "gdp using dataflow properties to accurately estimate interference free performance at runtime", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ghent university", "norwegian university of science and technology"]}], "source": "ES"}, {"DBLP title": "Crash Consistency in Encrypted Non-volatile Main Memory Systems.", "DBLP authors": ["Sihang Liu", "Aasheesh Kolli", "Jinglei Ren", "Samira Manabi Khan"], "year": 2018, "MAG papers": [{"PaperId": 2794768009, "PaperTitle": "crash consistency in encrypted non volatile main memory systems", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of virginia", "microsoft", "university of michigan", null]}], "source": "ES"}, {"DBLP title": "Adaptive Memory Fusion: Towards Transparent, Agile Integration of Persistent Memory.", "DBLP authors": ["Dongliang Xue", "Chao Li", "Linpeng Huang", "Chentao Wu", "Tianyou Li"], "year": 2018, "MAG papers": [{"PaperId": 2794852849, "PaperTitle": "adaptive memory fusion towards transparent agile integration of persistent memory", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["shanghai jiao tong university", null, "shanghai jiao tong university", null, null]}], "source": "ES"}, {"DBLP title": "Steal but No Force: Efficient Hardware Undo+Redo Logging for Persistent Memory Systems.", "DBLP authors": ["Matheus Ogleari", "Ethan L. Miller", "Jishen Zhao"], "year": 2018, "MAG papers": [{"PaperId": 2795099964, "PaperTitle": "steal but no force efficient hardware undo redo logging for persistent memory systems", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california", null, "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Enabling Fine-Grain Restricted Coset Coding Through Word-Level Compression for PCM.", "DBLP authors": ["Seyed Mohammad Seyedzadeh", "Alex K. Jones", "Rami G. Melhem"], "year": 2018, "MAG papers": [{"PaperId": 2769789613, "PaperTitle": "enabling fine grain restricted coset coding through word level compression for pcm", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Perception-Oriented 3D Rendering Approximation for Modern Graphics Processors.", "DBLP authors": ["Chenhao Xie", "Xin Fu", "Shuaiwen Song"], "year": 2018, "MAG papers": [{"PaperId": 2794531038, "PaperTitle": "perception oriented 3d rendering approximation for modern graphics processors", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Warp Scheduling for Fine-Grained Synchronization.", "DBLP authors": ["Ahmed ElTantawy", "Tor M. Aamodt"], "year": 2018, "MAG papers": [{"PaperId": 2794887017, "PaperTitle": "warp scheduling for fine grained synchronization", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of british columbia", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "WIR: Warp Instruction Reuse to Minimize Repeated Computations in GPUs.", "DBLP authors": ["Keunsoo Kim", "Won Woo Ro"], "year": 2018, "MAG papers": [{"PaperId": 2795002137, "PaperTitle": "wir warp instruction reuse to minimize repeated computations in gpus", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["yonsei university", "yonsei university"]}], "source": "ES"}, {"DBLP title": "G-TSC: Timestamp Based Coherence for GPUs.", "DBLP authors": ["Abdulaziz Tabbakh", "Xuehai Qian", "Murali Annavaram"], "year": 2018, "MAG papers": [{"PaperId": 2794598778, "PaperTitle": "g tsc timestamp based coherence for gpus", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of southern california", "university of southern california", null]}], "source": "ES"}, {"DBLP title": "D-ORAM: Path-ORAM Delegation for Low Execution Interference on Cloud Servers with Untrusted Memory.", "DBLP authors": ["Rujia Wang", "Youtao Zhang", "Jun Yang"], "year": 2018, "MAG papers": [{"PaperId": 2794733520, "PaperTitle": "d oram path oram delegation for low execution interference on cloud servers with untrusted memory", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Secure DIMM: Moving ORAM Primitives Closer to Memory.", "DBLP authors": ["Ali Shafiee", "Rajeev Balasubramonian", "Mohit Tiwari", "Feifei Li"], "year": 2018, "MAG papers": [{"PaperId": 2795194469, "PaperTitle": "secure dimm moving oram primitives closer to memory", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of texas at austin", "university of utah", "university of utah", "university of utah"]}], "source": "ES"}, {"DBLP title": "Comprehensive VM Protection Against Untrusted Hypervisor Through Retrofitted AMD Memory Encryption.", "DBLP authors": ["Yuming Wu", "Yutao Liu", "Ruifeng Liu", "Haibo Chen", "Binyu Zang", "Haibing Guan"], "year": 2018, "MAG papers": [{"PaperId": 2795294395, "PaperTitle": "comprehensive vm protection against untrusted hypervisor through retrofitted amd memory encryption", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["shanghai jiao tong university", null, "shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university", null]}], "source": "ES"}, {"DBLP title": "SYNERGY: Rethinking Secure-Memory Design for Error-Correcting Memories.", "DBLP authors": ["Gururaj Saileshwar", "Prashant J. Nair", "Prakash Ramrakhyani", "Wendy Elsasser", "Moinuddin K. Qureshi"], "year": 2018, "MAG papers": [{"PaperId": 2795148882, "PaperTitle": "synergy rethinking secure memory design for error correcting memories", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, "georgia institute of technology", "georgia institute of technology", null]}], "source": "ES"}, {"DBLP title": "A Case for Packageless Processors.", "DBLP authors": ["Saptadeep Pal", "Daniel Petrisko", "Adeel Ahmad Bajwa", "Puneet Gupta", "Subramanian S. Iyer", "Rakesh Kumar"], "year": 2018, "MAG papers": [{"PaperId": 2795172435, "PaperTitle": "a case for packageless processors", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of illinois at urbana champaign", "university of california los angeles", "university of california los angeles", "university of california los angeles", "university of illinois at urbana champaign", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Extending the Power-Efficiency and Performance of Photonic Interconnects for Heterogeneous Multicores with Machine Learning.", "DBLP authors": ["Scott Van Winkle", "Avinash Karanth Kodi", "Razvan C. Bunescu", "Ahmed Louri"], "year": 2018, "MAG papers": [{"PaperId": 2795190612, "PaperTitle": "extending the power efficiency and performance of photonic interconnects for heterogeneous multicores with machine learning", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["george washington university", "ohio university", "ohio university", "ohio university"]}], "source": "ES"}, {"DBLP title": "Routerless Network-on-Chip.", "DBLP authors": ["Fawaz Alazemi", "Arash AziziMazreah", "Bella Bose", "Lizhong Chen"], "year": 2018, "MAG papers": [{"PaperId": 2795343171, "PaperTitle": "routerless network on chip", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["oregon state university", null, "oregon state university", "oregon state university"]}], "source": "ES"}, {"DBLP title": "HeatWatch: Improving 3D NAND Flash Memory Device Reliability by Exploiting Self-Recovery and Temperature Awareness.", "DBLP authors": ["Yixin Luo", "Saugata Ghose", "Yu Cai", "Erich F. Haratsch", "Onur Mutlu"], "year": 2018, "MAG papers": [{"PaperId": 2794657861, "PaperTitle": "heatwatch improving 3d nand flash memory device reliability by exploiting self recovery and temperature awareness", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "lsi corporation", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "RC-NVM: Enabling Symmetric Row and Column Memory Accesses for In-memory Databases.", "DBLP authors": ["Peng Wang", "Shuo Li", "Guangyu Sun", "Xiaoyang Wang", "Yiran Chen", "Hai Li", "Jason Cong", "Nong Xiao", "Tao Zhang"], "year": 2018, "MAG papers": [{"PaperId": 2794676885, "PaperTitle": "rc nvm enabling symmetric row and column memory accesses for in memory databases", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california los angeles", "peking university", "duke university", "duke university", "peking university", "national university of defense technology", "sun yat sen university", null, null]}], "source": "ES"}, {"DBLP title": "GraphR: Accelerating Graph Processing Using ReRAM.", "DBLP authors": ["Linghao Song", "Youwei Zhuo", "Xuehai Qian", "Hai Helen Li", "Yiran Chen"], "year": 2018, "MAG papers": [{"PaperId": 2750090768, "PaperTitle": "graphr accelerating graph processing using reram", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["duke university", "duke university", "university of southern california", "university of southern california", "duke university"]}], "source": "ES"}, {"DBLP title": "GraphP: Reducing Communication for PIM-Based Graph Processing with Efficient Data Partition.", "DBLP authors": ["Mingxing Zhang", "Youwei Zhuo", "Chao Wang", "Mingyu Gao", "Yongwei Wu", "Kang Chen", "Christos Kozyrakis", "Xuehai Qian"], "year": 2018, "MAG papers": [{"PaperId": 2795118915, "PaperTitle": "graphp reducing communication for pim based graph processing with efficient data partition", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["tsinghua university", "university of southern california", "university of southern california", "stanford university", "tsinghua university", "tsinghua university", "stanford university", "university of southern california"]}], "source": "ES"}, {"DBLP title": "PM3: Power Modeling and Power Management for Processing-in-Memory.", "DBLP authors": ["Chao Zhang", "Tong Meng", "Guangyu Sun"], "year": 2018, "MAG papers": [{"PaperId": 2794470368, "PaperTitle": "pm3 power modeling and power management for processing in memory", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Don't Correct the Tags in a Cache, Just Check Their Hamming Distance from the Lookup Tag.", "DBLP authors": ["Alex Gendler", "Arkady Bramnik", "Ariel Szapiro", "Yiannakis Sazeides"], "year": 2018, "MAG papers": [{"PaperId": 2794447465, "PaperTitle": "don t correct the tags in a cache just check their hamming distance from the lookup tag", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["intel", "intel", null, "university of cyprus"]}], "source": "ES"}, {"DBLP title": "Reliability-Aware Data Placement for Heterogeneous Memory Architecture.", "DBLP authors": ["Manish Gupta", "Vilas Sridharan", "David Roberts", "Andreas Prodromou", "Ashish Venkat", "Dean M. Tullsen", "Rajesh K. Gupta"], "year": 2018, "MAG papers": [{"PaperId": 2795359237, "PaperTitle": "reliability aware data placement for heterogeneous memory architecture", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california", null, "advanced micro devices", "university of california san diego", "university of california", "advanced micro devices", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "SmarCo: An Efficient Many-Core Processor for High-Throughput Applications in Datacenters.", "DBLP authors": ["Dongrui Fan", "Wenming Li", "Xiaochun Ye", "Da Wang", "Hao Zhang", "Zhimin Tang", "Ninghui Sun"], "year": 2018, "MAG papers": [{"PaperId": 2794573457, "PaperTitle": "smarco an efficient many core processor for high throughput applications in datacenters", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Lost in Abstraction: Pitfalls of Analyzing GPUs at the Intermediate Language Level.", "DBLP authors": ["Anthony Gutierrez", "Bradford M. Beckmann", "Alexandru Dutu", "Joseph Gross", "Michael LeBeane", "John Kalamatianos", "Onur Kayiran", "Matthew Poremba", "Brandon Potter", "Sooraj Puthoor", "Matthew D. Sinclair", "Mark Wyse", "Jieming Yin", "Xianwei Zhang", "Akshay Jain", "Timothy G. Rogers"], "year": 2018, "MAG papers": [{"PaperId": 2787181861, "PaperTitle": "lost in abstraction pitfalls of analyzing gpus at the intermediate language level", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, "university of texas at austin", null, "university of illinois at urbana champaign", "purdue university", "advanced micro devices", "advanced micro devices", "advanced micro devices", "purdue university", "pennsylvania state university", "advanced micro devices", null, "advanced micro devices", "advanced micro devices", "advanced micro devices", null]}], "source": "ES"}, {"DBLP title": "Applied Machine Learning at Facebook: A Datacenter Infrastructure Perspective.", "DBLP authors": ["Kim M. Hazelwood", "Sarah Bird", "David M. Brooks", "Soumith Chintala", "Utku Diril", "Dmytro Dzhulgakov", "Mohamed Fawzy", "Bill Jia", "Yangqing Jia", "Aditya Kalro", "James Law", "Kevin Lee", "Jason Lu", "Pieter Noordhuis", "Misha Smelyanskiy", "Liang Xiong", "Xiaodong Wang"], "year": 2018, "MAG papers": [{"PaperId": 2794670651, "PaperTitle": "applied machine learning at facebook a datacenter infrastructure perspective", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": [null, "google", null, null, "harvard university", null, null, null, null, "university of virginia", null, null, null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Amdahl's Law in Big Data Analytics: Alive and Kicking in TPCx-BB (BigBench).", "DBLP authors": ["Daniel Richins", "Tahrina Ahmed", "Russell M. Clapp", "Vijay Janapa Reddi"], "year": 2018, "MAG papers": [{"PaperId": 2794591174, "PaperTitle": "amdahl s law in big data analytics alive and kicking in tpcx bb bigbench", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "university of texas at austin", "harvard university", null]}], "source": "ES"}, {"DBLP title": "Memory Hierarchy for Web Search.", "DBLP authors": ["Grant Ayers", "Jung Ho Ahn", "Christos Kozyrakis", "Parthasarathy Ranganathan"], "year": 2018, "MAG papers": [{"PaperId": 2794581605, "PaperTitle": "memory hierarchy for web search", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["stanford university", "stanford university", "google", null]}], "source": "ES"}, {"DBLP title": "Characterizing Resource Sensitivity of Database Workloads.", "DBLP authors": ["Rathijit Sen", "Karthik Ramachandra"], "year": 2018, "MAG papers": [{"PaperId": 2794514881, "PaperTitle": "characterizing resource sensitivity of database workloads", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "ERUCA: Efficient DRAM Resource Utilization and Resource Conflict Avoidance for Memory System Parallelism.", "DBLP authors": ["Sangkug Lym", "Heonjae Ha", "Yongkee Kwon", "Chun-Kai Chang", "Jungrae Kim", "Mattan Erez"], "year": 2018, "MAG papers": [{"PaperId": 2795040033, "PaperTitle": "eruca efficient dram resource utilization and resource conflict avoidance for memory system parallelism", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of texas at austin", "university of texas at austin", "university of texas at austin", "university of texas at austin", "university of texas at austin", null]}], "source": "ES"}, {"DBLP title": "DUO: Exposing On-Chip Redundancy to Rank-Level ECC for High Reliability.", "DBLP authors": ["Seong-Lyong Gong", "Jungrae Kim", "Sangkug Lym", "Michael B. Sullivan", "Howard David", "Mattan Erez"], "year": 2018, "MAG papers": [{"PaperId": 2795308992, "PaperTitle": "duo exposing on chip redundancy to rank level ecc for high reliability", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["nvidia", "university of texas at austin", "intel", "university of texas at austin", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Memory System Design for Ultra Low Power, Computationally Error Resilient Processor Microarchitectures.", "DBLP authors": ["Sriseshan Srikanth", "Paul G. Rabbat", "Eric R. Hein", "Bobin Deng", "Thomas M. Conte", "Erik DeBenedictis", "Jeanine E. Cook", "Michael P. Frank"], "year": 2018, "MAG papers": [{"PaperId": 2795098642, "PaperTitle": "memory system design for ultra low power computationally error resilient processor microarchitectures", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["sandia national laboratories", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology", null, "georgia institute of technology", "georgia institute of technology", "sandia national laboratories"]}], "source": "ES"}, {"DBLP title": "NACHOS: Software-Driven Hardware-Assisted Memory Disambiguation for Accelerators.", "DBLP authors": ["Naveen Vedula", "Arrvindh Shriraman", "Snehasish Kumar", "William N. Sumner"], "year": 2018, "MAG papers": [{"PaperId": 2794649098, "PaperTitle": "nachos software driven hardware assisted memory disambiguation for accelerators", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["simon fraser university", "simon fraser university", "university of rochester", null]}], "source": "ES"}, {"DBLP title": "OuterSPACE: An Outer Product Based Sparse Matrix Multiplication Accelerator.", "DBLP authors": ["Subhankar Pal", "Jonathan Beaumont", "Dong-Hyeon Park", "Aporva Amarnath", "Siying Feng", "Chaitali Chakrabarti", "Hun-Seok Kim", "David T. Blaauw", "Trevor N. Mudge", "Ronald G. Dreslinski"], "year": 2018, "MAG papers": [{"PaperId": 2794952988, "PaperTitle": "outerspace an outer product based sparse matrix multiplication accelerator", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of michigan", "arizona state university", "university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Searching for Potential gRNA Off-Target Sites for CRISPR/Cas9 Using Automata Processing Across Different Platforms.", "DBLP authors": ["Chunkun Bo", "Vinh Dang", "Elaheh Sadredini", "Kevin Skadron"], "year": 2018, "MAG papers": [{"PaperId": 2794757234, "PaperTitle": "searching for potential grna off target sites for crispr cas9 using automata processing across different platforms", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of virginia", "university of virginia", "university of virginia", "university of virginia"]}], "source": "ES"}, {"DBLP title": "Characterizing and Mitigating Output Reporting Bottlenecks in Spatial Automata Processing Architectures.", "DBLP authors": ["Jack Wadden", "Kevin Angstadt", "Kevin Skadron"], "year": 2018, "MAG papers": [{"PaperId": 2794546595, "PaperTitle": "characterizing and mitigating output reporting bottlenecks in spatial automata processing architectures", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of virginia", "university of michigan", "university of virginia"]}], "source": "ES"}, {"DBLP title": "Power and Energy Characterization of an Open Source 25-Core Manycore Processor.", "DBLP authors": ["Michael McKeown", "Alexey Lavrov", "Mohammad Shahrad", "Paul J. Jackson", "Yaosheng Fu", "Jonathan Balkind", "Tri M. Nguyen", "Katie Lim", "Yanqi Zhou", "David Wentzlaff"], "year": 2018, "MAG papers": [{"PaperId": 2794667765, "PaperTitle": "power and energy characterization of an open source 25 core manycore processor", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["princeton university", "princeton university", "princeton university", "princeton university", "princeton university", "princeton university", "princeton university", null, "princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "A Spot Capacity Market to Increase Power Infrastructure Utilization in Multi-tenant Data Centers.", "DBLP authors": ["Mohammad A. Islam", "Xiaoqi Ren", "Shaolei Ren", "Adam Wierman"], "year": 2018, "MAG papers": [{"PaperId": 2795097904, "PaperTitle": "a spot capacity market to increase power infrastructure utilization in multi tenant data centers", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["california institute of technology", "university of california riverside", "california institute of technology", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "GPGPU Power Modeling for Multi-domain Voltage-Frequency Scaling.", "DBLP authors": ["Jo\u00e3o Guerreiro", "Aleksandar Ilic", "Nuno Roma", "Pedro Tom\u00e1s"], "year": 2018, "MAG papers": [{"PaperId": 2794513473, "PaperTitle": "gpgpu power modeling for multi domain voltage frequency scaling", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["instituto superior tecnico", "instituto superior tecnico", "instituto superior tecnico", "instituto superior tecnico"]}], "source": "ES"}]