Source Block: hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@328:346@HdlStmProcess
    end
  end

  // adc-status

  always @(posedge l_clk) begin
    if (rx_valid == 1'b1) begin
      if (rx_frame_d == rx_frame_d_s) begin
        adc_status_p <= rx_locked;
      end else begin
        adc_status_p <= 1'b0;
      end
    end
  end

  // transfer to common clock

  generate if (CLK_DESKEW) begin


Diff Content:
- 334     if (rx_valid == 1'b1) begin
- 335       if (rx_frame_d == rx_frame_d_s) begin
- 336         adc_status_p <= rx_locked;
- 337       end else begin
- 338         adc_status_p <= 1'b0;
- 339       end
+ 339     if (adc_r1_mode == 1'b1) begin
+ 339       adc_status_p <= ~rx_error_r1 & rx_locked;
+ 339     end else begin
+ 339       adc_status_p <= ~rx_error_r2 & rx_locked;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_ad9361/xilinx/axi_ad9361_cmos_if.v@257:273
    endcase
  end

  // adc-status

  always @(posedge l_clk) begin
    if (rx_frame == rx_frame_s) begin
      adc_status_p <= rx_locked;
    end else begin
      adc_status_p <= 1'b0;
    end
  end

  // transfer to common clock

  generate if (CLK_DESKEW) begin


Clone Blocks 2:
hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v@319:335
    endcase
  end

  // adc-status

  always @(posedge l_clk) begin
    if (rx_frame_d == rx_frame_s) begin
      adc_status_p <= locked_s;
    end else begin
      adc_status_p <= 1'b0;
    end
  end

  // transfer to common clock

  generate if (CLK_DESKEW) begin


