{"Source Block": ["hdl/library/xilinx/util_adxcvr/util_adxcvr.v@1897:1936@HdlStmIf", "  assign up_tx_ready_7 = 1'd0;\n  end\n  endgenerate\n\n  generate\n  if (NUM_OF_LANES >= 9) begin\n  util_adxcvr_xcm #(\n    .XCVR_ID (8),\n    .XCVR_TYPE (XCVR_TYPE),\n    .QPLL_REFCLK_DIV (QPLL_REFCLK_DIV),\n    .QPLL_FBDIV_RATIO (QPLL_FBDIV_RATIO),\n    .QPLL_CFG (QPLL_CFG),\n    .QPLL_FBDIV (QPLL_FBDIV))\n  i_xcm_8 (\n    .qpll_ref_clk (qpll_ref_clk_8),\n    .qpll2ch_clk (qpll2ch_clk_8),\n    .qpll2ch_ref_clk (qpll2ch_ref_clk_8),\n    .qpll2ch_locked (qpll2ch_locked_8),\n    .up_rstn (up_rstn),\n    .up_clk (up_clk),\n    .up_qpll_rst (up_qpll_rst_8),\n    .up_cm_sel (up_cm_sel_8),\n    .up_cm_enb (up_cm_enb_8),\n    .up_cm_addr (up_cm_addr_8),\n    .up_cm_wr (up_cm_wr_8),\n    .up_cm_wdata (up_cm_wdata_8),\n    .up_cm_rdata (up_cm_rdata_8),\n    .up_cm_ready (up_cm_ready_8));\n  end else begin\n  assign qpll2ch_clk_8 = 1'd0;\n  assign qpll2ch_ref_clk_8 = 1'd0;\n  assign qpll2ch_locked_8 = 1'd0;\n  assign up_cm_rdata_8 = 16'd0;\n  assign up_cm_ready_8 = 1'd0;\n  end\n  endgenerate\n\n  generate\n  if (NUM_OF_LANES >= 9) begin\n  util_adxcvr_xch #(\n"], "Clone Blocks": [["hdl/library/xilinx/util_adxcvr/util_adxcvr.v@2317:2356", "  assign up_tx_ready_11 = 1'd0;\n  end\n  endgenerate\n\n  generate\n  if (NUM_OF_LANES >= 13) begin\n  util_adxcvr_xcm #(\n    .XCVR_ID (12),\n    .XCVR_TYPE (XCVR_TYPE),\n    .QPLL_REFCLK_DIV (QPLL_REFCLK_DIV),\n    .QPLL_FBDIV_RATIO (QPLL_FBDIV_RATIO),\n    .QPLL_CFG (QPLL_CFG),\n    .QPLL_FBDIV (QPLL_FBDIV))\n  i_xcm_12 (\n    .qpll_ref_clk (qpll_ref_clk_12),\n    .qpll2ch_clk (qpll2ch_clk_12),\n    .qpll2ch_ref_clk (qpll2ch_ref_clk_12),\n    .qpll2ch_locked (qpll2ch_locked_12),\n    .up_rstn (up_rstn),\n    .up_clk (up_clk),\n    .up_qpll_rst (up_qpll_rst_12),\n    .up_cm_sel (up_cm_sel_12),\n    .up_cm_enb (up_cm_enb_12),\n    .up_cm_addr (up_cm_addr_12),\n    .up_cm_wr (up_cm_wr_12),\n    .up_cm_wdata (up_cm_wdata_12),\n    .up_cm_rdata (up_cm_rdata_12),\n    .up_cm_ready (up_cm_ready_12));\n  end else begin\n  assign qpll2ch_clk_12 = 1'd0;\n  assign qpll2ch_ref_clk_12 = 1'd0;\n  assign qpll2ch_locked_12 = 1'd0;\n  assign up_cm_rdata_12 = 16'd0;\n  assign up_cm_ready_12 = 1'd0;\n  end\n  endgenerate\n\n  generate\n  if (NUM_OF_LANES >= 13) begin\n  util_adxcvr_xch #(\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr.v@1057:1096", "  wire            qpll2ch_locked_12;\n\n  // instantiations\n\n  generate\n  if (NUM_OF_LANES >= 1) begin\n  util_adxcvr_xcm #(\n    .XCVR_ID (0),\n    .XCVR_TYPE (XCVR_TYPE),\n    .QPLL_REFCLK_DIV (QPLL_REFCLK_DIV),\n    .QPLL_FBDIV_RATIO (QPLL_FBDIV_RATIO),\n    .QPLL_CFG (QPLL_CFG),\n    .QPLL_FBDIV (QPLL_FBDIV))\n  i_xcm_0 (\n    .qpll_ref_clk (qpll_ref_clk_0),\n    .qpll2ch_clk (qpll2ch_clk_0),\n    .qpll2ch_ref_clk (qpll2ch_ref_clk_0),\n    .qpll2ch_locked (qpll2ch_locked_0),\n    .up_rstn (up_rstn),\n    .up_clk (up_clk),\n    .up_qpll_rst (up_qpll_rst_0),\n    .up_cm_sel (up_cm_sel_0),\n    .up_cm_enb (up_cm_enb_0),\n    .up_cm_addr (up_cm_addr_0),\n    .up_cm_wr (up_cm_wr_0),\n    .up_cm_wdata (up_cm_wdata_0),\n    .up_cm_rdata (up_cm_rdata_0),\n    .up_cm_ready (up_cm_ready_0));\n  end else begin\n  assign qpll2ch_clk_0 = 1'd0;\n  assign qpll2ch_ref_clk_0 = 1'd0;\n  assign qpll2ch_locked_0 = 1'd0;\n  assign up_cm_rdata_0 = 16'd0;\n  assign up_cm_ready_0 = 1'd0;\n  end\n  endgenerate\n\n  generate\n  if (NUM_OF_LANES >= 1) begin\n  util_adxcvr_xch #(\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr.v@1477:1516", "  assign up_tx_ready_3 = 1'd0;\n  end\n  endgenerate\n\n  generate\n  if (NUM_OF_LANES >= 5) begin\n  util_adxcvr_xcm #(\n    .XCVR_ID (4),\n    .XCVR_TYPE (XCVR_TYPE),\n    .QPLL_REFCLK_DIV (QPLL_REFCLK_DIV),\n    .QPLL_FBDIV_RATIO (QPLL_FBDIV_RATIO),\n    .QPLL_CFG (QPLL_CFG),\n    .QPLL_FBDIV (QPLL_FBDIV))\n  i_xcm_4 (\n    .qpll_ref_clk (qpll_ref_clk_4),\n    .qpll2ch_clk (qpll2ch_clk_4),\n    .qpll2ch_ref_clk (qpll2ch_ref_clk_4),\n    .qpll2ch_locked (qpll2ch_locked_4),\n    .up_rstn (up_rstn),\n    .up_clk (up_clk),\n    .up_qpll_rst (up_qpll_rst_4),\n    .up_cm_sel (up_cm_sel_4),\n    .up_cm_enb (up_cm_enb_4),\n    .up_cm_addr (up_cm_addr_4),\n    .up_cm_wr (up_cm_wr_4),\n    .up_cm_wdata (up_cm_wdata_4),\n    .up_cm_rdata (up_cm_rdata_4),\n    .up_cm_ready (up_cm_ready_4));\n  end else begin\n  assign qpll2ch_clk_4 = 1'd0;\n  assign qpll2ch_ref_clk_4 = 1'd0;\n  assign qpll2ch_locked_4 = 1'd0;\n  assign up_cm_rdata_4 = 16'd0;\n  assign up_cm_ready_4 = 1'd0;\n  end\n  endgenerate\n\n  generate\n  if (NUM_OF_LANES >= 5) begin\n  util_adxcvr_xch #(\n"]], "Diff Content": {"Delete": [[1904, "    .XCVR_ID (8),\n"], [1918, "    .up_cm_sel (up_cm_sel_8),\n"]], "Add": []}}