// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "03/21/2019 21:38:18"

// 
// Device: Altera 10M08SAM153C8G Package MBGA153
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module picosoc (
	clk,
	resetn,
	ser_tx,
	ser_rx,
	sw,
	led,
	seg1,
	seg2);
input 	clk;
input 	resetn;
output 	ser_tx;
input 	ser_rx;
input 	[3:0] sw;
output 	[7:0] led;
output 	[8:0] seg1;
output 	[8:0] seg2;

// Design Ports Information
// ser_tx	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[0]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[1]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[2]	=>  Location: PIN_M14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[3]	=>  Location: PIN_M12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[4]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[5]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[6]	=>  Location: PIN_L11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[7]	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[0]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[1]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[2]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[3]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[4]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[5]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[6]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[7]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[8]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[0]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[1]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[2]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[3]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[4]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[5]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[6]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[7]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[8]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[1]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[0]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resetn	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ser_rx	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_TDO~~padout ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~ALTERA_TDO~~obuf_o ;
wire \resetn~input_o ;
wire \clk~input_o ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_locked ;
wire \pll_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ;
wire \pll_inst|altpll_component|auto_generated|pll_lock_sync~q ;
wire \pll_inst|altpll_component|auto_generated|locked~0_combout ;
wire \cpu|always9~5_combout ;
wire \cpu|mem_done~2_combout ;
wire \cpu|mem_rdata_q[16]~feeder_combout ;
wire \cpu|always3~0_combout ;
wire \simpleuart|recv_divcnt[0]~34_combout ;
wire \cpu|mem_rdata_q[13]~0_combout ;
wire \cpu|latched_rd[4]~1_combout ;
wire \cpu|WideOr26~combout ;
wire \ram_wren~0_combout ;
wire \cpu|mem_do_wdata~1_combout ;
wire \cpu|mem_rdata_q[14]~2_combout ;
wire \cpu|mem_rdata_q~65_combout ;
wire \cpu|WideOr16~0_combout ;
wire \cpu|mem_rdata_latched_noshuffle[27]~8_combout ;
wire \cpu|pcpi_insn[13]~feeder_combout ;
wire \cpu|WideOr38~0_combout ;
wire \cpu|Selector546~2_combout ;
wire \cpu|decoder_pseudo_trigger~q ;
wire \cpu|always9~2_combout ;
wire \cpu|compressed_instr~0_combout ;
wire \cpu|compressed_instr~q ;
wire \cpu|mem_rdata_q[28]~10_combout ;
wire \cpu|mem_rdata_q[10]~40_combout ;
wire \cpu|mem_rdata_q[10]~41_combout ;
wire \cpu|Decoder5~1_combout ;
wire \cpu|Mux69~4_combout ;
wire \cpu|Mux71~0_combout ;
wire \cpu|is_alu_reg_imm~0_combout ;
wire \cpu|decoded_rd~13_combout ;
wire \cpu|Equal25~0_combout ;
wire \cpu|Mux111~0_combout ;
wire \cpu|Decoder5~2_combout ;
wire \cpu|decoded_rd[2]~8_combout ;
wire \cpu|Mux106~3_combout ;
wire \cpu|decoded_rd[2]~9_combout ;
wire \cpu|decoded_rd[2]~14_combout ;
wire \cpu|decoded_rd[2]~10_combout ;
wire \cpu|decoded_rd[2]~11_combout ;
wire \cpu|decoded_rd[2]~15_combout ;
wire \cpu|decoded_rd~16_combout ;
wire \cpu|decoded_rd~7_combout ;
wire \cpu|decoded_rd[2]~12_combout ;
wire \cpu|decoded_rd~17_combout ;
wire \cpu|Selector433~0_combout ;
wire \cpu|mem_la_read~4_combout ;
wire \cpu|mem_la_read~7_combout ;
wire \cpu|mem_la_read~5_combout ;
wire \cpu|mem_16bit_buffer[1]~0_combout ;
wire \cpu|pcpi_mul|mul_counter[0]~7_combout ;
wire \~GND~combout ;
wire \cpu|pcpi_mul|mul_counter[0]~8 ;
wire \cpu|pcpi_mul|mul_counter[1]~9_combout ;
wire \cpu|pcpi_mul|mul_counter[1]~10 ;
wire \cpu|pcpi_mul|mul_counter[2]~11_combout ;
wire \cpu|pcpi_mul|mul_counter[2]~12 ;
wire \cpu|pcpi_mul|mul_counter[3]~13_combout ;
wire \cpu|pcpi_mul|mul_counter[3]~14 ;
wire \cpu|pcpi_mul|mul_counter[4]~15_combout ;
wire \cpu|pcpi_mul|mul_counter[4]~16 ;
wire \cpu|pcpi_mul|mul_counter[5]~17_combout ;
wire \cpu|pcpi_mul|instr_mulhsu~0_combout ;
wire \cpu|pcpi_mul|instr_mulhsu~q ;
wire \cpu|pcpi_mul|instr_mulhu~0_combout ;
wire \cpu|pcpi_mul|instr_mulhu~q ;
wire \cpu|pcpi_mul|WideOr0~0_combout ;
wire \cpu|pcpi_mul|mul_counter[5]~18 ;
wire \cpu|pcpi_mul|mul_counter[6]~19_combout ;
wire \cpu|pcpi_mul|mul_finish~0_combout ;
wire \cpu|pcpi_mul|mul_finish~q ;
wire \cpu|pcpi_mul|always3~0_combout ;
wire \cpu|pcpi_mul|pcpi_wr~feeder_combout ;
wire \cpu|pcpi_mul|pcpi_wr~q ;
wire \cpu|pcpi_div|instr_divu~0_combout ;
wire \cpu|pcpi_div|instr_remu~0_combout ;
wire \cpu|pcpi_div|instr_remu~q ;
wire \cpu|pcpi_div|instr_div~0_combout ;
wire \cpu|pcpi_div|instr_div~q ;
wire \cpu|pcpi_div|instr_divu~1_combout ;
wire \cpu|pcpi_div|instr_divu~q ;
wire \cpu|pcpi_div|instr_rem~0_combout ;
wire \cpu|pcpi_div|instr_rem~q ;
wire \cpu|pcpi_div|WideOr0~0_combout ;
wire \cpu|pcpi_div|pcpi_wait~q ;
wire \cpu|pcpi_div|pcpi_wait_q~0_combout ;
wire \cpu|pcpi_div|pcpi_wait_q~q ;
wire \cpu|pcpi_div|start~combout ;
wire \cpu|pcpi_div|always1~8_combout ;
wire \cpu|pcpi_div|always1~7_combout ;
wire \cpu|pcpi_div|always1~5_combout ;
wire \cpu|pcpi_div|always1~6_combout ;
wire \cpu|pcpi_div|always1~9_combout ;
wire \cpu|pcpi_div|running~0_combout ;
wire \cpu|pcpi_div|running~q ;
wire \cpu|pcpi_div|always1~10_combout ;
wire \cpu|pcpi_div|quotient_msk[4]~35_combout ;
wire \cpu|pcpi_div|quotient_msk~34_combout ;
wire \cpu|pcpi_div|quotient_msk~33_combout ;
wire \cpu|pcpi_div|quotient_msk~32_combout ;
wire \cpu|pcpi_div|quotient_msk~31_combout ;
wire \cpu|pcpi_div|quotient_msk~30_combout ;
wire \cpu|pcpi_div|quotient_msk~29_combout ;
wire \cpu|pcpi_div|quotient_msk~28_combout ;
wire \cpu|pcpi_div|quotient_msk~27_combout ;
wire \cpu|pcpi_div|quotient_msk~26_combout ;
wire \cpu|pcpi_div|quotient_msk~25_combout ;
wire \cpu|pcpi_div|quotient_msk~24_combout ;
wire \cpu|pcpi_div|quotient_msk~23_combout ;
wire \cpu|pcpi_div|quotient_msk~22_combout ;
wire \cpu|pcpi_div|quotient_msk~21_combout ;
wire \cpu|pcpi_div|quotient_msk~20_combout ;
wire \cpu|pcpi_div|quotient_msk~19_combout ;
wire \cpu|pcpi_div|quotient_msk~18_combout ;
wire \cpu|pcpi_div|quotient_msk~17_combout ;
wire \cpu|pcpi_div|quotient_msk~16_combout ;
wire \cpu|pcpi_div|quotient_msk~15_combout ;
wire \cpu|pcpi_div|quotient_msk~14_combout ;
wire \cpu|pcpi_div|quotient_msk~13_combout ;
wire \cpu|pcpi_div|quotient_msk~12_combout ;
wire \cpu|pcpi_div|quotient_msk~11_combout ;
wire \cpu|pcpi_div|quotient_msk~10_combout ;
wire \cpu|pcpi_div|quotient_msk~9_combout ;
wire \cpu|pcpi_div|quotient_msk~4_combout ;
wire \cpu|pcpi_div|quotient_msk~5_combout ;
wire \cpu|pcpi_div|quotient_msk~6_combout ;
wire \cpu|pcpi_div|quotient_msk~7_combout ;
wire \cpu|pcpi_div|quotient_msk~8_combout ;
wire \cpu|pcpi_div|always1~1_combout ;
wire \cpu|pcpi_div|always1~3_combout ;
wire \cpu|pcpi_div|always1~0_combout ;
wire \cpu|pcpi_div|always1~2_combout ;
wire \cpu|pcpi_div|always1~4_combout ;
wire \cpu|pcpi_div|pcpi_wr~0_combout ;
wire \cpu|pcpi_div|pcpi_wr~q ;
wire \cpu|Selector539~0_combout ;
wire \cpu|mem_rdata_latched[30]~33_combout ;
wire \cpu|Add7~8_combout ;
wire \cpu|always18~8_combout ;
wire \cpu|reg_pc~11_combout ;
wire \cpu|reg_next_pc[28]~34_combout ;
wire \cpu|reg_pc~12_combout ;
wire \cpu|instr_sll~2_combout ;
wire \cpu|instr_slti~0_combout ;
wire \cpu|instr_sll~q ;
wire \cpu|decoded_rd~6_combout ;
wire \led_reg~13_combout ;
wire \cpu|instr_sw~0_combout ;
wire \cpu|instr_sw~q ;
wire \cpu|mem_wordsize~11_combout ;
wire \cpu|Mux112~1_combout ;
wire \cpu|decoded_imm_uj[1]~feeder_combout ;
wire \cpu|mem_rdata_q[5]~feeder_combout ;
wire \cpu|Equal21~2_combout ;
wire \cpu|mem_rdata_q~48_combout ;
wire \cpu|mem_rdata_q[17]~feeder_combout ;
wire \cpu|decoded_imm_uj[17]~15_combout ;
wire \cpu|mem_rdata_q[15]~63_combout ;
wire \cpu|mem_rdata_latched_noshuffle[17]~0_combout ;
wire \cpu|mem_rdata_latched[1]~39_combout ;
wire \cpu|mem_rdata_q[21]~46_combout ;
wire \cpu|mem_rdata_q[21]~47_combout ;
wire \cpu|mem_rdata_q[21]~49_combout ;
wire \cpu|Mux16~2_combout ;
wire \cpu|mem_rdata_q[21]~67_combout ;
wire \cpu|mem_rdata_q[21]~50_combout ;
wire \cpu|always9~3_combout ;
wire \cpu|mem_rdata_q[21]~52_combout ;
wire \cpu|always9~4_combout ;
wire \cpu|mem_rdata_q[21]~51_combout ;
wire \cpu|mem_rdata_q[21]~53_combout ;
wire \cpu|mem_rdata_q~54_combout ;
wire \cpu|mem_rdata_q[21]~55_combout ;
wire \cpu|mem_rdata_q[21]~56_combout ;
wire \cpu|mem_rdata_q[21]~66_combout ;
wire \cpu|mem_rdata_q[21]~31_combout ;
wire \cpu|mem_rdata_q[21]~57_combout ;
wire \cpu|mem_rdata_q[21]~58_combout ;
wire \cpu|mem_rdata_q[21]~59_combout ;
wire \cpu|mem_rdata_q[21]~60_combout ;
wire \cpu|mem_rdata_latched[21]~35_combout ;
wire \cpu|mem_rdata_latched[21]~36_combout ;
wire \cpu|Selector88~0_combout ;
wire \cpu|Selector91~0_combout ;
wire \cpu|Selector91~1_combout ;
wire \cpu|decoded_rs2~6_combout ;
wire \cpu|decoded_rs2~5_combout ;
wire \cpu|is_sb_sh_sw~0_combout ;
wire \cpu|decoded_rs2~18_combout ;
wire \cpu|decoded_rs2~4_combout ;
wire \cpu|decoded_rs2~7_combout ;
wire \cpu|decoded_rs2~9_combout ;
wire \cpu|reg_op2[1]~1_combout ;
wire \cpu|cpuregs_rtl_1_bypass[5]~feeder_combout ;
wire \cpu|decoded_rd[3]~feeder_combout ;
wire \cpu|mem_rdata_latched[0]~5_combout ;
wire \cpu|mem_rdata_q[8]~29_combout ;
wire \cpu|Mux107~2_combout ;
wire \cpu|Mux69~3_combout ;
wire \cpu|Mux69~19_combout ;
wire \cpu|Mux107~3_combout ;
wire \cpu|Mux107~6_combout ;
wire \cpu|Mux107~4_combout ;
wire \cpu|Mux107~5_combout ;
wire \cpu|Selector431~0_combout ;
wire \cpu|instr_jalr~0_combout ;
wire \cpu|decoded_rs2~19_combout ;
wire \cpu|decoded_rs2~11_combout ;
wire \cpu|Mux85~0_combout ;
wire \cpu|decoded_rs2~12_combout ;
wire \cpu|mem_rdata_q[23]~6_combout ;
wire \cpu|Mux12~0_combout ;
wire \cpu|Mux12~1_combout ;
wire \cpu|Mux112~3_combout ;
wire \cpu|Mux106~2_combout ;
wire \cpu|Mux37~0_combout ;
wire \cpu|Mux37~1_combout ;
wire \cpu|Mux37~2_combout ;
wire \cpu|Mux52~0_combout ;
wire \cpu|Mux22~0_combout ;
wire \cpu|Mux22~1_combout ;
wire \cpu|Mux69~15_combout ;
wire \cpu|Mux22~2_combout ;
wire \cpu|Mux52~1_combout ;
wire \cpu|instr_xori~0_combout ;
wire \cpu|instr_xori~q ;
wire \cpu|instr_xor~1_combout ;
wire \cpu|instr_xor~q ;
wire \cpu|Selector506~5_combout ;
wire \mem_rdata[0]~16_combout ;
wire \cpu|Selector89~0_combout ;
wire \cpu|Selector89~1_combout ;
wire \cpu|reg_op2[3]~3_combout ;
wire \cpu|decoded_rd[4]~feeder_combout ;
wire \cpu|Mux69~5_combout ;
wire \cpu|Mux106~4_combout ;
wire \cpu|Mux106~7_combout ;
wire \cpu|Mux106~5_combout ;
wire \cpu|decoded_rs1~28_combout ;
wire \cpu|Mux106~6_combout ;
wire \cpu|Selector430~0_combout ;
wire \cpu|Selector429~1_combout ;
wire \cpu|Selector429~2_combout ;
wire \cpu|Selector429~3_combout ;
wire \cpu|decoded_rs1~21_combout ;
wire \cpu|decoded_rs1~22_combout ;
wire \cpu|Mux69~2_combout ;
wire \cpu|decoded_rs1~24_combout ;
wire \cpu|Decoder5~0_combout ;
wire \cpu|decoded_rs1~23_combout ;
wire \cpu|decoded_rs1~25_combout ;
wire \cpu|decoded_rs1~26_combout ;
wire \cpu|decoded_rs1~27_combout ;
wire \cpu|is_beq_bne_blt_bge_bltu_bgeu~4_combout ;
wire \cpu|decoded_rs1~9_combout ;
wire \cpu|decoded_rs1~10_combout ;
wire \cpu|decoded_rs1~5_combout ;
wire \cpu|decoded_rs1~11_combout ;
wire \cpu|decoded_rs1~12_combout ;
wire \cpu|Add7~7_combout ;
wire \cpu|Selector424~0_combout ;
wire \cpu|latched_stalu~q ;
wire \cpu|Selector61~0_combout ;
wire \cpu|Selector83~0_combout ;
wire \cpu|Selector84~0_combout ;
wire \cpu|decoded_rs1~0_combout ;
wire \cpu|Selector155~1_combout ;
wire \cpu|cpu_state~18_combout ;
wire \cpu|always18~0_combout ;
wire \cpu|next_irq_pending~0_combout ;
wire \cpu|next_irq_pending~1_combout ;
wire \cpu|eoi~1_combout ;
wire \cpu|pcpi_div|divisor~2_combout ;
wire \cpu|Selector186~0_combout ;
wire \cpu|reg_pc~16_combout ;
wire \cpu|WideNor2~8_combout ;
wire \cpu|alu_out_q[6]~6_combout ;
wire \cpu|alu_out_q[6]~7_combout ;
wire \cpu|decoded_imm[14]~2_combout ;
wire \cpu|mem_rdata_latched_noshuffle[31]~15_combout ;
wire \cpu|mem_rdata_q[15]~feeder_combout ;
wire \cpu|instr_lbu~0_combout ;
wire \cpu|instr_lbu~q ;
wire \cpu|instr_lb~0_combout ;
wire \cpu|instr_lb~q ;
wire \cpu|instr_sb~0_combout ;
wire \cpu|instr_sb~q ;
wire \cpu|mem_wordsize~9_combout ;
wire \cpu|mem_wordsize~10_combout ;
wire \cpu|reg_op1[2]~5_combout ;
wire \cpu|reg_op1[2]~4_combout ;
wire \cpu|reg_op1[1]~6_combout ;
wire \cpu|mem_wordsize~12_combout ;
wire \cpu|mem_wordsize.10~q ;
wire \cpu|Add7~1_combout ;
wire \cpu|decoded_imm[15]~3_combout ;
wire \cpu|reg_pc~4_combout ;
wire \cpu|Add7~2_combout ;
wire \cpu|Selector175~1_combout ;
wire \cpu|Add7~3_combout ;
wire \cpu|Add7~19_combout ;
wire \cpu|reg_out[2]~12_combout ;
wire \cpu|reg_out[2]~9_combout ;
wire \cpu|Mux111~2_combout ;
wire \cpu|Mux111~1_combout ;
wire \cpu|Mux111~3_combout ;
wire \cpu|is_alu_reg_reg~q ;
wire \cpu|Equal26~1_combout ;
wire \cpu|instr_add~0_combout ;
wire \cpu|instr_add~q ;
wire \cpu|Equal35~0_combout ;
wire \cpu|instr_sub~0_combout ;
wire \cpu|instr_sub~q ;
wire \cpu|WideNor2~3_combout ;
wire \cpu|instr_addi~0_combout ;
wire \cpu|instr_addi~q ;
wire \cpu|WideNor2~4_combout ;
wire \cpu|is_lui_auipc_jal_jalr_addi_add_sub~0_combout ;
wire \cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ;
wire \cpu|Selector187~0_combout ;
wire \cpu|next_pc~30_combout ;
wire \cpu|decoded_imm_uj[2]~feeder_combout ;
wire \cpu|Add7~14_combout ;
wire \cpu|Add7~0_combout ;
wire \cpu|reg_next_pc[1]~33 ;
wire \cpu|reg_next_pc[2]~35_combout ;
wire \cpu|always18~7_combout ;
wire \cpu|Selector422~0_combout ;
wire \cpu|Selector422~1_combout ;
wire \cpu|WideOr28~0_combout ;
wire \cpu|reg_next_pc[28]~31_combout ;
wire \cpu|Selector187~1_combout ;
wire \cpu|reg_pc~34_combout ;
wire \cpu|Add3~1 ;
wire \cpu|Add3~3 ;
wire \cpu|Add3~5 ;
wire \cpu|Add3~7 ;
wire \cpu|Add3~9 ;
wire \cpu|Add3~10_combout ;
wire \cpu|Selector151~1_combout ;
wire \cpu|Selector151~2_combout ;
wire \cpu|Add3~15 ;
wire \cpu|Add3~16_combout ;
wire \cpu|Selector148~1_combout ;
wire \cpu|Selector148~2_combout ;
wire \cpu|pcpi_mul|this_rs2[42]~17_combout ;
wire \cpu|pcpi_mul|this_rs2[41]~18_combout ;
wire \cpu|pcpi_mul|this_rs2[39]~24_combout ;
wire \cpu|pcpi_mul|this_rs2[37]~26_combout ;
wire \cpu|pcpi_mul|this_rs2[34]~31_combout ;
wire \cpu|pcpi_mul|this_rs2[33]~2_combout ;
wire \cpu|pcpi_mul|this_rs2[32]~3_combout ;
wire \cpu|pcpi_mul|this_rs2[30]~60_combout ;
wire \cpu|pcpi_mul|this_rs2[29]~58_combout ;
wire \cpu|decoded_imm_uj~17_combout ;
wire \cpu|Add7~17_combout ;
wire \cpu|reg_out[2]~10_combout ;
wire \cpu|pcpi_mul|this_rs2[49]~35_combout ;
wire \cpu|pcpi_mul|this_rs2[47]~8_combout ;
wire \cpu|pcpi_mul|this_rs2[46]~9_combout ;
wire \cpu|pcpi_mul|this_rs2[45]~10_combout ;
wire \cpu|pcpi_mul|this_rs2[43]~16_combout ;
wire \cpu|pcpi_mul|Add20~5 ;
wire \cpu|pcpi_mul|Add20~6_combout ;
wire \cpu|pcpi_mul|this_rs2[40]~19_combout ;
wire \cpu|pcpi_mul|rd[40]~96_combout ;
wire \cpu|pcpi_mul|Add20~0_combout ;
wire \cpu|pcpi_mul|rd[40]~97 ;
wire \cpu|pcpi_mul|rd[41]~99 ;
wire \cpu|pcpi_mul|rd[42]~101 ;
wire \cpu|pcpi_mul|rd[43]~102_combout ;
wire \cpu|pcpi_mul|Add20~7 ;
wire \cpu|pcpi_mul|Add20~8_combout ;
wire \cpu|pcpi_mul|rd[43]~103 ;
wire \cpu|pcpi_mul|rdx[44]~19_combout ;
wire \cpu|pcpi_mul|this_rs2[44]~11_combout ;
wire \cpu|pcpi_mul|Add22~0_combout ;
wire \cpu|pcpi_mul|rd[44]~80_combout ;
wire \cpu|pcpi_mul|Add22~1 ;
wire \cpu|pcpi_mul|Add22~2_combout ;
wire \cpu|pcpi_mul|rd[44]~81 ;
wire \cpu|pcpi_mul|rd[45]~82_combout ;
wire \cpu|pcpi_mul|Add22~3 ;
wire \cpu|pcpi_mul|Add22~4_combout ;
wire \cpu|pcpi_mul|rd[45]~83 ;
wire \cpu|pcpi_mul|rd[46]~84_combout ;
wire \cpu|pcpi_mul|Add22~5 ;
wire \cpu|pcpi_mul|Add22~6_combout ;
wire \cpu|pcpi_mul|rd[46]~85 ;
wire \cpu|pcpi_mul|rd[47]~86_combout ;
wire \cpu|pcpi_mul|Add22~7 ;
wire \cpu|pcpi_mul|Add22~8_combout ;
wire \cpu|pcpi_mul|rd[47]~87 ;
wire \cpu|pcpi_mul|rdx[48]~31_combout ;
wire \cpu|pcpi_mul|this_rs2[48]~33_combout ;
wire \cpu|pcpi_mul|Add24~0_combout ;
wire \cpu|pcpi_mul|rd[48]~130_combout ;
wire \cpu|pcpi_mul|Add24~1 ;
wire \cpu|pcpi_mul|Add24~2_combout ;
wire \cpu|pcpi_mul|rd[48]~131 ;
wire \cpu|pcpi_mul|rd[49]~134_combout ;
wire \cpu|pcpi_mul|Add24~3 ;
wire \cpu|pcpi_mul|Add24~4_combout ;
wire \cpu|pcpi_mul|this_rs2[50]~37_combout ;
wire \cpu|pcpi_mul|rd[49]~135 ;
wire \cpu|pcpi_mul|rd[50]~138_combout ;
wire \cpu|pcpi_mul|pcpi_rd~17_combout ;
wire \cpu|reg_pc~19_combout ;
wire \cpu|Add7~16_combout ;
wire \cpu|Selector458~0_combout ;
wire \cpu|Selector455~1_combout ;
wire \cpu|decoded_imm_uj[11]~feeder_combout ;
wire \cpu|Selector81~0_combout ;
wire \cpu|Selector81~1_combout ;
wire \cpu|reg_pc~8_combout ;
wire \cpu|Selector82~0_combout ;
wire \cpu|Selector86~0_combout ;
wire \cpu|decoded_imm_uj[5]~feeder_combout ;
wire \cpu|Selector87~0_combout ;
wire \cpu|mem_rdata_q[24]~15_combout ;
wire \cpu|Mux36~5_combout ;
wire \cpu|Mux36~2_combout ;
wire \cpu|Mux36~3_combout ;
wire \cpu|Mux36~4_combout ;
wire \cpu|mem_rdata_q~35_combout ;
wire \cpu|Mux51~0_combout ;
wire \cpu|Equal21~0_combout ;
wire \cpu|Mux69~12_combout ;
wire \cpu|Mux69~11_combout ;
wire \cpu|Mux69~13_combout ;
wire \cpu|Mux69~10_combout ;
wire \cpu|Mux21~0_combout ;
wire \cpu|Mux69~9_combout ;
wire \cpu|Mux21~1_combout ;
wire \cpu|Mux51~1_combout ;
wire \cpu|Selector88~1_combout ;
wire \cpu|mem_rdata_q[11]~feeder_combout ;
wire \cpu|Selector88~2_combout ;
wire \cpu|Add10~1 ;
wire \cpu|Add10~3 ;
wire \cpu|Add10~5 ;
wire \cpu|Add10~7 ;
wire \cpu|Add10~9 ;
wire \cpu|Add10~11 ;
wire \cpu|Add10~13 ;
wire \cpu|Add10~15 ;
wire \cpu|Add10~17 ;
wire \cpu|Add10~19 ;
wire \cpu|Add10~20_combout ;
wire \cpu|Selector455~2_combout ;
wire \cpu|mem_do_rdata~1_combout ;
wire \cpu|Selector427~0_combout ;
wire \cpu|Selector428~0_combout ;
wire \cpu|latched_is_lb~q ;
wire \cpu|Add7~4_combout ;
wire \cpu|Add7~5_combout ;
wire \cpu|Add7~6_combout ;
wire \cpu|Add7~9_combout ;
wire \cpu|Selector183~1_combout ;
wire \cpu|Add7~11_combout ;
wire \cpu|instr_andi~0_combout ;
wire \cpu|instr_andi~q ;
wire \cpu|reg_pc~6_combout ;
wire \cpu|Add3~17 ;
wire \cpu|Add3~19 ;
wire \cpu|Add3~21 ;
wire \cpu|Add3~23 ;
wire \cpu|Add3~25 ;
wire \cpu|Add3~26_combout ;
wire \cpu|alu_out_q[3]~1_combout ;
wire \cpu|decoded_imm_uj~18_combout ;
wire \cpu|decoded_imm[19]~7_combout ;
wire \cpu|mem_rdata_q[18]~feeder_combout ;
wire \cpu|decoded_imm[18]~6_combout ;
wire \cpu|decoded_imm[17]~5_combout ;
wire \cpu|decoded_imm_uj[16]~feeder_combout ;
wire \cpu|decoded_imm[16]~4_combout ;
wire \cpu|decoded_imm[13]~1_combout ;
wire \cpu|decoded_imm[12]~0_combout ;
wire \cpu|Add13~19 ;
wire \cpu|Add13~20_combout ;
wire \cpu|alu_out_q[23]~9_combout ;
wire \cpu|ShiftLeft1~48_combout ;
wire \cpu|ShiftLeft1~5_combout ;
wire \cpu|ShiftLeft1~49_combout ;
wire \cpu|ShiftLeft1~27_combout ;
wire \cpu|ShiftLeft1~11_combout ;
wire \cpu|ShiftLeft1~34_combout ;
wire \cpu|ShiftLeft1~50_combout ;
wire \cpu|instr_sra~0_combout ;
wire \cpu|instr_sra~q ;
wire \cpu|Selector61~1_combout ;
wire \cpu|decoded_imm[30]~18_combout ;
wire \cpu|Add1~92_combout ;
wire \cpu|Add1~89_combout ;
wire \cpu|Add7~15_combout ;
wire \cpu|Selector173~0_combout ;
wire \cpu|Selector173~1_combout ;
wire \cpu|reg_next_pc[14]~60 ;
wire \cpu|reg_next_pc[15]~62 ;
wire \cpu|reg_next_pc[16]~63_combout ;
wire \cpu|reg_pc~17_combout ;
wire \cpu|Add3~27 ;
wire \cpu|Add3~29 ;
wire \cpu|Add3~31 ;
wire \cpu|Add3~32_combout ;
wire \cpu|Selector140~1_combout ;
wire \cpu|Selector140~2_combout ;
wire \cpu|instr_timer~0_combout ;
wire \cpu|instr_timer~q ;
wire \cpu|ShiftLeft1~57_combout ;
wire \cpu|ShiftLeft1~60_combout ;
wire \cpu|ShiftLeft1~61_combout ;
wire \cpu|Selector164~1_combout ;
wire \cpu|Add7~18_combout ;
wire \cpu|reg_next_pc[16]~64 ;
wire \cpu|reg_next_pc[17]~66 ;
wire \cpu|reg_next_pc[18]~68 ;
wire \cpu|reg_next_pc[19]~69_combout ;
wire \cpu|Selector170~1_combout ;
wire \cpu|reg_next_pc[19]~70 ;
wire \cpu|reg_next_pc[20]~72 ;
wire \cpu|reg_next_pc[21]~74 ;
wire \cpu|reg_next_pc[22]~76 ;
wire \cpu|reg_next_pc[23]~77_combout ;
wire \cpu|Selector166~0_combout ;
wire \cpu|Selector166~1_combout ;
wire \cpu|reg_next_pc[23]~78 ;
wire \cpu|reg_next_pc[24]~80 ;
wire \cpu|reg_next_pc[25]~81_combout ;
wire \cpu|decoded_imm[25]~13_combout ;
wire \cpu|decoded_imm[24]~12_combout ;
wire \cpu|decoded_imm[23]~11_combout ;
wire \cpu|reg_pc~24_combout ;
wire \cpu|reg_pc~23_combout ;
wire \cpu|mem_rdata_q[22]~17_combout ;
wire \cpu|Mux38~3_combout ;
wire \cpu|Mux38~2_combout ;
wire \cpu|mem_rdata_q~45_combout ;
wire \cpu|Mux69~16_combout ;
wire \cpu|Mux23~0_combout ;
wire \cpu|Mux23~1_combout ;
wire \cpu|Mux53~0_combout ;
wire \cpu|Mux53~1_combout ;
wire \cpu|decoded_imm[22]~10_combout ;
wire \cpu|reg_pc~22_combout ;
wire \cpu|decoded_imm[21]~9_combout ;
wire \cpu|mem_rdata_q~61_combout ;
wire \cpu|mem_rdata_q~62_combout ;
wire \cpu|decoded_imm[20]~8_combout ;
wire \cpu|Add10~29 ;
wire \cpu|Add10~33 ;
wire \cpu|Add10~35 ;
wire \cpu|Add10~37 ;
wire \cpu|Add10~39 ;
wire \cpu|Add10~41 ;
wire \cpu|Add10~43 ;
wire \cpu|Add10~45 ;
wire \cpu|Add10~47 ;
wire \cpu|Add10~49 ;
wire \cpu|Add10~50_combout ;
wire \cpu|reg_pc~26_combout ;
wire \cpu|Add3~39 ;
wire \cpu|Add3~41 ;
wire \cpu|Add3~43 ;
wire \cpu|Add3~45 ;
wire \cpu|Add3~47 ;
wire \cpu|Add3~49 ;
wire \cpu|Add3~50_combout ;
wire \cpu|Selector131~1_combout ;
wire \cpu|Selector131~2_combout ;
wire \cpu|instr_lh~0_combout ;
wire \cpu|instr_lh~q ;
wire \cpu|Selector427~1_combout ;
wire \cpu|latched_is_lh~q ;
wire \cpu|Selector439~10_combout ;
wire \cpu|decoded_imm[28]~16_combout ;
wire \cpu|decoded_imm[27]~15_combout ;
wire \cpu|decoded_imm[26]~14_combout ;
wire \cpu|Add10~51 ;
wire \cpu|Add10~53 ;
wire \cpu|Add10~54_combout ;
wire \cpu|reg_out[16]~13_combout ;
wire \cpu|pcpi_mul|rs2~41_combout ;
wire \cpu|pcpi_mul|rs2~43_combout ;
wire \cpu|pcpi_mul|rs2~45_combout ;
wire \cpu|pcpi_mul|rs2~47_combout ;
wire \cpu|pcpi_mul|rs2~55_combout ;
wire \cpu|pcpi_mul|rs2~54_combout ;
wire \cpu|pcpi_mul|rs2~53_combout ;
wire \cpu|pcpi_mul|this_rs2[58]~53_combout ;
wire \cpu|pcpi_mul|this_rs2[55]~47_combout ;
wire \cpu|pcpi_mul|this_rs2[53]~43_combout ;
wire \cpu|pcpi_mul|Add24~5 ;
wire \cpu|pcpi_mul|Add24~7 ;
wire \cpu|pcpi_mul|Add24~8_combout ;
wire \cpu|pcpi_mul|Add24~6_combout ;
wire \cpu|pcpi_mul|rd[50]~139 ;
wire \cpu|pcpi_mul|rd[51]~143 ;
wire \cpu|pcpi_mul|rdx[52]~35_combout ;
wire \cpu|pcpi_mul|this_rs2[52]~41_combout ;
wire \cpu|pcpi_mul|Add26~0_combout ;
wire \cpu|pcpi_mul|rd[52]~146_combout ;
wire \cpu|pcpi_mul|Add26~1 ;
wire \cpu|pcpi_mul|Add26~2_combout ;
wire \cpu|pcpi_mul|rd[52]~147 ;
wire \cpu|pcpi_mul|rd[53]~150_combout ;
wire \cpu|pcpi_mul|Add26~3 ;
wire \cpu|pcpi_mul|Add26~4_combout ;
wire \cpu|pcpi_mul|this_rs2[54]~45_combout ;
wire \cpu|pcpi_mul|rd[53]~151 ;
wire \cpu|pcpi_mul|rd[54]~154_combout ;
wire \cpu|pcpi_mul|Add26~5 ;
wire \cpu|pcpi_mul|Add26~6_combout ;
wire \cpu|pcpi_mul|rd[54]~155 ;
wire \cpu|pcpi_mul|rd[55]~158_combout ;
wire \cpu|pcpi_mul|Add26~7 ;
wire \cpu|pcpi_mul|Add26~8_combout ;
wire \cpu|pcpi_mul|rd[55]~159 ;
wire \cpu|pcpi_mul|rdx[56]~39_combout ;
wire \cpu|pcpi_mul|this_rs2[56]~55_combout ;
wire \cpu|pcpi_mul|Add28~0_combout ;
wire \cpu|pcpi_mul|rd[56]~168_combout ;
wire \cpu|pcpi_mul|Add28~1 ;
wire \cpu|pcpi_mul|Add28~2_combout ;
wire \cpu|pcpi_mul|this_rs2[57]~54_combout ;
wire \cpu|pcpi_mul|rd[56]~169 ;
wire \cpu|pcpi_mul|rd[57]~170_combout ;
wire \cpu|pcpi_mul|Add28~3 ;
wire \cpu|pcpi_mul|Add28~4_combout ;
wire \cpu|pcpi_mul|rd[57]~171 ;
wire \cpu|pcpi_mul|rd[58]~172_combout ;
wire \cpu|pcpi_mul|Add28~5 ;
wire \cpu|pcpi_mul|Add28~6_combout ;
wire \cpu|pcpi_mul|rs2~52_combout ;
wire \cpu|pcpi_mul|this_rs2[59]~52_combout ;
wire \cpu|pcpi_mul|rd[58]~173 ;
wire \cpu|pcpi_mul|rd[59]~174_combout ;
wire \cpu|pcpi_mul|pcpi_rd~23_combout ;
wire \cpu|pcpi_div|Add1~0_combout ;
wire \cpu|pcpi_div|Add1~1_combout ;
wire \cpu|pcpi_div|Add1~2 ;
wire \cpu|pcpi_div|Add1~3_combout ;
wire \cpu|pcpi_div|Add1~4 ;
wire \cpu|pcpi_div|Add1~5_combout ;
wire \cpu|pcpi_div|Add1~6 ;
wire \cpu|pcpi_div|Add1~7_combout ;
wire \cpu|pcpi_div|Add1~8 ;
wire \cpu|pcpi_div|Add1~9_combout ;
wire \cpu|pcpi_div|Add1~10 ;
wire \cpu|pcpi_div|Add1~11_combout ;
wire \cpu|pcpi_div|Add1~12 ;
wire \cpu|pcpi_div|Add1~13_combout ;
wire \cpu|pcpi_div|Add1~14 ;
wire \cpu|pcpi_div|Add1~15_combout ;
wire \cpu|pcpi_div|Add1~16 ;
wire \cpu|pcpi_div|Add1~17_combout ;
wire \cpu|cpuregs_rtl_1_bypass[22]~feeder_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a9 ;
wire \cpu|reg_op2[9]~8_combout ;
wire \cpu|reg_op2[6]~33_combout ;
wire \cpu|reg_op2[6]~39_combout ;
wire \cpu|reg_op2[20]~34_combout ;
wire \cpu|pcpi_div|Add1~18 ;
wire \cpu|pcpi_div|Add1~19_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a10 ;
wire \cpu|reg_op2[10]~9_combout ;
wire \cpu|pcpi_div|Add1~20 ;
wire \cpu|pcpi_div|Add1~21_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a11 ;
wire \cpu|reg_op2[11]~10_combout ;
wire \cpu|pcpi_div|Add1~22 ;
wire \cpu|pcpi_div|Add1~23_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a12 ;
wire \cpu|reg_op2[12]~11_combout ;
wire \cpu|pcpi_div|Add1~24 ;
wire \cpu|pcpi_div|Add1~25_combout ;
wire \cpu|pcpi_div|Add1~26 ;
wire \cpu|pcpi_div|Add1~27_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a14 ;
wire \cpu|reg_op2[14]~13_combout ;
wire \cpu|pcpi_div|Add1~28 ;
wire \cpu|pcpi_div|Add1~29_combout ;
wire \cpu|pcpi_div|Add1~30 ;
wire \cpu|pcpi_div|Add1~31_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a16 ;
wire \cpu|reg_op2[16]~15_combout ;
wire \cpu|pcpi_div|Add1~32 ;
wire \cpu|pcpi_div|Add1~33_combout ;
wire \cpu|pcpi_div|Add1~34 ;
wire \cpu|pcpi_div|Add1~35_combout ;
wire \cpu|pcpi_div|Add1~36 ;
wire \cpu|pcpi_div|Add1~37_combout ;
wire \cpu|pcpi_div|divisor~3_combout ;
wire \cpu|pcpi_div|divisor~4_combout ;
wire \cpu|pcpi_div|divisor~5_combout ;
wire \cpu|pcpi_div|divisor~6_combout ;
wire \cpu|pcpi_div|divisor~7_combout ;
wire \cpu|pcpi_div|divisor~8_combout ;
wire \cpu|pcpi_div|divisor~9_combout ;
wire \cpu|pcpi_div|divisor~10_combout ;
wire \cpu|pcpi_div|divisor~11_combout ;
wire \cpu|pcpi_div|divisor~12_combout ;
wire \cpu|pcpi_div|divisor~13_combout ;
wire \cpu|pcpi_div|divisor~14_combout ;
wire \cpu|pcpi_div|divisor~15_combout ;
wire \cpu|pcpi_div|divisor~16_combout ;
wire \cpu|pcpi_div|divisor~17_combout ;
wire \cpu|pcpi_div|divisor~18_combout ;
wire \cpu|pcpi_div|divisor~19_combout ;
wire \cpu|pcpi_div|divisor~20_combout ;
wire \cpu|pcpi_div|divisor~21_combout ;
wire \cpu|pcpi_div|divisor~22_combout ;
wire \cpu|pcpi_div|divisor~23_combout ;
wire \cpu|pcpi_div|divisor~24_combout ;
wire \cpu|pcpi_div|divisor~25_combout ;
wire \cpu|pcpi_div|divisor~26_combout ;
wire \cpu|pcpi_div|divisor~27_combout ;
wire \cpu|pcpi_div|divisor~28_combout ;
wire \cpu|pcpi_div|divisor~29_combout ;
wire \cpu|pcpi_div|divisor~30_combout ;
wire \cpu|pcpi_div|divisor~31_combout ;
wire \cpu|pcpi_div|divisor~32_combout ;
wire \cpu|pcpi_div|divisor~33_combout ;
wire \cpu|pcpi_div|dividend[0]~32_combout ;
wire \cpu|pcpi_div|dividend[0]~feeder_combout ;
wire \cpu|pcpi_div|dividend~36_combout ;
wire \cpu|pcpi_div|Add0~0_combout ;
wire \cpu|pcpi_div|Add0~1_combout ;
wire \cpu|pcpi_div|dividend[1]~37_combout ;
wire \cpu|pcpi_div|dividend[0]~33 ;
wire \cpu|pcpi_div|dividend[1]~34_combout ;
wire \cpu|pcpi_div|dividend[1]~feeder_combout ;
wire \cpu|pcpi_div|Add0~2 ;
wire \cpu|pcpi_div|Add0~3_combout ;
wire \cpu|pcpi_div|dividend[1]~35 ;
wire \cpu|pcpi_div|dividend[2]~38_combout ;
wire \cpu|pcpi_div|dividend[2]~feeder_combout ;
wire \cpu|pcpi_div|Add0~4 ;
wire \cpu|pcpi_div|Add0~5_combout ;
wire \cpu|pcpi_div|dividend[2]~39 ;
wire \cpu|pcpi_div|dividend[3]~40_combout ;
wire \cpu|pcpi_div|dividend[3]~feeder_combout ;
wire \cpu|pcpi_div|Add0~6 ;
wire \cpu|pcpi_div|Add0~7_combout ;
wire \cpu|pcpi_div|dividend[3]~41 ;
wire \cpu|pcpi_div|dividend[4]~42_combout ;
wire \cpu|pcpi_div|dividend[4]~feeder_combout ;
wire \cpu|pcpi_div|Add0~8 ;
wire \cpu|pcpi_div|Add0~9_combout ;
wire \cpu|pcpi_div|dividend[4]~43 ;
wire \cpu|pcpi_div|dividend[5]~44_combout ;
wire \cpu|pcpi_div|dividend[5]~feeder_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a5 ;
wire \cpu|cpuregs_rs1[5]~40_combout ;
wire \cpu|Selector501~0_combout ;
wire \cpu|Add13~1 ;
wire \cpu|Add13~3 ;
wire \cpu|Add13~5 ;
wire \cpu|Add13~7 ;
wire \cpu|Add13~9 ;
wire \cpu|Add13~10_combout ;
wire \cpu|Selector501~1_combout ;
wire \cpu|Selector501~2_combout ;
wire \cpu|reg_op1[1]~7_combout ;
wire \cpu|pcpi_div|Add0~10 ;
wire \cpu|pcpi_div|Add0~11_combout ;
wire \cpu|pcpi_div|dividend[5]~45 ;
wire \cpu|pcpi_div|dividend[6]~46_combout ;
wire \cpu|pcpi_div|dividend[6]~feeder_combout ;
wire \cpu|pcpi_div|Add0~12 ;
wire \cpu|pcpi_div|Add0~13_combout ;
wire \cpu|pcpi_div|dividend[6]~47 ;
wire \cpu|pcpi_div|dividend[7]~48_combout ;
wire \cpu|pcpi_div|dividend[7]~feeder_combout ;
wire \cpu|pcpi_div|Add0~14 ;
wire \cpu|pcpi_div|Add0~15_combout ;
wire \cpu|pcpi_div|dividend[7]~49 ;
wire \cpu|pcpi_div|dividend[8]~50_combout ;
wire \cpu|pcpi_div|dividend[8]~feeder_combout ;
wire \cpu|pcpi_div|Add0~16 ;
wire \cpu|pcpi_div|Add0~17_combout ;
wire \cpu|pcpi_div|dividend[8]~51 ;
wire \cpu|pcpi_div|dividend[9]~52_combout ;
wire \cpu|pcpi_div|dividend[9]~feeder_combout ;
wire \cpu|pcpi_div|Add0~18 ;
wire \cpu|pcpi_div|Add0~19_combout ;
wire \cpu|pcpi_div|dividend[9]~53 ;
wire \cpu|pcpi_div|dividend[10]~54_combout ;
wire \cpu|pcpi_div|dividend[10]~feeder_combout ;
wire \cpu|pcpi_div|Add0~20 ;
wire \cpu|pcpi_div|Add0~21_combout ;
wire \cpu|pcpi_div|dividend[10]~55 ;
wire \cpu|pcpi_div|dividend[11]~56_combout ;
wire \cpu|pcpi_div|dividend[11]~feeder_combout ;
wire \cpu|pcpi_div|Add0~22 ;
wire \cpu|pcpi_div|Add0~23_combout ;
wire \cpu|pcpi_div|dividend[11]~57 ;
wire \cpu|pcpi_div|dividend[12]~58_combout ;
wire \cpu|pcpi_div|dividend[12]~feeder_combout ;
wire \cpu|pcpi_div|Add0~24 ;
wire \cpu|pcpi_div|Add0~25_combout ;
wire \cpu|pcpi_div|dividend[12]~59 ;
wire \cpu|pcpi_div|dividend[13]~60_combout ;
wire \cpu|pcpi_div|dividend[13]~feeder_combout ;
wire \cpu|pcpi_div|Add0~26 ;
wire \cpu|pcpi_div|Add0~27_combout ;
wire \cpu|pcpi_div|dividend[13]~61 ;
wire \cpu|pcpi_div|dividend[14]~62_combout ;
wire \cpu|pcpi_div|dividend[14]~feeder_combout ;
wire \cpu|pcpi_div|Add0~28 ;
wire \cpu|pcpi_div|Add0~29_combout ;
wire \cpu|pcpi_div|dividend[14]~63 ;
wire \cpu|pcpi_div|dividend[15]~64_combout ;
wire \cpu|pcpi_div|dividend[15]~feeder_combout ;
wire \cpu|pcpi_div|Add0~30 ;
wire \cpu|pcpi_div|Add0~31_combout ;
wire \cpu|pcpi_div|dividend[15]~65 ;
wire \cpu|pcpi_div|dividend[16]~66_combout ;
wire \cpu|pcpi_div|dividend[16]~feeder_combout ;
wire \cpu|pcpi_div|Add0~32 ;
wire \cpu|pcpi_div|Add0~33_combout ;
wire \cpu|pcpi_div|dividend[16]~67 ;
wire \cpu|pcpi_div|dividend[17]~68_combout ;
wire \cpu|pcpi_div|dividend[17]~feeder_combout ;
wire \cpu|pcpi_div|Add0~34 ;
wire \cpu|pcpi_div|Add0~35_combout ;
wire \cpu|pcpi_div|dividend[17]~69 ;
wire \cpu|pcpi_div|dividend[18]~70_combout ;
wire \cpu|pcpi_div|dividend[18]~feeder_combout ;
wire \cpu|pcpi_div|Add0~36 ;
wire \cpu|pcpi_div|Add0~37_combout ;
wire \cpu|pcpi_div|dividend[18]~71 ;
wire \cpu|pcpi_div|dividend[19]~72_combout ;
wire \cpu|pcpi_div|dividend[19]~feeder_combout ;
wire \cpu|pcpi_div|Add0~38 ;
wire \cpu|pcpi_div|Add0~39_combout ;
wire \cpu|pcpi_div|dividend[19]~73 ;
wire \cpu|pcpi_div|dividend[20]~74_combout ;
wire \cpu|pcpi_div|dividend[20]~feeder_combout ;
wire \cpu|pcpi_div|Add0~40 ;
wire \cpu|pcpi_div|Add0~41_combout ;
wire \cpu|pcpi_div|dividend[20]~75 ;
wire \cpu|pcpi_div|dividend[21]~76_combout ;
wire \cpu|pcpi_div|dividend[21]~feeder_combout ;
wire \cpu|pcpi_div|Add0~42 ;
wire \cpu|pcpi_div|Add0~43_combout ;
wire \cpu|pcpi_div|dividend[21]~77 ;
wire \cpu|pcpi_div|dividend[22]~78_combout ;
wire \cpu|pcpi_div|dividend[22]~feeder_combout ;
wire \cpu|Add13~39 ;
wire \cpu|Add13~41 ;
wire \cpu|Add13~43 ;
wire \cpu|Add13~44_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a22 ;
wire \cpu|cpuregs_rs1[22]~29_combout ;
wire \cpu|Selector484~0_combout ;
wire \cpu|Selector484~1_combout ;
wire \cpu|Selector484~2_combout ;
wire \cpu|pcpi_div|Add0~44 ;
wire \cpu|pcpi_div|Add0~45_combout ;
wire \cpu|pcpi_div|dividend[22]~79 ;
wire \cpu|pcpi_div|dividend[23]~80_combout ;
wire \cpu|pcpi_div|dividend[23]~feeder_combout ;
wire \cpu|pcpi_div|Add0~46 ;
wire \cpu|pcpi_div|Add0~47_combout ;
wire \cpu|pcpi_div|dividend[23]~81 ;
wire \cpu|pcpi_div|dividend[24]~82_combout ;
wire \cpu|pcpi_div|dividend[24]~feeder_combout ;
wire \cpu|pcpi_div|Add0~48 ;
wire \cpu|pcpi_div|Add0~49_combout ;
wire \cpu|pcpi_div|dividend[24]~83 ;
wire \cpu|pcpi_div|dividend[25]~84_combout ;
wire \cpu|pcpi_div|dividend[25]~feeder_combout ;
wire \cpu|Add13~45 ;
wire \cpu|Add13~47 ;
wire \cpu|Add13~49 ;
wire \cpu|Add13~50_combout ;
wire \cpu|cpuregs_rs1[25]~49_combout ;
wire \cpu|Selector481~0_combout ;
wire \cpu|Selector481~1_combout ;
wire \cpu|Selector481~2_combout ;
wire \cpu|pcpi_div|Add0~50 ;
wire \cpu|pcpi_div|Add0~51_combout ;
wire \cpu|pcpi_div|dividend[25]~85 ;
wire \cpu|pcpi_div|dividend[26]~86_combout ;
wire \cpu|pcpi_div|dividend[26]~feeder_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a26 ;
wire \cpu|cpuregs_rs1[26]~33_combout ;
wire \cpu|Selector480~4_combout ;
wire \cpu|Add13~51 ;
wire \cpu|Add13~52_combout ;
wire \cpu|Selector480~6_combout ;
wire \cpu|Selector480~7_combout ;
wire \cpu|Selector480~5_combout ;
wire \cpu|pcpi_div|Add0~52 ;
wire \cpu|pcpi_div|Add0~53_combout ;
wire \cpu|pcpi_div|dividend[26]~87 ;
wire \cpu|pcpi_div|dividend[27]~88_combout ;
wire \cpu|pcpi_div|dividend[27]~feeder_combout ;
wire \cpu|Add13~53 ;
wire \cpu|Add13~54_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a27 ;
wire \cpu|cpuregs_rs1[27]~32_combout ;
wire \cpu|Selector479~4_combout ;
wire \cpu|Selector479~6_combout ;
wire \cpu|Selector479~7_combout ;
wire \cpu|Selector479~5_combout ;
wire \cpu|pcpi_div|Add0~54 ;
wire \cpu|pcpi_div|Add0~55_combout ;
wire \cpu|pcpi_div|LessThan0~66_combout ;
wire \cpu|pcpi_div|dividend[27]~89 ;
wire \cpu|pcpi_div|dividend[28]~90_combout ;
wire \cpu|pcpi_div|dividend[28]~feeder_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a28 ;
wire \cpu|Selector478~0_combout ;
wire \cpu|Selector478~1_combout ;
wire \cpu|reg_op1[28]~feeder_combout ;
wire \cpu|Add13~55 ;
wire \cpu|Add13~56_combout ;
wire \cpu|pcpi_div|Add0~56 ;
wire \cpu|pcpi_div|Add0~57_combout ;
wire \cpu|pcpi_div|dividend[28]~91 ;
wire \cpu|pcpi_div|dividend[29]~92_combout ;
wire \cpu|pcpi_div|dividend[29]~feeder_combout ;
wire \cpu|pcpi_div|Add0~58 ;
wire \cpu|pcpi_div|Add0~59_combout ;
wire \cpu|pcpi_div|dividend[29]~93 ;
wire \cpu|pcpi_div|dividend[30]~94_combout ;
wire \cpu|pcpi_div|dividend[30]~feeder_combout ;
wire \cpu|pcpi_div|Add0~60 ;
wire \cpu|pcpi_div|Add0~61_combout ;
wire \cpu|pcpi_div|dividend[30]~95 ;
wire \cpu|pcpi_div|dividend[31]~96_combout ;
wire \cpu|pcpi_div|dividend[31]~feeder_combout ;
wire \cpu|pcpi_div|Add0~62 ;
wire \cpu|pcpi_div|Add0~63_combout ;
wire \cpu|pcpi_div|LessThan0~3_cout ;
wire \cpu|pcpi_div|LessThan0~5_cout ;
wire \cpu|pcpi_div|LessThan0~7_cout ;
wire \cpu|pcpi_div|LessThan0~9_cout ;
wire \cpu|pcpi_div|LessThan0~11_cout ;
wire \cpu|pcpi_div|LessThan0~13_cout ;
wire \cpu|pcpi_div|LessThan0~15_cout ;
wire \cpu|pcpi_div|LessThan0~17_cout ;
wire \cpu|pcpi_div|LessThan0~19_cout ;
wire \cpu|pcpi_div|LessThan0~21_cout ;
wire \cpu|pcpi_div|LessThan0~23_cout ;
wire \cpu|pcpi_div|LessThan0~25_cout ;
wire \cpu|pcpi_div|LessThan0~27_cout ;
wire \cpu|pcpi_div|LessThan0~29_cout ;
wire \cpu|pcpi_div|LessThan0~31_cout ;
wire \cpu|pcpi_div|LessThan0~33_cout ;
wire \cpu|pcpi_div|LessThan0~35_cout ;
wire \cpu|pcpi_div|LessThan0~37_cout ;
wire \cpu|pcpi_div|LessThan0~39_cout ;
wire \cpu|pcpi_div|LessThan0~41_cout ;
wire \cpu|pcpi_div|LessThan0~43_cout ;
wire \cpu|pcpi_div|LessThan0~45_cout ;
wire \cpu|pcpi_div|LessThan0~47_cout ;
wire \cpu|pcpi_div|LessThan0~49_cout ;
wire \cpu|pcpi_div|LessThan0~51_cout ;
wire \cpu|pcpi_div|LessThan0~53_cout ;
wire \cpu|pcpi_div|LessThan0~55_cout ;
wire \cpu|pcpi_div|LessThan0~57_cout ;
wire \cpu|pcpi_div|LessThan0~59_cout ;
wire \cpu|pcpi_div|LessThan0~61_cout ;
wire \cpu|pcpi_div|LessThan0~63_cout ;
wire \cpu|pcpi_div|LessThan0~64_combout ;
wire \cpu|pcpi_div|LessThan0~1_combout ;
wire \cpu|pcpi_div|LessThan0~76_combout ;
wire \cpu|pcpi_div|LessThan0~71_combout ;
wire \cpu|pcpi_div|LessThan0~0_combout ;
wire \cpu|pcpi_div|quotient~35_combout ;
wire \cpu|pcpi_div|quotient~36_combout ;
wire \cpu|pcpi_div|Add2~23_combout ;
wire \cpu|pcpi_div|quotient~37_combout ;
wire \cpu|pcpi_div|Add2~24_combout ;
wire \cpu|pcpi_div|quotient~38_combout ;
wire \cpu|pcpi_div|quotient~39_combout ;
wire \cpu|pcpi_div|Add2~25_combout ;
wire \cpu|pcpi_div|quotient~40_combout ;
wire \cpu|pcpi_div|quotient~41_combout ;
wire \cpu|pcpi_div|Add2~26_combout ;
wire \cpu|pcpi_div|quotient~34_combout ;
wire \cpu|pcpi_div|Add2~22_combout ;
wire \cpu|pcpi_div|quotient~32_combout ;
wire \cpu|pcpi_div|quotient~33_combout ;
wire \cpu|pcpi_div|Add2~21_combout ;
wire \cpu|pcpi_div|quotient~30_combout ;
wire \cpu|pcpi_div|quotient~31_combout ;
wire \cpu|pcpi_div|Add2~20_combout ;
wire \cpu|pcpi_div|quotient~28_combout ;
wire \cpu|pcpi_div|quotient~29_combout ;
wire \cpu|pcpi_div|Add2~19_combout ;
wire \cpu|pcpi_div|quotient~27_combout ;
wire \cpu|pcpi_div|Add2~18_combout ;
wire \cpu|pcpi_div|quotient~23_combout ;
wire \cpu|pcpi_div|quotient~24_combout ;
wire \cpu|pcpi_div|Add2~16_combout ;
wire \cpu|pcpi_div|quotient~22_combout ;
wire \cpu|pcpi_div|Add2~15_combout ;
wire \cpu|pcpi_div|quotient~2_combout ;
wire \cpu|pcpi_div|Add2~1_combout ;
wire \cpu|pcpi_div|quotient~3_combout ;
wire \cpu|pcpi_div|quotient~4_combout ;
wire \cpu|pcpi_div|Add2~2_combout ;
wire \cpu|pcpi_div|quotient~5_combout ;
wire \cpu|pcpi_div|quotient~6_combout ;
wire \cpu|pcpi_div|Add2~3_combout ;
wire \cpu|pcpi_div|quotient~7_combout ;
wire \cpu|pcpi_div|quotient~8_combout ;
wire \cpu|pcpi_div|Add2~4_combout ;
wire \cpu|pcpi_div|quotient~9_combout ;
wire \cpu|pcpi_div|quotient~10_combout ;
wire \cpu|pcpi_div|Add2~5_combout ;
wire \cpu|pcpi_div|quotient~11_combout ;
wire \cpu|pcpi_div|quotient~12_combout ;
wire \cpu|pcpi_div|Add2~6_combout ;
wire \cpu|pcpi_div|quotient~13_combout ;
wire \cpu|pcpi_div|Add2~7_combout ;
wire \cpu|pcpi_div|quotient~14_combout ;
wire \cpu|pcpi_div|Add2~8_combout ;
wire \cpu|pcpi_div|quotient~15_combout ;
wire \cpu|pcpi_div|Add2~9_combout ;
wire \cpu|pcpi_div|quotient~16_combout ;
wire \cpu|pcpi_div|Add2~10_combout ;
wire \cpu|pcpi_div|quotient~17_combout ;
wire \cpu|pcpi_div|quotient~18_combout ;
wire \cpu|pcpi_div|Add2~11_combout ;
wire \cpu|pcpi_div|quotient~19_combout ;
wire \cpu|pcpi_div|Add2~12_combout ;
wire \cpu|pcpi_div|quotient~20_combout ;
wire \cpu|pcpi_div|Add2~13_combout ;
wire \cpu|pcpi_div|quotient~0_combout ;
wire \cpu|pcpi_div|Add2~0_combout ;
wire \cpu|pcpi_div|quotient~1_combout ;
wire \cpu|pcpi_div|pcpi_rd~32_combout ;
wire \cpu|pcpi_div|pcpi_rd[0]~34 ;
wire \cpu|pcpi_div|pcpi_rd[1]~36 ;
wire \cpu|pcpi_div|pcpi_rd[2]~38 ;
wire \cpu|pcpi_div|pcpi_rd[3]~40 ;
wire \cpu|pcpi_div|pcpi_rd[4]~42 ;
wire \cpu|pcpi_div|pcpi_rd[5]~44 ;
wire \cpu|pcpi_div|pcpi_rd[6]~46 ;
wire \cpu|pcpi_div|pcpi_rd[7]~48 ;
wire \cpu|pcpi_div|pcpi_rd[8]~50 ;
wire \cpu|pcpi_div|pcpi_rd[9]~52 ;
wire \cpu|pcpi_div|pcpi_rd[10]~54 ;
wire \cpu|pcpi_div|pcpi_rd[11]~56 ;
wire \cpu|pcpi_div|pcpi_rd[12]~58 ;
wire \cpu|pcpi_div|pcpi_rd[13]~60 ;
wire \cpu|pcpi_div|pcpi_rd[14]~62 ;
wire \cpu|pcpi_div|pcpi_rd[15]~64 ;
wire \cpu|pcpi_div|pcpi_rd[16]~66 ;
wire \cpu|pcpi_div|pcpi_rd[17]~68 ;
wire \cpu|pcpi_div|pcpi_rd[18]~70 ;
wire \cpu|pcpi_div|pcpi_rd[19]~72 ;
wire \cpu|pcpi_div|pcpi_rd[20]~74 ;
wire \cpu|pcpi_div|pcpi_rd[21]~76 ;
wire \cpu|pcpi_div|pcpi_rd[22]~78 ;
wire \cpu|pcpi_div|pcpi_rd[23]~80 ;
wire \cpu|pcpi_div|pcpi_rd[24]~82 ;
wire \cpu|pcpi_div|pcpi_rd[25]~84 ;
wire \cpu|pcpi_div|pcpi_rd[26]~86 ;
wire \cpu|pcpi_div|pcpi_rd[27]~87_combout ;
wire \cpu|pcpi_div|WideOr1~5_combout ;
wire \cpu|pcpi_div|WideOr1~6_combout ;
wire \cpu|pcpi_div|WideOr1~10_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a20 ;
wire \cpu|reg_op2[20]~19_combout ;
wire \cpu|cpuregs_rtl_1_bypass[35]~feeder_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a22 ;
wire \cpu|reg_op2[22]~21_combout ;
wire \cpu|pcpi_div|WideOr1~8_combout ;
wire \cpu|pcpi_div|WideOr1~7_combout ;
wire \cpu|cpuregs_rtl_1_bypass[39]~feeder_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a26 ;
wire \cpu|reg_op2[26]~25_combout ;
wire \cpu|pcpi_div|WideOr1~9_combout ;
wire \cpu|pcpi_div|WideOr1~11_combout ;
wire \cpu|pcpi_div|WideOr1~4_combout ;
wire \cpu|alu_out_q[3]~4_combout ;
wire \cpu|pcpi_div|WideOr1~12_combout ;
wire \cpu|pcpi_div|WideOr1~combout ;
wire \cpu|pcpi_div|outsign~0_combout ;
wire \cpu|pcpi_div|outsign~1_combout ;
wire \cpu|pcpi_div|outsign~2_combout ;
wire \cpu|pcpi_div|outsign~q ;
wire \cpu|Selector439~2_combout ;
wire \cpu|Selector439~3_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a23 ;
wire \cpu|cpuregs_rs1[23]~30_combout ;
wire \cpu|Add6~45 ;
wire \cpu|Add6~46_combout ;
wire \cpu|timer~90_combout ;
wire \cpu|timer~66_combout ;
wire \cpu|timer[0]~69_combout ;
wire \cpu|Add6~47 ;
wire \cpu|Add6~48_combout ;
wire \cpu|cpuregs_rs1[24]~35_combout ;
wire \cpu|timer~94_combout ;
wire \cpu|Add6~49 ;
wire \cpu|Add6~51 ;
wire \cpu|Add6~52_combout ;
wire \cpu|timer~92_combout ;
wire \cpu|Add6~53 ;
wire \cpu|Add6~54_combout ;
wire \cpu|timer~91_combout ;
wire \cpu|Equal44~0_combout ;
wire \cpu|Equal44~1_combout ;
wire \cpu|Equal44~2_combout ;
wire \cpu|instr_maskirq~0_combout ;
wire \cpu|instr_setq~0_combout ;
wire \cpu|instr_maskirq~1_combout ;
wire \cpu|instr_maskirq~q ;
wire \cpu|reg_out[2]~0_combout ;
wire \cpu|count_instr[0]~64_combout ;
wire \cpu|count_instr[23]~68_combout ;
wire \cpu|count_instr[0]~65 ;
wire \cpu|count_instr[1]~66_combout ;
wire \cpu|count_instr[1]~67 ;
wire \cpu|count_instr[2]~69_combout ;
wire \cpu|count_instr[2]~70 ;
wire \cpu|count_instr[3]~71_combout ;
wire \cpu|count_instr[3]~72 ;
wire \cpu|count_instr[4]~73_combout ;
wire \cpu|count_instr[4]~74 ;
wire \cpu|count_instr[5]~75_combout ;
wire \cpu|count_instr[5]~76 ;
wire \cpu|count_instr[6]~77_combout ;
wire \cpu|count_instr[6]~78 ;
wire \cpu|count_instr[7]~79_combout ;
wire \cpu|count_instr[7]~80 ;
wire \cpu|count_instr[8]~81_combout ;
wire \cpu|count_instr[8]~82 ;
wire \cpu|count_instr[9]~83_combout ;
wire \cpu|count_instr[9]~84 ;
wire \cpu|count_instr[10]~85_combout ;
wire \cpu|count_instr[10]~86 ;
wire \cpu|count_instr[11]~87_combout ;
wire \cpu|count_instr[11]~88 ;
wire \cpu|count_instr[12]~89_combout ;
wire \cpu|count_instr[12]~90 ;
wire \cpu|count_instr[13]~91_combout ;
wire \cpu|count_instr[13]~92 ;
wire \cpu|count_instr[14]~93_combout ;
wire \cpu|count_instr[14]~94 ;
wire \cpu|count_instr[15]~95_combout ;
wire \cpu|count_instr[15]~96 ;
wire \cpu|count_instr[16]~97_combout ;
wire \cpu|count_instr[16]~98 ;
wire \cpu|count_instr[17]~99_combout ;
wire \cpu|count_instr[17]~100 ;
wire \cpu|count_instr[18]~101_combout ;
wire \cpu|count_instr[18]~102 ;
wire \cpu|count_instr[19]~103_combout ;
wire \cpu|count_instr[19]~104 ;
wire \cpu|count_instr[20]~105_combout ;
wire \cpu|count_instr[20]~106 ;
wire \cpu|count_instr[21]~107_combout ;
wire \cpu|count_instr[21]~108 ;
wire \cpu|count_instr[22]~109_combout ;
wire \cpu|count_instr[22]~110 ;
wire \cpu|count_instr[23]~111_combout ;
wire \cpu|count_instr[23]~112 ;
wire \cpu|count_instr[24]~113_combout ;
wire \cpu|count_instr[24]~114 ;
wire \cpu|count_instr[25]~115_combout ;
wire \cpu|count_instr[25]~116 ;
wire \cpu|count_instr[26]~117_combout ;
wire \cpu|count_instr[26]~118 ;
wire \cpu|count_instr[27]~119_combout ;
wire \cpu|count_instr[27]~120 ;
wire \cpu|count_instr[28]~121_combout ;
wire \cpu|count_instr[28]~122 ;
wire \cpu|count_instr[29]~123_combout ;
wire \cpu|count_instr[29]~124 ;
wire \cpu|count_instr[30]~125_combout ;
wire \cpu|count_instr[30]~126 ;
wire \cpu|count_instr[31]~127_combout ;
wire \cpu|count_instr[31]~128 ;
wire \cpu|count_instr[32]~129_combout ;
wire \cpu|count_instr[32]~130 ;
wire \cpu|count_instr[33]~131_combout ;
wire \cpu|count_instr[33]~132 ;
wire \cpu|count_instr[34]~133_combout ;
wire \cpu|count_instr[34]~134 ;
wire \cpu|count_instr[35]~135_combout ;
wire \cpu|count_instr[35]~136 ;
wire \cpu|count_instr[36]~137_combout ;
wire \cpu|count_instr[36]~138 ;
wire \cpu|count_instr[37]~139_combout ;
wire \cpu|count_instr[37]~140 ;
wire \cpu|count_instr[38]~141_combout ;
wire \cpu|count_instr[38]~142 ;
wire \cpu|count_instr[39]~143_combout ;
wire \cpu|count_instr[39]~144 ;
wire \cpu|count_instr[40]~145_combout ;
wire \cpu|count_instr[40]~146 ;
wire \cpu|count_instr[41]~147_combout ;
wire \cpu|count_instr[41]~148 ;
wire \cpu|count_instr[42]~149_combout ;
wire \cpu|count_instr[42]~150 ;
wire \cpu|count_instr[43]~151_combout ;
wire \cpu|count_instr[43]~152 ;
wire \cpu|count_instr[44]~153_combout ;
wire \cpu|count_instr[44]~154 ;
wire \cpu|count_instr[45]~155_combout ;
wire \cpu|count_instr[45]~156 ;
wire \cpu|count_instr[46]~157_combout ;
wire \cpu|count_instr[46]~158 ;
wire \cpu|count_instr[47]~159_combout ;
wire \cpu|count_instr[47]~160 ;
wire \cpu|count_instr[48]~161_combout ;
wire \cpu|count_instr[48]~162 ;
wire \cpu|count_instr[49]~163_combout ;
wire \cpu|count_instr[49]~164 ;
wire \cpu|count_instr[50]~165_combout ;
wire \cpu|count_instr[50]~166 ;
wire \cpu|count_instr[51]~167_combout ;
wire \cpu|count_instr[51]~168 ;
wire \cpu|count_instr[52]~169_combout ;
wire \cpu|count_instr[52]~170 ;
wire \cpu|count_instr[53]~171_combout ;
wire \cpu|count_instr[53]~172 ;
wire \cpu|count_instr[54]~173_combout ;
wire \cpu|count_instr[54]~174 ;
wire \cpu|count_instr[55]~175_combout ;
wire \cpu|count_instr[55]~176 ;
wire \cpu|count_instr[56]~177_combout ;
wire \cpu|count_instr[56]~178 ;
wire \cpu|count_instr[57]~179_combout ;
wire \cpu|count_instr[57]~180 ;
wire \cpu|count_instr[58]~181_combout ;
wire \cpu|count_instr[58]~182 ;
wire \cpu|count_instr[59]~183_combout ;
wire \cpu|instr_rdinstr~0_combout ;
wire \cpu|instr_rdinstr~2_combout ;
wire \cpu|instr_rdinstr~1_combout ;
wire \cpu|instr_rdinstr~3_combout ;
wire \cpu|instr_rdinstr~4_combout ;
wire \cpu|instr_lw~0_combout ;
wire \cpu|instr_rdinstr~5_combout ;
wire \cpu|instr_rdinstrh~0_combout ;
wire \cpu|instr_rdinstrh~q ;
wire \cpu|instr_rdinstr~6_combout ;
wire \cpu|instr_rdinstr~q ;
wire \cpu|instr_rdcycleh~0_combout ;
wire \cpu|instr_rdcycleh~q ;
wire \cpu|reg_out[2]~4_combout ;
wire \cpu|count_cycle[0]~64_combout ;
wire \cpu|count_cycle[0]~65 ;
wire \cpu|count_cycle[1]~66_combout ;
wire \cpu|count_cycle[1]~67 ;
wire \cpu|count_cycle[2]~68_combout ;
wire \cpu|count_cycle[2]~69 ;
wire \cpu|count_cycle[3]~70_combout ;
wire \cpu|count_cycle[3]~71 ;
wire \cpu|count_cycle[4]~72_combout ;
wire \cpu|count_cycle[4]~73 ;
wire \cpu|count_cycle[5]~74_combout ;
wire \cpu|count_cycle[5]~75 ;
wire \cpu|count_cycle[6]~76_combout ;
wire \cpu|count_cycle[6]~77 ;
wire \cpu|count_cycle[7]~78_combout ;
wire \cpu|count_cycle[7]~79 ;
wire \cpu|count_cycle[8]~80_combout ;
wire \cpu|count_cycle[8]~81 ;
wire \cpu|count_cycle[9]~82_combout ;
wire \cpu|count_cycle[9]~83 ;
wire \cpu|count_cycle[10]~84_combout ;
wire \cpu|count_cycle[10]~85 ;
wire \cpu|count_cycle[11]~86_combout ;
wire \cpu|count_cycle[11]~87 ;
wire \cpu|count_cycle[12]~88_combout ;
wire \cpu|count_cycle[12]~89 ;
wire \cpu|count_cycle[13]~90_combout ;
wire \cpu|count_cycle[13]~91 ;
wire \cpu|count_cycle[14]~92_combout ;
wire \cpu|count_cycle[14]~93 ;
wire \cpu|count_cycle[15]~94_combout ;
wire \cpu|count_cycle[15]~95 ;
wire \cpu|count_cycle[16]~96_combout ;
wire \cpu|count_cycle[16]~97 ;
wire \cpu|count_cycle[17]~98_combout ;
wire \cpu|count_cycle[17]~99 ;
wire \cpu|count_cycle[18]~100_combout ;
wire \cpu|count_cycle[18]~101 ;
wire \cpu|count_cycle[19]~102_combout ;
wire \cpu|count_cycle[19]~103 ;
wire \cpu|count_cycle[20]~104_combout ;
wire \cpu|count_cycle[20]~105 ;
wire \cpu|count_cycle[21]~106_combout ;
wire \cpu|count_cycle[21]~107 ;
wire \cpu|count_cycle[22]~108_combout ;
wire \cpu|count_cycle[22]~109 ;
wire \cpu|count_cycle[23]~110_combout ;
wire \cpu|count_cycle[23]~111 ;
wire \cpu|count_cycle[24]~112_combout ;
wire \cpu|count_cycle[24]~113 ;
wire \cpu|count_cycle[25]~114_combout ;
wire \cpu|count_cycle[25]~115 ;
wire \cpu|count_cycle[26]~116_combout ;
wire \cpu|count_cycle[26]~117 ;
wire \cpu|count_cycle[27]~118_combout ;
wire \cpu|count_cycle[27]~119 ;
wire \cpu|count_cycle[28]~120_combout ;
wire \cpu|count_cycle[28]~121 ;
wire \cpu|count_cycle[29]~122_combout ;
wire \cpu|count_cycle[29]~123 ;
wire \cpu|count_cycle[30]~124_combout ;
wire \cpu|count_cycle[30]~125 ;
wire \cpu|count_cycle[31]~126_combout ;
wire \cpu|count_cycle[31]~127 ;
wire \cpu|count_cycle[32]~128_combout ;
wire \cpu|count_cycle[32]~129 ;
wire \cpu|count_cycle[33]~130_combout ;
wire \cpu|count_cycle[33]~131 ;
wire \cpu|count_cycle[34]~132_combout ;
wire \cpu|count_cycle[34]~133 ;
wire \cpu|count_cycle[35]~134_combout ;
wire \cpu|count_cycle[35]~135 ;
wire \cpu|count_cycle[36]~136_combout ;
wire \cpu|count_cycle[36]~137 ;
wire \cpu|count_cycle[37]~138_combout ;
wire \cpu|count_cycle[37]~139 ;
wire \cpu|count_cycle[38]~140_combout ;
wire \cpu|count_cycle[38]~141 ;
wire \cpu|count_cycle[39]~142_combout ;
wire \cpu|count_cycle[39]~143 ;
wire \cpu|count_cycle[40]~144_combout ;
wire \cpu|count_cycle[40]~145 ;
wire \cpu|count_cycle[41]~146_combout ;
wire \cpu|count_cycle[41]~147 ;
wire \cpu|count_cycle[42]~148_combout ;
wire \cpu|count_cycle[42]~149 ;
wire \cpu|count_cycle[43]~150_combout ;
wire \cpu|count_cycle[43]~151 ;
wire \cpu|count_cycle[44]~152_combout ;
wire \cpu|count_cycle[44]~153 ;
wire \cpu|count_cycle[45]~154_combout ;
wire \cpu|count_cycle[45]~155 ;
wire \cpu|count_cycle[46]~156_combout ;
wire \cpu|count_cycle[46]~157 ;
wire \cpu|count_cycle[47]~158_combout ;
wire \cpu|count_cycle[47]~159 ;
wire \cpu|count_cycle[48]~160_combout ;
wire \cpu|count_cycle[48]~161 ;
wire \cpu|count_cycle[49]~162_combout ;
wire \cpu|count_cycle[49]~163 ;
wire \cpu|count_cycle[50]~164_combout ;
wire \cpu|count_cycle[50]~165 ;
wire \cpu|count_cycle[51]~166_combout ;
wire \cpu|count_cycle[51]~167 ;
wire \cpu|count_cycle[52]~168_combout ;
wire \cpu|count_cycle[52]~169 ;
wire \cpu|count_cycle[53]~170_combout ;
wire \cpu|count_cycle[53]~171 ;
wire \cpu|count_cycle[54]~172_combout ;
wire \cpu|count_cycle[54]~173 ;
wire \cpu|count_cycle[55]~174_combout ;
wire \cpu|count_cycle[55]~175 ;
wire \cpu|count_cycle[56]~176_combout ;
wire \cpu|count_cycle[56]~177 ;
wire \cpu|count_cycle[57]~178_combout ;
wire \cpu|count_cycle[57]~179 ;
wire \cpu|count_cycle[58]~180_combout ;
wire \cpu|count_cycle[58]~181 ;
wire \cpu|count_cycle[59]~182_combout ;
wire \cpu|reg_out[2]~1_combout ;
wire \cpu|Selector439~4_combout ;
wire \cpu|Selector439~5_combout ;
wire \cpu|irq_mask~89_combout ;
wire \cpu|irq_mask[21]~64_combout ;
wire \cpu|Selector439~6_combout ;
wire \cpu|Selector439~7_combout ;
wire \cpu|Selector439~8_combout ;
wire \cpu|Selector439~9_combout ;
wire \cpu|instr_srai~1_combout ;
wire \cpu|instr_srai~q ;
wire \cpu|ShiftRight0~65_combout ;
wire \cpu|ShiftRight0~40_combout ;
wire \cpu|ShiftRight0~39_combout ;
wire \cpu|ShiftRight0~41_combout ;
wire \cpu|ShiftRight0~66_combout ;
wire \cpu|Selector98~8_combout ;
wire \cpu|instr_and~0_combout ;
wire \cpu|instr_and~q ;
wire \cpu|WideNor2~11_combout ;
wire \cpu|instr_or~0_combout ;
wire \cpu|instr_or~q ;
wire \cpu|instr_ori~0_combout ;
wire \cpu|instr_ori~q ;
wire \cpu|WideNor2~10_combout ;
wire \cpu|Selector98~7_combout ;
wire \cpu|WideNor2~9_combout ;
wire \cpu|Selector98~6_combout ;
wire \cpu|Selector98~9_combout ;
wire \cpu|Add1~74_combout ;
wire \cpu|Add1~75_combout ;
wire \cpu|Add1~76_combout ;
wire \cpu|Add1~77_combout ;
wire \cpu|Add1~71_combout ;
wire \cpu|Add1~68_combout ;
wire \cpu|Add1~65_combout ;
wire \cpu|Add1~62_combout ;
wire \cpu|Add1~59_combout ;
wire \cpu|Add1~56_combout ;
wire \cpu|Add1~53_combout ;
wire \cpu|Add1~50_combout ;
wire \cpu|Add1~8_combout ;
wire \cpu|Add1~9_combout ;
wire \cpu|Add1~10_combout ;
wire \cpu|Add1~11_combout ;
wire \cpu|Add1~12_combout ;
wire \cpu|Add1~13_combout ;
wire \cpu|Add1~14_combout ;
wire \cpu|Add1~16_combout ;
wire \cpu|Add1~17_combout ;
wire \cpu|Add1~18_combout ;
wire \cpu|Add1~19_combout ;
wire \cpu|Add1~20_combout ;
wire \cpu|Add1~21_combout ;
wire \cpu|Add1~0_combout ;
wire \cpu|Add1~1_combout ;
wire \cpu|Add1~3_cout ;
wire \cpu|Add1~5 ;
wire \cpu|Add1~7 ;
wire \cpu|Add1~23 ;
wire \cpu|Add1~25 ;
wire \cpu|Add1~27 ;
wire \cpu|Add1~29 ;
wire \cpu|Add1~31 ;
wire \cpu|Add1~33 ;
wire \cpu|Add1~35 ;
wire \cpu|Add1~37 ;
wire \cpu|Add1~39 ;
wire \cpu|Add1~41 ;
wire \cpu|Add1~43 ;
wire \cpu|Add1~45 ;
wire \cpu|Add1~47 ;
wire \cpu|Add1~49 ;
wire \cpu|Add1~52 ;
wire \cpu|Add1~55 ;
wire \cpu|Add1~58 ;
wire \cpu|Add1~61 ;
wire \cpu|Add1~64 ;
wire \cpu|Add1~67 ;
wire \cpu|Add1~70 ;
wire \cpu|Add1~73 ;
wire \cpu|Add1~79 ;
wire \cpu|Add1~81 ;
wire \cpu|Add1~83 ;
wire \cpu|Add1~84_combout ;
wire \cpu|ShiftLeft1~10_combout ;
wire \cpu|ShiftLeft1~12_combout ;
wire \cpu|ShiftLeft1~13_combout ;
wire \cpu|ShiftLeft1~2_combout ;
wire \cpu|ShiftLeft1~1_combout ;
wire \cpu|ShiftLeft1~3_combout ;
wire \cpu|ShiftLeft1~39_combout ;
wire \cpu|ShiftLeft1~68_combout ;
wire \cpu|ShiftLeft1~66_combout ;
wire \cpu|ShiftLeft1~69_combout ;
wire \cpu|Selector98~11_combout ;
wire \cpu|ShiftLeft1~71_combout ;
wire \cpu|ShiftLeft1~70_combout ;
wire \cpu|ShiftLeft1~72_combout ;
wire \cpu|ShiftLeft1~54_combout ;
wire \cpu|ShiftLeft1~58_combout ;
wire \cpu|ShiftLeft1~4_combout ;
wire \cpu|ShiftLeft1~6_combout ;
wire \cpu|ShiftLeft1~59_combout ;
wire \cpu|Selector98~12_combout ;
wire \cpu|Selector98~5_combout ;
wire \cpu|Selector98~10_combout ;
wire \cpu|Selector130~2_combout ;
wire \cpu|Selector162~0_combout ;
wire \cpu|Selector162~1_combout ;
wire \cpu|reg_next_pc[25]~82 ;
wire \cpu|reg_next_pc[26]~84 ;
wire \cpu|reg_next_pc[27]~85_combout ;
wire \cpu|reg_pc~25_combout ;
wire \cpu|Add10~55 ;
wire \cpu|Add10~56_combout ;
wire \cpu|cpuregs_rs1[28]~36_combout ;
wire \cpu|irq_mask~93_combout ;
wire \cpu|count_instr[59]~184 ;
wire \cpu|count_instr[60]~185_combout ;
wire \cpu|count_cycle[59]~183 ;
wire \cpu|count_cycle[60]~184_combout ;
wire \cpu|Selector438~4_combout ;
wire \cpu|Selector438~5_combout ;
wire \cpu|Selector438~6_combout ;
wire \cpu|Add6~55 ;
wire \cpu|Add6~56_combout ;
wire \cpu|timer~95_combout ;
wire \cpu|Selector438~7_combout ;
wire \cpu|pcpi_mul|rs2~49_combout ;
wire \cpu|pcpi_mul|rs2~48_combout ;
wire \cpu|pcpi_mul|rs2~56_combout ;
wire \cpu|pcpi_mul|this_rs2[28]~56_combout ;
wire \cpu|pcpi_mul|Add14~0_combout ;
wire \cpu|pcpi_mul|rd[28]~176_combout ;
wire \cpu|pcpi_mul|Add28~7 ;
wire \cpu|pcpi_mul|Add28~8_combout ;
wire \cpu|pcpi_mul|rd[59]~175 ;
wire \cpu|pcpi_mul|rdx[60]~43_combout ;
wire \cpu|pcpi_mul|Add30~0_combout ;
wire \cpu|pcpi_mul|rs2~57_combout ;
wire \cpu|pcpi_mul|this_rs2[60]~57_combout ;
wire \cpu|pcpi_mul|rd[60]~178_combout ;
wire \cpu|pcpi_mul|pcpi_rd~27_combout ;
wire \cpu|pcpi_div|quotient~42_combout ;
wire \cpu|pcpi_div|Add2~27_combout ;
wire \cpu|pcpi_div|pcpi_rd[27]~88 ;
wire \cpu|pcpi_div|pcpi_rd[28]~89_combout ;
wire \cpu|Selector438~2_combout ;
wire \cpu|Selector438~3_combout ;
wire \cpu|Selector438~8_combout ;
wire \cpu|Selector438~9_combout ;
wire \cpu|Selector97~1_combout ;
wire \cpu|alu_out_q[23]~0_combout ;
wire \cpu|ShiftLeft1~80_combout ;
wire \cpu|alu_out_q[3]~8_combout ;
wire \cpu|Selector97~4_combout ;
wire \cpu|ShiftLeft1~74_combout ;
wire \cpu|ShiftLeft1~62_combout ;
wire \cpu|Selector97~5_combout ;
wire \cpu|ShiftRight0~62_combout ;
wire \cpu|ShiftRight0~63_combout ;
wire \cpu|ShiftRight0~64_combout ;
wire \cpu|Selector97~6_combout ;
wire \cpu|Selector97~2_combout ;
wire \cpu|ShiftRight0~45_combout ;
wire \cpu|ShiftLeft1~25_combout ;
wire \cpu|ShiftLeft1~36_combout ;
wire \cpu|ShiftLeft1~37_combout ;
wire \cpu|ShiftLeft1~38_combout ;
wire \cpu|ShiftLeft1~30_combout ;
wire \cpu|ShiftLeft1~33_combout ;
wire \cpu|ShiftLeft1~35_combout ;
wire \cpu|Selector97~3_combout ;
wire \cpu|Selector97~7_combout ;
wire \cpu|Selector97~0_combout ;
wire \cpu|Add1~85 ;
wire \cpu|Add1~87_combout ;
wire \cpu|Selector97~8_combout ;
wire \cpu|Selector129~2_combout ;
wire \cpu|Selector161~0_combout ;
wire \cpu|Selector161~1_combout ;
wire \cpu|reg_next_pc[27]~86 ;
wire \cpu|reg_next_pc[28]~87_combout ;
wire \cpu|reg_pc~29_combout ;
wire \cpu|Add3~51 ;
wire \cpu|Add3~53 ;
wire \cpu|Add3~54_combout ;
wire \cpu|Selector129~4_combout ;
wire \cpu|Selector129~3_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a25 ;
wire \cpu|cpuregs_rs1[25]~34_combout ;
wire \cpu|Add6~50_combout ;
wire \cpu|timer~93_combout ;
wire \cpu|Selector441~1_combout ;
wire \cpu|Selector441~2_combout ;
wire \cpu|irq_mask~91_combout ;
wire \cpu|Selector441~3_combout ;
wire \cpu|Selector441~4_combout ;
wire \cpu|Selector441~5_combout ;
wire \cpu|Selector441~6_combout ;
wire \cpu|pcpi_mul|pcpi_rd~25_combout ;
wire \cpu|pcpi_div|pcpi_rd[25]~83_combout ;
wire \cpu|Selector441~0_combout ;
wire \cpu|Selector441~7_combout ;
wire \cpu|Add1~80_combout ;
wire \cpu|Selector100~6_combout ;
wire \cpu|ShiftRight0~8_combout ;
wire \cpu|ShiftRight0~7_combout ;
wire \cpu|ShiftRight0~9_combout ;
wire \cpu|ShiftRight0~15_combout ;
wire \cpu|ShiftRight0~14_combout ;
wire \cpu|ShiftRight0~16_combout ;
wire \cpu|ShiftRight0~75_combout ;
wire \cpu|Selector100~7_combout ;
wire \cpu|Selector100~5_combout ;
wire \cpu|Selector100~8_combout ;
wire \cpu|ShiftLeft1~63_combout ;
wire \cpu|ShiftLeft1~64_combout ;
wire \cpu|ShiftLeft1~0_combout ;
wire \cpu|ShiftLeft1~24_combout ;
wire \cpu|ShiftLeft1~21_combout ;
wire \cpu|ShiftLeft1~31_combout ;
wire \cpu|ShiftLeft1~14_combout ;
wire \cpu|ShiftLeft1~26_combout ;
wire \cpu|Selector108~0_combout ;
wire \cpu|ShiftLeft1~41_combout ;
wire \cpu|Selector100~10_combout ;
wire \cpu|ShiftLeft1~16_combout ;
wire \cpu|ShiftLeft1~28_combout ;
wire \cpu|ShiftLeft1~51_combout ;
wire \cpu|ShiftLeft1~52_combout ;
wire \cpu|ShiftLeft1~53_combout ;
wire \cpu|ShiftLeft1~76_combout ;
wire \cpu|ShiftLeft1~78_combout ;
wire \cpu|Selector100~11_combout ;
wire \cpu|Selector100~4_combout ;
wire \cpu|Selector100~9_combout ;
wire \cpu|Selector132~0_combout ;
wire \cpu|Selector164~0_combout ;
wire \cpu|reg_pc~27_combout ;
wire \cpu|Add3~48_combout ;
wire \cpu|Selector132~1_combout ;
wire \cpu|Selector132~2_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a24 ;
wire \cpu|cpuregs_rs1[24]~51_combout ;
wire \cpu|Selector482~0_combout ;
wire \cpu|Add13~48_combout ;
wire \cpu|Selector482~1_combout ;
wire \cpu|Selector482~2_combout ;
wire \cpu|ShiftLeft1~77_combout ;
wire \cpu|ShiftLeft1~79_combout ;
wire \cpu|Selector101~2_combout ;
wire \cpu|ShiftLeft1~42_combout ;
wire \cpu|ShiftLeft1~43_combout ;
wire \cpu|Selector101~3_combout ;
wire \cpu|Selector101~1_combout ;
wire \cpu|ShiftRight0~42_combout ;
wire \cpu|ShiftRight0~56_combout ;
wire \cpu|ShiftRight0~77_combout ;
wire \cpu|Selector101~4_combout ;
wire \cpu|Selector101~5_combout ;
wire \cpu|Add1~78_combout ;
wire \cpu|Selector101~0_combout ;
wire \cpu|Selector101~6_combout ;
wire \cpu|Add10~48_combout ;
wire \cpu|irq_mask~92_combout ;
wire \cpu|Selector442~1_combout ;
wire \cpu|Selector442~2_combout ;
wire \cpu|Selector442~3_combout ;
wire \cpu|Selector442~4_combout ;
wire \cpu|Selector442~5_combout ;
wire \cpu|Selector442~6_combout ;
wire \cpu|pcpi_mul|this_rs2[24]~51_combout ;
wire \cpu|pcpi_mul|this_rs2[22]~44_combout ;
wire \cpu|pcpi_mul|Add10~3 ;
wire \cpu|pcpi_mul|Add10~4_combout ;
wire \cpu|pcpi_mul|this_rs2[21]~42_combout ;
wire \cpu|pcpi_mul|rs2~38_combout ;
wire \cpu|pcpi_mul|rs2~40_combout ;
wire \cpu|pcpi_mul|this_rs2[20]~40_combout ;
wire \cpu|pcpi_mul|rd[20]~145 ;
wire \cpu|pcpi_mul|rd[21]~149 ;
wire \cpu|pcpi_mul|rd[22]~152_combout ;
wire \cpu|pcpi_mul|Add10~5 ;
wire \cpu|pcpi_mul|Add10~6_combout ;
wire \cpu|pcpi_mul|this_rs2[23]~46_combout ;
wire \cpu|pcpi_mul|rd[22]~153 ;
wire \cpu|pcpi_mul|rd[23]~156_combout ;
wire \cpu|pcpi_mul|Add10~7 ;
wire \cpu|pcpi_mul|Add10~8_combout ;
wire \cpu|pcpi_mul|rd[23]~157 ;
wire \cpu|pcpi_mul|rdx[24]~37_combout ;
wire \cpu|pcpi_mul|Add12~0_combout ;
wire \cpu|pcpi_mul|rd[24]~160_combout ;
wire \cpu|pcpi_mul|pcpi_rd~26_combout ;
wire \cpu|pcpi_div|pcpi_rd[24]~81_combout ;
wire \cpu|Selector442~0_combout ;
wire \cpu|Selector442~7_combout ;
wire \cpu|Selector133~0_combout ;
wire \cpu|Selector165~0_combout ;
wire \cpu|Selector165~1_combout ;
wire \cpu|reg_next_pc[24]~79_combout ;
wire \cpu|reg_pc~28_combout ;
wire \cpu|Add3~46_combout ;
wire \cpu|Selector133~1_combout ;
wire \cpu|Selector133~2_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a19 ;
wire \cpu|cpuregs_rs1[19]~22_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a18 ;
wire \cpu|cpuregs_rs1[18]~20_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a12 ;
wire \cpu|cpuregs_rs1[12]~4_combout ;
wire \cpu|cpuregs_rs1[10]~6_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a9 ;
wire \cpu|cpuregs_rs1[9]~7_combout ;
wire \cpu|cpuregs_rs1[5]~11_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \cpu|Selector506~0_combout ;
wire \cpu|Add6~0_combout ;
wire \cpu|timer~99_combout ;
wire \cpu|Add6~1 ;
wire \cpu|Add6~2_combout ;
wire \cpu|timer~68_combout ;
wire \cpu|Add6~3 ;
wire \cpu|Add6~4_combout ;
wire \cpu|timer~82_combout ;
wire \cpu|Add6~5 ;
wire \cpu|Add6~6_combout ;
wire \cpu|cpuregs_rs1[3]~13_combout ;
wire \cpu|timer~81_combout ;
wire \cpu|Add6~7 ;
wire \cpu|Add6~8_combout ;
wire \cpu|cpuregs_rs1[4]~12_combout ;
wire \cpu|timer~80_combout ;
wire \cpu|Add6~9 ;
wire \cpu|Add6~10_combout ;
wire \cpu|timer~79_combout ;
wire \cpu|Add6~11 ;
wire \cpu|Add6~12_combout ;
wire \cpu|cpuregs_rs1[6]~10_combout ;
wire \cpu|timer~78_combout ;
wire \cpu|Add6~13 ;
wire \cpu|Add6~14_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a7 ;
wire \cpu|cpuregs_rs1[7]~9_combout ;
wire \cpu|timer~67_combout ;
wire \cpu|Add6~15 ;
wire \cpu|Add6~17 ;
wire \cpu|Add6~18_combout ;
wire \cpu|timer~76_combout ;
wire \cpu|Add6~19 ;
wire \cpu|Add6~20_combout ;
wire \cpu|timer~75_combout ;
wire \cpu|Add6~21 ;
wire \cpu|Add6~22_combout ;
wire \cpu|timer~74_combout ;
wire \cpu|Add6~23 ;
wire \cpu|Add6~24_combout ;
wire \cpu|timer~73_combout ;
wire \cpu|Add6~25 ;
wire \cpu|Add6~26_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a13 ;
wire \cpu|cpuregs_rs1[13]~3_combout ;
wire \cpu|timer~72_combout ;
wire \cpu|Add6~27 ;
wire \cpu|Add6~28_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a14 ;
wire \cpu|cpuregs_rs1[14]~2_combout ;
wire \cpu|timer~71_combout ;
wire \cpu|Add6~29 ;
wire \cpu|Add6~30_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a15 ;
wire \cpu|cpuregs_rs1[15]~1_combout ;
wire \cpu|timer~70_combout ;
wire \cpu|Add6~31 ;
wire \cpu|Add6~32_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a16 ;
wire \cpu|cpuregs_rs1[16]~16_combout ;
wire \cpu|timer~83_combout ;
wire \cpu|Add6~33 ;
wire \cpu|Add6~34_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a17 ;
wire \cpu|cpuregs_rs1[17]~18_combout ;
wire \cpu|timer~84_combout ;
wire \cpu|Add6~35 ;
wire \cpu|Add6~36_combout ;
wire \cpu|timer~85_combout ;
wire \cpu|Add6~37 ;
wire \cpu|Add6~38_combout ;
wire \cpu|timer~86_combout ;
wire \cpu|Add6~39 ;
wire \cpu|Add6~40_combout ;
wire \cpu|timer~87_combout ;
wire \cpu|Add6~41 ;
wire \cpu|Add6~42_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a21 ;
wire \cpu|cpuregs_rs1[21]~26_combout ;
wire \cpu|timer~88_combout ;
wire \cpu|Add6~43 ;
wire \cpu|Add6~44_combout ;
wire \cpu|cpuregs_rs1[22]~28_combout ;
wire \cpu|timer~89_combout ;
wire \cpu|irq_mask~87_combout ;
wire \cpu|Selector444~2_combout ;
wire \cpu|Selector444~3_combout ;
wire \cpu|Selector444~4_combout ;
wire \cpu|Selector444~5_combout ;
wire \cpu|Add10~44_combout ;
wire \cpu|Selector444~1_combout ;
wire \cpu|Selector444~6_combout ;
wire \cpu|pcpi_mul|pcpi_rd~21_combout ;
wire \cpu|pcpi_div|pcpi_rd[22]~77_combout ;
wire \cpu|Selector444~0_combout ;
wire \cpu|Selector444~7_combout ;
wire \cpu|ShiftRight0~49_combout ;
wire \cpu|ShiftRight0~43_combout ;
wire \cpu|ShiftRight0~17_combout ;
wire \cpu|ShiftRight0~50_combout ;
wire \cpu|Selector111~5_combout ;
wire \cpu|WideNor2~18_combout ;
wire \cpu|ShiftRight0~86_combout ;
wire \cpu|ShiftRight0~87_combout ;
wire \cpu|ShiftRight0~88_combout ;
wire \cpu|Selector103~5_combout ;
wire \cpu|alu_out_q[23]~10_combout ;
wire \cpu|ShiftLeft1~22_combout ;
wire \cpu|ShiftLeft1~55_combout ;
wire \cpu|Selector103~6_combout ;
wire \cpu|Selector103~7_combout ;
wire \cpu|ShiftLeft1~15_combout ;
wire \cpu|ShiftLeft1~19_combout ;
wire \cpu|ShiftLeft1~20_combout ;
wire \cpu|ShiftLeft1~45_combout ;
wire \cpu|Selector103~11_combout ;
wire \cpu|Selector103~8_combout ;
wire \cpu|Selector103~3_combout ;
wire \cpu|Add1~69_combout ;
wire \cpu|Selector103~2_combout ;
wire \cpu|Selector103~4_combout ;
wire \cpu|ShiftLeft1~17_combout ;
wire \cpu|ShiftLeft1~67_combout ;
wire \cpu|Selector103~9_combout ;
wire \cpu|Selector103~10_combout ;
wire \cpu|Selector135~0_combout ;
wire \cpu|Selector167~0_combout ;
wire \cpu|Selector167~1_combout ;
wire \cpu|reg_next_pc[22]~75_combout ;
wire \cpu|Add3~42_combout ;
wire \cpu|Selector135~1_combout ;
wire \cpu|Selector135~2_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a28 ;
wire \cpu|reg_op2[28]~27_combout ;
wire \cpu|Add1~86_combout ;
wire \cpu|Add1~88 ;
wire \cpu|Add1~91 ;
wire \cpu|Add1~93_combout ;
wire \cpu|alu_out_q[31]~11_combout ;
wire \cpu|Selector95~5_combout ;
wire \cpu|ShiftLeft1~73_combout ;
wire \cpu|ShiftLeft1~75_combout ;
wire \cpu|Selector95~6_combout ;
wire \cpu|Selector95~4_combout ;
wire \cpu|Selector95~3_combout ;
wire \cpu|Selector95~7_combout ;
wire \cpu|ShiftLeft1~18_combout ;
wire \cpu|ShiftLeft1~23_combout ;
wire \cpu|Selector95~0_combout ;
wire \cpu|ShiftRight0~6_combout ;
wire \cpu|ShiftRight0~47_combout ;
wire \cpu|ShiftRight0~48_combout ;
wire \cpu|Selector95~1_combout ;
wire \cpu|Selector95~2_combout ;
wire \cpu|Selector95~8_combout ;
wire \cpu|Selector159~1_combout ;
wire \cpu|reg_next_pc[28]~88 ;
wire \cpu|reg_next_pc[29]~90 ;
wire \cpu|reg_next_pc[30]~91_combout ;
wire \cpu|Selector159~0_combout ;
wire \cpu|reg_pc~31_combout ;
wire \cpu|reg_pc~30_combout ;
wire \cpu|decoded_imm[29]~17_combout ;
wire \cpu|Add10~57 ;
wire \cpu|Add10~59 ;
wire \cpu|Add10~60_combout ;
wire \cpu|pcpi_mul|rs2~59_combout ;
wire \cpu|pcpi_mul|rs2~61_combout ;
wire \cpu|pcpi_mul|this_rs2[62]~61_combout ;
wire \cpu|pcpi_mul|Add30~1 ;
wire \cpu|pcpi_mul|Add30~2_combout ;
wire \cpu|pcpi_mul|this_rs2[61]~59_combout ;
wire \cpu|pcpi_mul|rd[60]~179 ;
wire \cpu|pcpi_mul|rd[61]~182_combout ;
wire \cpu|pcpi_mul|Add30~3 ;
wire \cpu|pcpi_mul|Add30~4_combout ;
wire \cpu|pcpi_mul|rd[61]~183 ;
wire \cpu|pcpi_mul|rd[62]~186_combout ;
wire \cpu|pcpi_mul|pcpi_rd~29_combout ;
wire \cpu|pcpi_div|quotient~44_combout ;
wire \cpu|pcpi_div|quotient~45_combout ;
wire \cpu|pcpi_div|Add2~29_combout ;
wire \cpu|pcpi_div|quotient~43_combout ;
wire \cpu|pcpi_div|Add2~28_combout ;
wire \cpu|pcpi_div|pcpi_rd[28]~90 ;
wire \cpu|pcpi_div|pcpi_rd[29]~92 ;
wire \cpu|pcpi_div|pcpi_rd[30]~93_combout ;
wire \cpu|Selector436~2_combout ;
wire \cpu|Selector436~3_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a30 ;
wire \cpu|cpuregs_rs1[30]~38_combout ;
wire \cpu|irq_mask~95_combout ;
wire \cpu|count_cycle[60]~185 ;
wire \cpu|count_cycle[61]~186_combout ;
wire \cpu|count_cycle[61]~187 ;
wire \cpu|count_cycle[62]~188_combout ;
wire \cpu|Selector436~4_combout ;
wire \cpu|count_instr[60]~186 ;
wire \cpu|count_instr[61]~187_combout ;
wire \cpu|count_instr[61]~188 ;
wire \cpu|count_instr[62]~189_combout ;
wire \cpu|Selector436~5_combout ;
wire \cpu|Selector436~6_combout ;
wire \cpu|cpuregs_rs1[29]~37_combout ;
wire \cpu|Add6~57 ;
wire \cpu|Add6~58_combout ;
wire \cpu|timer~96_combout ;
wire \cpu|Add6~59 ;
wire \cpu|Add6~60_combout ;
wire \cpu|timer~97_combout ;
wire \cpu|Selector436~7_combout ;
wire \cpu|Selector436~8_combout ;
wire \cpu|Selector436~9_combout ;
wire \cpu|Selector127~2_combout ;
wire \cpu|Add3~55 ;
wire \cpu|Add3~57 ;
wire \cpu|Add3~58_combout ;
wire \cpu|Selector127~4_combout ;
wire \cpu|Selector127~3_combout ;
wire \cpu|Selector476~0_combout ;
wire \cpu|Selector476~1_combout ;
wire \cpu|reg_op1[30]~feeder_combout ;
wire \cpu|Add13~57 ;
wire \cpu|Add13~59 ;
wire \cpu|Add13~60_combout ;
wire \cpu|Add13~61 ;
wire \cpu|Add13~62_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a31 ;
wire \cpu|Selector475~0_combout ;
wire \cpu|Selector158~0_combout ;
wire \cpu|Selector158~1_combout ;
wire \cpu|reg_next_pc[30]~92 ;
wire \cpu|reg_next_pc[31]~93_combout ;
wire \cpu|reg_pc~32_combout ;
wire \cpu|Selector475~1_combout ;
wire \cpu|Selector429~0_combout ;
wire \cpu|Selector506~3_combout ;
wire \cpu|Selector475~2_combout ;
wire \cpu|Selector475~3_combout ;
wire \cpu|Selector109~0_combout ;
wire \cpu|Selector109~1_combout ;
wire \cpu|Selector109~2_combout ;
wire \cpu|Selector109~3_combout ;
wire \cpu|Selector109~5_combout ;
wire \cpu|Selector125~4_combout ;
wire \cpu|Selector109~6_combout ;
wire \cpu|Selector109~4_combout ;
wire \cpu|Add1~51_combout ;
wire \cpu|Selector109~7_combout ;
wire \cpu|ShiftRight0~35_combout ;
wire \cpu|ShiftRight0~11_combout ;
wire \cpu|ShiftRight0~58_combout ;
wire \cpu|ShiftRight0~100_combout ;
wire \cpu|ShiftRight0~95_combout ;
wire \cpu|ShiftRight0~101_combout ;
wire \cpu|Selector109~8_combout ;
wire \cpu|pcpi_mul|rs2~29_combout ;
wire \cpu|pcpi_mul|rs2~28_combout ;
wire \cpu|pcpi_mul|rs2~23_combout ;
wire \cpu|pcpi_mul|rs2~22_combout ;
wire \cpu|pcpi_mul|rs2~21_combout ;
wire \cpu|pcpi_mul|rs2~20_combout ;
wire \cpu|pcpi_mul|rs2~15_combout ;
wire \cpu|pcpi_mul|rs2~14_combout ;
wire \cpu|pcpi_mul|rs2~13_combout ;
wire \cpu|pcpi_mul|rs2~12_combout ;
wire \cpu|pcpi_mul|rs2~7_combout ;
wire \cpu|pcpi_mul|rs2~6_combout ;
wire \cpu|pcpi_mul|rs2~5_combout ;
wire \cpu|pcpi_mul|rs2~4_combout ;
wire \cpu|pcpi_mul|rs2~32_combout ;
wire \cpu|pcpi_mul|this_rs2[16]~32_combout ;
wire \cpu|pcpi_mul|this_rs2[15]~4_combout ;
wire \cpu|pcpi_mul|this_rs2[13]~6_combout ;
wire \cpu|pcpi_mul|this_rs2[12]~7_combout ;
wire \cpu|pcpi_mul|this_rs2[10]~13_combout ;
wire \cpu|pcpi_mul|this_rs2[9]~14_combout ;
wire \cpu|pcpi_mul|this_rs2[7]~20_combout ;
wire \cpu|pcpi_mul|this_rs2[6]~21_combout ;
wire \cpu|pcpi_mul|this_rs2[5]~22_combout ;
wire \cpu|pcpi_mul|this_rs2[2]~29_combout ;
wire \cpu|pcpi_mul|this_rs2[0]~1_combout ;
wire \cpu|pcpi_mul|rd[0]~64_combout ;
wire \cpu|pcpi_mul|rd[0]~65 ;
wire \cpu|pcpi_mul|rd[1]~67 ;
wire \cpu|pcpi_mul|rd[2]~120_combout ;
wire \cpu|pcpi_mul|rd[2]~121 ;
wire \cpu|pcpi_mul|rd[3]~123 ;
wire \cpu|pcpi_mul|rdx[4]~25_combout ;
wire \cpu|pcpi_mul|this_rs2[4]~23_combout ;
wire \cpu|pcpi_mul|Add2~0_combout ;
wire \cpu|pcpi_mul|rd[4]~104_combout ;
wire \cpu|pcpi_mul|Add2~1 ;
wire \cpu|pcpi_mul|Add2~2_combout ;
wire \cpu|pcpi_mul|rd[4]~105 ;
wire \cpu|pcpi_mul|rd[5]~106_combout ;
wire \cpu|pcpi_mul|Add2~3 ;
wire \cpu|pcpi_mul|Add2~4_combout ;
wire \cpu|pcpi_mul|rd[5]~107 ;
wire \cpu|pcpi_mul|rd[6]~108_combout ;
wire \cpu|pcpi_mul|Add2~5 ;
wire \cpu|pcpi_mul|Add2~6_combout ;
wire \cpu|pcpi_mul|rd[6]~109 ;
wire \cpu|pcpi_mul|rd[7]~110_combout ;
wire \cpu|pcpi_mul|Add2~7 ;
wire \cpu|pcpi_mul|Add2~8_combout ;
wire \cpu|pcpi_mul|rd[7]~111 ;
wire \cpu|pcpi_mul|rdx[8]~21_combout ;
wire \cpu|pcpi_mul|Add4~0_combout ;
wire \cpu|pcpi_mul|this_rs2[8]~15_combout ;
wire \cpu|pcpi_mul|rd[8]~88_combout ;
wire \cpu|pcpi_mul|Add4~1 ;
wire \cpu|pcpi_mul|Add4~2_combout ;
wire \cpu|pcpi_mul|rd[8]~89 ;
wire \cpu|pcpi_mul|rd[9]~90_combout ;
wire \cpu|pcpi_mul|Add4~3 ;
wire \cpu|pcpi_mul|Add4~4_combout ;
wire \cpu|pcpi_mul|rd[9]~91 ;
wire \cpu|pcpi_mul|rd[10]~92_combout ;
wire \cpu|pcpi_mul|Add4~5 ;
wire \cpu|pcpi_mul|Add4~6_combout ;
wire \cpu|pcpi_mul|this_rs2[11]~12_combout ;
wire \cpu|pcpi_mul|rd[10]~93 ;
wire \cpu|pcpi_mul|rd[11]~94_combout ;
wire \cpu|pcpi_mul|Add4~7 ;
wire \cpu|pcpi_mul|Add4~8_combout ;
wire \cpu|pcpi_mul|rd[11]~95 ;
wire \cpu|pcpi_mul|rdx[12]~17_combout ;
wire \cpu|pcpi_mul|Add6~0_combout ;
wire \cpu|pcpi_mul|rd[12]~72_combout ;
wire \cpu|pcpi_mul|Add6~1 ;
wire \cpu|pcpi_mul|Add6~2_combout ;
wire \cpu|pcpi_mul|rd[12]~73 ;
wire \cpu|pcpi_mul|rd[13]~74_combout ;
wire \cpu|pcpi_mul|Add6~3 ;
wire \cpu|pcpi_mul|Add6~4_combout ;
wire \cpu|pcpi_mul|this_rs2[14]~5_combout ;
wire \cpu|pcpi_mul|rd[13]~75 ;
wire \cpu|pcpi_mul|rd[14]~76_combout ;
wire \cpu|pcpi_mul|Add6~5 ;
wire \cpu|pcpi_mul|Add6~6_combout ;
wire \cpu|pcpi_mul|rd[14]~77 ;
wire \cpu|pcpi_mul|rd[15]~78_combout ;
wire \cpu|pcpi_mul|Add6~7 ;
wire \cpu|pcpi_mul|Add6~8_combout ;
wire \cpu|pcpi_mul|rd[15]~79 ;
wire \cpu|pcpi_mul|rdx[16]~29_combout ;
wire \cpu|pcpi_mul|Add8~0_combout ;
wire \cpu|pcpi_mul|rd[16]~128_combout ;
wire \cpu|pcpi_mul|pcpi_rd~15_combout ;
wire \cpu|pcpi_div|pcpi_rd[16]~65_combout ;
wire \cpu|Selector450~1_combout ;
wire \cpu|Add10~32_combout ;
wire \cpu|Selector450~2_combout ;
wire \cpu|irq_mask~81_combout ;
wire \cpu|Selector450~3_combout ;
wire \cpu|Selector450~4_combout ;
wire \cpu|Selector450~5_combout ;
wire \cpu|Selector450~6_combout ;
wire \cpu|Selector450~8_combout ;
wire \cpu|Selector450~9_combout ;
wire \cpu|Selector141~0_combout ;
wire \cpu|Add3~30_combout ;
wire \cpu|Selector141~1_combout ;
wire \cpu|Selector141~2_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a10 ;
wire \cpu|cpuregs_rs1[10]~44_combout ;
wire \cpu|Selector496~0_combout ;
wire \cpu|Selector496~1_combout ;
wire \cpu|Selector496~2_combout ;
wire \cpu|Add13~21 ;
wire \cpu|Add13~22_combout ;
wire \cpu|cpuregs_rs1[11]~45_combout ;
wire \cpu|Selector495~0_combout ;
wire \cpu|Selector495~1_combout ;
wire \cpu|Selector495~2_combout ;
wire \cpu|Add13~23 ;
wire \cpu|Add13~24_combout ;
wire \cpu|cpuregs_rs1[12]~46_combout ;
wire \cpu|Selector494~0_combout ;
wire \cpu|Selector494~1_combout ;
wire \cpu|Selector494~2_combout ;
wire \cpu|Add13~25 ;
wire \cpu|Add13~26_combout ;
wire \cpu|cpuregs_rs1[13]~47_combout ;
wire \cpu|Selector493~0_combout ;
wire \cpu|Selector493~1_combout ;
wire \cpu|Selector493~2_combout ;
wire \cpu|Add13~27 ;
wire \cpu|Add13~29 ;
wire \cpu|Add13~30_combout ;
wire \cpu|cpuregs_rs1[15]~15_combout ;
wire \cpu|Selector491~0_combout ;
wire \cpu|Selector491~1_combout ;
wire \cpu|Selector491~2_combout ;
wire \cpu|Add13~31 ;
wire \cpu|Add13~32_combout ;
wire \cpu|cpuregs_rs1[16]~17_combout ;
wire \cpu|Selector490~0_combout ;
wire \cpu|Selector490~1_combout ;
wire \cpu|Selector490~2_combout ;
wire \cpu|Add13~33 ;
wire \cpu|Add13~34_combout ;
wire \cpu|cpuregs_rs1[17]~19_combout ;
wire \cpu|Selector489~0_combout ;
wire \cpu|Selector489~1_combout ;
wire \cpu|Selector489~2_combout ;
wire \cpu|Add13~35 ;
wire \cpu|Add13~36_combout ;
wire \cpu|cpuregs_rs1[18]~21_combout ;
wire \cpu|Selector488~0_combout ;
wire \cpu|Selector488~1_combout ;
wire \cpu|Selector488~2_combout ;
wire \cpu|Add13~37 ;
wire \cpu|Add13~38_combout ;
wire \cpu|cpuregs_rs1[19]~23_combout ;
wire \cpu|Selector487~0_combout ;
wire \cpu|Selector487~1_combout ;
wire \cpu|Selector487~2_combout ;
wire \cpu|ShiftRight0~33_combout ;
wire \cpu|ShiftRight0~10_combout ;
wire \cpu|ShiftRight0~51_combout ;
wire \cpu|ShiftRight0~36_combout ;
wire \cpu|ShiftRight0~52_combout ;
wire \cpu|ShiftRight0~53_combout ;
wire \cpu|Selector111~6_combout ;
wire \cpu|alu_out_q[3]~2_combout ;
wire \cpu|Selector111~2_combout ;
wire \cpu|Add1~46_combout ;
wire \cpu|Selector111~1_combout ;
wire \cpu|Selector111~3_combout ;
wire \cpu|Selector111~0_combout ;
wire \cpu|Selector111~4_combout ;
wire \cpu|Selector111~7_combout ;
wire \cpu|Selector143~0_combout ;
wire \cpu|Selector143~1_combout ;
wire \cpu|Selector143~2_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a4 ;
wire \cpu|cpuregs_rs1[4]~50_combout ;
wire \cpu|Selector502~0_combout ;
wire \cpu|Add13~8_combout ;
wire \cpu|Selector502~1_combout ;
wire \cpu|Selector502~2_combout ;
wire \cpu|Selector121~3_combout ;
wire \cpu|Selector121~9_combout ;
wire \cpu|Selector121~4_combout ;
wire \cpu|ShiftRight0~59_combout ;
wire \cpu|ShiftRight0~27_combout ;
wire \cpu|ShiftRight0~60_combout ;
wire \cpu|ShiftRight0~61_combout ;
wire \cpu|ShiftRight0~92_combout ;
wire \cpu|ShiftRight0~91_combout ;
wire \cpu|ShiftRight0~93_combout ;
wire \cpu|ShiftRight0~79_combout ;
wire \cpu|ShiftRight0~80_combout ;
wire \cpu|Selector121~5_combout ;
wire \cpu|ShiftRight0~94_combout ;
wire \cpu|ShiftRight0~96_combout ;
wire \cpu|Selector121~6_combout ;
wire \cpu|Selector121~7_combout ;
wire \cpu|Add1~26_combout ;
wire \cpu|Selector121~2_combout ;
wire \cpu|Selector121~8_combout ;
wire \cpu|Selector153~0_combout ;
wire \cpu|Selector185~0_combout ;
wire \cpu|Selector185~1_combout ;
wire \cpu|Selector186~1_combout ;
wire \cpu|reg_next_pc[2]~36 ;
wire \cpu|reg_next_pc[3]~38 ;
wire \cpu|reg_next_pc[4]~40 ;
wire \cpu|reg_next_pc[5]~42 ;
wire \cpu|reg_next_pc[6]~44 ;
wire \cpu|reg_next_pc[7]~46 ;
wire \cpu|reg_next_pc[8]~48 ;
wire \cpu|reg_next_pc[9]~50 ;
wire \cpu|reg_next_pc[10]~52 ;
wire \cpu|reg_next_pc[11]~54 ;
wire \cpu|reg_next_pc[12]~55_combout ;
wire \cpu|reg_pc~7_combout ;
wire \cpu|Add3~22_combout ;
wire \cpu|Selector145~1_combout ;
wire \cpu|Selector145~2_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a11 ;
wire \cpu|cpuregs_rs1[11]~5_combout ;
wire \cpu|irq_mask~72_combout ;
wire \cpu|Selector455~3_combout ;
wire \cpu|Selector455~4_combout ;
wire \cpu|Selector455~5_combout ;
wire \cpu|Selector455~6_combout ;
wire \cpu|Selector455~7_combout ;
wire \cpu|pcpi_mul|pcpi_rd~5_combout ;
wire \cpu|pcpi_div|pcpi_rd[11]~55_combout ;
wire \cpu|Selector455~0_combout ;
wire \cpu|Selector455~8_combout ;
wire \cpu|Selector98~4_combout ;
wire \cpu|Selector114~0_combout ;
wire \cpu|ShiftRight0~34_combout ;
wire \cpu|alu_out_q[9]~3_combout ;
wire \cpu|ShiftRight0~44_combout ;
wire \cpu|Selector114~1_combout ;
wire \cpu|ShiftRight0~67_combout ;
wire \cpu|ShiftRight0~68_combout ;
wire \cpu|ShiftRight0~37_combout ;
wire \cpu|ShiftRight0~69_combout ;
wire \cpu|Add1~40_combout ;
wire \cpu|Selector114~3_combout ;
wire \cpu|Selector114~2_combout ;
wire \cpu|Selector114~4_combout ;
wire \cpu|Selector114~5_combout ;
wire \cpu|Selector114~6_combout ;
wire \cpu|Selector146~0_combout ;
wire \cpu|Selector178~0_combout ;
wire \cpu|Selector178~1_combout ;
wire \cpu|reg_next_pc[11]~53_combout ;
wire \cpu|Add3~20_combout ;
wire \cpu|Selector146~1_combout ;
wire \cpu|Selector146~2_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a17 ;
wire \cpu|cpuregs_rtl_1_bypass[30]~feeder_combout ;
wire \cpu|reg_op2[17]~16_combout ;
wire \cpu|pcpi_mul|rs2~34_combout ;
wire \cpu|pcpi_mul|this_rs2[17]~34_combout ;
wire \cpu|pcpi_mul|Add8~1 ;
wire \cpu|pcpi_mul|Add8~2_combout ;
wire \cpu|pcpi_mul|rd[16]~129 ;
wire \cpu|pcpi_mul|rd[17]~132_combout ;
wire \cpu|pcpi_mul|pcpi_rd~16_combout ;
wire \cpu|pcpi_div|pcpi_rd[17]~67_combout ;
wire \cpu|Selector449~0_combout ;
wire \cpu|Add10~34_combout ;
wire \cpu|Selector449~1_combout ;
wire \cpu|irq_mask~82_combout ;
wire \cpu|Selector449~2_combout ;
wire \cpu|Selector449~3_combout ;
wire \cpu|Selector449~4_combout ;
wire \cpu|Selector449~5_combout ;
wire \cpu|Selector449~6_combout ;
wire \cpu|Selector449~7_combout ;
wire \cpu|Selector108~1_combout ;
wire \cpu|Selector108~2_combout ;
wire \cpu|ShiftRight0~18_combout ;
wire \cpu|ShiftRight0~19_combout ;
wire \cpu|ShiftRight0~20_combout ;
wire \cpu|ShiftRight0~12_combout ;
wire \cpu|ShiftRight0~13_combout ;
wire \cpu|ShiftRight0~21_combout ;
wire \cpu|Selector108~4_combout ;
wire \cpu|Selector108~5_combout ;
wire \cpu|Selector108~6_combout ;
wire \cpu|Add1~54_combout ;
wire \cpu|Selector108~3_combout ;
wire \cpu|Selector108~7_combout ;
wire \cpu|Selector108~8_combout ;
wire \cpu|Selector140~0_combout ;
wire \cpu|Selector172~0_combout ;
wire \cpu|Selector172~1_combout ;
wire \cpu|reg_next_pc[17]~65_combout ;
wire \cpu|reg_pc~18_combout ;
wire \cpu|Add3~33 ;
wire \cpu|Add3~35 ;
wire \cpu|Add3~36_combout ;
wire \cpu|Selector138~1_combout ;
wire \cpu|Selector138~2_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a19 ;
wire \cpu|reg_op2[19]~18_combout ;
wire \cpu|pcpi_div|Add1~38 ;
wire \cpu|pcpi_div|Add1~39_combout ;
wire \cpu|pcpi_div|Add1~40 ;
wire \cpu|pcpi_div|Add1~41_combout ;
wire \cpu|pcpi_div|Add1~42 ;
wire \cpu|pcpi_div|Add1~43_combout ;
wire \cpu|pcpi_div|Add1~44 ;
wire \cpu|pcpi_div|Add1~45_combout ;
wire \cpu|pcpi_div|Add1~46 ;
wire \cpu|pcpi_div|Add1~47_combout ;
wire \cpu|pcpi_div|Add1~48 ;
wire \cpu|pcpi_div|Add1~49_combout ;
wire \cpu|pcpi_div|Add1~50 ;
wire \cpu|pcpi_div|Add1~51_combout ;
wire \cpu|pcpi_div|Add1~52 ;
wire \cpu|pcpi_div|Add1~53_combout ;
wire \cpu|pcpi_div|Add1~54 ;
wire \cpu|pcpi_div|Add1~55_combout ;
wire \cpu|pcpi_div|Add1~56 ;
wire \cpu|pcpi_div|Add1~57_combout ;
wire \cpu|pcpi_div|Add1~58 ;
wire \cpu|pcpi_div|Add1~59_combout ;
wire \cpu|pcpi_div|Add1~60 ;
wire \cpu|pcpi_div|Add1~61_combout ;
wire \cpu|pcpi_div|LessThan0~70_combout ;
wire \cpu|pcpi_div|LessThan0~69_combout ;
wire \cpu|pcpi_div|LessThan0~68_combout ;
wire \cpu|pcpi_div|LessThan0~75_combout ;
wire \cpu|pcpi_div|quotient~25_combout ;
wire \cpu|pcpi_div|quotient~26_combout ;
wire \cpu|pcpi_div|Add2~17_combout ;
wire \cpu|pcpi_div|pcpi_rd[18]~69_combout ;
wire \cpu|Selector448~0_combout ;
wire \cpu|mem_la_wdata[18]~5_combout ;
wire \cpu|mem_la_write~4_combout ;
wire \cpu|mem_wdata[0]~0_combout ;
wire \seg2_reg~25_combout ;
wire \simpleuart|cfg_divider[18]~feeder_combout ;
wire \cpu|mem_wstrb~0_combout ;
wire \cpu|Selector41~0_combout ;
wire \cpu|mem_wstrb~6_combout ;
wire \cpu|mem_wstrb~3_combout ;
wire \cpu|mem_la_write~5_combout ;
wire \cpu|mem_la_read~8_combout ;
wire \cpu|mem_wstrb[0]~4_combout ;
wire \simpleuart|cfg_divider[23]~9_combout ;
wire \always6~0_combout ;
wire \seg1_reg[18]~13_combout ;
wire \cpu|next_pc[24]~25_combout ;
wire \cpu|Add10~46_combout ;
wire \cpu|Selector443~1_combout ;
wire \cpu|irq_mask~88_combout ;
wire \cpu|Selector443~2_combout ;
wire \cpu|Selector443~3_combout ;
wire \cpu|Selector443~4_combout ;
wire \cpu|Selector443~5_combout ;
wire \cpu|Selector443~6_combout ;
wire \cpu|pcpi_div|pcpi_rd[23]~79_combout ;
wire \cpu|pcpi_mul|pcpi_rd~22_combout ;
wire \cpu|Selector443~0_combout ;
wire \cpu|Selector443~7_combout ;
wire \cpu|next_pc[23]~21_combout ;
wire \cpu|next_pc[22]~20_combout ;
wire \cpu|next_pc[21]~19_combout ;
wire \cpu|next_pc[20]~18_combout ;
wire \cpu|next_pc[19]~17_combout ;
wire \cpu|next_pc[18]~16_combout ;
wire \cpu|next_pc[17]~15_combout ;
wire \cpu|next_pc[16]~14_combout ;
wire \cpu|next_pc[15]~0_combout ;
wire \cpu|pcpi_div|pcpi_rd[13]~59_combout ;
wire \cpu|pcpi_mul|pcpi_rd~3_combout ;
wire \cpu|Selector453~0_combout ;
wire \cpu|Selector453~1_combout ;
wire \cpu|Add10~21 ;
wire \cpu|Add10~23 ;
wire \cpu|Add10~24_combout ;
wire \cpu|Selector453~2_combout ;
wire \cpu|Selector453~3_combout ;
wire \cpu|Selector453~4_combout ;
wire \cpu|irq_mask~70_combout ;
wire \cpu|Selector453~5_combout ;
wire \cpu|Selector453~6_combout ;
wire \cpu|Selector453~7_combout ;
wire \cpu|Selector453~8_combout ;
wire \cpu|next_pc[13]~2_combout ;
wire \cpu|next_pc[11]~4_combout ;
wire \cpu|next_pc[10]~5_combout ;
wire \cpu|next_pc[2]~13_combout ;
wire \cpu|mem_addr[2]~31 ;
wire \cpu|mem_addr[3]~33 ;
wire \cpu|mem_addr[4]~35 ;
wire \cpu|mem_addr[5]~37 ;
wire \cpu|mem_addr[6]~39 ;
wire \cpu|mem_addr[7]~41 ;
wire \cpu|mem_addr[8]~43 ;
wire \cpu|mem_addr[9]~45 ;
wire \cpu|mem_addr[10]~47 ;
wire \cpu|mem_addr[11]~49 ;
wire \cpu|mem_addr[12]~51 ;
wire \cpu|mem_addr[13]~53 ;
wire \cpu|mem_addr[14]~55 ;
wire \cpu|mem_addr[15]~57 ;
wire \cpu|mem_addr[16]~60 ;
wire \cpu|mem_addr[17]~62 ;
wire \cpu|mem_addr[18]~64 ;
wire \cpu|mem_addr[19]~66 ;
wire \cpu|mem_addr[20]~68 ;
wire \cpu|mem_addr[21]~70 ;
wire \cpu|mem_addr[22]~72 ;
wire \cpu|mem_addr[23]~74 ;
wire \cpu|mem_addr[24]~75_combout ;
wire \cpu|comb~0_combout ;
wire \cpu|mem_la_read~6_combout ;
wire \cpu|mem_addr[2]~58_combout ;
wire \simpleuart_reg_dat_we~4_combout ;
wire \mem_rdata[21]~4_combout ;
wire \mem_rdata[21]~5_combout ;
wire \led_reg~31_combout ;
wire \always3~0_combout ;
wire \led_reg[16]~33_combout ;
wire \mem_rdata[18]~118_combout ;
wire \always6~1_combout ;
wire \seg2_reg[22]~37_combout ;
wire \mem_rdata[18]~119_combout ;
wire \cpu|mem_addr[10]~46_combout ;
wire \cpu|mem_addr[11]~48_combout ;
wire \cpu|mem_addr[13]~52_combout ;
wire \mem_rdata[18]~120_combout ;
wire \cpu|Add10~36_combout ;
wire \cpu|Selector448~1_combout ;
wire \cpu|Selector448~2_combout ;
wire \cpu|Selector448~3_combout ;
wire \cpu|Selector448~4_combout ;
wire \cpu|irq_mask~83_combout ;
wire \cpu|Selector448~5_combout ;
wire \cpu|Selector448~6_combout ;
wire \cpu|Selector448~7_combout ;
wire \cpu|Selector107~9_combout ;
wire \cpu|Selector107~6_combout ;
wire \cpu|Add1~57_combout ;
wire \cpu|Selector107~5_combout ;
wire \cpu|Selector107~7_combout ;
wire \cpu|Selector107~8_combout ;
wire \cpu|Selector107~10_combout ;
wire \cpu|Selector115~7_combout ;
wire \cpu|ShiftRight0~70_combout ;
wire \cpu|ShiftRight0~71_combout ;
wire \cpu|ShiftRight0~72_combout ;
wire \cpu|ShiftRight0~99_combout ;
wire \cpu|ShiftLeft1~56_combout ;
wire \cpu|Selector107~12_combout ;
wire \cpu|Selector107~4_combout ;
wire \cpu|Selector107~11_combout ;
wire \cpu|Selector139~0_combout ;
wire \cpu|Selector171~0_combout ;
wire \cpu|Selector171~1_combout ;
wire \cpu|reg_next_pc[18]~67_combout ;
wire \cpu|Add3~34_combout ;
wire \cpu|Selector139~1_combout ;
wire \cpu|Selector139~2_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a18 ;
wire \cpu|reg_op2[18]~17_combout ;
wire \cpu|pcpi_mul|rs2~36_combout ;
wire \cpu|pcpi_mul|this_rs2[18]~36_combout ;
wire \cpu|pcpi_mul|Add8~3 ;
wire \cpu|pcpi_mul|Add8~4_combout ;
wire \cpu|pcpi_mul|rd[17]~133 ;
wire \cpu|pcpi_mul|rd[18]~136_combout ;
wire \cpu|pcpi_mul|Add8~5 ;
wire \cpu|pcpi_mul|Add8~6_combout ;
wire \cpu|pcpi_mul|this_rs2[19]~38_combout ;
wire \cpu|pcpi_mul|rd[18]~137 ;
wire \cpu|pcpi_mul|rd[19]~140_combout ;
wire \cpu|pcpi_mul|Add8~7 ;
wire \cpu|pcpi_mul|Add8~8_combout ;
wire \cpu|pcpi_mul|rd[19]~141 ;
wire \cpu|pcpi_mul|rdx[20]~33_combout ;
wire \cpu|pcpi_mul|Add10~0_combout ;
wire \cpu|pcpi_mul|rd[20]~144_combout ;
wire \cpu|pcpi_mul|Add10~1 ;
wire \cpu|pcpi_mul|Add10~2_combout ;
wire \cpu|pcpi_mul|rd[21]~148_combout ;
wire \cpu|pcpi_mul|pcpi_rd~20_combout ;
wire \cpu|pcpi_div|pcpi_rd[21]~75_combout ;
wire \cpu|Selector445~0_combout ;
wire \cpu|Selector445~2_combout ;
wire \cpu|Selector445~3_combout ;
wire \cpu|irq_mask~86_combout ;
wire \cpu|Selector445~4_combout ;
wire \cpu|Selector445~5_combout ;
wire \cpu|Add10~42_combout ;
wire \cpu|Selector445~1_combout ;
wire \cpu|Selector445~6_combout ;
wire \cpu|Selector445~7_combout ;
wire \cpu|Selector104~0_combout ;
wire \cpu|Selector104~5_combout ;
wire \cpu|ShiftLeft1~65_combout ;
wire \cpu|Selector104~6_combout ;
wire \cpu|ShiftLeft1~46_combout ;
wire \cpu|ShiftLeft1~47_combout ;
wire \cpu|Selector104~7_combout ;
wire \cpu|ShiftRight0~89_combout ;
wire \cpu|Selector104~4_combout ;
wire \cpu|Selector104~1_combout ;
wire \cpu|Add1~66_combout ;
wire \cpu|Selector104~2_combout ;
wire \cpu|Selector104~3_combout ;
wire \cpu|Selector104~8_combout ;
wire \cpu|Selector136~0_combout ;
wire \cpu|Selector168~0_combout ;
wire \cpu|Selector168~1_combout ;
wire \cpu|reg_next_pc[21]~73_combout ;
wire \cpu|Add3~40_combout ;
wire \cpu|Selector136~1_combout ;
wire \cpu|Selector136~2_combout ;
wire \cpu|cpuregs_rtl_1_bypass[34]~feeder_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a21 ;
wire \cpu|reg_op2[21]~20_combout ;
wire \cpu|pcpi_mul|rs2~42_combout ;
wire \cpu|pcpi_mul|rs2~44_combout ;
wire \cpu|pcpi_mul|rs2~46_combout ;
wire \cpu|pcpi_mul|rs2~51_combout ;
wire \cpu|pcpi_mul|rs2~50_combout ;
wire \cpu|pcpi_mul|this_rs2[25]~50_combout ;
wire \cpu|pcpi_mul|Add12~1 ;
wire \cpu|pcpi_mul|Add12~2_combout ;
wire \cpu|pcpi_mul|rd[24]~161 ;
wire \cpu|pcpi_mul|rd[25]~162_combout ;
wire \cpu|pcpi_mul|Add12~3 ;
wire \cpu|pcpi_mul|Add12~4_combout ;
wire \cpu|pcpi_mul|this_rs2[26]~49_combout ;
wire \cpu|pcpi_mul|rd[25]~163 ;
wire \cpu|pcpi_mul|rd[26]~164_combout ;
wire \cpu|pcpi_mul|Add12~5 ;
wire \cpu|pcpi_mul|Add12~6_combout ;
wire \cpu|pcpi_mul|this_rs2[27]~48_combout ;
wire \cpu|pcpi_mul|rd[26]~165 ;
wire \cpu|pcpi_mul|rd[27]~166_combout ;
wire \cpu|pcpi_mul|Add12~7 ;
wire \cpu|pcpi_mul|Add12~8_combout ;
wire \cpu|pcpi_mul|rd[27]~167 ;
wire \cpu|pcpi_mul|rdx[28]~41_combout ;
wire \cpu|pcpi_mul|Add14~1 ;
wire \cpu|pcpi_mul|Add14~2_combout ;
wire \cpu|pcpi_mul|rd[28]~177 ;
wire \cpu|pcpi_mul|rd[29]~180_combout ;
wire \cpu|pcpi_mul|Add14~3 ;
wire \cpu|pcpi_mul|Add14~4_combout ;
wire \cpu|pcpi_mul|rd[29]~181 ;
wire \cpu|pcpi_mul|rd[30]~184_combout ;
wire \cpu|pcpi_mul|Add14~5 ;
wire \cpu|pcpi_mul|Add14~6_combout ;
wire \cpu|pcpi_mul|this_rs2[31]~62_combout ;
wire \cpu|pcpi_mul|rd[30]~185 ;
wire \cpu|pcpi_mul|rd[31]~188_combout ;
wire \cpu|pcpi_mul|Add14~7 ;
wire \cpu|pcpi_mul|Add14~8_combout ;
wire \cpu|pcpi_mul|rd[31]~189 ;
wire \cpu|pcpi_mul|rdx[32]~15_combout ;
wire \cpu|pcpi_mul|Add16~0_combout ;
wire \cpu|pcpi_mul|rd[32]~68_combout ;
wire \cpu|pcpi_mul|Add16~1 ;
wire \cpu|pcpi_mul|Add16~2_combout ;
wire \cpu|pcpi_mul|rd[32]~69 ;
wire \cpu|pcpi_mul|rd[33]~70_combout ;
wire \cpu|pcpi_mul|Add16~3 ;
wire \cpu|pcpi_mul|Add16~4_combout ;
wire \cpu|pcpi_mul|rd[33]~71 ;
wire \cpu|pcpi_mul|rd[34]~124_combout ;
wire \cpu|pcpi_mul|Add16~5 ;
wire \cpu|pcpi_mul|Add16~6_combout ;
wire \cpu|pcpi_mul|this_rs2[35]~30_combout ;
wire \cpu|pcpi_mul|rd[34]~125 ;
wire \cpu|pcpi_mul|rd[35]~126_combout ;
wire \cpu|pcpi_mul|Add16~7 ;
wire \cpu|pcpi_mul|Add16~8_combout ;
wire \cpu|pcpi_mul|rd[35]~127 ;
wire \cpu|pcpi_mul|rdx[36]~27_combout ;
wire \cpu|pcpi_mul|this_rs2[36]~27_combout ;
wire \cpu|pcpi_mul|Add18~0_combout ;
wire \cpu|pcpi_mul|rd[36]~112_combout ;
wire \cpu|pcpi_mul|Add18~1 ;
wire \cpu|pcpi_mul|Add18~2_combout ;
wire \cpu|pcpi_mul|rd[36]~113 ;
wire \cpu|pcpi_mul|rd[37]~114_combout ;
wire \cpu|pcpi_mul|Add18~3 ;
wire \cpu|pcpi_mul|Add18~4_combout ;
wire \cpu|pcpi_mul|this_rs2[38]~25_combout ;
wire \cpu|pcpi_mul|rd[37]~115 ;
wire \cpu|pcpi_mul|rd[38]~116_combout ;
wire \cpu|pcpi_mul|Add18~5 ;
wire \cpu|pcpi_mul|Add18~6_combout ;
wire \cpu|pcpi_mul|rd[38]~117 ;
wire \cpu|pcpi_mul|rd[39]~118_combout ;
wire \cpu|pcpi_mul|Add18~7 ;
wire \cpu|pcpi_mul|Add18~8_combout ;
wire \cpu|pcpi_mul|rd[39]~119 ;
wire \cpu|pcpi_mul|rdx[40]~23_combout ;
wire \cpu|pcpi_mul|Add20~1 ;
wire \cpu|pcpi_mul|Add20~2_combout ;
wire \cpu|pcpi_mul|rd[41]~98_combout ;
wire \cpu|pcpi_mul|Add20~3 ;
wire \cpu|pcpi_mul|Add20~4_combout ;
wire \cpu|pcpi_mul|rd[42]~100_combout ;
wire \cpu|pcpi_mul|pcpi_rd~6_combout ;
wire \cpu|pcpi_div|pcpi_rd[10]~53_combout ;
wire \cpu|Selector456~0_combout ;
wire \cpu|irq_mask~73_combout ;
wire \cpu|Selector456~3_combout ;
wire \cpu|Selector456~4_combout ;
wire \cpu|Selector456~5_combout ;
wire \cpu|Selector456~6_combout ;
wire \cpu|Selector456~7_combout ;
wire \cpu|Selector38~0_combout ;
wire \mem_rdata[26]~68_combout ;
wire \seg2_reg~17_combout ;
wire \simpleuart|cfg_divider[26]~feeder_combout ;
wire \cpu|reg_out[2]~14_combout ;
wire \cpu|mem_wstrb~7_combout ;
wire \simpleuart|cfg_divider[29]~8_combout ;
wire \seg1_reg[30]~14_combout ;
wire \seg2_reg[29]~38_combout ;
wire \led_reg[24]~34_combout ;
wire \mem_rdata[26]~121_combout ;
wire \mem_rdata[26]~65_combout ;
wire \mem_rdata[26]~66_combout ;
wire \mem_rdata[26]~67_combout ;
wire \cpu|Selector456~1_combout ;
wire \cpu|Add10~18_combout ;
wire \cpu|Selector456~2_combout ;
wire \cpu|Selector456~8_combout ;
wire \cpu|Selector115~3_combout ;
wire \cpu|Add1~38_combout ;
wire \cpu|Selector115~2_combout ;
wire \cpu|Selector115~4_combout ;
wire \cpu|ShiftRight0~29_combout ;
wire \cpu|ShiftRight0~73_combout ;
wire \cpu|ShiftRight0~74_combout ;
wire \cpu|Selector115~5_combout ;
wire \cpu|ShiftLeft1~40_combout ;
wire \cpu|Selector99~0_combout ;
wire \cpu|Selector115~0_combout ;
wire \cpu|Selector115~1_combout ;
wire \cpu|Selector115~6_combout ;
wire \cpu|Selector147~0_combout ;
wire \cpu|Selector179~0_combout ;
wire \cpu|Selector179~1_combout ;
wire \cpu|reg_next_pc[10]~51_combout ;
wire \cpu|reg_pc~9_combout ;
wire \cpu|Add3~18_combout ;
wire \cpu|Selector147~1_combout ;
wire \cpu|Selector147~2_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a29 ;
wire \cpu|Selector477~0_combout ;
wire \cpu|Selector477~1_combout ;
wire \cpu|reg_op1[29]~feeder_combout ;
wire \cpu|Add13~58_combout ;
wire \cpu|Selector96~2_combout ;
wire \cpu|Selector96~3_combout ;
wire \cpu|Selector96~4_combout ;
wire \cpu|ShiftLeft1~29_combout ;
wire \cpu|ShiftLeft1~32_combout ;
wire \cpu|Selector96~7_combout ;
wire \cpu|ShiftLeft1~81_combout ;
wire \cpu|Selector96~5_combout ;
wire \cpu|Selector96~6_combout ;
wire \cpu|ShiftRight0~55_combout ;
wire \cpu|Selector96~11_combout ;
wire \cpu|Selector96~8_combout ;
wire \cpu|Selector96~9_combout ;
wire \cpu|Add1~90_combout ;
wire \cpu|Selector96~10_combout ;
wire \cpu|Selector437~4_combout ;
wire \cpu|Selector437~5_combout ;
wire \cpu|irq_mask~94_combout ;
wire \cpu|Selector437~6_combout ;
wire \cpu|Selector437~7_combout ;
wire \cpu|pcpi_mul|pcpi_rd~28_combout ;
wire \cpu|pcpi_div|pcpi_rd[29]~91_combout ;
wire \cpu|Selector437~2_combout ;
wire \cpu|Selector437~3_combout ;
wire \cpu|Selector437~8_combout ;
wire \cpu|Add10~58_combout ;
wire \cpu|Selector437~9_combout ;
wire \cpu|Selector128~2_combout ;
wire \cpu|Selector160~0_combout ;
wire \cpu|Selector160~1_combout ;
wire \cpu|reg_next_pc[29]~89_combout ;
wire \cpu|Add3~56_combout ;
wire \cpu|Selector128~4_combout ;
wire \cpu|Selector128~3_combout ;
wire \cpu|cpuregs_rtl_1_bypass[42]~feeder_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a29 ;
wire \cpu|reg_op2[29]~28_combout ;
wire \cpu|pcpi_mul|rs2~58_combout ;
wire \cpu|pcpi_mul|rs2~60_combout ;
wire \cpu|pcpi_mul|rs2~62_combout ;
wire \cpu|pcpi_mul|rs2~3_combout ;
wire \cpu|pcpi_mul|rs2~2_combout ;
wire \cpu|pcpi_mul|rs2~31_combout ;
wire \cpu|pcpi_mul|rs2~30_combout ;
wire \cpu|pcpi_mul|rs2~27_combout ;
wire \cpu|pcpi_mul|rs2~26_combout ;
wire \cpu|pcpi_mul|rs2~25_combout ;
wire \cpu|pcpi_mul|rs2~24_combout ;
wire \cpu|pcpi_mul|rs2~19_combout ;
wire \cpu|pcpi_mul|rs2~18_combout ;
wire \cpu|pcpi_mul|rs2~17_combout ;
wire \cpu|pcpi_mul|rs2~16_combout ;
wire \cpu|pcpi_mul|rs2~11_combout ;
wire \cpu|pcpi_mul|rs2~10_combout ;
wire \cpu|pcpi_mul|rs2~9_combout ;
wire \cpu|pcpi_mul|rs2~8_combout ;
wire \cpu|pcpi_mul|rs2~33_combout ;
wire \cpu|pcpi_mul|rs2~35_combout ;
wire \cpu|pcpi_mul|rs2~37_combout ;
wire \cpu|pcpi_mul|rs2~39_combout ;
wire \cpu|pcpi_mul|this_rs2[51]~39_combout ;
wire \cpu|pcpi_mul|rd[51]~142_combout ;
wire \cpu|pcpi_mul|pcpi_rd~18_combout ;
wire \cpu|pcpi_div|pcpi_rd[19]~71_combout ;
wire \cpu|Selector447~0_combout ;
wire \cpu|irq_mask~84_combout ;
wire \cpu|Selector447~2_combout ;
wire \cpu|Selector447~3_combout ;
wire \cpu|Selector447~4_combout ;
wire \cpu|Selector447~5_combout ;
wire \cpu|Add10~38_combout ;
wire \cpu|Selector447~1_combout ;
wire \cpu|Selector447~6_combout ;
wire \cpu|Selector447~7_combout ;
wire \cpu|Selector114~7_combout ;
wire \cpu|ShiftRight0~97_combout ;
wire \cpu|Selector106~0_combout ;
wire \cpu|Selector106~2_combout ;
wire \cpu|Add1~60_combout ;
wire \cpu|Selector106~1_combout ;
wire \cpu|Selector106~3_combout ;
wire \cpu|Selector106~4_combout ;
wire \cpu|Selector106~5_combout ;
wire \cpu|Selector106~6_combout ;
wire \cpu|Selector106~7_combout ;
wire \cpu|Selector138~0_combout ;
wire \cpu|Selector170~0_combout ;
wire \cpu|reg_pc~20_combout ;
wire \cpu|Add3~37 ;
wire \cpu|Add3~38_combout ;
wire \cpu|Selector137~1_combout ;
wire \cpu|Selector137~2_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a20 ;
wire \cpu|cpuregs_rs1[20]~24_combout ;
wire \cpu|irq_mask~85_combout ;
wire \cpu|Selector446~2_combout ;
wire \cpu|Selector446~3_combout ;
wire \cpu|Selector446~4_combout ;
wire \cpu|Selector446~5_combout ;
wire \cpu|Add10~40_combout ;
wire \cpu|Selector446~1_combout ;
wire \cpu|Selector446~6_combout ;
wire \cpu|pcpi_div|pcpi_rd[20]~73_combout ;
wire \cpu|pcpi_mul|pcpi_rd~19_combout ;
wire \cpu|Selector446~0_combout ;
wire \cpu|Selector446~7_combout ;
wire \cpu|Selector105~0_combout ;
wire \cpu|Selector105~1_combout ;
wire \cpu|Selector105~2_combout ;
wire \cpu|Add1~63_combout ;
wire \cpu|Selector105~3_combout ;
wire \cpu|Selector105~4_combout ;
wire \cpu|Selector105~5_combout ;
wire \cpu|Selector105~6_combout ;
wire \cpu|Selector105~7_combout ;
wire \cpu|Selector137~0_combout ;
wire \cpu|Selector169~0_combout ;
wire \cpu|Selector169~1_combout ;
wire \cpu|reg_next_pc[20]~71_combout ;
wire \cpu|reg_pc~21_combout ;
wire \cpu|Add13~40_combout ;
wire \cpu|cpuregs_rs1[20]~25_combout ;
wire \cpu|Selector486~0_combout ;
wire \cpu|Selector486~1_combout ;
wire \cpu|Selector486~2_combout ;
wire \cpu|ShiftRight0~32_combout ;
wire \cpu|ShiftRight0~57_combout ;
wire \cpu|Selector113~0_combout ;
wire \cpu|Selector113~1_combout ;
wire \cpu|Selector113~3_combout ;
wire \cpu|Add1~42_combout ;
wire \cpu|Selector113~2_combout ;
wire \cpu|Selector113~4_combout ;
wire \cpu|Selector113~5_combout ;
wire \cpu|Selector113~6_combout ;
wire \cpu|Selector113~7_combout ;
wire \cpu|Selector145~0_combout ;
wire \cpu|Selector177~0_combout ;
wire \cpu|Selector177~1_combout ;
wire \cpu|reg_next_pc[12]~56 ;
wire \cpu|reg_next_pc[13]~58 ;
wire \cpu|reg_next_pc[14]~59_combout ;
wire \cpu|Selector175~0_combout ;
wire \cpu|reg_pc~5_combout ;
wire \cpu|Add10~25 ;
wire \cpu|Add10~27 ;
wire \cpu|Add10~28_combout ;
wire \cpu|Add10~30_combout ;
wire \cpu|pcpi_mul|pcpi_rd~1_combout ;
wire \cpu|pcpi_div|pcpi_rd[15]~63_combout ;
wire \cpu|Selector451~0_combout ;
wire \cpu|Selector451~2_combout ;
wire \cpu|Selector451~3_combout ;
wire \cpu|irq_mask~68_combout ;
wire \cpu|Selector451~4_combout ;
wire \cpu|Selector451~5_combout ;
wire \cpu|Selector451~6_combout ;
wire \cpu|Selector451~7_combout ;
wire \cpu|Selector110~5_combout ;
wire \cpu|ShiftRight0~46_combout ;
wire \cpu|Selector110~6_combout ;
wire \cpu|ShiftLeft1~7_combout ;
wire \cpu|Selector110~0_combout ;
wire \cpu|Add1~48_combout ;
wire \cpu|Selector110~2_combout ;
wire \cpu|Selector110~1_combout ;
wire \cpu|Selector110~3_combout ;
wire \cpu|ShiftRight0~38_combout ;
wire \cpu|Selector110~4_combout ;
wire \cpu|Selector110~7_combout ;
wire \cpu|Selector142~0_combout ;
wire \cpu|Selector174~0_combout ;
wire \cpu|Selector174~1_combout ;
wire \cpu|reg_next_pc[15]~61_combout ;
wire \cpu|Add3~28_combout ;
wire \cpu|Selector142~1_combout ;
wire \cpu|Selector142~2_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a15 ;
wire \cpu|reg_op2[15]~14_combout ;
wire \cpu|mem_la_wdata[15]~8_combout ;
wire \seg2_reg~28_combout ;
wire \seg1_reg[15]~feeder_combout ;
wire \cpu|Selector44~0_combout ;
wire \cpu|mem_wstrb~5_combout ;
wire \seg1_reg[12]~15_combout ;
wire \led_reg~26_combout ;
wire \led_reg[8]~35_combout ;
wire \mem_rdata[15]~83_combout ;
wire \seg2_reg[12]~39_combout ;
wire \mem_rdata[15]~84_combout ;
wire \simpleuart|cfg_divider[15]~10_combout ;
wire \mem_rdata[15]~85_combout ;
wire \cpu|mem_rdata_latched_noshuffle[15]~16_combout ;
wire \cpu|decoded_imm_uj[20]~16_combout ;
wire \cpu|mem_rdata_q[31]~12_combout ;
wire \cpu|WideOr3~0_combout ;
wire \cpu|Mux29~0_combout ;
wire \cpu|Mux14~0_combout ;
wire \cpu|mem_rdata_q[21]~33_combout ;
wire \cpu|Mux14~1_combout ;
wire \cpu|mem_rdata_q~44_combout ;
wire \cpu|Mux44~0_combout ;
wire \cpu|Mux44~1_combout ;
wire \cpu|Add13~28_combout ;
wire \cpu|cpuregs_rs1[14]~48_combout ;
wire \cpu|Selector492~0_combout ;
wire \cpu|Selector492~1_combout ;
wire \cpu|Selector492~2_combout ;
wire \cpu|ShiftRight0~26_combout ;
wire \cpu|ShiftRight0~28_combout ;
wire \cpu|ShiftRight0~54_combout ;
wire \cpu|ShiftRight0~24_combout ;
wire \cpu|ShiftRight0~23_combout ;
wire \cpu|ShiftRight0~25_combout ;
wire \cpu|Selector120~3_combout ;
wire \cpu|ShiftRight0~90_combout ;
wire \cpu|Selector120~4_combout ;
wire \cpu|Add1~28_combout ;
wire \cpu|Selector120~1_combout ;
wire \cpu|Selector120~2_combout ;
wire \cpu|Selector120~0_combout ;
wire \cpu|Selector120~5_combout ;
wire \cpu|Selector120~6_combout ;
wire \cpu|Selector152~0_combout ;
wire \cpu|Selector184~0_combout ;
wire \cpu|Selector184~1_combout ;
wire \cpu|reg_next_pc[5]~41_combout ;
wire \cpu|reg_pc~14_combout ;
wire \cpu|Add3~8_combout ;
wire \cpu|Selector152~1_combout ;
wire \cpu|Selector152~2_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a24 ;
wire \cpu|reg_op2[24]~23_combout ;
wire \cpu|Selector40~0_combout ;
wire \seg2_reg~19_combout ;
wire \mem_rdata[24]~53_combout ;
wire \mem_rdata[24]~54_combout ;
wire \simpleuart|cfg_divider[24]~feeder_combout ;
wire \cpu|mem_la_wdata[8]~15_combout ;
wire \mem_rdata[24]~55_combout ;
wire \cpu|mem_rdata_latched_noshuffle[24]~6_combout ;
wire \cpu|decoded_imm_uj[4]~3_combout ;
wire \cpu|Add7~12_combout ;
wire \cpu|reg_next_pc[4]~39_combout ;
wire \cpu|reg_pc~15_combout ;
wire \cpu|Add3~6_combout ;
wire \cpu|Selector153~1_combout ;
wire \cpu|Selector153~2_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a3 ;
wire \cpu|Selector503~0_combout ;
wire \cpu|Selector503~1_combout ;
wire \cpu|reg_op1[3]~feeder_combout ;
wire \cpu|Add13~6_combout ;
wire \cpu|pcpi_mul|rs1~32_combout ;
wire \cpu|pcpi_mul|rs1~63_combout ;
wire \cpu|pcpi_mul|rs1~62_combout ;
wire \cpu|pcpi_mul|rs1~61_combout ;
wire \cpu|pcpi_mul|rs1~60_combout ;
wire \cpu|pcpi_mul|rs1~59_combout ;
wire \cpu|pcpi_mul|rs1~58_combout ;
wire \cpu|pcpi_mul|rs1~57_combout ;
wire \cpu|pcpi_mul|rs1~56_combout ;
wire \cpu|pcpi_mul|rs1~55_combout ;
wire \cpu|pcpi_mul|rs1~54_combout ;
wire \cpu|pcpi_mul|rs1~53_combout ;
wire \cpu|pcpi_mul|rs1~52_combout ;
wire \cpu|pcpi_mul|rs1~51_combout ;
wire \cpu|pcpi_mul|rs1~50_combout ;
wire \cpu|pcpi_mul|rs1~49_combout ;
wire \cpu|pcpi_mul|rs1~48_combout ;
wire \cpu|pcpi_mul|rs1~47_combout ;
wire \cpu|pcpi_mul|rs1~46_combout ;
wire \cpu|pcpi_mul|rs1~45_combout ;
wire \cpu|pcpi_mul|rs1~44_combout ;
wire \cpu|pcpi_mul|rs1~43_combout ;
wire \cpu|pcpi_mul|rs1~42_combout ;
wire \cpu|pcpi_mul|rs1~41_combout ;
wire \cpu|pcpi_mul|rs1~40_combout ;
wire \cpu|pcpi_mul|rs1~39_combout ;
wire \cpu|pcpi_mul|rs1~38_combout ;
wire \cpu|pcpi_mul|rs1~37_combout ;
wire \cpu|pcpi_mul|rs1~36_combout ;
wire \cpu|pcpi_mul|rs1~35_combout ;
wire \cpu|pcpi_mul|rs1~34_combout ;
wire \cpu|pcpi_mul|rs1~33_combout ;
wire \cpu|pcpi_mul|rs1~31_combout ;
wire \cpu|pcpi_mul|rs1~30_combout ;
wire \cpu|pcpi_mul|rs1~29_combout ;
wire \cpu|pcpi_mul|rs1~28_combout ;
wire \cpu|pcpi_mul|rs1~27_combout ;
wire \cpu|pcpi_mul|rs1~26_combout ;
wire \cpu|pcpi_mul|rs1~25_combout ;
wire \cpu|pcpi_mul|rs1~24_combout ;
wire \cpu|pcpi_mul|rs1~23_combout ;
wire \cpu|pcpi_mul|rs1~22_combout ;
wire \cpu|pcpi_mul|rs1~21_combout ;
wire \cpu|pcpi_mul|rs1~20_combout ;
wire \cpu|pcpi_mul|rs1~19_combout ;
wire \cpu|pcpi_mul|rs1~18_combout ;
wire \cpu|pcpi_mul|rs1~17_combout ;
wire \cpu|pcpi_mul|rs1~16_combout ;
wire \cpu|pcpi_mul|rs1~15_combout ;
wire \cpu|pcpi_mul|rs1~14_combout ;
wire \cpu|pcpi_mul|rs1~13_combout ;
wire \cpu|pcpi_mul|rs1~12_combout ;
wire \cpu|pcpi_mul|rs1~11_combout ;
wire \cpu|pcpi_mul|rs1~10_combout ;
wire \cpu|pcpi_mul|rs1~9_combout ;
wire \cpu|pcpi_mul|rs1~8_combout ;
wire \cpu|pcpi_mul|rs1~7_combout ;
wire \cpu|pcpi_mul|rs1~6_combout ;
wire \cpu|pcpi_mul|rs1~5_combout ;
wire \cpu|pcpi_mul|rs1~4_combout ;
wire \cpu|pcpi_mul|rs1~3_combout ;
wire \cpu|pcpi_mul|rs1~2_combout ;
wire \cpu|pcpi_mul|rs1~1_combout ;
wire \cpu|pcpi_mul|rs1~0_combout ;
wire \cpu|pcpi_mul|this_rs2[3]~28_combout ;
wire \cpu|pcpi_mul|rd[3]~122_combout ;
wire \cpu|pcpi_mul|pcpi_rd~13_combout ;
wire \cpu|pcpi_div|pcpi_rd[3]~39_combout ;
wire \cpu|Selector463~0_combout ;
wire \cpu|Add10~4_combout ;
wire \cpu|reg_out[2]~8_combout ;
wire \cpu|Selector463~3_combout ;
wire \cpu|Selector463~4_combout ;
wire \cpu|reg_out[2]~5_combout ;
wire \cpu|reg_out[2]~6_combout ;
wire \cpu|reg_out[2]~7_combout ;
wire \cpu|Selector463~1_combout ;
wire \cpu|Selector463~2_combout ;
wire \cpu|irq_mask~80_combout ;
wire \cpu|Selector463~5_combout ;
wire \cpu|Selector463~6_combout ;
wire \cpu|Selector463~7_combout ;
wire \cpu|Selector463~8_combout ;
wire \cpu|Selector463~9_combout ;
wire \cpu|Selector463~10_combout ;
wire \cpu|Selector122~10_combout ;
wire \cpu|Selector122~2_combout ;
wire \cpu|Add1~24_combout ;
wire \cpu|Selector122~3_combout ;
wire \cpu|Selector122~4_combout ;
wire \cpu|Selector122~5_combout ;
wire \cpu|ShiftRight0~81_combout ;
wire \cpu|ShiftRight0~82_combout ;
wire \cpu|ShiftRight0~22_combout ;
wire \cpu|Selector122~6_combout ;
wire \cpu|Selector122~7_combout ;
wire \cpu|Selector122~8_combout ;
wire \cpu|Selector122~9_combout ;
wire \cpu|Selector154~0_combout ;
wire \cpu|Add3~4_combout ;
wire \cpu|Selector154~1_combout ;
wire \cpu|Selector154~2_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a30 ;
wire \cpu|cpuregs_rtl_1_bypass[43]~feeder_combout ;
wire \cpu|reg_op2[30]~29_combout ;
wire \cpu|pcpi_div|Add1~62 ;
wire \cpu|pcpi_div|Add1~63_combout ;
wire \cpu|pcpi_div|divisor[62]~34_combout ;
wire \cpu|pcpi_div|LessThan0~67_combout ;
wire \cpu|pcpi_div|LessThan0~72_combout ;
wire \cpu|pcpi_div|LessThan0~73_combout ;
wire \cpu|pcpi_div|LessThan0~74_combout ;
wire \cpu|pcpi_div|quotient~21_combout ;
wire \cpu|pcpi_div|Add2~14_combout ;
wire \cpu|pcpi_div|pcpi_rd[2]~37_combout ;
wire \cpu|Selector464~0_combout ;
wire \cpu|pcpi_mul|pcpi_rd~14_combout ;
wire \cpu|Selector464~8_combout ;
wire \cpu|Selector464~1_combout ;
wire \cpu|Selector464~2_combout ;
wire \cpu|Selector464~3_combout ;
wire \cpu|Selector464~4_combout ;
wire \cpu|Selector464~5_combout ;
wire \cpu|Add10~2_combout ;
wire \cpu|Selector464~9_combout ;
wire \led_reg~10_combout ;
wire \led_reg[4]~32_combout ;
wire \sw[2]~input_o ;
wire \sw_ready~0_combout ;
wire \sw_ready~q ;
wire \mem_ready~2_combout ;
wire \mem_rdata[0]~13_combout ;
wire \mem_rdata[2]~114_combout ;
wire \seg2_reg~10_combout ;
wire \seg1_reg[2]~12_combout ;
wire \seg2_reg[5]~36_combout ;
wire \seg2_ready~0_combout ;
wire \seg2_ready~q ;
wire \mem_rdata[0]~12_combout ;
wire \mem_rdata[2]~115_combout ;
wire \ser_rx~input_o ;
wire \simpleuart|recv_pattern~2_combout ;
wire \simpleuart|recv_state[0]~27_combout ;
wire \simpleuart|recv_state[0]~16_combout ;
wire \simpleuart|recv_state[1]~18_combout ;
wire \simpleuart|recv_state[1]~22_combout ;
wire \simpleuart|recv_state[2]~25_combout ;
wire \simpleuart|recv_state[2]~26_combout ;
wire \simpleuart|recv_state[0]~17_combout ;
wire \simpleuart|recv_state[0]~28_combout ;
wire \simpleuart|recv_state[0]~24_combout ;
wire \simpleuart|recv_state[0]~19_combout ;
wire \simpleuart|recv_state[0]~20_combout ;
wire \simpleuart|recv_state[0]~21_combout ;
wire \simpleuart|recv_state[3]~13_combout ;
wire \simpleuart|recv_state[3]~29_combout ;
wire \simpleuart|recv_state[3]~23_combout ;
wire \simpleuart|Decoder0~0_combout ;
wire \simpleuart|recv_pattern[3]~0_combout ;
wire \simpleuart|recv_pattern[3]~1_combout ;
wire \simpleuart|recv_buf_data~3_combout ;
wire \simpleuart|recv_buf_data~5_combout ;
wire \simpleuart|recv_buf_data~6_combout ;
wire \simpleuart|recv_buf_data~7_combout ;
wire \simpleuart|recv_buf_data~8_combout ;
wire \simpleuart|recv_buf_data~4_combout ;
wire \simpleuart|recv_buf_data[5]~1_combout ;
wire \mem_ready~4_combout ;
wire \mem_rdata[0]~17_combout ;
wire \mem_rdata[2]~116_combout ;
wire \mem_rdata[2]~117_combout ;
wire \cpu|Selector464~6_combout ;
wire \cpu|Selector464~7_combout ;
wire \cpu|Selector464~10_combout ;
wire \cpu|Selector464~11_combout ;
wire \cpu|Selector123~10_combout ;
wire \cpu|Selector123~3_combout ;
wire \cpu|Add1~22_combout ;
wire \cpu|Selector123~4_combout ;
wire \cpu|Selector123~5_combout ;
wire \cpu|ShiftRight0~84_combout ;
wire \cpu|ShiftRight0~85_combout ;
wire \cpu|ShiftRight0~98_combout ;
wire \cpu|Selector123~6_combout ;
wire \cpu|Selector123~7_combout ;
wire \cpu|Selector123~2_combout ;
wire \cpu|Selector123~8_combout ;
wire \cpu|Selector123~9_combout ;
wire \cpu|current_pc~1_combout ;
wire \cpu|Selector155~0_combout ;
wire \cpu|Add3~2_combout ;
wire \cpu|Selector155~2_combout ;
wire \cpu|Selector155~3_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a6 ;
wire \cpu|cpuregs_rs1[6]~41_combout ;
wire \cpu|Selector500~0_combout ;
wire \cpu|Add13~11 ;
wire \cpu|Add13~12_combout ;
wire \cpu|Selector500~1_combout ;
wire \cpu|Selector500~2_combout ;
wire \cpu|Add13~13 ;
wire \cpu|Add13~14_combout ;
wire \cpu|Selector499~0_combout ;
wire \cpu|Selector499~1_combout ;
wire \cpu|Selector499~2_combout ;
wire \cpu|Add13~15 ;
wire \cpu|Add13~16_combout ;
wire \cpu|cpuregs_rs1[8]~42_combout ;
wire \cpu|Selector498~0_combout ;
wire \cpu|Selector498~1_combout ;
wire \cpu|Selector498~2_combout ;
wire \cpu|Add13~17 ;
wire \cpu|Add13~18_combout ;
wire \cpu|cpuregs_rs1[9]~43_combout ;
wire \cpu|Selector497~0_combout ;
wire \cpu|Selector497~1_combout ;
wire \cpu|Selector497~2_combout ;
wire \cpu|ShiftRight0~30_combout ;
wire \cpu|ShiftRight0~31_combout ;
wire \cpu|Selector116~5_combout ;
wire \cpu|Add1~36_combout ;
wire \cpu|Selector116~2_combout ;
wire \cpu|Selector116~3_combout ;
wire \cpu|Selector116~4_combout ;
wire \cpu|Selector116~6_combout ;
wire \cpu|Selector116~1_combout ;
wire \cpu|ShiftRight0~76_combout ;
wire \cpu|Selector116~0_combout ;
wire \cpu|Selector116~7_combout ;
wire \cpu|Selector148~0_combout ;
wire \cpu|Selector180~0_combout ;
wire \cpu|Selector180~1_combout ;
wire \cpu|reg_next_pc[9]~49_combout ;
wire \cpu|reg_pc~10_combout ;
wire \cpu|Add10~16_combout ;
wire \cpu|mem_la_wdata[9]~14_combout ;
wire \seg2_reg~34_combout ;
wire \mem_rdata[9]~34_combout ;
wire \led_reg~19_combout ;
wire \mem_rdata[9]~32_combout ;
wire \mem_rdata[9]~33_combout ;
wire \cpu|Selector457~1_combout ;
wire \cpu|Selector457~2_combout ;
wire \cpu|Selector457~3_combout ;
wire \cpu|Selector457~4_combout ;
wire \cpu|irq_mask~74_combout ;
wire \cpu|Selector457~5_combout ;
wire \cpu|Selector457~6_combout ;
wire \cpu|Selector457~7_combout ;
wire \cpu|pcpi_mul|pcpi_rd~7_combout ;
wire \cpu|pcpi_div|pcpi_rd[9]~51_combout ;
wire \cpu|Selector457~0_combout ;
wire \cpu|Selector457~8_combout ;
wire \cpu|next_pc[9]~6_combout ;
wire \cpu|mem_addr[9]~44_combout ;
wire \cpu|mem_rdata_latched_noshuffle[2]~22_combout ;
wire \cpu|mem_rdata_latched_noshuffle[2]~27_combout ;
wire \cpu|mem_rdata_latched_noshuffle[18]~20_combout ;
wire \cpu|mem_rdata_q[18]~18_combout ;
wire \cpu|decoded_rs1~6_combout ;
wire \cpu|decoded_rs1~7_combout ;
wire \cpu|decoded_rs1~8_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a1 ;
wire \cpu|cpuregs_rs1[1]~0_combout ;
wire \cpu|irq_mask~65_combout ;
wire \cpu|eoi~0_combout ;
wire \cpu|Add3~0_combout ;
wire \cpu|reg_next_pc[1]~32_combout ;
wire \cpu|Selector156~0_combout ;
wire \cpu|Selector156~1_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a3 ;
wire \cpu|cpuregs_rs2[3]~3_combout ;
wire \cpu|mem_la_wdata[19]~4_combout ;
wire \seg2_reg~11_combout ;
wire \mem_rdata[3]~109_combout ;
wire \sw[3]~input_o ;
wire \led_reg~11_combout ;
wire \mem_rdata[3]~107_combout ;
wire \mem_rdata[3]~108_combout ;
wire \mem_rdata[3]~110_combout ;
wire \cpu|mem_rdata_latched_noshuffle[3]~19_combout ;
wire \cpu|mem_rdata_latched_noshuffle[3]~26_combout ;
wire \cpu|mem_rdata_latched_noshuffle[19]~17_combout ;
wire \cpu|mem_rdata_q[19]~16_combout ;
wire \cpu|decoded_rs1~1_combout ;
wire \cpu|decoded_rs1~2_combout ;
wire \cpu|decoded_rs1~3_combout ;
wire \cpu|decoded_rs1~4_combout ;
wire \cpu|cpuregs_rtl_0_bypass[11]~feeder_combout ;
wire \cpu|cpuregs~2_combout ;
wire \cpu|cpuregs_rtl_0_bypass[3]~feeder_combout ;
wire \cpu|cpuregs~0_combout ;
wire \cpu|cpuregs~1_combout ;
wire \cpu|cpuregs~3_combout ;
wire \cpu|cpuregs_rs1[23]~31_combout ;
wire \cpu|Selector483~0_combout ;
wire \cpu|Add13~46_combout ;
wire \cpu|Selector483~1_combout ;
wire \cpu|Selector483~2_combout ;
wire \cpu|Selector102~5_combout ;
wire \cpu|Selector102~6_combout ;
wire \cpu|Selector102~7_combout ;
wire \cpu|ShiftRight0~102_combout ;
wire \cpu|ShiftRight0~83_combout ;
wire \cpu|Selector102~11_combout ;
wire \cpu|Selector102~8_combout ;
wire \cpu|Selector102~9_combout ;
wire \cpu|Selector102~3_combout ;
wire \cpu|Add1~72_combout ;
wire \cpu|Selector102~2_combout ;
wire \cpu|Selector102~4_combout ;
wire \cpu|Selector102~10_combout ;
wire \cpu|Selector134~0_combout ;
wire \cpu|Add3~44_combout ;
wire \cpu|Selector134~1_combout ;
wire \cpu|Selector134~2_combout ;
wire \cpu|cpuregs_rtl_1_bypass[36]~feeder_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a23 ;
wire \cpu|reg_op2[23]~22_combout ;
wire \cpu|mem_la_wdata[23]~0_combout ;
wire \seg2_reg~20_combout ;
wire \led_reg~25_combout ;
wire \mem_rdata[23]~72_combout ;
wire \mem_rdata[23]~73_combout ;
wire \mem_rdata[23]~74_combout ;
wire \cpu|mem_rdata_latched_noshuffle[23]~12_combout ;
wire \cpu|decoded_imm_uj[3]~2_combout ;
wire \cpu|decoded_rs2~13_combout ;
wire \cpu|cpuregs_rtl_1_bypass[8]~feeder_combout ;
wire \cpu|cpuregs~5_combout ;
wire \cpu|cpuregs_rtl_1_bypass[11]~feeder_combout ;
wire \cpu|cpuregs~6_combout ;
wire \cpu|cpuregs~4_combout ;
wire \cpu|cpuregs~7_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a1 ;
wire \cpu|cpuregs_rs2[1]~1_combout ;
wire \cpu|mem_la_wdata[17]~6_combout ;
wire \seg2_reg~26_combout ;
wire \simpleuart|cfg_divider[17]~feeder_combout ;
wire \led_reg~17_combout ;
wire \mem_rdata[17]~6_combout ;
wire \mem_rdata[17]~7_combout ;
wire \mem_rdata[17]~11_combout ;
wire \cpu|mem_16bit_buffer[1]~feeder_combout ;
wire \cpu|mem_rdata_latched[1]~3_combout ;
wire \cpu|Mux112~0_combout ;
wire \cpu|Mux112~2_combout ;
wire \cpu|is_lb_lh_lw_lbu_lhu~q ;
wire \cpu|instr_lw~1_combout ;
wire \cpu|instr_lw~q ;
wire \cpu|instr_lw~_wirecell_combout ;
wire \cpu|mem_wordsize.00~q ;
wire \cpu|pcpi_mul|pcpi_rd~24_combout ;
wire \cpu|pcpi_div|pcpi_rd[26]~85_combout ;
wire \cpu|Selector440~0_combout ;
wire \cpu|Add10~52_combout ;
wire \cpu|Selector440~1_combout ;
wire \cpu|Selector440~2_combout ;
wire \cpu|Selector440~3_combout ;
wire \cpu|irq_mask~90_combout ;
wire \cpu|Selector440~4_combout ;
wire \cpu|Selector440~5_combout ;
wire \cpu|Selector440~6_combout ;
wire \cpu|Selector440~7_combout ;
wire \cpu|Selector99~1_combout ;
wire \cpu|Selector99~2_combout ;
wire \cpu|Selector99~3_combout ;
wire \cpu|Add1~82_combout ;
wire \cpu|Selector99~4_combout ;
wire \cpu|Selector99~6_combout ;
wire \cpu|Selector99~5_combout ;
wire \cpu|Selector99~7_combout ;
wire \cpu|Selector99~8_combout ;
wire \cpu|Selector131~0_combout ;
wire \cpu|Selector163~0_combout ;
wire \cpu|Selector163~1_combout ;
wire \cpu|reg_next_pc[26]~83_combout ;
wire \cpu|next_pc[26]~23_combout ;
wire \cpu|next_pc[25]~24_combout ;
wire \cpu|mem_addr[24]~76 ;
wire \cpu|mem_addr[25]~78 ;
wire \cpu|mem_addr[26]~79_combout ;
wire \cpu|mem_addr[25]~77_combout ;
wire \simpleuart_reg_dat_we~0_combout ;
wire \simpleuart_reg_div_sel~0_combout ;
wire \simpleuart_reg_dat_we~3_combout ;
wire \cpu|mem_addr[22]~71_combout ;
wire \cpu|mem_addr[21]~69_combout ;
wire \cpu|mem_addr[19]~65_combout ;
wire \cpu|mem_addr[20]~67_combout ;
wire \Equal4~1_combout ;
wire \cpu|next_pc[28]~26_combout ;
wire \cpu|next_pc[27]~22_combout ;
wire \cpu|mem_addr[26]~80 ;
wire \cpu|mem_addr[27]~82 ;
wire \cpu|mem_addr[28]~83_combout ;
wire \cpu|mem_addr[23]~73_combout ;
wire \cpu|next_pc[29]~27_combout ;
wire \cpu|mem_addr[28]~84 ;
wire \cpu|mem_addr[29]~85_combout ;
wire \cpu|mem_addr[27]~81_combout ;
wire \Equal4~2_combout ;
wire \cpu|next_pc[30]~28_combout ;
wire \cpu|mem_addr[29]~86 ;
wire \cpu|mem_addr[30]~87_combout ;
wire \cpu|next_pc[31]~29_combout ;
wire \cpu|mem_addr[30]~88 ;
wire \cpu|mem_addr[31]~89_combout ;
wire \Equal4~3_combout ;
wire \cpu|mem_addr[17]~61_combout ;
wire \cpu|mem_addr[16]~59_combout ;
wire \cpu|mem_addr[18]~63_combout ;
wire \cpu|mem_addr[15]~56_combout ;
wire \Equal4~0_combout ;
wire \Equal4~4_combout ;
wire \simpleuart_reg_div_sel~combout ;
wire \simpleuart|cfg_divider[2]~11_combout ;
wire \led_reg[5]~feeder_combout ;
wire \mem_rdata[5]~77_combout ;
wire \mem_rdata[5]~94_combout ;
wire \seg1_reg~10_combout ;
wire \mem_rdata[5]~93_combout ;
wire \mem_rdata[5]~95_combout ;
wire \cpu|mem_la_wdata[21]~2_combout ;
wire \mem_rdata[5]~96_combout ;
wire \cpu|mem_la_firstword~1_combout ;
wire \cpu|mem_rdata_latched[5]~24_combout ;
wire \cpu|mem_rdata_latched[5]~25_combout ;
wire \cpu|mem_rdata_latched[5]~26_combout ;
wire \cpu|mem_rdata_q[15]~11_combout ;
wire \cpu|Equal17~3_combout ;
wire \cpu|Mux73~1_combout ;
wire \cpu|Mux73~2_combout ;
wire \cpu|Mux73~3_combout ;
wire \cpu|Mux15~1_combout ;
wire \cpu|is_alu_reg_imm~1_combout ;
wire \cpu|Mux113~0_combout ;
wire \cpu|Mux113~1_combout ;
wire \cpu|is_alu_reg_imm~q ;
wire \cpu|Equal34~1_combout ;
wire \cpu|instr_slli~0_combout ;
wire \cpu|instr_slli~q ;
wire \cpu|alu_out_q[6]~5_combout ;
wire \cpu|Selector112~2_combout ;
wire \cpu|Selector112~7_combout ;
wire \cpu|Selector112~9_combout ;
wire \cpu|Add1~44_combout ;
wire \cpu|Selector112~4_combout ;
wire \cpu|Selector112~3_combout ;
wire \cpu|Selector112~5_combout ;
wire \cpu|Selector112~6_combout ;
wire \cpu|Selector112~8_combout ;
wire \cpu|Selector144~0_combout ;
wire \cpu|Selector176~0_combout ;
wire \cpu|Selector176~1_combout ;
wire \cpu|reg_next_pc[13]~57_combout ;
wire \cpu|Add3~24_combout ;
wire \cpu|Selector144~1_combout ;
wire \cpu|Selector144~2_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a13 ;
wire \cpu|reg_op2[13]~12_combout ;
wire \cpu|mem_la_wdata[13]~10_combout ;
wire \seg2_reg~30_combout ;
wire \led_reg~21_combout ;
wire \mem_rdata[13]~44_combout ;
wire \mem_rdata[13]~45_combout ;
wire \cpu|Selector35~0_combout ;
wire \mem_rdata[13]~46_combout ;
wire \cpu|mem_rdata_latched_noshuffle[13]~5_combout ;
wire \cpu|mem_rdata_latched_noshuffle[29]~4_combout ;
wire \cpu|decoded_imm_uj[9]~8_combout ;
wire \cpu|mem_rdata_q[29]~1_combout ;
wire \cpu|Mux9~0_combout ;
wire \cpu|Mux8~0_combout ;
wire \cpu|Mux31~2_combout ;
wire \cpu|Mux46~0_combout ;
wire \cpu|Mux16~3_combout ;
wire \cpu|Mux16~4_combout ;
wire \cpu|Mux46~1_combout ;
wire \cpu|Equal34~0_combout ;
wire \cpu|instr_xor~0_combout ;
wire \cpu|instr_srl~2_combout ;
wire \cpu|instr_srl~q ;
wire \cpu|instr_srli~0_combout ;
wire \cpu|instr_srli~q ;
wire \cpu|WideNor2~5_combout ;
wire \cpu|Selector119~0_combout ;
wire \cpu|Add1~30_combout ;
wire \cpu|Selector119~1_combout ;
wire \cpu|Selector119~2_combout ;
wire \cpu|Selector119~3_combout ;
wire \cpu|Selector119~4_combout ;
wire \cpu|Selector119~5_combout ;
wire \cpu|Selector119~6_combout ;
wire \cpu|pcpi_mul|pcpi_rd~10_combout ;
wire \cpu|Add10~10_combout ;
wire \cpu|Selector460~2_combout ;
wire \cpu|Selector460~3_combout ;
wire \cpu|irq_mask~77_combout ;
wire \cpu|Selector460~4_combout ;
wire \cpu|Selector460~5_combout ;
wire \cpu|Selector460~6_combout ;
wire \cpu|Selector460~7_combout ;
wire \cpu|Selector460~1_combout ;
wire \cpu|Selector460~8_combout ;
wire \cpu|pcpi_div|pcpi_rd[6]~45_combout ;
wire \cpu|Selector460~0_combout ;
wire \cpu|Selector460~9_combout ;
wire \cpu|Selector151~0_combout ;
wire \cpu|Selector183~0_combout ;
wire \cpu|reg_pc~13_combout ;
wire \cpu|Add3~11 ;
wire \cpu|Add3~13 ;
wire \cpu|Add3~14_combout ;
wire \cpu|Selector149~1_combout ;
wire \cpu|Selector149~2_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a8 ;
wire \cpu|reg_op2[8]~7_combout ;
wire \cpu|Add1~15_combout ;
wire \cpu|Add1~34_combout ;
wire \cpu|Selector117~5_combout ;
wire \cpu|Selector117~6_combout ;
wire \cpu|Selector117~4_combout ;
wire \cpu|Selector117~7_combout ;
wire \cpu|Selector117~2_combout ;
wire \cpu|Selector117~3_combout ;
wire \cpu|Selector117~0_combout ;
wire \cpu|ShiftRight0~78_combout ;
wire \cpu|Selector117~1_combout ;
wire \cpu|Selector117~8_combout ;
wire \led_reg~16_combout ;
wire \seg2_reg~35_combout ;
wire \mem_rdata[8]~56_combout ;
wire \mem_rdata[8]~57_combout ;
wire \mem_rdata[8]~58_combout ;
wire \cpu|Selector458~3_combout ;
wire \cpu|Add10~14_combout ;
wire \cpu|Selector458~4_combout ;
wire \cpu|irq_mask~75_combout ;
wire \cpu|Selector458~5_combout ;
wire \cpu|Selector458~6_combout ;
wire \cpu|Selector458~7_combout ;
wire \cpu|Selector458~8_combout ;
wire \cpu|Selector458~9_combout ;
wire \cpu|pcpi_mul|pcpi_rd~8_combout ;
wire \cpu|pcpi_div|pcpi_rd[8]~49_combout ;
wire \cpu|Selector458~2_combout ;
wire \cpu|Selector458~10_combout ;
wire \cpu|Selector149~0_combout ;
wire \cpu|Selector181~0_combout ;
wire \cpu|Selector181~1_combout ;
wire \cpu|reg_next_pc[8]~47_combout ;
wire \cpu|next_pc[8]~7_combout ;
wire \cpu|mem_addr[8]~42_combout ;
wire \cpu|mem_la_wdata[14]~9_combout ;
wire \mem_rdata[14]~52_combout ;
wire \seg2_reg~29_combout ;
wire \seg1_reg[14]~feeder_combout ;
wire \led_reg~22_combout ;
wire \mem_rdata[14]~50_combout ;
wire \mem_rdata[14]~51_combout ;
wire \cpu|mem_rdata_latched[30]~34_combout ;
wire \cpu|mem_rdata_q[30]~3_combout ;
wire \cpu|mem_rdata_q~34_combout ;
wire \cpu|Mux30~0_combout ;
wire \cpu|Mux45~0_combout ;
wire \cpu|Mux26~0_combout ;
wire \cpu|Mux15~2_combout ;
wire \cpu|Mux8~1_combout ;
wire \cpu|Mux15~0_combout ;
wire \cpu|Mux15~3_combout ;
wire \cpu|Mux45~1_combout ;
wire \cpu|Equal34~2_combout ;
wire \cpu|instr_ecall_ebreak~2_combout ;
wire \cpu|mem_rdata_q[9]~13_combout ;
wire \cpu|Mux61~2_combout ;
wire \cpu|Mux61~3_combout ;
wire \cpu|Mux61~5_combout ;
wire \cpu|Mux61~4_combout ;
wire \cpu|instr_ecall_ebreak~0_combout ;
wire \cpu|instr_ecall_ebreak~1_combout ;
wire \cpu|instr_ecall_ebreak~3_combout ;
wire \cpu|instr_ecall_ebreak~4_combout ;
wire \cpu|instr_ecall_ebreak~q ;
wire \cpu|reg_out[2]~15_combout ;
wire \cpu|Selector539~1_combout ;
wire \cpu|pcpi_valid~q ;
wire \cpu|always18~9_combout ;
wire \cpu|pcpi_timeout_counter[3]~3_combout ;
wire \cpu|pcpi_timeout_counter[2]~4_combout ;
wire \cpu|pcpi_timeout_counter[0]~0_combout ;
wire \cpu|pcpi_timeout_counter[0]~2_combout ;
wire \cpu|pcpi_timeout_counter[1]~1_combout ;
wire \cpu|Add4~0_combout ;
wire \cpu|pcpi_timeout~0_combout ;
wire \cpu|pcpi_timeout~q ;
wire \cpu|always18~6_combout ;
wire \cpu|Selector474~0_combout ;
wire \cpu|cpu_state~27_combout ;
wire \cpu|cpu_state.cpu_state_trap~q ;
wire \cpu|trap~0_combout ;
wire \cpu|trap~q ;
wire \cpu|always5~0_combout ;
wire \cpu|mem_16bit_buffer[1]~1_combout ;
wire \cpu|mem_rdata_latched[9]~16_combout ;
wire \cpu|mem_rdata_latched[9]~15_combout ;
wire \cpu|mem_rdata_latched[9]~17_combout ;
wire \cpu|decoded_imm_uj[8]~7_combout ;
wire \cpu|decoded_rd~19_combout ;
wire \cpu|Mux70~0_combout ;
wire \cpu|decoded_rd~18_combout ;
wire \cpu|decoded_rd~20_combout ;
wire \cpu|Selector432~0_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a6 ;
wire \cpu|cpuregs_rtl_1_bypass[19]~feeder_combout ;
wire \cpu|reg_op2[6]~5_combout ;
wire \cpu|mem_wdata[6]~feeder_combout ;
wire \seg1_reg~8_combout ;
wire \mem_rdata[6]~89_combout ;
wire \led_reg~14_combout ;
wire \mem_rdata[6]~90_combout ;
wire \mem_rdata[6]~91_combout ;
wire \cpu|mem_la_wdata[22]~1_combout ;
wire \mem_rdata[6]~92_combout ;
wire \cpu|mem_rdata_latched[22]~37_combout ;
wire \cpu|mem_rdata_latched[22]~38_combout ;
wire \cpu|decoded_rs2~10_combout ;
wire \cpu|WideOr23~0_combout ;
wire \cpu|WideOr23~combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a5 ;
wire \cpu|reg_op2[5]~36_combout ;
wire \cpu|reg_op2[5]~37_combout ;
wire \cpu|is_jalr_addi_slti_sltiu_xori_ori_andi~0_combout ;
wire \cpu|is_jalr_addi_slti_sltiu_xori_ori_andi~q ;
wire \cpu|reg_op2[5]~35_combout ;
wire \cpu|reg_op2[5]~38_combout ;
wire \mem_rdata[21]~99_combout ;
wire \seg2_reg~22_combout ;
wire \simpleuart|cfg_divider[21]~feeder_combout ;
wire \led_reg~28_combout ;
wire \mem_rdata[21]~97_combout ;
wire \mem_rdata[21]~98_combout ;
wire \cpu|mem_16bit_buffer[5]~feeder_combout ;
wire \cpu|Equal17~0_combout ;
wire \cpu|mem_rdata_latched[6]~19_combout ;
wire \cpu|mem_rdata_latched[6]~20_combout ;
wire \cpu|mem_rdata_latched[6]~21_combout ;
wire \cpu|Equal17~1_combout ;
wire \cpu|mem_rdata_latched_noshuffle[3]~18_combout ;
wire \cpu|mem_rdata_latched[3]~23_combout ;
wire \cpu|Equal17~2_combout ;
wire \cpu|instr_jalr~2_combout ;
wire \cpu|instr_jal~0_combout ;
wire \cpu|instr_jalr~1_combout ;
wire \cpu|instr_jalr~3_combout ;
wire \cpu|instr_jalr~q ;
wire \cpu|WideOr17~0_combout ;
wire \cpu|Selector90~0_combout ;
wire \cpu|Selector90~1_combout ;
wire \cpu|reg_op2[2]~2_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a2 ;
wire \cpu|cpuregs_rs2[2]~2_combout ;
wire \cpu|mem_la_wdata[10]~13_combout ;
wire \seg2_reg~33_combout ;
wire \led_reg~24_combout ;
wire \mem_rdata[10]~69_combout ;
wire \mem_rdata[10]~70_combout ;
wire \mem_rdata[10]~71_combout ;
wire \cpu|mem_rdata_latched_noshuffle[10]~11_combout ;
wire \cpu|decoded_rd[3]~4_combout ;
wire \cpu|mem_rdata_latched_noshuffle[26]~10_combout ;
wire \cpu|decoded_rd[3]~1_combout ;
wire \cpu|Equal21~1_combout ;
wire \cpu|Equal24~0_combout ;
wire \cpu|mem_rdata_q~32_combout ;
wire \cpu|Mux31~4_combout ;
wire \cpu|Mux9~1_combout ;
wire \cpu|Mux69~8_combout ;
wire \cpu|Mux69~6_combout ;
wire \cpu|Mux69~7_combout ;
wire \cpu|Mux17~0_combout ;
wire \cpu|Mux17~1_combout ;
wire \cpu|Mux47~0_combout ;
wire \cpu|Mux47~1_combout ;
wire \cpu|mem_rdata_latched[28]~29_combout ;
wire \cpu|mem_la_wdata[12]~11_combout ;
wire \seg2_reg~31_combout ;
wire \led_reg~20_combout ;
wire \mem_rdata[12]~38_combout ;
wire \mem_rdata[12]~39_combout ;
wire \cpu|Selector36~0_combout ;
wire \mem_rdata[12]~40_combout ;
wire \cpu|mem_rdata_latched[28]~30_combout ;
wire \cpu|instr_retirq~0_combout ;
wire \cpu|instr_retirq~1_combout ;
wire \cpu|instr_retirq~2_combout ;
wire \cpu|instr_retirq~3_combout ;
wire \cpu|instr_retirq~q ;
wire \cpu|Selector389~0_combout ;
wire \cpu|Selector389~1_combout ;
wire \cpu|irq_active~q ;
wire \cpu|irq_delay~1_combout ;
wire \cpu|irq_delay~2_combout ;
wire \cpu|irq_delay~q ;
wire \cpu|always18~3_combout ;
wire \cpu|irq_delay~0_combout ;
wire \cpu|latched_compr~0_combout ;
wire \cpu|latched_compr~q ;
wire \cpu|is_compare~0_combout ;
wire \cpu|is_compare~q ;
wire \cpu|Selector125~8_combout ;
wire \cpu|Selector125~9_combout ;
wire \cpu|Selector125~10_combout ;
wire \cpu|Selector125~11_combout ;
wire \cpu|Selector125~12_combout ;
wire \cpu|Add1~4_combout ;
wire \cpu|Selector125~6_combout ;
wire \cpu|Selector125~7_combout ;
wire \cpu|Selector125~15_combout ;
wire \cpu|Selector125~5_combout ;
wire \cpu|Selector125~13_combout ;
wire \cpu|instr_beq~0_combout ;
wire \cpu|instr_beq~q ;
wire \cpu|instr_bne~0_combout ;
wire \cpu|instr_bne~q ;
wire \cpu|Selector93~2_combout ;
wire \cpu|instr_sltiu~0_combout ;
wire \cpu|instr_sltiu~q ;
wire \cpu|instr_bltu~0_combout ;
wire \cpu|instr_bltu~q ;
wire \cpu|WideOr8~combout ;
wire \cpu|is_sltiu_bltu_sltu~q ;
wire \cpu|LessThan1~1_cout ;
wire \cpu|LessThan1~3_cout ;
wire \cpu|LessThan1~5_cout ;
wire \cpu|LessThan1~7_cout ;
wire \cpu|LessThan1~9_cout ;
wire \cpu|LessThan1~11_cout ;
wire \cpu|LessThan1~13_cout ;
wire \cpu|LessThan1~15_cout ;
wire \cpu|LessThan1~17_cout ;
wire \cpu|LessThan1~19_cout ;
wire \cpu|LessThan1~21_cout ;
wire \cpu|LessThan1~23_cout ;
wire \cpu|LessThan1~25_cout ;
wire \cpu|LessThan1~27_cout ;
wire \cpu|LessThan1~29_cout ;
wire \cpu|LessThan1~31_cout ;
wire \cpu|LessThan1~33_cout ;
wire \cpu|LessThan1~35_cout ;
wire \cpu|LessThan1~37_cout ;
wire \cpu|LessThan1~39_cout ;
wire \cpu|LessThan1~41_cout ;
wire \cpu|LessThan1~43_cout ;
wire \cpu|LessThan1~45_cout ;
wire \cpu|LessThan1~47_cout ;
wire \cpu|LessThan1~49_cout ;
wire \cpu|LessThan1~51_cout ;
wire \cpu|LessThan1~53_cout ;
wire \cpu|LessThan1~55_cout ;
wire \cpu|LessThan1~57_cout ;
wire \cpu|LessThan1~59_cout ;
wire \cpu|LessThan1~61_cout ;
wire \cpu|LessThan1~62_combout ;
wire \cpu|instr_slti~1_combout ;
wire \cpu|instr_slti~q ;
wire \cpu|instr_slt~2_combout ;
wire \cpu|instr_slt~q ;
wire \cpu|instr_blt~0_combout ;
wire \cpu|instr_blt~q ;
wire \cpu|WideOr7~combout ;
wire \cpu|is_slti_blt_slt~q ;
wire \cpu|LessThan0~1_cout ;
wire \cpu|LessThan0~3_cout ;
wire \cpu|LessThan0~5_cout ;
wire \cpu|LessThan0~7_cout ;
wire \cpu|LessThan0~9_cout ;
wire \cpu|LessThan0~11_cout ;
wire \cpu|LessThan0~13_cout ;
wire \cpu|LessThan0~15_cout ;
wire \cpu|LessThan0~17_cout ;
wire \cpu|LessThan0~19_cout ;
wire \cpu|LessThan0~21_cout ;
wire \cpu|LessThan0~23_cout ;
wire \cpu|LessThan0~25_cout ;
wire \cpu|LessThan0~27_cout ;
wire \cpu|LessThan0~29_cout ;
wire \cpu|LessThan0~31_cout ;
wire \cpu|LessThan0~33_cout ;
wire \cpu|LessThan0~35_cout ;
wire \cpu|LessThan0~37_cout ;
wire \cpu|LessThan0~39_cout ;
wire \cpu|LessThan0~41_cout ;
wire \cpu|LessThan0~43_cout ;
wire \cpu|LessThan0~45_cout ;
wire \cpu|LessThan0~47_cout ;
wire \cpu|LessThan0~49_cout ;
wire \cpu|LessThan0~51_cout ;
wire \cpu|LessThan0~53_cout ;
wire \cpu|LessThan0~55_cout ;
wire \cpu|LessThan0~57_cout ;
wire \cpu|LessThan0~59_cout ;
wire \cpu|LessThan0~61_cout ;
wire \cpu|LessThan0~62_combout ;
wire \cpu|Selector93~0_combout ;
wire \cpu|instr_bgeu~0_combout ;
wire \cpu|instr_bgeu~q ;
wire \cpu|instr_bge~0_combout ;
wire \cpu|instr_bge~q ;
wire \cpu|Selector93~1_combout ;
wire \cpu|Selector93~3_combout ;
wire \cpu|Selector125~14_combout ;
wire \cpu|instr_rdcycle~0_combout ;
wire \cpu|instr_rdcycle~q ;
wire \cpu|Selector323~1_combout ;
wire \cpu|pcpi_mul|pcpi_rd~31_combout ;
wire \cpu|pcpi_div|pcpi_rd[0]~33_combout ;
wire \cpu|Selector323~3_combout ;
wire \cpu|instr_getq~0_combout ;
wire \cpu|instr_getq~q ;
wire \cpu|Selector323~4_combout ;
wire \cpu|Selector323~2_combout ;
wire \cpu|irq_mask~67_combout ;
wire \cpu|Selector323~0_combout ;
wire \cpu|Selector323~5_combout ;
wire \cpu|mem_rdata_word~0_combout ;
wire \seg2_reg~8_combout ;
wire \cpu|mem_la_wdata[16]~7_combout ;
wire \mem_rdata[0]~26_combout ;
wire \led_reg~8_combout ;
wire \sw[0]~input_o ;
wire \mem_rdata[0]~24_combout ;
wire \mem_rdata[0]~25_combout ;
wire \simpleuart|recv_buf_data~0_combout ;
wire \simpleuart|recv_buf_data~2_combout ;
wire \mem_rdata[0]~27_combout ;
wire \mem_rdata[0]~28_combout ;
wire \cpu|Selector60~0_combout ;
wire \cpu|Selector466~0_combout ;
wire \cpu|Selector466~1_combout ;
wire \cpu|Selector466~2_combout ;
wire \cpu|Selector466~3_combout ;
wire \cpu|Selector466~4_combout ;
wire \cpu|Selector157~0_combout ;
wire \cpu|Selector157~1_combout ;
wire \cpu|Selector157~2_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a25 ;
wire \cpu|reg_op2[25]~24_combout ;
wire \cpu|Selector39~0_combout ;
wire \seg2_reg~18_combout ;
wire \mem_rdata[25]~29_combout ;
wire \mem_rdata[25]~30_combout ;
wire \simpleuart|cfg_divider[25]~feeder_combout ;
wire \mem_rdata[25]~31_combout ;
wire \cpu|mem_rdata_latched[25]~31_combout ;
wire \cpu|mem_rdata_latched[25]~32_combout ;
wire \cpu|mem_rdata_q[25]~14_combout ;
wire \cpu|Mux35~0_combout ;
wire \cpu|Mux35~1_combout ;
wire \cpu|mem_rdata_q~43_combout ;
wire \cpu|Mux19~7_combout ;
wire \cpu|Mux19~1_combout ;
wire \cpu|Mux20~1_combout ;
wire \cpu|Mux19~4_combout ;
wire \cpu|Mux20~0_combout ;
wire \cpu|Mux20~2_combout ;
wire \cpu|Mux19~2_combout ;
wire \cpu|Mux20~3_combout ;
wire \cpu|Mux50~0_combout ;
wire \cpu|Mux50~1_combout ;
wire \cpu|pcpi_insn[5]~feeder_combout ;
wire \cpu|pcpi_div|always0~2_combout ;
wire \cpu|pcpi_insn[30]~feeder_combout ;
wire \cpu|pcpi_insn[28]~feeder_combout ;
wire \cpu|pcpi_div|always0~0_combout ;
wire \cpu|pcpi_div|always0~1_combout ;
wire \cpu|pcpi_insn[1]~feeder_combout ;
wire \cpu|pcpi_insn[3]~feeder_combout ;
wire \cpu|pcpi_div|always0~3_combout ;
wire \cpu|pcpi_div|always0~4_combout ;
wire \cpu|pcpi_mul|instr_mulh~0_combout ;
wire \cpu|pcpi_mul|instr_mulh~q ;
wire \cpu|pcpi_mul|instr_mul~0_combout ;
wire \cpu|pcpi_mul|instr_mul~q ;
wire \cpu|pcpi_mul|WideOr0~combout ;
wire \cpu|pcpi_mul|pcpi_wait~q ;
wire \cpu|pcpi_mul|pcpi_wait_q~feeder_combout ;
wire \cpu|pcpi_mul|pcpi_wait_q~q ;
wire \cpu|pcpi_mul|mul_waiting~0_combout ;
wire \cpu|pcpi_mul|mul_waiting~q ;
wire \cpu|pcpi_mul|rs2~1_combout ;
wire \cpu|pcpi_mul|rs2~0_combout ;
wire \cpu|pcpi_mul|this_rs2[1]~0_combout ;
wire \cpu|pcpi_mul|rd[1]~66_combout ;
wire \cpu|pcpi_mul|pcpi_rd~0_combout ;
wire \cpu|pcpi_div|pcpi_rd[1]~35_combout ;
wire \cpu|Selector465~0_combout ;
wire \cpu|Selector465~6_combout ;
wire \cpu|Selector465~7_combout ;
wire \cpu|Add10~0_combout ;
wire \cpu|Selector465~8_combout ;
wire \cpu|Selector465~1_combout ;
wire \cpu|Selector465~2_combout ;
wire \cpu|Selector465~3_combout ;
wire \cpu|Selector465~4_combout ;
wire \cpu|Selector465~5_combout ;
wire \cpu|Selector465~9_combout ;
wire \cpu|Selector465~10_combout ;
wire \cpu|Selector124~8_combout ;
wire \cpu|Selector124~5_combout ;
wire \cpu|Selector124~6_combout ;
wire \cpu|Selector124~7_combout ;
wire \cpu|Selector124~9_combout ;
wire \cpu|Selector124~0_combout ;
wire \cpu|Selector124~1_combout ;
wire \cpu|Add1~6_combout ;
wire \cpu|Selector124~3_combout ;
wire \cpu|Selector124~2_combout ;
wire \cpu|Selector124~4_combout ;
wire \cpu|Selector124~10_combout ;
wire \cpu|current_pc~0_combout ;
wire \cpu|Selector188~0_combout ;
wire \cpu|reg_pc~33_combout ;
wire \cpu|Selector505~1_combout ;
wire \cpu|Selector505~2_combout ;
wire \cpu|reg_op1[1]~feeder_combout ;
wire \cpu|Add13~2_combout ;
wire \cpu|Selector458~1_combout ;
wire \cpu|Selector454~1_combout ;
wire \cpu|Add10~22_combout ;
wire \cpu|Selector454~2_combout ;
wire \cpu|irq_mask~71_combout ;
wire \cpu|Selector454~3_combout ;
wire \cpu|Selector454~4_combout ;
wire \cpu|Selector454~5_combout ;
wire \cpu|Selector454~6_combout ;
wire \cpu|Selector454~7_combout ;
wire \cpu|pcpi_mul|pcpi_rd~4_combout ;
wire \cpu|pcpi_div|pcpi_rd[12]~57_combout ;
wire \cpu|Selector454~0_combout ;
wire \cpu|Selector454~8_combout ;
wire \cpu|next_pc[12]~3_combout ;
wire \cpu|mem_addr[12]~50_combout ;
wire \Equal4~6_combout ;
wire \Equal4~7_combout ;
wire \Equal5~0_combout ;
wire \Equal5~1_combout ;
wire \seg1_ready~0_combout ;
wire \seg1_ready~q ;
wire \mem_rdata[21]~2_combout ;
wire \cpu|mem_la_wdata[11]~12_combout ;
wire \seg2_reg~32_combout ;
wire \led_reg~23_combout ;
wire \mem_rdata[11]~62_combout ;
wire \mem_rdata[11]~63_combout ;
wire \mem_rdata[11]~64_combout ;
wire \cpu|mem_rdata_latched_noshuffle[11]~9_combout ;
wire \cpu|decoded_imm_uj[7]~6_combout ;
wire \cpu|mem_rdata_q[27]~7_combout ;
wire \cpu|Mux18~2_combout ;
wire \cpu|Mux18~3_combout ;
wire \cpu|Mux18~5_combout ;
wire \cpu|Mux18~4_combout ;
wire \cpu|Mux33~0_combout ;
wire \cpu|Mux31~3_combout ;
wire \cpu|Mux33~1_combout ;
wire \cpu|Mux10~0_combout ;
wire \cpu|Mux48~0_combout ;
wire \cpu|Mux48~1_combout ;
wire \cpu|Selector85~0_combout ;
wire \cpu|Add10~12_combout ;
wire \cpu|Add10~31_combout ;
wire \cpu|pcpi_mul|pcpi_rd~9_combout ;
wire \cpu|pcpi_div|pcpi_rd[7]~47_combout ;
wire \cpu|Selector316~3_combout ;
wire \cpu|Selector316~4_combout ;
wire \cpu|Selector316~1_combout ;
wire \cpu|Selector316~2_combout ;
wire \cpu|irq_mask~76_combout ;
wire \cpu|Selector316~0_combout ;
wire \cpu|Selector316~5_combout ;
wire \cpu|Selector459~1_combout ;
wire \cpu|next_pc[7]~8_combout ;
wire \cpu|mem_addr[7]~40_combout ;
wire \mem_rdata[19]~113_combout ;
wire \seg2_reg~24_combout ;
wire \simpleuart|cfg_divider[19]~feeder_combout ;
wire \led_reg~30_combout ;
wire \mem_rdata[19]~111_combout ;
wire \mem_rdata[19]~112_combout ;
wire \cpu|decoded_imm_uj[1]~0_combout ;
wire \cpu|mem_rdata_q~37_combout ;
wire \cpu|mem_rdata_q[8]~38_combout ;
wire \cpu|mem_rdata_q[8]~39_combout ;
wire \cpu|mem_rdata_latched_noshuffle[8]~7_combout ;
wire \cpu|mem_rdata_latched[8]~14_combout ;
wire \cpu|decoded_imm_uj[10]~9_combout ;
wire \cpu|Mux27~9_combout ;
wire \cpu|Mux26~1_combout ;
wire \cpu|Mux26~2_combout ;
wire \cpu|Mux26~3_combout ;
wire \cpu|Mux26~4_combout ;
wire \cpu|Mux56~0_combout ;
wire \cpu|Mux56~1_combout ;
wire \cpu|instr_sltu~2_combout ;
wire \cpu|instr_sltu~q ;
wire \cpu|WideNor2~16_combout ;
wire \cpu|WideNor2~7_combout ;
wire \cpu|WideNor2~14_combout ;
wire \cpu|WideNor2~12_combout ;
wire \cpu|WideNor2~13_combout ;
wire \cpu|WideNor2~15_combout ;
wire \cpu|WideNor2~0_combout ;
wire \cpu|WideNor2~1_combout ;
wire \cpu|instr_lhu~0_combout ;
wire \cpu|instr_lhu~q ;
wire \cpu|WideNor2~2_combout ;
wire \cpu|WideNor2~6_combout ;
wire \cpu|WideNor2~17_combout ;
wire \cpu|irq_mask~78_combout ;
wire \cpu|Selector461~6_combout ;
wire \cpu|Selector461~7_combout ;
wire \cpu|Selector461~8_combout ;
wire \cpu|Selector461~9_combout ;
wire \cpu|Add10~8_combout ;
wire \cpu|Selector461~4_combout ;
wire \cpu|Selector461~3_combout ;
wire \cpu|Selector461~5_combout ;
wire \cpu|Selector461~11_combout ;
wire \cpu|pcpi_mul|pcpi_rd~11_combout ;
wire \cpu|pcpi_div|pcpi_rd[5]~43_combout ;
wire \cpu|Selector461~2_combout ;
wire \cpu|Selector461~10_combout ;
wire \cpu|next_pc[5]~10_combout ;
wire \cpu|mem_addr[5]~36_combout ;
wire \cpu|mem_la_wdata[20]~3_combout ;
wire \mem_rdata[4]~103_combout ;
wire \led_reg~12_combout ;
wire \seg1_reg~11_combout ;
wire \mem_rdata[4]~100_combout ;
wire \mem_rdata[4]~101_combout ;
wire \mem_rdata[4]~102_combout ;
wire \cpu|mem_rdata_latched_noshuffle[4]~24_combout ;
wire \cpu|mem_rdata_latched_noshuffle[4]~25_combout ;
wire \cpu|mem_rdata_latched_noshuffle[20]~23_combout ;
wire \cpu|decoded_imm_uj[11]~10_combout ;
wire \cpu|decoded_rs2~8_combout ;
wire \cpu|reg_op2[0]~0_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \cpu|cpuregs_rs2[0]~0_combout ;
wire \cpu|mem_wdata[0]~feeder_combout ;
wire \mem_rdata[16]~23_combout ;
wire \seg2_reg~27_combout ;
wire \simpleuart|cfg_divider[16]~feeder_combout ;
wire \led_reg~18_combout ;
wire \mem_rdata[16]~21_combout ;
wire \mem_rdata[16]~22_combout ;
wire \cpu|mem_rdata_latched[0]~6_combout ;
wire \cpu|Mux95~0_combout ;
wire \cpu|decoded_rs2~16_combout ;
wire \cpu|decoded_rs2~14_combout ;
wire \cpu|decoded_rs2~15_combout ;
wire \cpu|decoded_rs2~17_combout ;
wire \cpu|reg_op2[4]~4_combout ;
wire \cpu|cpuregs_rtl_1_bypass[17]~feeder_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a4 ;
wire \cpu|cpuregs_rs2[4]~4_combout ;
wire \mem_rdata[20]~106_combout ;
wire \seg2_reg~23_combout ;
wire \led_reg~29_combout ;
wire \mem_rdata[20]~104_combout ;
wire \mem_rdata[20]~105_combout ;
wire \cpu|mem_rdata_latched[4]~28_combout ;
wire \cpu|decoded_imm_uj[2]~1_combout ;
wire \cpu|Equal7~1_combout ;
wire \cpu|Equal7~2_combout ;
wire \cpu|instr_auipc~q ;
wire \cpu|WideOr5~0_combout ;
wire \cpu|is_lui_auipc_jal~q ;
wire \cpu|Add13~42_combout ;
wire \cpu|cpuregs_rs1[21]~27_combout ;
wire \cpu|Selector485~0_combout ;
wire \cpu|Selector485~1_combout ;
wire \cpu|Selector485~2_combout ;
wire \cpu|Equal48~12_combout ;
wire \cpu|Equal48~11_combout ;
wire \cpu|Equal48~13_combout ;
wire \cpu|Equal48~10_combout ;
wire \cpu|Equal48~14_combout ;
wire \cpu|Equal48~3_combout ;
wire \cpu|Equal48~2_combout ;
wire \cpu|Equal48~0_combout ;
wire \cpu|Equal48~1_combout ;
wire \cpu|Equal48~4_combout ;
wire \cpu|Equal48~18_combout ;
wire \cpu|Equal48~17_combout ;
wire \cpu|Equal48~16_combout ;
wire \cpu|Equal48~15_combout ;
wire \cpu|Equal48~19_combout ;
wire \cpu|Equal48~6_combout ;
wire \cpu|Equal48~8_combout ;
wire \cpu|Equal48~7_combout ;
wire \cpu|Equal48~5_combout ;
wire \cpu|Equal48~9_combout ;
wire \cpu|Equal48~20_combout ;
wire \cpu|Selector545~1_combout ;
wire \cpu|Selector93~4_combout ;
wire \cpu|Selector545~2_combout ;
wire \cpu|Selector545~0_combout ;
wire \cpu|Selector545~3_combout ;
wire \cpu|decoder_trigger~q ;
wire \cpu|do_waitirq~0_combout ;
wire \cpu|do_waitirq~q ;
wire \cpu|always18~1_combout ;
wire \cpu|Add7~10_combout ;
wire \cpu|reg_next_pc[6]~43_combout ;
wire \cpu|next_pc[6]~9_combout ;
wire \cpu|mem_addr[6]~38_combout ;
wire \Equal4~5_combout ;
wire \simpleuart_reg_dat_we~1_combout ;
wire \Equal4~8_combout ;
wire \led_ready~0_combout ;
wire \led_ready~q ;
wire \mem_rdata[21]~3_combout ;
wire \mem_rdata[21]~10_combout ;
wire \seg1_reg[30]~feeder_combout ;
wire \mem_rdata[30]~47_combout ;
wire \mem_rdata[30]~48_combout ;
wire \mem_rdata[30]~49_combout ;
wire \cpu|mem_rdata_latched[14]~12_combout ;
wire \cpu|mem_rdata_latched[14]~11_combout ;
wire \cpu|mem_rdata_latched[14]~13_combout ;
wire \cpu|decoded_imm_uj[14]~12_combout ;
wire \cpu|Decoder5~3_combout ;
wire \cpu|is_beq_bne_blt_bge_bltu_bgeu~0_combout ;
wire \cpu|mem_rdata_q[8]~36_combout ;
wire \cpu|mem_rdata_q~42_combout ;
wire \cpu|Selector92~0_combout ;
wire \cpu|Add13~0_combout ;
wire \cpu|Selector506~2_combout ;
wire \cpu|Selector506~1_combout ;
wire \cpu|Selector506~4_combout ;
wire \cpu|mem_wstrb~1_combout ;
wire \cpu|mem_wstrb~2_combout ;
wire \LessThan3~0_combout ;
wire \ram_wren~2_combout ;
wire \mem_rdata[31]~82_combout ;
wire \mem_rdata[31]~80_combout ;
wire \mem_rdata[31]~81_combout ;
wire \cpu|mem_rdata_latched[15]~18_combout ;
wire \cpu|decoded_imm_uj[15]~13_combout ;
wire \cpu|Mux73~0_combout ;
wire \cpu|instr_lui~1_combout ;
wire \cpu|instr_lui~0_combout ;
wire \cpu|instr_lui~2_combout ;
wire \cpu|instr_lui~q ;
wire \cpu|Selector505~0_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a2 ;
wire \cpu|Selector504~0_combout ;
wire \cpu|Selector504~1_combout ;
wire \cpu|reg_op1[2]~feeder_combout ;
wire \cpu|Add13~4_combout ;
wire \cpu|ShiftLeft1~8_combout ;
wire \cpu|ShiftLeft1~9_combout ;
wire \cpu|ShiftLeft1~44_combout ;
wire \cpu|Selector118~1_combout ;
wire \cpu|Add1~32_combout ;
wire \cpu|Selector118~2_combout ;
wire \cpu|Selector118~3_combout ;
wire \cpu|Selector118~4_combout ;
wire \cpu|Selector118~0_combout ;
wire \cpu|Selector118~5_combout ;
wire \cpu|Selector118~6_combout ;
wire \cpu|Selector150~0_combout ;
wire \cpu|Selector182~0_combout ;
wire \cpu|Selector182~1_combout ;
wire \cpu|reg_next_pc[7]~45_combout ;
wire \cpu|Add3~12_combout ;
wire \cpu|Selector150~1_combout ;
wire \cpu|Selector150~2_combout ;
wire \cpu|cpuregs_rtl_1_bypass[20]~feeder_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a7 ;
wire \cpu|reg_op2[7]~6_combout ;
wire \led_reg~15_combout ;
wire \seg1_reg~9_combout ;
wire \mem_rdata[7]~76_combout ;
wire \led_reg[7]~feeder_combout ;
wire \mem_rdata[7]~78_combout ;
wire \mem_rdata[7]~79_combout ;
wire \cpu|mem_rdata_word~1_combout ;
wire \cpu|Selector53~0_combout ;
wire \cpu|Selector459~0_combout ;
wire \cpu|irq_mask~69_combout ;
wire \cpu|Selector452~3_combout ;
wire \cpu|Selector452~4_combout ;
wire \cpu|Selector452~5_combout ;
wire \cpu|Selector452~6_combout ;
wire \cpu|Selector452~7_combout ;
wire \cpu|Selector452~1_combout ;
wire \cpu|Add10~26_combout ;
wire \cpu|Selector452~2_combout ;
wire \cpu|pcpi_mul|pcpi_rd~2_combout ;
wire \cpu|pcpi_div|pcpi_rd[14]~61_combout ;
wire \cpu|Selector452~0_combout ;
wire \cpu|Selector452~8_combout ;
wire \cpu|next_pc[14]~1_combout ;
wire \cpu|mem_addr[14]~54_combout ;
wire \ram_wren~1_combout ;
wire \ram_ready~q ;
wire \mem_rdata[21]~8_combout ;
wire \mem_rdata[7]~75_combout ;
wire \cpu|mem_rdata_latched_noshuffle[7]~13_combout ;
wire \cpu|mem_rdata_latched_noshuffle[7]~14_combout ;
wire \cpu|decoded_rd[0]~5_combout ;
wire \cpu|decoded_rd[0]~2_combout ;
wire \cpu|decoded_rd[0]~feeder_combout ;
wire \cpu|Mux69~14_combout ;
wire \cpu|Mux69~18_combout ;
wire \cpu|Mux69~17_combout ;
wire \cpu|Mux78~0_combout ;
wire \cpu|Mux78~1_combout ;
wire \cpu|Mux110~2_combout ;
wire \cpu|Mux110~1_combout ;
wire \cpu|Mux110~0_combout ;
wire \cpu|Mux110~3_combout ;
wire \cpu|Mux110~4_combout ;
wire \cpu|latched_rd[0]~0_combout ;
wire \cpu|latched_rd[0]~2_combout ;
wire \cpu|WideOr21~0_combout ;
wire \cpu|WideOr21~combout ;
wire \cpu|WideNor6~combout ;
wire \cpu|always16~0_combout ;
wire \cpu|cpuregs_rtl_0|auto_generated|ram_block1a8 ;
wire \cpu|cpuregs_rs1[8]~8_combout ;
wire \cpu|Add6~16_combout ;
wire \cpu|timer~77_combout ;
wire \cpu|WideOr25~8_combout ;
wire \cpu|WideOr25~7_combout ;
wire \cpu|WideOr25~9_combout ;
wire \cpu|WideOr25~5_combout ;
wire \cpu|WideOr25~2_combout ;
wire \cpu|WideOr25~3_combout ;
wire \cpu|Add6~61 ;
wire \cpu|Add6~62_combout ;
wire \cpu|cpuregs_rs1[31]~39_combout ;
wire \cpu|timer~98_combout ;
wire \cpu|WideOr25~0_combout ;
wire \cpu|WideOr25~1_combout ;
wire \cpu|WideOr25~4_combout ;
wire \cpu|WideOr25~6_combout ;
wire \cpu|WideOr25~combout ;
wire \cpu|next_irq_pending~9_combout ;
wire \cpu|next_irq_pending~10_combout ;
wire \cpu|next_irq_pending~11_combout ;
wire \cpu|next_irq_pending~5_combout ;
wire \cpu|next_irq_pending~3_combout ;
wire \cpu|next_irq_pending~4_combout ;
wire \cpu|next_irq_pending~2_combout ;
wire \cpu|next_irq_pending~6_combout ;
wire \cpu|next_irq_pending~7_combout ;
wire \cpu|next_irq_pending~8_combout ;
wire \cpu|next_irq_pending~12_combout ;
wire \cpu|next_irq_pending~13_combout ;
wire \cpu|always18~2_combout ;
wire \cpu|always18~4_combout ;
wire \cpu|irq_state~3_combout ;
wire \cpu|Add3~52_combout ;
wire \cpu|Selector130~4_combout ;
wire \cpu|Selector130~3_combout ;
wire \cpu|cpuregs_rtl_1_bypass[40]~feeder_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a27 ;
wire \cpu|reg_op2[27]~26_combout ;
wire \cpu|Selector37~0_combout ;
wire \seg2_reg~16_combout ;
wire \mem_rdata[27]~59_combout ;
wire \mem_rdata[27]~60_combout ;
wire \mem_rdata[27]~61_combout ;
wire \simpleuart|cfg_divider[27]~feeder_combout ;
wire \cpu|decoded_rd[4]~3_combout ;
wire \cpu|decoded_rd[4]~0_combout ;
wire \cpu|Equal23~0_combout ;
wire \cpu|Mux27~10_combout ;
wire \cpu|Mux27~11_combout ;
wire \cpu|Mux27~4_combout ;
wire \cpu|Mux27~13_combout ;
wire \cpu|Mux27~12_combout ;
wire \cpu|Mux13~2_combout ;
wire \cpu|Mux13~3_combout ;
wire \cpu|Mux57~0_combout ;
wire \cpu|Mux42~3_combout ;
wire \cpu|Mux42~2_combout ;
wire \cpu|Mux57~1_combout ;
wire \cpu|instr_sh~0_combout ;
wire \cpu|instr_sh~q ;
wire \cpu|mem_wordsize~7_combout ;
wire \cpu|mem_wordsize~8_combout ;
wire \cpu|mem_wordsize.01~q ;
wire \cpu|Selector34~0_combout ;
wire \seg2_reg~13_combout ;
wire \seg2_reg~14_combout ;
wire \simpleuart|cfg_divider[29]~feeder_combout ;
wire \seg2_reg~15_combout ;
wire \seg2_reg~21_combout ;
wire \simpleuart|cfg_divider[22]~feeder_combout ;
wire \led_reg~9_combout ;
wire \simpleuart|LessThan0~1_cout ;
wire \simpleuart|LessThan0~3_cout ;
wire \simpleuart|LessThan0~5_cout ;
wire \simpleuart|LessThan0~7_cout ;
wire \simpleuart|LessThan0~9_cout ;
wire \simpleuart|LessThan0~11_cout ;
wire \simpleuart|LessThan0~13_cout ;
wire \simpleuart|LessThan0~15_cout ;
wire \simpleuart|LessThan0~17_cout ;
wire \simpleuart|LessThan0~19_cout ;
wire \simpleuart|LessThan0~21_cout ;
wire \simpleuart|LessThan0~23_cout ;
wire \simpleuart|LessThan0~25_cout ;
wire \simpleuart|LessThan0~27_cout ;
wire \simpleuart|LessThan0~29_cout ;
wire \simpleuart|LessThan0~31_cout ;
wire \simpleuart|LessThan0~33_cout ;
wire \simpleuart|LessThan0~35_cout ;
wire \simpleuart|LessThan0~37_cout ;
wire \simpleuart|LessThan0~39_cout ;
wire \simpleuart|LessThan0~41_cout ;
wire \simpleuart|LessThan0~43_cout ;
wire \simpleuart|LessThan0~45_cout ;
wire \simpleuart|LessThan0~47_cout ;
wire \simpleuart|LessThan0~49_cout ;
wire \simpleuart|LessThan0~51_cout ;
wire \simpleuart|LessThan0~53_cout ;
wire \simpleuart|LessThan0~55_cout ;
wire \simpleuart|LessThan0~57_cout ;
wire \simpleuart|LessThan0~59_cout ;
wire \simpleuart|LessThan0~60_combout ;
wire \simpleuart|recv_divcnt[10]~98_combout ;
wire \simpleuart|recv_divcnt[10]~99_combout ;
wire \simpleuart|recv_divcnt[10]~100_combout ;
wire \simpleuart|recv_divcnt[10]~101_combout ;
wire \simpleuart|recv_divcnt[0]~35 ;
wire \simpleuart|recv_divcnt[1]~36_combout ;
wire \simpleuart|recv_divcnt[1]~37 ;
wire \simpleuart|recv_divcnt[2]~38_combout ;
wire \simpleuart|recv_divcnt[2]~39 ;
wire \simpleuart|recv_divcnt[3]~40_combout ;
wire \simpleuart|recv_divcnt[3]~41 ;
wire \simpleuart|recv_divcnt[4]~42_combout ;
wire \simpleuart|recv_divcnt[4]~43 ;
wire \simpleuart|recv_divcnt[5]~44_combout ;
wire \simpleuart|recv_divcnt[5]~45 ;
wire \simpleuart|recv_divcnt[6]~46_combout ;
wire \simpleuart|recv_divcnt[6]~47 ;
wire \simpleuart|recv_divcnt[7]~48_combout ;
wire \simpleuart|recv_divcnt[7]~49 ;
wire \simpleuart|recv_divcnt[8]~50_combout ;
wire \simpleuart|recv_divcnt[8]~51 ;
wire \simpleuart|recv_divcnt[9]~52_combout ;
wire \simpleuart|recv_divcnt[9]~53 ;
wire \simpleuart|recv_divcnt[10]~54_combout ;
wire \simpleuart|recv_divcnt[10]~55 ;
wire \simpleuart|recv_divcnt[11]~56_combout ;
wire \simpleuart|recv_divcnt[11]~57 ;
wire \simpleuart|recv_divcnt[12]~58_combout ;
wire \simpleuart|recv_divcnt[12]~59 ;
wire \simpleuart|recv_divcnt[13]~60_combout ;
wire \simpleuart|recv_divcnt[13]~61 ;
wire \simpleuart|recv_divcnt[14]~62_combout ;
wire \simpleuart|recv_divcnt[14]~63 ;
wire \simpleuart|recv_divcnt[15]~64_combout ;
wire \simpleuart|recv_divcnt[15]~65 ;
wire \simpleuart|recv_divcnt[16]~66_combout ;
wire \simpleuart|recv_divcnt[16]~67 ;
wire \simpleuart|recv_divcnt[17]~68_combout ;
wire \simpleuart|recv_divcnt[17]~69 ;
wire \simpleuart|recv_divcnt[18]~70_combout ;
wire \simpleuart|recv_divcnt[18]~71 ;
wire \simpleuart|recv_divcnt[19]~72_combout ;
wire \simpleuart|recv_divcnt[19]~73 ;
wire \simpleuart|recv_divcnt[20]~74_combout ;
wire \simpleuart|recv_divcnt[20]~75 ;
wire \simpleuart|recv_divcnt[21]~76_combout ;
wire \simpleuart|recv_divcnt[21]~77 ;
wire \simpleuart|recv_divcnt[22]~78_combout ;
wire \simpleuart|recv_divcnt[22]~79 ;
wire \simpleuart|recv_divcnt[23]~80_combout ;
wire \simpleuart|recv_divcnt[23]~81 ;
wire \simpleuart|recv_divcnt[24]~82_combout ;
wire \simpleuart|recv_divcnt[24]~83 ;
wire \simpleuart|recv_divcnt[25]~84_combout ;
wire \simpleuart|recv_divcnt[25]~85 ;
wire \simpleuart|recv_divcnt[26]~86_combout ;
wire \simpleuart|recv_divcnt[26]~87 ;
wire \simpleuart|recv_divcnt[27]~88_combout ;
wire \simpleuart|recv_divcnt[27]~89 ;
wire \simpleuart|recv_divcnt[28]~90_combout ;
wire \simpleuart|recv_divcnt[28]~91 ;
wire \simpleuart|recv_divcnt[29]~92_combout ;
wire \simpleuart|recv_divcnt[29]~93 ;
wire \simpleuart|recv_divcnt[30]~94_combout ;
wire \simpleuart|recv_divcnt[30]~95 ;
wire \simpleuart|recv_divcnt[31]~96_combout ;
wire \simpleuart|LessThan1~1_cout ;
wire \simpleuart|LessThan1~3_cout ;
wire \simpleuart|LessThan1~5_cout ;
wire \simpleuart|LessThan1~7_cout ;
wire \simpleuart|LessThan1~9_cout ;
wire \simpleuart|LessThan1~11_cout ;
wire \simpleuart|LessThan1~13_cout ;
wire \simpleuart|LessThan1~15_cout ;
wire \simpleuart|LessThan1~17_cout ;
wire \simpleuart|LessThan1~19_cout ;
wire \simpleuart|LessThan1~21_cout ;
wire \simpleuart|LessThan1~23_cout ;
wire \simpleuart|LessThan1~25_cout ;
wire \simpleuart|LessThan1~27_cout ;
wire \simpleuart|LessThan1~29_cout ;
wire \simpleuart|LessThan1~31_cout ;
wire \simpleuart|LessThan1~33_cout ;
wire \simpleuart|LessThan1~35_cout ;
wire \simpleuart|LessThan1~37_cout ;
wire \simpleuart|LessThan1~39_cout ;
wire \simpleuart|LessThan1~41_cout ;
wire \simpleuart|LessThan1~43_cout ;
wire \simpleuart|LessThan1~45_cout ;
wire \simpleuart|LessThan1~47_cout ;
wire \simpleuart|LessThan1~49_cout ;
wire \simpleuart|LessThan1~51_cout ;
wire \simpleuart|LessThan1~53_cout ;
wire \simpleuart|LessThan1~55_cout ;
wire \simpleuart|LessThan1~57_cout ;
wire \simpleuart|LessThan1~59_cout ;
wire \simpleuart|LessThan1~61_cout ;
wire \simpleuart|LessThan1~62_combout ;
wire \simpleuart|recv_buf_valid~0_combout ;
wire \simpleuart|recv_buf_valid~q ;
wire \mem_rdata[29]~41_combout ;
wire \seg1_reg[29]~feeder_combout ;
wire \mem_rdata[29]~42_combout ;
wire \mem_rdata[29]~43_combout ;
wire \cpu|mem_16bit_buffer[13]~feeder_combout ;
wire \cpu|mem_rdata_latched[13]~10_combout ;
wire \cpu|decoded_imm_uj[13]~11_combout ;
wire \cpu|Mux19~0_combout ;
wire \cpu|mem_rdata_q~30_combout ;
wire \cpu|mem_rdata_latched_noshuffle[16]~2_combout ;
wire \cpu|mem_rdata_latched[0]~22_combout ;
wire \cpu|instr_jal~1_combout ;
wire \cpu|instr_jal~2_combout ;
wire \cpu|instr_jal~q ;
wire \cpu|Add7~13_combout ;
wire \cpu|reg_next_pc[3]~37_combout ;
wire \cpu|next_pc[3]~12_combout ;
wire \cpu|mem_addr[3]~32_combout ;
wire \sw[1]~input_o ;
wire \mem_rdata[1]~14_combout ;
wire \seg2_reg~9_combout ;
wire \mem_rdata[1]~15_combout ;
wire \mem_rdata[1]~18_combout ;
wire \mem_rdata[1]~19_combout ;
wire \mem_rdata[1]~20_combout ;
wire \cpu|prefetched_high_word~3_combout ;
wire \cpu|prefetched_high_word~4_combout ;
wire \cpu|prefetched_high_word~2_combout ;
wire \cpu|prefetched_high_word~0_combout ;
wire \cpu|prefetched_high_word~5_combout ;
wire \cpu|prefetched_high_word~q ;
wire \cpu|mem_la_use_prefetched_high_word~combout ;
wire \cpu|mem_valid~2_combout ;
wire \cpu|mem_valid~4_combout ;
wire \cpu|Mux66~0_combout ;
wire \cpu|mem_valid~3_combout ;
wire \cpu|Mux66~1_combout ;
wire \cpu|mem_valid~5_combout ;
wire \cpu|mem_valid~q ;
wire \rom_ready~0_combout ;
wire \rom_ready~q ;
wire \mem_rdata[21]~9_combout ;
wire \mem_rdata[28]~37_combout ;
wire \mem_rdata[28]~35_combout ;
wire \mem_rdata[28]~36_combout ;
wire \cpu|mem_rdata_latched[12]~8_combout ;
wire \cpu|mem_rdata_latched[12]~7_combout ;
wire \cpu|mem_rdata_latched[12]~9_combout ;
wire \cpu|mem_rdata_q[17]~4_combout ;
wire \cpu|mem_rdata_q[12]~9_combout ;
wire \cpu|Mux28~2_combout ;
wire \cpu|Mux28~0_combout ;
wire \cpu|Mux28~1_combout ;
wire \cpu|Mux28~3_combout ;
wire \cpu|Mux43~3_combout ;
wire \cpu|Mux43~2_combout ;
wire \cpu|mem_rdata_q~64_combout ;
wire \cpu|Mux58~0_combout ;
wire \cpu|Mux58~1_combout ;
wire \cpu|Equal26~0_combout ;
wire \cpu|instr_srai~0_combout ;
wire \cpu|is_slli_srli_srai~0_combout ;
wire \cpu|is_slli_srli_srai~q ;
wire \cpu|Selector385~5_combout ;
wire \cpu|WideNor9~0_combout ;
wire \cpu|cpu_state~25_combout ;
wire \cpu|cpu_state~26_combout ;
wire \cpu|cpu_state.cpu_state_exec~q ;
wire \cpu|Selector423~0_combout ;
wire \cpu|Selector423~2_combout ;
wire \cpu|Selector385~9_combout ;
wire \cpu|Selector423~1_combout ;
wire \cpu|Selector423~3_combout ;
wire \cpu|Selector423~4_combout ;
wire \cpu|Selector423~5_combout ;
wire \cpu|Selector423~6_combout ;
wire \cpu|latched_store~q ;
wire \cpu|mem_la_firstword~0_combout ;
wire \cpu|mem_la_firstword~2_combout ;
wire \cpu|mem_rdata_latched_noshuffle[2]~21_combout ;
wire \cpu|mem_rdata_latched[2]~27_combout ;
wire \cpu|decoded_imm_uj[5]~4_combout ;
wire \cpu|Equal16~0_combout ;
wire \cpu|is_beq_bne_blt_bge_bltu_bgeu~1_combout ;
wire \cpu|is_beq_bne_blt_bge_bltu_bgeu~2_combout ;
wire \cpu|is_beq_bne_blt_bge_bltu_bgeu~3_combout ;
wire \cpu|is_beq_bne_blt_bge_bltu_bgeu~q ;
wire \cpu|set_mem_do_rinst~0_combout ;
wire \cpu|Selector385~2_combout ;
wire \cpu|Selector473~2_combout ;
wire \cpu|Selector385~3_combout ;
wire \cpu|Selector385~4_combout ;
wire \cpu|Selector385~6_combout ;
wire \cpu|Selector385~7_combout ;
wire \cpu|Selector385~8_combout ;
wire \cpu|mem_do_rinst~1_combout ;
wire \cpu|mem_do_rinst~q ;
wire \cpu|mem_state~5_combout ;
wire \cpu|mem_state[1]~4_combout ;
wire \cpu|mem_state~6_combout ;
wire \cpu|mem_state~11_combout ;
wire \cpu|mem_state[1]~7_combout ;
wire \cpu|mem_state[1]~8_combout ;
wire \cpu|mem_state[1]~9_combout ;
wire \cpu|mem_state[1]~12_combout ;
wire \cpu|comb~1_combout ;
wire \cpu|comb~2_combout ;
wire \cpu|mem_do_rinst~0_combout ;
wire \cpu|cpu_state~17_combout ;
wire \cpu|mem_do_prefetch~2_combout ;
wire \cpu|mem_do_prefetch~3_combout ;
wire \cpu|mem_do_prefetch~q ;
wire \cpu|mem_do_rdata~0_combout ;
wire \cpu|mem_do_rdata~q ;
wire \cpu|cpu_state~22_combout ;
wire \cpu|Selector473~4_combout ;
wire \cpu|Selector473~5_combout ;
wire \cpu|Selector328~0_combout ;
wire \cpu|Selector473~3_combout ;
wire \cpu|Selector473~6_combout ;
wire \cpu|cpu_state~23_combout ;
wire \cpu|Selector473~7_combout ;
wire \cpu|cpu_state~24_combout ;
wire \cpu|cpu_state.cpu_state_fetch~q ;
wire \cpu|irq_state~2_combout ;
wire \cpu|clear_prefetched_high_word_q~q ;
wire \cpu|clear_prefetched_high_word~0_combout ;
wire \cpu|clear_prefetched_high_word~1_combout ;
wire \cpu|mem_rdata_latched[15]~2_combout ;
wire \cpu|mem_rdata_latched[1]~40_combout ;
wire \cpu|mem_rdata_latched_noshuffle[1]~1_combout ;
wire \cpu|mem_rdata_latched[1]~4_combout ;
wire \cpu|Equal7~0_combout ;
wire \cpu|instr_waitirq~0_combout ;
wire \cpu|instr_waitirq~q ;
wire \cpu|Selector425~3_combout ;
wire \cpu|Selector425~0_combout ;
wire \cpu|Selector425~1_combout ;
wire \cpu|Selector425~2_combout ;
wire \cpu|Selector425~4_combout ;
wire \cpu|latched_branch~q ;
wire \cpu|mem_xfer~0_combout ;
wire \cpu|mem_xfer~1_combout ;
wire \cpu|mem_xfer~2_combout ;
wire \cpu|mem_valid~6_combout ;
wire \cpu|last_mem_valid~q ;
wire \cpu|mem_la_firstword_reg~0_combout ;
wire \cpu|mem_la_firstword_reg~q ;
wire \cpu|mem_la_firstword_xfer~0_combout ;
wire \cpu|mem_la_firstword_xfer~1_combout ;
wire \cpu|mem_addr[2]~30_combout ;
wire \mem_rdata[22]~88_combout ;
wire \led_reg~27_combout ;
wire \mem_rdata[22]~86_combout ;
wire \mem_rdata[22]~87_combout ;
wire \cpu|mem_rdata_q[16]~5_combout ;
wire \cpu|Equal16~1_combout ;
wire \cpu|is_sb_sh_sw~1_combout ;
wire \cpu|is_sb_sh_sw~q ;
wire \cpu|cpu_state~20_combout ;
wire \cpu|Selector546~3_combout ;
wire \cpu|cpu_state~21_combout ;
wire \cpu|cpu_state.cpu_state_stmem~q ;
wire \cpu|mem_do_wdata~0_combout ;
wire \cpu|mem_do_wdata~q ;
wire \cpu|mem_state~10_combout ;
wire \cpu|prefetched_high_word~1_combout ;
wire \cpu|mem_la_secondword~0_combout ;
wire \cpu|mem_la_secondword~q ;
wire \cpu|decoded_imm_uj[6]~5_combout ;
wire \cpu|mem_rdata_q[26]~8_combout ;
wire \cpu|Mux34~0_combout ;
wire \cpu|Mux34~1_combout ;
wire \cpu|Mux11~4_combout ;
wire \cpu|Mux11~5_combout ;
wire \cpu|Mux19~3_combout ;
wire \cpu|Mux19~6_combout ;
wire \cpu|Mux19~5_combout ;
wire \cpu|Mux19~8_combout ;
wire \cpu|Mux19~9_combout ;
wire \cpu|Mux49~0_combout ;
wire \cpu|Mux49~1_combout ;
wire \cpu|instr_setq~1_combout ;
wire \cpu|instr_setq~2_combout ;
wire \cpu|instr_setq~q ;
wire \cpu|reg_out[2]~2_combout ;
wire \cpu|reg_out[2]~3_combout ;
wire \cpu|irq_mask~79_combout ;
wire \cpu|Selector462~6_combout ;
wire \cpu|Selector462~7_combout ;
wire \cpu|Selector462~8_combout ;
wire \cpu|Selector462~9_combout ;
wire \cpu|Selector462~3_combout ;
wire \cpu|Add10~6_combout ;
wire \cpu|Selector462~4_combout ;
wire \cpu|Selector462~5_combout ;
wire \cpu|Selector462~11_combout ;
wire \cpu|pcpi_mul|pcpi_rd~12_combout ;
wire \cpu|pcpi_div|pcpi_rd[4]~41_combout ;
wire \cpu|Selector462~2_combout ;
wire \cpu|Selector462~10_combout ;
wire \cpu|next_pc[4]~11_combout ;
wire \cpu|mem_addr[4]~34_combout ;
wire \simpleuart_reg_dat_re~combout ;
wire \cpu|mem_instr~0_combout ;
wire \cpu|mem_instr~1_combout ;
wire \cpu|mem_instr~2_combout ;
wire \cpu|mem_instr~q ;
wire \simpleuart_reg_dat_we~2_combout ;
wire \simpleuart|send_dummy~0_combout ;
wire \simpleuart|send_dummy~1_combout ;
wire \simpleuart|send_dummy~q ;
wire \mem_ready~0_combout ;
wire \mem_ready~1_combout ;
wire \mem_ready~3_combout ;
wire \mem_ready~5_combout ;
wire \cpu|mem_xfer~combout ;
wire \cpu|mem_rdata_latched_noshuffle[0]~3_combout ;
wire \cpu|decoded_imm_uj[16]~14_combout ;
wire \cpu|decoded_rs1~16_combout ;
wire \cpu|decoded_rs1~17_combout ;
wire \cpu|decoded_rs1~18_combout ;
wire \cpu|decoded_rs1~13_combout ;
wire \cpu|decoded_rs1~14_combout ;
wire \cpu|decoded_rs1~15_combout ;
wire \cpu|decoded_rs1~19_combout ;
wire \cpu|decoded_rs1~20_combout ;
wire \cpu|decoded_rs1[1]~feeder_combout ;
wire \cpu|decoded_rs1[4]~feeder_combout ;
wire \cpu|decoded_rs1[5]~feeder_combout ;
wire \cpu|WideOr22~0_combout ;
wire \cpu|WideOr22~combout ;
wire \cpu|cpuregs_rs1[2]~14_combout ;
wire \cpu|irq_mask~66_combout ;
wire \cpu|always18~5_combout ;
wire \cpu|cpu_state~19_combout ;
wire \cpu|cpu_state.cpu_state_ld_rs1~4_combout ;
wire \cpu|cpu_state.cpu_state_ld_rs1~5_combout ;
wire \cpu|cpu_state~32_combout ;
wire \cpu|cpu_state~33_combout ;
wire \cpu|cpu_state~30_combout ;
wire \cpu|cpu_state~31_combout ;
wire \cpu|cpu_state~34_combout ;
wire \cpu|cpu_state.cpu_state_ld_rs1~6_combout ;
wire \cpu|cpu_state.cpu_state_ld_rs1~q ;
wire \cpu|cpu_state~28_combout ;
wire \cpu|cpu_state~29_combout ;
wire \cpu|cpu_state.cpu_state_ldmem~q ;
wire \cpu|reg_out[14]~11_combout ;
wire \cpu|Selector451~1_combout ;
wire \cpu|Selector450~0_combout ;
wire \cpu|Selector450~7_combout ;
wire \cpu|pcpi_mul|rs2~63_combout ;
wire \cpu|pcpi_mul|this_rs2[63]~63_combout ;
wire \cpu|pcpi_mul|Add30~5 ;
wire \cpu|pcpi_mul|Add30~6_combout ;
wire \cpu|pcpi_mul|rd[62]~187 ;
wire \cpu|pcpi_mul|rd[63]~190_combout ;
wire \cpu|pcpi_mul|pcpi_rd~30_combout ;
wire \cpu|pcpi_div|quotient~46_combout ;
wire \cpu|pcpi_div|Add2~30_combout ;
wire \cpu|pcpi_div|pcpi_rd[30]~94 ;
wire \cpu|pcpi_div|pcpi_rd[31]~95_combout ;
wire \cpu|Selector435~2_combout ;
wire \cpu|Selector435~3_combout ;
wire \cpu|irq_mask~96_combout ;
wire \cpu|count_cycle[62]~189 ;
wire \cpu|count_cycle[63]~190_combout ;
wire \cpu|count_instr[62]~190 ;
wire \cpu|count_instr[63]~191_combout ;
wire \cpu|Selector435~4_combout ;
wire \cpu|Selector435~5_combout ;
wire \cpu|Selector435~6_combout ;
wire \cpu|Selector435~7_combout ;
wire \cpu|Selector435~8_combout ;
wire \cpu|Add10~61 ;
wire \cpu|Add10~62_combout ;
wire \cpu|Selector435~9_combout ;
wire \cpu|Selector94~6_combout ;
wire \cpu|Selector94~8_combout ;
wire \cpu|Selector94~7_combout ;
wire \cpu|Selector94~9_combout ;
wire \cpu|Selector94~4_combout ;
wire \cpu|Selector94~2_combout ;
wire \cpu|Selector94~3_combout ;
wire \cpu|Selector94~11_combout ;
wire \cpu|Selector94~5_combout ;
wire \cpu|Add1~95_combout ;
wire \cpu|Add1~94 ;
wire \cpu|Add1~96_combout ;
wire \cpu|Selector94~10_combout ;
wire \cpu|Selector126~2_combout ;
wire \cpu|Add3~59 ;
wire \cpu|Add3~60_combout ;
wire \cpu|Selector126~4_combout ;
wire \cpu|Selector126~3_combout ;
wire \cpu|cpuregs_rtl_1_bypass[44]~feeder_combout ;
wire \cpu|cpuregs_rtl_1|auto_generated|ram_block1a31 ;
wire \cpu|reg_op2[31]~30_combout ;
wire \cpu|Selector33~0_combout ;
wire \seg2_reg~12_combout ;
wire \simpleuart|cfg_divider[31]~feeder_combout ;
wire \simpleuart|send_divcnt[0]~32_combout ;
wire \simpleuart|send_pattern[0]~2_combout ;
wire \simpleuart|send_pattern[0]~4_combout ;
wire \simpleuart|send_pattern[0]~5_combout ;
wire \simpleuart|send_divcnt[0]~33 ;
wire \simpleuart|send_divcnt[1]~34_combout ;
wire \simpleuart|send_divcnt[1]~35 ;
wire \simpleuart|send_divcnt[2]~36_combout ;
wire \simpleuart|send_divcnt[2]~37 ;
wire \simpleuart|send_divcnt[3]~38_combout ;
wire \simpleuart|send_divcnt[3]~39 ;
wire \simpleuart|send_divcnt[4]~40_combout ;
wire \simpleuart|send_divcnt[4]~41 ;
wire \simpleuart|send_divcnt[5]~42_combout ;
wire \simpleuart|send_divcnt[5]~43 ;
wire \simpleuart|send_divcnt[6]~44_combout ;
wire \simpleuart|send_divcnt[6]~45 ;
wire \simpleuart|send_divcnt[7]~46_combout ;
wire \simpleuart|send_divcnt[7]~47 ;
wire \simpleuart|send_divcnt[8]~48_combout ;
wire \simpleuart|send_divcnt[8]~49 ;
wire \simpleuart|send_divcnt[9]~50_combout ;
wire \simpleuart|send_divcnt[9]~51 ;
wire \simpleuart|send_divcnt[10]~52_combout ;
wire \simpleuart|send_divcnt[10]~53 ;
wire \simpleuart|send_divcnt[11]~54_combout ;
wire \simpleuart|send_divcnt[11]~55 ;
wire \simpleuart|send_divcnt[12]~56_combout ;
wire \simpleuart|send_divcnt[12]~57 ;
wire \simpleuart|send_divcnt[13]~58_combout ;
wire \simpleuart|send_divcnt[13]~59 ;
wire \simpleuart|send_divcnt[14]~60_combout ;
wire \simpleuart|send_divcnt[14]~61 ;
wire \simpleuart|send_divcnt[15]~62_combout ;
wire \simpleuart|send_divcnt[15]~63 ;
wire \simpleuart|send_divcnt[16]~64_combout ;
wire \simpleuart|send_divcnt[16]~65 ;
wire \simpleuart|send_divcnt[17]~66_combout ;
wire \simpleuart|send_divcnt[17]~67 ;
wire \simpleuart|send_divcnt[18]~68_combout ;
wire \simpleuart|send_divcnt[18]~69 ;
wire \simpleuart|send_divcnt[19]~70_combout ;
wire \simpleuart|send_divcnt[19]~71 ;
wire \simpleuart|send_divcnt[20]~72_combout ;
wire \simpleuart|send_divcnt[20]~73 ;
wire \simpleuart|send_divcnt[21]~74_combout ;
wire \simpleuart|send_divcnt[21]~75 ;
wire \simpleuart|send_divcnt[22]~76_combout ;
wire \simpleuart|send_divcnt[22]~77 ;
wire \simpleuart|send_divcnt[23]~78_combout ;
wire \simpleuart|send_divcnt[23]~79 ;
wire \simpleuart|send_divcnt[24]~80_combout ;
wire \simpleuart|send_divcnt[24]~81 ;
wire \simpleuart|send_divcnt[25]~82_combout ;
wire \simpleuart|send_divcnt[25]~83 ;
wire \simpleuart|send_divcnt[26]~84_combout ;
wire \simpleuart|send_divcnt[26]~85 ;
wire \simpleuart|send_divcnt[27]~86_combout ;
wire \simpleuart|send_divcnt[27]~87 ;
wire \simpleuart|send_divcnt[28]~88_combout ;
wire \simpleuart|send_divcnt[28]~89 ;
wire \simpleuart|send_divcnt[29]~90_combout ;
wire \simpleuart|send_divcnt[29]~91 ;
wire \simpleuart|send_divcnt[30]~92_combout ;
wire \simpleuart|send_divcnt[30]~93 ;
wire \simpleuart|send_divcnt[31]~94_combout ;
wire \simpleuart|LessThan2~1_cout ;
wire \simpleuart|LessThan2~3_cout ;
wire \simpleuart|LessThan2~5_cout ;
wire \simpleuart|LessThan2~7_cout ;
wire \simpleuart|LessThan2~9_cout ;
wire \simpleuart|LessThan2~11_cout ;
wire \simpleuart|LessThan2~13_cout ;
wire \simpleuart|LessThan2~15_cout ;
wire \simpleuart|LessThan2~17_cout ;
wire \simpleuart|LessThan2~19_cout ;
wire \simpleuart|LessThan2~21_cout ;
wire \simpleuart|LessThan2~23_cout ;
wire \simpleuart|LessThan2~25_cout ;
wire \simpleuart|LessThan2~27_cout ;
wire \simpleuart|LessThan2~29_cout ;
wire \simpleuart|LessThan2~31_cout ;
wire \simpleuart|LessThan2~33_cout ;
wire \simpleuart|LessThan2~35_cout ;
wire \simpleuart|LessThan2~37_cout ;
wire \simpleuart|LessThan2~39_cout ;
wire \simpleuart|LessThan2~41_cout ;
wire \simpleuart|LessThan2~43_cout ;
wire \simpleuart|LessThan2~45_cout ;
wire \simpleuart|LessThan2~47_cout ;
wire \simpleuart|LessThan2~49_cout ;
wire \simpleuart|LessThan2~51_cout ;
wire \simpleuart|LessThan2~53_cout ;
wire \simpleuart|LessThan2~55_cout ;
wire \simpleuart|LessThan2~57_cout ;
wire \simpleuart|LessThan2~59_cout ;
wire \simpleuart|LessThan2~61_cout ;
wire \simpleuart|LessThan2~62_combout ;
wire \simpleuart|send_bitcnt[3]~12_combout ;
wire \simpleuart|send_bitcnt[2]~13_combout ;
wire \simpleuart|send_pattern[0]~7_combout ;
wire \simpleuart|send_bitcnt[0]~11_combout ;
wire \simpleuart|send_bitcnt[1]~10_combout ;
wire \simpleuart|send_bitcnt[2]~8_combout ;
wire \simpleuart|send_bitcnt[2]~9_combout ;
wire \simpleuart|send_bitcnt[3]~6_combout ;
wire \simpleuart|send_bitcnt[3]~7_combout ;
wire \simpleuart|WideOr2~combout ;
wire \simpleuart|always2~0_combout ;
wire \simpleuart|send_pattern[0]~15_combout ;
wire \simpleuart|send_pattern~14_combout ;
wire \simpleuart|send_pattern~13_combout ;
wire \simpleuart|send_pattern~12_combout ;
wire \simpleuart|send_pattern~11_combout ;
wire \simpleuart|send_pattern~10_combout ;
wire \simpleuart|send_pattern~9_combout ;
wire \simpleuart|send_pattern~8_combout ;
wire \simpleuart|send_pattern~6_combout ;
wire \simpleuart|send_pattern~3_combout ;
wire \seg_inst|seg~144_combout ;
wire \seg_inst|seg~145_combout ;
wire \seg_inst|seg~146_combout ;
wire \seg_inst|seg~147_combout ;
wire \seg_inst|seg~148_combout ;
wire \seg_inst|seg~149_combout ;
wire \seg_inst|seg~150_combout ;
wire \seg_inst|seg~151_combout ;
wire \seg_inst|seg~152_combout ;
wire \seg_inst|seg~153_combout ;
wire \seg_inst|seg~154_combout ;
wire \seg_inst|seg~155_combout ;
wire \seg_inst|seg~156_combout ;
wire \seg_inst|seg~157_combout ;
wire [31:0] \cpu|mem_addr ;
wire [31:0] \rom_inst|altsyncram_component|auto_generated|q_a ;
wire [31:0] \cpu|pcpi_div|pcpi_rd ;
wire [4:0] \pll_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [31:0] \cpu|mem_rdata_q ;
wire [31:0] \simpleuart|send_divcnt ;
wire [5:0] \cpu|latched_rd ;
wire [31:0] \ram_inst|altsyncram_component|auto_generated|q_a ;
wire [31:0] \cpu|reg_op1 ;
wire [31:0] \cpu|reg_next_pc ;
wire [1:0] \cpu|irq_state ;
wire [31:0] \cpu|mem_wdata ;
wire [31:0] \cpu|reg_op2 ;
wire [31:0] \cpu|irq_pending ;
wire [3:0] \simpleuart|recv_state ;
wire [63:0] \cpu|count_instr ;
wire [7:0] \simpleuart|recv_pattern ;
wire [63:0] \cpu|count_cycle ;
wire [31:0] \cpu|timer ;
wire [31:0] \cpu|decoded_imm_uj ;
wire [31:0] \cpu|alu_out_q ;
wire [0:44] \cpu|cpuregs_rtl_0_bypass ;
wire [31:0] \simpleuart|recv_divcnt ;
wire [31:0] \cpu|decoded_imm ;
wire [31:0] \cpu|pcpi_div|quotient ;
wire [31:0] \cpu|pcpi_div|dividend ;
wire [63:0] \cpu|pcpi_mul|rd ;
wire [6:0] \cpu|pcpi_mul|mul_counter ;
wire [5:0] \cpu|decoded_rd ;
wire [62:0] \cpu|pcpi_div|divisor ;
wire [31:0] led_reg;
wire [63:0] \cpu|pcpi_mul|rdx ;
wire [9:0] \simpleuart|send_pattern ;
wire [63:0] \cpu|pcpi_mul|rs2 ;
wire [0:44] \cpu|cpuregs_rtl_1_bypass ;
wire [31:0] seg1_reg;
wire [31:0] seg2_reg;
wire [3:0] \simpleuart|send_bitcnt ;
wire [3:0] \cpu|mem_wstrb ;
wire [31:0] \simpleuart|cfg_divider ;
wire [31:0] \cpu|pcpi_div|quotient_msk ;
wire [1:0] \cpu|mem_state ;
wire [31:0] \cpu|reg_out ;
wire [15:0] \cpu|mem_16bit_buffer ;
wire [63:0] \cpu|pcpi_mul|rs1 ;
wire [31:0] mem_rdata;
wire [7:0] \simpleuart|recv_buf_data ;
wire [31:0] \cpu|irq_mask ;
wire [5:0] \cpu|decoded_rs1 ;
wire [31:0] \cpu|reg_pc ;
wire [31:0] \cpu|pcpi_mul|pcpi_rd ;
wire [5:0] \cpu|decoded_rs2 ;
wire [3:0] \cpu|pcpi_timeout_counter ;
wire [31:0] \cpu|pcpi_insn ;

wire [4:0] \pll_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [35:0] \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \rom_inst|altsyncram_component|auto_generated|q_a [1] = \rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|q_a [17] = \rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \ram_inst|altsyncram_component|auto_generated|q_a [1] = \ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|q_a [17] = \ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|q_a [0] = \rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|q_a [16] = \rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \ram_inst|altsyncram_component|auto_generated|q_a [0] = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|q_a [16] = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0~portbdataout  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a1  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a2  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a3  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a4  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a5  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a6  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a7  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a8  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a9  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a10  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a11  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a12  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a13  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a14  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a15  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a16  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a17  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a18  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a19  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a20  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a21  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a22  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a23  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a24  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a25  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a26  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a27  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a28  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a29  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a30  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \cpu|cpuregs_rtl_0|auto_generated|ram_block1a31  = \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \ram_inst|altsyncram_component|auto_generated|q_a [9] = \ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|q_a [25] = \ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|q_a [9] = \rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|q_a [25] = \rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];

assign \ram_inst|altsyncram_component|auto_generated|q_a [12] = \ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|q_a [28] = \ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|q_a [12] = \rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|q_a [28] = \rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \ram_inst|altsyncram_component|auto_generated|q_a [13] = \ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|q_a [29] = \ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|q_a [13] = \rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|q_a [29] = \rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];

assign \ram_inst|altsyncram_component|auto_generated|q_a [14] = \ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|q_a [30] = \ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|q_a [14] = \rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|q_a [30] = \rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \ram_inst|altsyncram_component|auto_generated|q_a [8] = \ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|q_a [24] = \ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|q_a [8] = \rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|q_a [24] = \rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \ram_inst|altsyncram_component|auto_generated|q_a [11] = \ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|q_a [27] = \ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|q_a [11] = \rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|q_a [27] = \rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];

assign \ram_inst|altsyncram_component|auto_generated|q_a [10] = \ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|q_a [26] = \ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|q_a [10] = \rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|q_a [26] = \rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \ram_inst|altsyncram_component|auto_generated|q_a [7] = \ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|q_a [23] = \ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|q_a [7] = \rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|q_a [23] = \rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];

assign \ram_inst|altsyncram_component|auto_generated|q_a [15] = \ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|q_a [31] = \ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|q_a [15] = \rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|q_a [31] = \rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [1];

assign \ram_inst|altsyncram_component|auto_generated|q_a [6] = \ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|q_a [22] = \ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|q_a [6] = \rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|q_a [22] = \rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \ram_inst|altsyncram_component|auto_generated|q_a [5] = \ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|q_a [21] = \ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|q_a [5] = \rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|q_a [21] = \rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

assign \ram_inst|altsyncram_component|auto_generated|q_a [4] = \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|q_a [20] = \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|q_a [4] = \rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|q_a [20] = \rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|q_a [3] = \rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|q_a [19] = \rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \ram_inst|altsyncram_component|auto_generated|q_a [3] = \ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|q_a [19] = \ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|q_a [2] = \rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|q_a [18] = \rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \ram_inst|altsyncram_component|auto_generated|q_a [2] = \ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|q_a [18] = \ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0~portbdataout  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a1  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a2  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a3  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a4  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a5  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a6  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a7  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a8  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a9  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a10  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a11  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a12  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a13  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a14  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a15  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a16  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a17  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a18  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a19  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a20  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a21  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a22  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a23  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a24  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a25  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a26  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a27  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a28  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a29  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a30  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \cpu|cpuregs_rtl_1|auto_generated|ram_block1a31  = \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: IOOBUF_X9_Y0_N30
fiftyfivenm_io_obuf \ser_tx~output (
	.i(\simpleuart|send_pattern [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ser_tx),
	.obar());
// synopsys translate_off
defparam \ser_tx~output .bus_hold = "false";
defparam \ser_tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y1_N9
fiftyfivenm_io_obuf \led[0]~output (
	.i(led_reg[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[0]),
	.obar());
// synopsys translate_off
defparam \led[0]~output .bus_hold = "false";
defparam \led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y1_N2
fiftyfivenm_io_obuf \led[1]~output (
	.i(led_reg[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[1]),
	.obar());
// synopsys translate_off
defparam \led[1]~output .bus_hold = "false";
defparam \led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y4_N9
fiftyfivenm_io_obuf \led[2]~output (
	.i(led_reg[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[2]),
	.obar());
// synopsys translate_off
defparam \led[2]~output .bus_hold = "false";
defparam \led[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y1_N23
fiftyfivenm_io_obuf \led[3]~output (
	.i(led_reg[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[3]),
	.obar());
// synopsys translate_off
defparam \led[3]~output .bus_hold = "false";
defparam \led[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y4_N2
fiftyfivenm_io_obuf \led[4]~output (
	.i(led_reg[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[4]),
	.obar());
// synopsys translate_off
defparam \led[4]~output .bus_hold = "false";
defparam \led[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y4_N16
fiftyfivenm_io_obuf \led[5]~output (
	.i(led_reg[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[5]),
	.obar());
// synopsys translate_off
defparam \led[5]~output .bus_hold = "false";
defparam \led[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y1_N16
fiftyfivenm_io_obuf \led[6]~output (
	.i(led_reg[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[6]),
	.obar());
// synopsys translate_off
defparam \led[6]~output .bus_hold = "false";
defparam \led[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y4_N23
fiftyfivenm_io_obuf \led[7]~output (
	.i(led_reg[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[7]),
	.obar());
// synopsys translate_off
defparam \led[7]~output .bus_hold = "false";
defparam \led[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y10_N16
fiftyfivenm_io_obuf \seg1[0]~output (
	.i(!\seg_inst|seg~144_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[0]),
	.obar());
// synopsys translate_off
defparam \seg1[0]~output .bus_hold = "false";
defparam \seg1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y10_N9
fiftyfivenm_io_obuf \seg1[1]~output (
	.i(!\seg_inst|seg~145_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[1]),
	.obar());
// synopsys translate_off
defparam \seg1[1]~output .bus_hold = "false";
defparam \seg1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N23
fiftyfivenm_io_obuf \seg1[2]~output (
	.i(!\seg_inst|seg~146_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[2]),
	.obar());
// synopsys translate_off
defparam \seg1[2]~output .bus_hold = "false";
defparam \seg1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N2
fiftyfivenm_io_obuf \seg1[3]~output (
	.i(!\seg_inst|seg~147_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[3]),
	.obar());
// synopsys translate_off
defparam \seg1[3]~output .bus_hold = "false";
defparam \seg1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N16
fiftyfivenm_io_obuf \seg1[4]~output (
	.i(!\seg_inst|seg~148_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[4]),
	.obar());
// synopsys translate_off
defparam \seg1[4]~output .bus_hold = "false";
defparam \seg1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y20_N16
fiftyfivenm_io_obuf \seg1[5]~output (
	.i(!\seg_inst|seg~149_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[5]),
	.obar());
// synopsys translate_off
defparam \seg1[5]~output .bus_hold = "false";
defparam \seg1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y22_N23
fiftyfivenm_io_obuf \seg1[6]~output (
	.i(\seg_inst|seg~150_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[6]),
	.obar());
// synopsys translate_off
defparam \seg1[6]~output .bus_hold = "false";
defparam \seg1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N9
fiftyfivenm_io_obuf \seg1[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[7]),
	.obar());
// synopsys translate_off
defparam \seg1[7]~output .bus_hold = "false";
defparam \seg1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y20_N23
fiftyfivenm_io_obuf \seg1[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[8]),
	.obar());
// synopsys translate_off
defparam \seg1[8]~output .bus_hold = "false";
defparam \seg1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y19_N16
fiftyfivenm_io_obuf \seg2[0]~output (
	.i(!\seg_inst|seg~151_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[0]),
	.obar());
// synopsys translate_off
defparam \seg2[0]~output .bus_hold = "false";
defparam \seg2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y22_N16
fiftyfivenm_io_obuf \seg2[1]~output (
	.i(!\seg_inst|seg~152_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[1]),
	.obar());
// synopsys translate_off
defparam \seg2[1]~output .bus_hold = "false";
defparam \seg2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
fiftyfivenm_io_obuf \seg2[2]~output (
	.i(!\seg_inst|seg~153_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[2]),
	.obar());
// synopsys translate_off
defparam \seg2[2]~output .bus_hold = "false";
defparam \seg2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y15_N23
fiftyfivenm_io_obuf \seg2[3]~output (
	.i(!\seg_inst|seg~154_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[3]),
	.obar());
// synopsys translate_off
defparam \seg2[3]~output .bus_hold = "false";
defparam \seg2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y17_N2
fiftyfivenm_io_obuf \seg2[4]~output (
	.i(!\seg_inst|seg~155_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[4]),
	.obar());
// synopsys translate_off
defparam \seg2[4]~output .bus_hold = "false";
defparam \seg2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y21_N16
fiftyfivenm_io_obuf \seg2[5]~output (
	.i(!\seg_inst|seg~156_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[5]),
	.obar());
// synopsys translate_off
defparam \seg2[5]~output .bus_hold = "false";
defparam \seg2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y21_N23
fiftyfivenm_io_obuf \seg2[6]~output (
	.i(\seg_inst|seg~157_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[6]),
	.obar());
// synopsys translate_off
defparam \seg2[6]~output .bus_hold = "false";
defparam \seg2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
fiftyfivenm_io_obuf \seg2[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[7]),
	.obar());
// synopsys translate_off
defparam \seg2[7]~output .bus_hold = "false";
defparam \seg2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y19_N23
fiftyfivenm_io_obuf \seg2[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[8]),
	.obar());
// synopsys translate_off
defparam \seg2[8]~output .bus_hold = "false";
defparam \seg2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X31_Y6_N22
fiftyfivenm_io_ibuf \resetn~input (
	.i(resetn),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\resetn~input_o ));
// synopsys translate_off
defparam \resetn~input .bus_hold = "false";
defparam \resetn~input .listen_to_nsleep_signal = "false";
defparam \resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N22
fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
fiftyfivenm_pll \pll_inst|altpll_component|auto_generated|pll1 (
	.areset(!\resetn~input_o ),
	.pfdena(vcc),
	.fbin(\pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_low = 3;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 6;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 25;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 83333;
defparam \pll_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 24;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m = 25;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \pll_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 416;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N16
fiftyfivenm_lcell_comb \pll_inst|altpll_component|auto_generated|pll_lock_sync~feeder (
// Equation(s):
// \pll_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|pll_lock_sync~feeder .lut_mask = 16'hFFFF;
defparam \pll_inst|altpll_component|auto_generated|pll_lock_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N17
dffeas \pll_inst|altpll_component|auto_generated|pll_lock_sync (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.d(\pll_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|pll_lock_sync .is_wysiwyg = "true";
defparam \pll_inst|altpll_component|auto_generated|pll_lock_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N0
fiftyfivenm_lcell_comb \pll_inst|altpll_component|auto_generated|locked~0 (
// Equation(s):
// \pll_inst|altpll_component|auto_generated|locked~0_combout  = (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & \pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|locked~0 .lut_mask = 16'hAA00;
defparam \pll_inst|altpll_component|auto_generated|locked~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N22
fiftyfivenm_lcell_comb \cpu|always9~5 (
// Equation(s):
// \cpu|always9~5_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\cpu|mem_do_rinst~q  & (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & \cpu|mem_do_rinst~0_combout )))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\cpu|mem_do_rinst~q ),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\cpu|mem_do_rinst~0_combout ),
	.cin(gnd),
	.combout(\cpu|always9~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|always9~5 .lut_mask = 16'h8000;
defparam \cpu|always9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
fiftyfivenm_lcell_comb \cpu|mem_done~2 (
// Equation(s):
// \cpu|mem_done~2_combout  = ((!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\cpu|mem_do_rinst~0_combout )

	.dataa(\cpu|mem_do_rinst~0_combout ),
	.datab(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|mem_done~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_done~2 .lut_mask = 16'h7F7F;
defparam \cpu|mem_done~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N18
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[16]~feeder (
// Equation(s):
// \cpu|mem_rdata_q[16]~feeder_combout  = \cpu|mem_rdata_q[16]~5_combout 

	.dataa(\cpu|mem_rdata_q[16]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[16]~feeder .lut_mask = 16'hAAAA;
defparam \cpu|mem_rdata_q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N22
fiftyfivenm_lcell_comb \cpu|always3~0 (
// Equation(s):
// \cpu|always3~0_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & (\cpu|mem_do_rinst~0_combout  & ((\cpu|mem_do_rinst~q ) # (\cpu|mem_do_prefetch~q ))))

	.dataa(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datab(\cpu|mem_do_rinst~q ),
	.datac(\cpu|mem_do_rinst~0_combout ),
	.datad(\cpu|mem_do_prefetch~q ),
	.cin(gnd),
	.combout(\cpu|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|always3~0 .lut_mask = 16'hA080;
defparam \cpu|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N0
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[0]~34 (
// Equation(s):
// \simpleuart|recv_divcnt[0]~34_combout  = \simpleuart|recv_divcnt [0] $ (VCC)
// \simpleuart|recv_divcnt[0]~35  = CARRY(\simpleuart|recv_divcnt [0])

	.dataa(gnd),
	.datab(\simpleuart|recv_divcnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\simpleuart|recv_divcnt[0]~34_combout ),
	.cout(\simpleuart|recv_divcnt[0]~35 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[0]~34 .lut_mask = 16'h33CC;
defparam \simpleuart|recv_divcnt[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N16
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[13]~0 (
// Equation(s):
// \cpu|mem_rdata_q[13]~0_combout  = (\cpu|mem_xfer~combout  & ((\cpu|decoded_imm_uj[13]~11_combout ))) # (!\cpu|mem_xfer~combout  & (\cpu|mem_rdata_q [13]))

	.dataa(gnd),
	.datab(\cpu|mem_xfer~combout ),
	.datac(\cpu|mem_rdata_q [13]),
	.datad(\cpu|decoded_imm_uj[13]~11_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[13]~0 .lut_mask = 16'hFC30;
defparam \cpu|mem_rdata_q[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N18
fiftyfivenm_lcell_comb \cpu|latched_rd[4]~1 (
// Equation(s):
// \cpu|latched_rd[4]~1_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|cpu_state.cpu_state_exec~q  & ((\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ))) # (!\cpu|cpu_state.cpu_state_exec~q  & (\cpu|cpu_state.cpu_state_fetch~q ))))

	.dataa(\cpu|cpu_state.cpu_state_fetch~q ),
	.datab(\cpu|cpu_state.cpu_state_exec~q ),
	.datac(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datad(\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ),
	.cin(gnd),
	.combout(\cpu|latched_rd[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|latched_rd[4]~1 .lut_mask = 16'hE020;
defparam \cpu|latched_rd[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N14
fiftyfivenm_lcell_comb \cpu|WideOr26 (
// Equation(s):
// \cpu|WideOr26~combout  = (\cpu|irq_state [1]) # ((!\cpu|latched_branch~q  & ((\cpu|latched_store~q ) # (!\cpu|irq_state [0]))))

	.dataa(\cpu|irq_state [1]),
	.datab(\cpu|latched_branch~q ),
	.datac(\cpu|latched_store~q ),
	.datad(\cpu|irq_state [0]),
	.cin(gnd),
	.combout(\cpu|WideOr26~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr26 .lut_mask = 16'hBABB;
defparam \cpu|WideOr26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N2
fiftyfivenm_lcell_comb \ram_wren~0 (
// Equation(s):
// \ram_wren~0_combout  = (!\mem_ready~5_combout  & \cpu|mem_valid~q )

	.dataa(\mem_ready~5_combout ),
	.datab(gnd),
	.datac(\cpu|mem_valid~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_wren~0 .lut_mask = 16'h5050;
defparam \ram_wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N10
fiftyfivenm_lcell_comb \cpu|mem_do_wdata~1 (
// Equation(s):
// \cpu|mem_do_wdata~1_combout  = (\cpu|cpu_state.cpu_state_stmem~q  & (!\cpu|mem_do_wdata~q  & ((!\cpu|mem_done~2_combout ) # (!\cpu|mem_do_prefetch~q ))))

	.dataa(\cpu|cpu_state.cpu_state_stmem~q ),
	.datab(\cpu|mem_do_wdata~q ),
	.datac(\cpu|mem_do_prefetch~q ),
	.datad(\cpu|mem_done~2_combout ),
	.cin(gnd),
	.combout(\cpu|mem_do_wdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_do_wdata~1 .lut_mask = 16'h0222;
defparam \cpu|mem_do_wdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N27
dffeas \cpu|mem_rdata_q[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm_uj[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_xfer~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[4] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N18
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[14]~2 (
// Equation(s):
// \cpu|mem_rdata_q[14]~2_combout  = (\cpu|mem_xfer~combout  & ((\cpu|decoded_imm_uj[14]~12_combout ))) # (!\cpu|mem_xfer~combout  & (\cpu|mem_rdata_q [14]))

	.dataa(\cpu|mem_xfer~combout ),
	.datab(gnd),
	.datac(\cpu|mem_rdata_q [14]),
	.datad(\cpu|decoded_imm_uj[14]~12_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[14]~2 .lut_mask = 16'hFA50;
defparam \cpu|mem_rdata_q[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N14
fiftyfivenm_lcell_comb \cpu|mem_rdata_q~65 (
// Equation(s):
// \cpu|mem_rdata_q~65_combout  = (\cpu|mem_rdata_q[14]~2_combout  & ((\cpu|decoded_imm_uj[13]~11_combout ) # ((!\cpu|decoded_imm_uj[14]~12_combout  & \cpu|decoded_imm_uj[15]~13_combout ))))

	.dataa(\cpu|decoded_imm_uj[14]~12_combout ),
	.datab(\cpu|mem_rdata_q[14]~2_combout ),
	.datac(\cpu|decoded_imm_uj[15]~13_combout ),
	.datad(\cpu|decoded_imm_uj[13]~11_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q~65 .lut_mask = 16'hCC40;
defparam \cpu|mem_rdata_q~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
fiftyfivenm_lcell_comb \cpu|WideOr16~0 (
// Equation(s):
// \cpu|WideOr16~0_combout  = (!\cpu|instr_auipc~q  & !\cpu|instr_lui~q )

	.dataa(\cpu|instr_auipc~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|instr_lui~q ),
	.cin(gnd),
	.combout(\cpu|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr16~0 .lut_mask = 16'h0055;
defparam \cpu|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N30
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched_noshuffle[27]~8 (
// Equation(s):
// \cpu|mem_rdata_latched_noshuffle[27]~8_combout  = (\cpu|mem_xfer~combout  & (mem_rdata[27])) # (!\cpu|mem_xfer~combout  & ((\cpu|mem_rdata_q [27])))

	.dataa(gnd),
	.datab(mem_rdata[27]),
	.datac(\cpu|mem_rdata_q [27]),
	.datad(\cpu|mem_xfer~combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched_noshuffle[27]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched_noshuffle[27]~8 .lut_mask = 16'hCCF0;
defparam \cpu|mem_rdata_latched_noshuffle[27]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N28
fiftyfivenm_lcell_comb \cpu|pcpi_insn[13]~feeder (
// Equation(s):
// \cpu|pcpi_insn[13]~feeder_combout  = \cpu|mem_rdata_q [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|mem_rdata_q [13]),
	.cin(gnd),
	.combout(\cpu|pcpi_insn[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_insn[13]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_insn[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
fiftyfivenm_lcell_comb \cpu|WideOr38~0 (
// Equation(s):
// \cpu|WideOr38~0_combout  = (!\cpu|cpu_state.cpu_state_stmem~q  & \cpu|cpu_state.cpu_state_ldmem~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu_state.cpu_state_stmem~q ),
	.datad(\cpu|cpu_state.cpu_state_ldmem~q ),
	.cin(gnd),
	.combout(\cpu|WideOr38~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr38~0 .lut_mask = 16'h0F00;
defparam \cpu|WideOr38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
fiftyfivenm_lcell_comb \cpu|Selector546~2 (
// Equation(s):
// \cpu|Selector546~2_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & (!\cpu|mem_do_prefetch~q  & (\cpu|mem_do_rinst~0_combout  & !\cpu|WideOr38~0_combout )))

	.dataa(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datab(\cpu|mem_do_prefetch~q ),
	.datac(\cpu|mem_do_rinst~0_combout ),
	.datad(\cpu|WideOr38~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector546~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector546~2 .lut_mask = 16'h0020;
defparam \cpu|Selector546~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N3
dffeas \cpu|decoder_pseudo_trigger (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector546~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoder_pseudo_trigger~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoder_pseudo_trigger .is_wysiwyg = "true";
defparam \cpu|decoder_pseudo_trigger .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
fiftyfivenm_lcell_comb \cpu|always9~2 (
// Equation(s):
// \cpu|always9~2_combout  = (!\cpu|decoder_pseudo_trigger~q  & \cpu|decoder_trigger~q )

	.dataa(gnd),
	.datab(\cpu|decoder_pseudo_trigger~q ),
	.datac(gnd),
	.datad(\cpu|decoder_trigger~q ),
	.cin(gnd),
	.combout(\cpu|always9~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|always9~2 .lut_mask = 16'h3300;
defparam \cpu|always9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N29
dffeas \cpu|pcpi_insn[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_insn[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_insn [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_insn[13] .is_wysiwyg = "true";
defparam \cpu|pcpi_insn[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N27
dffeas \cpu|pcpi_insn[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_rdata_q [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_insn [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_insn[26] .is_wysiwyg = "true";
defparam \cpu|pcpi_insn[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N31
dffeas \cpu|mem_rdata_q[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_rdata_q[16]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|mem_xfer~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[6] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N29
dffeas \cpu|pcpi_insn[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_rdata_q [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_insn [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_insn[6] .is_wysiwyg = "true";
defparam \cpu|pcpi_insn[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N2
fiftyfivenm_lcell_comb \cpu|compressed_instr~0 (
// Equation(s):
// \cpu|compressed_instr~0_combout  = !\cpu|Equal7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Equal7~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|compressed_instr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|compressed_instr~0 .lut_mask = 16'h0F0F;
defparam \cpu|compressed_instr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N3
dffeas \cpu|compressed_instr (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|compressed_instr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|compressed_instr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|compressed_instr .is_wysiwyg = "true";
defparam \cpu|compressed_instr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N24
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[28]~10 (
// Equation(s):
// \cpu|mem_rdata_q[28]~10_combout  = (\cpu|mem_xfer~combout  & (\cpu|mem_rdata_latched[28]~30_combout )) # (!\cpu|mem_xfer~combout  & ((\cpu|mem_rdata_q [28])))

	.dataa(\cpu|mem_rdata_latched[28]~30_combout ),
	.datab(gnd),
	.datac(\cpu|mem_rdata_q [28]),
	.datad(\cpu|mem_xfer~combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[28]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[28]~10 .lut_mask = 16'hAAF0;
defparam \cpu|mem_rdata_q[28]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N18
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[10]~40 (
// Equation(s):
// \cpu|mem_rdata_q[10]~40_combout  = (((!\cpu|mem_rdata_latched[0]~22_combout  & \cpu|decoded_imm_uj[13]~11_combout )) # (!\cpu|decoded_imm_uj[15]~13_combout )) # (!\cpu|decoded_imm_uj[14]~12_combout )

	.dataa(\cpu|decoded_imm_uj[14]~12_combout ),
	.datab(\cpu|mem_rdata_latched[0]~22_combout ),
	.datac(\cpu|decoded_imm_uj[15]~13_combout ),
	.datad(\cpu|decoded_imm_uj[13]~11_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[10]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[10]~40 .lut_mask = 16'h7F5F;
defparam \cpu|mem_rdata_q[10]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N28
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[10]~41 (
// Equation(s):
// \cpu|mem_rdata_q[10]~41_combout  = (\cpu|mem_xfer~combout ) # ((!\cpu|Equal7~0_combout  & (!\cpu|mem_done~2_combout  & !\cpu|mem_rdata_q[10]~40_combout )))

	.dataa(\cpu|Equal7~0_combout ),
	.datab(\cpu|mem_xfer~combout ),
	.datac(\cpu|mem_done~2_combout ),
	.datad(\cpu|mem_rdata_q[10]~40_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[10]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[10]~41 .lut_mask = 16'hCCCD;
defparam \cpu|mem_rdata_q[10]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N27
dffeas \cpu|mem_rdata_q[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_rd[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_rdata_q[10]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[10] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N20
fiftyfivenm_lcell_comb \cpu|Decoder5~1 (
// Equation(s):
// \cpu|Decoder5~1_combout  = (!\cpu|decoded_imm_uj[13]~11_combout  & (\cpu|decoded_imm_uj[15]~13_combout  & !\cpu|decoded_imm_uj[14]~12_combout ))

	.dataa(\cpu|decoded_imm_uj[13]~11_combout ),
	.datab(gnd),
	.datac(\cpu|decoded_imm_uj[15]~13_combout ),
	.datad(\cpu|decoded_imm_uj[14]~12_combout ),
	.cin(gnd),
	.combout(\cpu|Decoder5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder5~1 .lut_mask = 16'h0050;
defparam \cpu|Decoder5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N24
fiftyfivenm_lcell_comb \cpu|Mux69~4 (
// Equation(s):
// \cpu|Mux69~4_combout  = (((!\cpu|decoded_rd[3]~1_combout  & \cpu|decoded_rd[4]~0_combout )) # (!\cpu|decoded_imm_uj[15]~13_combout )) # (!\cpu|mem_rdata_q[17]~4_combout )

	.dataa(\cpu|decoded_rd[3]~1_combout ),
	.datab(\cpu|mem_rdata_q[17]~4_combout ),
	.datac(\cpu|decoded_imm_uj[15]~13_combout ),
	.datad(\cpu|decoded_rd[4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux69~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux69~4 .lut_mask = 16'h7F3F;
defparam \cpu|Mux69~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N18
fiftyfivenm_lcell_comb \cpu|Mux71~0 (
// Equation(s):
// \cpu|Mux71~0_combout  = (!\cpu|decoded_imm_uj[13]~11_combout  & (\cpu|decoded_imm_uj[10]~9_combout  & \cpu|Mux69~4_combout ))

	.dataa(\cpu|decoded_imm_uj[13]~11_combout ),
	.datab(\cpu|decoded_imm_uj[10]~9_combout ),
	.datac(gnd),
	.datad(\cpu|Mux69~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux71~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux71~0 .lut_mask = 16'h4400;
defparam \cpu|Mux71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N26
fiftyfivenm_lcell_comb \cpu|is_alu_reg_imm~0 (
// Equation(s):
// \cpu|is_alu_reg_imm~0_combout  = (!\cpu|decoded_imm_uj[14]~12_combout  & (!\cpu|decoded_imm_uj[15]~13_combout  & !\cpu|decoded_imm_uj[13]~11_combout ))

	.dataa(\cpu|decoded_imm_uj[14]~12_combout ),
	.datab(gnd),
	.datac(\cpu|decoded_imm_uj[15]~13_combout ),
	.datad(\cpu|decoded_imm_uj[13]~11_combout ),
	.cin(gnd),
	.combout(\cpu|is_alu_reg_imm~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|is_alu_reg_imm~0 .lut_mask = 16'h0005;
defparam \cpu|is_alu_reg_imm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N12
fiftyfivenm_lcell_comb \cpu|decoded_rd~13 (
// Equation(s):
// \cpu|decoded_rd~13_combout  = (\cpu|mem_rdata_q[17]~4_combout ) # ((\cpu|mem_rdata_latched[0]~22_combout ) # (!\cpu|is_alu_reg_imm~0_combout ))

	.dataa(gnd),
	.datab(\cpu|mem_rdata_q[17]~4_combout ),
	.datac(\cpu|mem_rdata_latched[0]~22_combout ),
	.datad(\cpu|is_alu_reg_imm~0_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rd~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rd~13 .lut_mask = 16'hFCFF;
defparam \cpu|decoded_rd~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N28
fiftyfivenm_lcell_comb \cpu|Equal25~0 (
// Equation(s):
// \cpu|Equal25~0_combout  = (!\cpu|decoded_imm_uj[2]~1_combout  & \cpu|Equal17~2_combout )

	.dataa(\cpu|decoded_imm_uj[2]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Equal17~2_combout ),
	.cin(gnd),
	.combout(\cpu|Equal25~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal25~0 .lut_mask = 16'h5500;
defparam \cpu|Equal25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N6
fiftyfivenm_lcell_comb \cpu|Mux111~0 (
// Equation(s):
// \cpu|Mux111~0_combout  = (\cpu|mem_rdata_latched[1]~40_combout  & (!\cpu|mem_rdata_latched[0]~22_combout  & (!\cpu|Equal25~0_combout  & \cpu|Decoder5~1_combout )))

	.dataa(\cpu|mem_rdata_latched[1]~40_combout ),
	.datab(\cpu|mem_rdata_latched[0]~22_combout ),
	.datac(\cpu|Equal25~0_combout ),
	.datad(\cpu|Decoder5~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux111~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux111~0 .lut_mask = 16'h0200;
defparam \cpu|Mux111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N6
fiftyfivenm_lcell_comb \cpu|Decoder5~2 (
// Equation(s):
// \cpu|Decoder5~2_combout  = (\cpu|decoded_imm_uj[14]~12_combout  & !\cpu|decoded_imm_uj[13]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|decoded_imm_uj[14]~12_combout ),
	.datad(\cpu|decoded_imm_uj[13]~11_combout ),
	.cin(gnd),
	.combout(\cpu|Decoder5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder5~2 .lut_mask = 16'h00F0;
defparam \cpu|Decoder5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N4
fiftyfivenm_lcell_comb \cpu|decoded_rd[2]~8 (
// Equation(s):
// \cpu|decoded_rd[2]~8_combout  = (!\cpu|decoded_imm_uj[15]~13_combout  & (\cpu|Decoder5~2_combout  & (\cpu|mem_rdata_latched[0]~22_combout  $ (\cpu|mem_rdata_latched[1]~40_combout ))))

	.dataa(\cpu|decoded_imm_uj[15]~13_combout ),
	.datab(\cpu|mem_rdata_latched[0]~22_combout ),
	.datac(\cpu|Decoder5~2_combout ),
	.datad(\cpu|mem_rdata_latched[1]~40_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rd[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rd[2]~8 .lut_mask = 16'h1040;
defparam \cpu|decoded_rd[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N28
fiftyfivenm_lcell_comb \cpu|Mux106~3 (
// Equation(s):
// \cpu|Mux106~3_combout  = (\cpu|decoded_imm_uj[14]~12_combout  & ((\cpu|decoded_imm_uj[2]~1_combout ) # ((\cpu|mem_rdata_q[17]~4_combout ) # (!\cpu|Equal17~2_combout ))))

	.dataa(\cpu|decoded_imm_uj[2]~1_combout ),
	.datab(\cpu|mem_rdata_q[17]~4_combout ),
	.datac(\cpu|Equal17~2_combout ),
	.datad(\cpu|decoded_imm_uj[14]~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux106~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux106~3 .lut_mask = 16'hEF00;
defparam \cpu|Mux106~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N14
fiftyfivenm_lcell_comb \cpu|decoded_rd[2]~9 (
// Equation(s):
// \cpu|decoded_rd[2]~9_combout  = (!\cpu|mem_rdata_latched[1]~40_combout  & (\cpu|mem_rdata_latched[0]~22_combout  & (!\cpu|decoded_imm_uj[15]~13_combout  & \cpu|Mux106~3_combout )))

	.dataa(\cpu|mem_rdata_latched[1]~40_combout ),
	.datab(\cpu|mem_rdata_latched[0]~22_combout ),
	.datac(\cpu|decoded_imm_uj[15]~13_combout ),
	.datad(\cpu|Mux106~3_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rd[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rd[2]~9 .lut_mask = 16'h0400;
defparam \cpu|decoded_rd[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N22
fiftyfivenm_lcell_comb \cpu|decoded_rd[2]~14 (
// Equation(s):
// \cpu|decoded_rd[2]~14_combout  = (\cpu|Mux111~0_combout ) # ((\cpu|decoded_rd[2]~8_combout ) # ((\cpu|decoded_rd[2]~9_combout ) # (\cpu|Equal7~0_combout )))

	.dataa(\cpu|Mux111~0_combout ),
	.datab(\cpu|decoded_rd[2]~8_combout ),
	.datac(\cpu|decoded_rd[2]~9_combout ),
	.datad(\cpu|Equal7~0_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rd[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rd[2]~14 .lut_mask = 16'hFFFE;
defparam \cpu|decoded_rd[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N20
fiftyfivenm_lcell_comb \cpu|decoded_rd[2]~10 (
// Equation(s):
// \cpu|decoded_rd[2]~10_combout  = (\cpu|mem_rdata_latched[1]~40_combout ) # ((!\cpu|decoded_imm_uj[13]~11_combout  & (\cpu|decoded_imm_uj[14]~12_combout  & \cpu|mem_rdata_latched[0]~22_combout )))

	.dataa(\cpu|decoded_imm_uj[13]~11_combout ),
	.datab(\cpu|decoded_imm_uj[14]~12_combout ),
	.datac(\cpu|mem_rdata_latched[0]~22_combout ),
	.datad(\cpu|mem_rdata_latched[1]~40_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rd[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rd[2]~10 .lut_mask = 16'hFF40;
defparam \cpu|decoded_rd[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N0
fiftyfivenm_lcell_comb \cpu|decoded_rd[2]~11 (
// Equation(s):
// \cpu|decoded_rd[2]~11_combout  = (\cpu|Mux111~0_combout ) # ((\cpu|decoded_rd[2]~9_combout ) # ((\cpu|decoded_rd[2]~8_combout ) # (\cpu|decoded_rd[2]~10_combout )))

	.dataa(\cpu|Mux111~0_combout ),
	.datab(\cpu|decoded_rd[2]~9_combout ),
	.datac(\cpu|decoded_rd[2]~8_combout ),
	.datad(\cpu|decoded_rd[2]~10_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rd[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rd[2]~11 .lut_mask = 16'hFFFE;
defparam \cpu|decoded_rd[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N16
fiftyfivenm_lcell_comb \cpu|decoded_rd[2]~15 (
// Equation(s):
// \cpu|decoded_rd[2]~15_combout  = (\cpu|decoded_rd[2]~11_combout  & ((\cpu|decoded_rd[2]~14_combout ))) # (!\cpu|decoded_rd[2]~11_combout  & (\cpu|mem_rdata_latched[0]~22_combout ))

	.dataa(gnd),
	.datab(\cpu|mem_rdata_latched[0]~22_combout ),
	.datac(\cpu|decoded_rd[2]~14_combout ),
	.datad(\cpu|decoded_rd[2]~11_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rd[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rd[2]~15 .lut_mask = 16'hF0CC;
defparam \cpu|decoded_rd[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N18
fiftyfivenm_lcell_comb \cpu|decoded_rd~16 (
// Equation(s):
// \cpu|decoded_rd~16_combout  = (\cpu|decoded_rd[2]~11_combout  & (\cpu|decoded_imm_uj[10]~9_combout  & ((\cpu|decoded_rd[2]~15_combout ) # (!\cpu|decoded_rd~13_combout )))) # (!\cpu|decoded_rd[2]~11_combout  & (((!\cpu|decoded_rd[2]~15_combout ))))

	.dataa(\cpu|decoded_rd~13_combout ),
	.datab(\cpu|decoded_rd[2]~15_combout ),
	.datac(\cpu|decoded_imm_uj[10]~9_combout ),
	.datad(\cpu|decoded_rd[2]~11_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rd~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rd~16 .lut_mask = 16'hD033;
defparam \cpu|decoded_rd~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N22
fiftyfivenm_lcell_comb \cpu|decoded_rd~7 (
// Equation(s):
// \cpu|decoded_rd~7_combout  = (!\cpu|decoded_imm_uj[13]~11_combout  & (\cpu|decoded_imm_uj[1]~0_combout  & !\cpu|decoded_imm_uj[15]~13_combout ))

	.dataa(\cpu|decoded_imm_uj[13]~11_combout ),
	.datab(\cpu|decoded_imm_uj[1]~0_combout ),
	.datac(gnd),
	.datad(\cpu|decoded_imm_uj[15]~13_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rd~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rd~7 .lut_mask = 16'h0044;
defparam \cpu|decoded_rd~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N10
fiftyfivenm_lcell_comb \cpu|decoded_rd[2]~12 (
// Equation(s):
// \cpu|decoded_rd[2]~12_combout  = (!\cpu|decoded_rd[2]~11_combout  & ((!\cpu|mem_rdata_latched[0]~22_combout ) # (!\cpu|decoded_imm_uj[14]~12_combout )))

	.dataa(gnd),
	.datab(\cpu|decoded_imm_uj[14]~12_combout ),
	.datac(\cpu|mem_rdata_latched[0]~22_combout ),
	.datad(\cpu|decoded_rd[2]~11_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rd[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rd[2]~12 .lut_mask = 16'h003F;
defparam \cpu|decoded_rd[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N8
fiftyfivenm_lcell_comb \cpu|decoded_rd~17 (
// Equation(s):
// \cpu|decoded_rd~17_combout  = (\cpu|decoded_rd~16_combout  & (((\cpu|decoded_rd~7_combout ) # (!\cpu|decoded_rd[2]~12_combout )))) # (!\cpu|decoded_rd~16_combout  & (\cpu|Mux71~0_combout  & ((\cpu|decoded_rd[2]~12_combout ))))

	.dataa(\cpu|Mux71~0_combout ),
	.datab(\cpu|decoded_rd~16_combout ),
	.datac(\cpu|decoded_rd~7_combout ),
	.datad(\cpu|decoded_rd[2]~12_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rd~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rd~17 .lut_mask = 16'hE2CC;
defparam \cpu|decoded_rd~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N9
dffeas \cpu|decoded_rd[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_rd~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_rd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_rd[1] .is_wysiwyg = "true";
defparam \cpu|decoded_rd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N14
fiftyfivenm_lcell_comb \cpu|Selector433~0 (
// Equation(s):
// \cpu|Selector433~0_combout  = (!\cpu|always18~4_combout  & (\cpu|decoded_rd [1] & !\cpu|cpu_state.cpu_state_exec~q ))

	.dataa(\cpu|always18~4_combout ),
	.datab(gnd),
	.datac(\cpu|decoded_rd [1]),
	.datad(\cpu|cpu_state.cpu_state_exec~q ),
	.cin(gnd),
	.combout(\cpu|Selector433~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector433~0 .lut_mask = 16'h0050;
defparam \cpu|Selector433~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N15
dffeas \cpu|latched_rd[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector433~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|latched_rd[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|latched_rd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|latched_rd[1] .is_wysiwyg = "true";
defparam \cpu|latched_rd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N20
fiftyfivenm_lcell_comb \cpu|mem_la_read~4 (
// Equation(s):
// \cpu|mem_la_read~4_combout  = (\cpu|mem_do_prefetch~q ) # ((\cpu|mem_do_rinst~q ) # (\cpu|mem_do_rdata~q ))

	.dataa(\cpu|mem_do_prefetch~q ),
	.datab(\cpu|mem_do_rinst~q ),
	.datac(\cpu|mem_do_rdata~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|mem_la_read~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_read~4 .lut_mask = 16'hFEFE;
defparam \cpu|mem_la_read~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N2
fiftyfivenm_lcell_comb \cpu|mem_la_read~7 (
// Equation(s):
// \cpu|mem_la_read~7_combout  = (!\cpu|mem_state [1] & (!\cpu|mem_state [0] & (\cpu|mem_la_read~4_combout  & \cpu|mem_la_use_prefetched_high_word~combout )))

	.dataa(\cpu|mem_state [1]),
	.datab(\cpu|mem_state [0]),
	.datac(\cpu|mem_la_read~4_combout ),
	.datad(\cpu|mem_la_use_prefetched_high_word~combout ),
	.cin(gnd),
	.combout(\cpu|mem_la_read~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_read~7 .lut_mask = 16'h1000;
defparam \cpu|mem_la_read~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N6
fiftyfivenm_lcell_comb \cpu|mem_la_read~5 (
// Equation(s):
// \cpu|mem_la_read~5_combout  = (\cpu|mem_la_firstword_xfer~1_combout  & (\cpu|Equal7~0_combout  & !\cpu|mem_la_secondword~q ))

	.dataa(gnd),
	.datab(\cpu|mem_la_firstword_xfer~1_combout ),
	.datac(\cpu|Equal7~0_combout ),
	.datad(\cpu|mem_la_secondword~q ),
	.cin(gnd),
	.combout(\cpu|mem_la_read~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_read~5 .lut_mask = 16'h00C0;
defparam \cpu|mem_la_read~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N8
fiftyfivenm_lcell_comb \cpu|mem_16bit_buffer[1]~0 (
// Equation(s):
// \cpu|mem_16bit_buffer[1]~0_combout  = (\cpu|mem_la_use_prefetched_high_word~combout  & (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|mem_la_read~7_combout ) # (\cpu|mem_la_read~5_combout ))))

	.dataa(\cpu|mem_la_read~7_combout ),
	.datab(\cpu|mem_la_use_prefetched_high_word~combout ),
	.datac(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datad(\cpu|mem_la_read~5_combout ),
	.cin(gnd),
	.combout(\cpu|mem_16bit_buffer[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_16bit_buffer[1]~0 .lut_mask = 16'hC080;
defparam \cpu|mem_16bit_buffer[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N8
fiftyfivenm_lcell_comb \cpu|pcpi_mul|mul_counter[0]~7 (
// Equation(s):
// \cpu|pcpi_mul|mul_counter[0]~7_combout  = \cpu|pcpi_mul|mul_counter [0] $ (VCC)
// \cpu|pcpi_mul|mul_counter[0]~8  = CARRY(\cpu|pcpi_mul|mul_counter [0])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|mul_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|mul_counter[0]~7_combout ),
	.cout(\cpu|pcpi_mul|mul_counter[0]~8 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|mul_counter[0]~7 .lut_mask = 16'h33CC;
defparam \cpu|pcpi_mul|mul_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
fiftyfivenm_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N9
dffeas \cpu|pcpi_mul|mul_counter[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|mul_counter[0]~7_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_mul|mul_waiting~q ),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|mul_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|mul_counter[0] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|mul_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
fiftyfivenm_lcell_comb \cpu|pcpi_mul|mul_counter[1]~9 (
// Equation(s):
// \cpu|pcpi_mul|mul_counter[1]~9_combout  = (\cpu|pcpi_mul|mul_counter [1] & (\cpu|pcpi_mul|mul_counter[0]~8  & VCC)) # (!\cpu|pcpi_mul|mul_counter [1] & (!\cpu|pcpi_mul|mul_counter[0]~8 ))
// \cpu|pcpi_mul|mul_counter[1]~10  = CARRY((!\cpu|pcpi_mul|mul_counter [1] & !\cpu|pcpi_mul|mul_counter[0]~8 ))

	.dataa(\cpu|pcpi_mul|mul_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|mul_counter[0]~8 ),
	.combout(\cpu|pcpi_mul|mul_counter[1]~9_combout ),
	.cout(\cpu|pcpi_mul|mul_counter[1]~10 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|mul_counter[1]~9 .lut_mask = 16'hA505;
defparam \cpu|pcpi_mul|mul_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y16_N11
dffeas \cpu|pcpi_mul|mul_counter[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|mul_counter[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_mul|mul_waiting~q ),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|mul_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|mul_counter[1] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|mul_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
fiftyfivenm_lcell_comb \cpu|pcpi_mul|mul_counter[2]~11 (
// Equation(s):
// \cpu|pcpi_mul|mul_counter[2]~11_combout  = (\cpu|pcpi_mul|mul_counter [2] & ((GND) # (!\cpu|pcpi_mul|mul_counter[1]~10 ))) # (!\cpu|pcpi_mul|mul_counter [2] & (\cpu|pcpi_mul|mul_counter[1]~10  $ (GND)))
// \cpu|pcpi_mul|mul_counter[2]~12  = CARRY((\cpu|pcpi_mul|mul_counter [2]) # (!\cpu|pcpi_mul|mul_counter[1]~10 ))

	.dataa(\cpu|pcpi_mul|mul_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|mul_counter[1]~10 ),
	.combout(\cpu|pcpi_mul|mul_counter[2]~11_combout ),
	.cout(\cpu|pcpi_mul|mul_counter[2]~12 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|mul_counter[2]~11 .lut_mask = 16'h5AAF;
defparam \cpu|pcpi_mul|mul_counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y16_N13
dffeas \cpu|pcpi_mul|mul_counter[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|mul_counter[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_mul|mul_waiting~q ),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|mul_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|mul_counter[2] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|mul_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N14
fiftyfivenm_lcell_comb \cpu|pcpi_mul|mul_counter[3]~13 (
// Equation(s):
// \cpu|pcpi_mul|mul_counter[3]~13_combout  = (\cpu|pcpi_mul|mul_counter [3] & (\cpu|pcpi_mul|mul_counter[2]~12  & VCC)) # (!\cpu|pcpi_mul|mul_counter [3] & (!\cpu|pcpi_mul|mul_counter[2]~12 ))
// \cpu|pcpi_mul|mul_counter[3]~14  = CARRY((!\cpu|pcpi_mul|mul_counter [3] & !\cpu|pcpi_mul|mul_counter[2]~12 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|mul_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|mul_counter[2]~12 ),
	.combout(\cpu|pcpi_mul|mul_counter[3]~13_combout ),
	.cout(\cpu|pcpi_mul|mul_counter[3]~14 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|mul_counter[3]~13 .lut_mask = 16'hC303;
defparam \cpu|pcpi_mul|mul_counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y16_N15
dffeas \cpu|pcpi_mul|mul_counter[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|mul_counter[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_mul|mul_waiting~q ),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|mul_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|mul_counter[3] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|mul_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
fiftyfivenm_lcell_comb \cpu|pcpi_mul|mul_counter[4]~15 (
// Equation(s):
// \cpu|pcpi_mul|mul_counter[4]~15_combout  = (\cpu|pcpi_mul|mul_counter [4] & ((GND) # (!\cpu|pcpi_mul|mul_counter[3]~14 ))) # (!\cpu|pcpi_mul|mul_counter [4] & (\cpu|pcpi_mul|mul_counter[3]~14  $ (GND)))
// \cpu|pcpi_mul|mul_counter[4]~16  = CARRY((\cpu|pcpi_mul|mul_counter [4]) # (!\cpu|pcpi_mul|mul_counter[3]~14 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|mul_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|mul_counter[3]~14 ),
	.combout(\cpu|pcpi_mul|mul_counter[4]~15_combout ),
	.cout(\cpu|pcpi_mul|mul_counter[4]~16 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|mul_counter[4]~15 .lut_mask = 16'h3CCF;
defparam \cpu|pcpi_mul|mul_counter[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y16_N17
dffeas \cpu|pcpi_mul|mul_counter[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|mul_counter[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_mul|mul_waiting~q ),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|mul_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|mul_counter[4] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|mul_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
fiftyfivenm_lcell_comb \cpu|pcpi_mul|mul_counter[5]~17 (
// Equation(s):
// \cpu|pcpi_mul|mul_counter[5]~17_combout  = (\cpu|pcpi_mul|mul_counter [5] & (\cpu|pcpi_mul|mul_counter[4]~16  & VCC)) # (!\cpu|pcpi_mul|mul_counter [5] & (!\cpu|pcpi_mul|mul_counter[4]~16 ))
// \cpu|pcpi_mul|mul_counter[5]~18  = CARRY((!\cpu|pcpi_mul|mul_counter [5] & !\cpu|pcpi_mul|mul_counter[4]~16 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|mul_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|mul_counter[4]~16 ),
	.combout(\cpu|pcpi_mul|mul_counter[5]~17_combout ),
	.cout(\cpu|pcpi_mul|mul_counter[5]~18 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|mul_counter[5]~17 .lut_mask = 16'hC303;
defparam \cpu|pcpi_mul|mul_counter[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N19
dffeas \cpu|pcpi_insn[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_rdata_q [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_insn [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_insn[12] .is_wysiwyg = "true";
defparam \cpu|pcpi_insn[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N19
dffeas \cpu|pcpi_insn[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_rdata_q [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_insn [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_insn[14] .is_wysiwyg = "true";
defparam \cpu|pcpi_insn[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
fiftyfivenm_lcell_comb \cpu|pcpi_mul|instr_mulhsu~0 (
// Equation(s):
// \cpu|pcpi_mul|instr_mulhsu~0_combout  = (\cpu|pcpi_insn [13] & (\cpu|pcpi_div|always0~4_combout  & (!\cpu|pcpi_insn [12] & !\cpu|pcpi_insn [14])))

	.dataa(\cpu|pcpi_insn [13]),
	.datab(\cpu|pcpi_div|always0~4_combout ),
	.datac(\cpu|pcpi_insn [12]),
	.datad(\cpu|pcpi_insn [14]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|instr_mulhsu~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|instr_mulhsu~0 .lut_mask = 16'h0008;
defparam \cpu|pcpi_mul|instr_mulhsu~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N27
dffeas \cpu|pcpi_mul|instr_mulhsu (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|instr_mulhsu~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|instr_mulhsu~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|instr_mulhsu .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|instr_mulhsu .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
fiftyfivenm_lcell_comb \cpu|pcpi_mul|instr_mulhu~0 (
// Equation(s):
// \cpu|pcpi_mul|instr_mulhu~0_combout  = (\cpu|pcpi_insn [13] & (\cpu|pcpi_div|always0~4_combout  & (\cpu|pcpi_insn [12] & !\cpu|pcpi_insn [14])))

	.dataa(\cpu|pcpi_insn [13]),
	.datab(\cpu|pcpi_div|always0~4_combout ),
	.datac(\cpu|pcpi_insn [12]),
	.datad(\cpu|pcpi_insn [14]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|instr_mulhu~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|instr_mulhu~0 .lut_mask = 16'h0080;
defparam \cpu|pcpi_mul|instr_mulhu~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N25
dffeas \cpu|pcpi_mul|instr_mulhu (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|instr_mulhu~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|instr_mulhu~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|instr_mulhu .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|instr_mulhu .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N22
fiftyfivenm_lcell_comb \cpu|pcpi_mul|WideOr0~0 (
// Equation(s):
// \cpu|pcpi_mul|WideOr0~0_combout  = (\cpu|pcpi_mul|instr_mulh~q ) # ((\cpu|pcpi_mul|instr_mulhsu~q ) # (\cpu|pcpi_mul|instr_mulhu~q ))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|instr_mulh~q ),
	.datac(\cpu|pcpi_mul|instr_mulhsu~q ),
	.datad(\cpu|pcpi_mul|instr_mulhu~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|WideOr0~0 .lut_mask = 16'hFFFC;
defparam \cpu|pcpi_mul|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N19
dffeas \cpu|pcpi_mul|mul_counter[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|mul_counter[5]~17_combout ),
	.asdata(\cpu|pcpi_mul|WideOr0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_mul|mul_waiting~q ),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|mul_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|mul_counter[5] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|mul_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
fiftyfivenm_lcell_comb \cpu|pcpi_mul|mul_counter[6]~19 (
// Equation(s):
// \cpu|pcpi_mul|mul_counter[6]~19_combout  = \cpu|pcpi_mul|mul_counter [6] $ (\cpu|pcpi_mul|mul_counter[5]~18 )

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|mul_counter [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|pcpi_mul|mul_counter[5]~18 ),
	.combout(\cpu|pcpi_mul|mul_counter[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|mul_counter[6]~19 .lut_mask = 16'h3C3C;
defparam \cpu|pcpi_mul|mul_counter[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y16_N21
dffeas \cpu|pcpi_mul|mul_counter[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|mul_counter[6]~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_mul|mul_waiting~q ),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|mul_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|mul_counter[6] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|mul_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
fiftyfivenm_lcell_comb \cpu|pcpi_mul|mul_finish~0 (
// Equation(s):
// \cpu|pcpi_mul|mul_finish~0_combout  = (!\cpu|pcpi_mul|mul_waiting~q  & \cpu|pcpi_mul|mul_counter [6])

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|mul_counter [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|mul_finish~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|mul_finish~0 .lut_mask = 16'h5050;
defparam \cpu|pcpi_mul|mul_finish~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N9
dffeas \cpu|pcpi_mul|mul_finish (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|mul_finish~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|mul_finish~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|mul_finish .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|mul_finish .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
fiftyfivenm_lcell_comb \cpu|pcpi_mul|always3~0 (
// Equation(s):
// \cpu|pcpi_mul|always3~0_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\cpu|pcpi_mul|mul_finish~q  & \pll_inst|altpll_component|auto_generated|wire_pll1_locked ))

	.dataa(gnd),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\cpu|pcpi_mul|mul_finish~q ),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|always3~0 .lut_mask = 16'hC000;
defparam \cpu|pcpi_mul|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_wr~feeder (
// Equation(s):
// \cpu|pcpi_mul|pcpi_wr~feeder_combout  = \cpu|pcpi_mul|always3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|always3~0_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_wr~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_wr~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_mul|pcpi_wr~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N11
dffeas \cpu|pcpi_mul|pcpi_wr (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_wr~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_wr .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
fiftyfivenm_lcell_comb \cpu|pcpi_div|instr_divu~0 (
// Equation(s):
// \cpu|pcpi_div|instr_divu~0_combout  = (\cpu|pcpi_div|always0~4_combout  & (\cpu|pcpi_insn [14] & !\cpu|pcpi_div|pcpi_wr~q ))

	.dataa(\cpu|pcpi_div|always0~4_combout ),
	.datab(gnd),
	.datac(\cpu|pcpi_insn [14]),
	.datad(\cpu|pcpi_div|pcpi_wr~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|instr_divu~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|instr_divu~0 .lut_mask = 16'h00A0;
defparam \cpu|pcpi_div|instr_divu~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N10
fiftyfivenm_lcell_comb \cpu|pcpi_div|instr_remu~0 (
// Equation(s):
// \cpu|pcpi_div|instr_remu~0_combout  = (\cpu|pcpi_insn [12] & (\cpu|pcpi_insn [13] & \cpu|pcpi_div|instr_divu~0_combout ))

	.dataa(\cpu|pcpi_insn [12]),
	.datab(\cpu|pcpi_insn [13]),
	.datac(\cpu|pcpi_div|instr_divu~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|instr_remu~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|instr_remu~0 .lut_mask = 16'h8080;
defparam \cpu|pcpi_div|instr_remu~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N11
dffeas \cpu|pcpi_div|instr_remu (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|instr_remu~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|instr_remu~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|instr_remu .is_wysiwyg = "true";
defparam \cpu|pcpi_div|instr_remu .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N20
fiftyfivenm_lcell_comb \cpu|pcpi_div|instr_div~0 (
// Equation(s):
// \cpu|pcpi_div|instr_div~0_combout  = (!\cpu|pcpi_insn [12] & (!\cpu|pcpi_insn [13] & \cpu|pcpi_div|instr_divu~0_combout ))

	.dataa(\cpu|pcpi_insn [12]),
	.datab(\cpu|pcpi_insn [13]),
	.datac(\cpu|pcpi_div|instr_divu~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|instr_div~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|instr_div~0 .lut_mask = 16'h1010;
defparam \cpu|pcpi_div|instr_div~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N21
dffeas \cpu|pcpi_div|instr_div (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|instr_div~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|instr_div~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|instr_div .is_wysiwyg = "true";
defparam \cpu|pcpi_div|instr_div .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N18
fiftyfivenm_lcell_comb \cpu|pcpi_div|instr_divu~1 (
// Equation(s):
// \cpu|pcpi_div|instr_divu~1_combout  = (\cpu|pcpi_insn [12] & (!\cpu|pcpi_insn [13] & \cpu|pcpi_div|instr_divu~0_combout ))

	.dataa(\cpu|pcpi_insn [12]),
	.datab(\cpu|pcpi_insn [13]),
	.datac(\cpu|pcpi_div|instr_divu~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|instr_divu~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|instr_divu~1 .lut_mask = 16'h2020;
defparam \cpu|pcpi_div|instr_divu~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N19
dffeas \cpu|pcpi_div|instr_divu (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|instr_divu~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|instr_divu~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|instr_divu .is_wysiwyg = "true";
defparam \cpu|pcpi_div|instr_divu .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N16
fiftyfivenm_lcell_comb \cpu|pcpi_div|instr_rem~0 (
// Equation(s):
// \cpu|pcpi_div|instr_rem~0_combout  = (!\cpu|pcpi_insn [12] & (\cpu|pcpi_insn [13] & \cpu|pcpi_div|instr_divu~0_combout ))

	.dataa(\cpu|pcpi_insn [12]),
	.datab(\cpu|pcpi_insn [13]),
	.datac(\cpu|pcpi_div|instr_divu~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|instr_rem~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|instr_rem~0 .lut_mask = 16'h4040;
defparam \cpu|pcpi_div|instr_rem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N17
dffeas \cpu|pcpi_div|instr_rem (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|instr_rem~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|instr_rem~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|instr_rem .is_wysiwyg = "true";
defparam \cpu|pcpi_div|instr_rem .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N8
fiftyfivenm_lcell_comb \cpu|pcpi_div|WideOr0~0 (
// Equation(s):
// \cpu|pcpi_div|WideOr0~0_combout  = (\cpu|pcpi_div|instr_remu~q ) # ((\cpu|pcpi_div|instr_div~q ) # ((\cpu|pcpi_div|instr_divu~q ) # (\cpu|pcpi_div|instr_rem~q )))

	.dataa(\cpu|pcpi_div|instr_remu~q ),
	.datab(\cpu|pcpi_div|instr_div~q ),
	.datac(\cpu|pcpi_div|instr_divu~q ),
	.datad(\cpu|pcpi_div|instr_rem~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \cpu|pcpi_div|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N9
dffeas \cpu|pcpi_div|pcpi_wait (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_wait .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_wait .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N10
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_wait_q~0 (
// Equation(s):
// \cpu|pcpi_div|pcpi_wait_q~0_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & \cpu|pcpi_div|pcpi_wait~q ))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\cpu|pcpi_div|pcpi_wait~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|pcpi_wait_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_wait_q~0 .lut_mask = 16'hA000;
defparam \cpu|pcpi_div|pcpi_wait_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N11
dffeas \cpu|pcpi_div|pcpi_wait_q (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_wait_q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_wait_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_wait_q .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_wait_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
fiftyfivenm_lcell_comb \cpu|pcpi_div|start (
// Equation(s):
// \cpu|pcpi_div|start~combout  = (!\cpu|pcpi_div|pcpi_wait_q~q  & \cpu|pcpi_div|pcpi_wait~q )

	.dataa(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|pcpi_wait~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|start~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|start .lut_mask = 16'h5050;
defparam \cpu|pcpi_div|start .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N2
fiftyfivenm_lcell_comb \cpu|pcpi_div|always1~8 (
// Equation(s):
// \cpu|pcpi_div|always1~8_combout  = (!\cpu|pcpi_div|quotient_msk [28] & (!\cpu|pcpi_div|quotient_msk [31] & (!\cpu|pcpi_div|quotient_msk [30] & !\cpu|pcpi_div|quotient_msk [29])))

	.dataa(\cpu|pcpi_div|quotient_msk [28]),
	.datab(\cpu|pcpi_div|quotient_msk [31]),
	.datac(\cpu|pcpi_div|quotient_msk [30]),
	.datad(\cpu|pcpi_div|quotient_msk [29]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|always1~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|always1~8 .lut_mask = 16'h0001;
defparam \cpu|pcpi_div|always1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N24
fiftyfivenm_lcell_comb \cpu|pcpi_div|always1~7 (
// Equation(s):
// \cpu|pcpi_div|always1~7_combout  = (!\cpu|pcpi_div|quotient_msk [26] & (!\cpu|pcpi_div|quotient_msk [24] & (!\cpu|pcpi_div|quotient_msk [27] & !\cpu|pcpi_div|quotient_msk [25])))

	.dataa(\cpu|pcpi_div|quotient_msk [26]),
	.datab(\cpu|pcpi_div|quotient_msk [24]),
	.datac(\cpu|pcpi_div|quotient_msk [27]),
	.datad(\cpu|pcpi_div|quotient_msk [25]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|always1~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|always1~7 .lut_mask = 16'h0001;
defparam \cpu|pcpi_div|always1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N8
fiftyfivenm_lcell_comb \cpu|pcpi_div|always1~5 (
// Equation(s):
// \cpu|pcpi_div|always1~5_combout  = (!\cpu|pcpi_div|quotient_msk [16] & (!\cpu|pcpi_div|quotient_msk [18] & (!\cpu|pcpi_div|quotient_msk [19] & !\cpu|pcpi_div|quotient_msk [17])))

	.dataa(\cpu|pcpi_div|quotient_msk [16]),
	.datab(\cpu|pcpi_div|quotient_msk [18]),
	.datac(\cpu|pcpi_div|quotient_msk [19]),
	.datad(\cpu|pcpi_div|quotient_msk [17]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|always1~5 .lut_mask = 16'h0001;
defparam \cpu|pcpi_div|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N6
fiftyfivenm_lcell_comb \cpu|pcpi_div|always1~6 (
// Equation(s):
// \cpu|pcpi_div|always1~6_combout  = (!\cpu|pcpi_div|quotient_msk [22] & (!\cpu|pcpi_div|quotient_msk [23] & (!\cpu|pcpi_div|quotient_msk [20] & !\cpu|pcpi_div|quotient_msk [21])))

	.dataa(\cpu|pcpi_div|quotient_msk [22]),
	.datab(\cpu|pcpi_div|quotient_msk [23]),
	.datac(\cpu|pcpi_div|quotient_msk [20]),
	.datad(\cpu|pcpi_div|quotient_msk [21]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|always1~6 .lut_mask = 16'h0001;
defparam \cpu|pcpi_div|always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N0
fiftyfivenm_lcell_comb \cpu|pcpi_div|always1~9 (
// Equation(s):
// \cpu|pcpi_div|always1~9_combout  = (\cpu|pcpi_div|always1~8_combout  & (\cpu|pcpi_div|always1~7_combout  & (\cpu|pcpi_div|always1~5_combout  & \cpu|pcpi_div|always1~6_combout )))

	.dataa(\cpu|pcpi_div|always1~8_combout ),
	.datab(\cpu|pcpi_div|always1~7_combout ),
	.datac(\cpu|pcpi_div|always1~5_combout ),
	.datad(\cpu|pcpi_div|always1~6_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|always1~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|always1~9 .lut_mask = 16'h8000;
defparam \cpu|pcpi_div|always1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
fiftyfivenm_lcell_comb \cpu|pcpi_div|running~0 (
// Equation(s):
// \cpu|pcpi_div|running~0_combout  = (\cpu|pcpi_div|running~q  & ((!\cpu|pcpi_div|always1~4_combout ) # (!\cpu|pcpi_div|always1~9_combout )))

	.dataa(\cpu|pcpi_div|always1~9_combout ),
	.datab(\cpu|pcpi_div|always1~4_combout ),
	.datac(\cpu|pcpi_div|running~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|running~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|running~0 .lut_mask = 16'h7070;
defparam \cpu|pcpi_div|running~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N25
dffeas \cpu|pcpi_div|running (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|running~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|running~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|running .is_wysiwyg = "true";
defparam \cpu|pcpi_div|running .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
fiftyfivenm_lcell_comb \cpu|pcpi_div|always1~10 (
// Equation(s):
// \cpu|pcpi_div|always1~10_combout  = (\cpu|pcpi_div|always1~9_combout  & (\cpu|pcpi_div|always1~4_combout  & \cpu|pcpi_div|running~q ))

	.dataa(\cpu|pcpi_div|always1~9_combout ),
	.datab(\cpu|pcpi_div|always1~4_combout ),
	.datac(\cpu|pcpi_div|running~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|always1~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|always1~10 .lut_mask = 16'h8080;
defparam \cpu|pcpi_div|always1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk[4]~35 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk[4]~35_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & ((\cpu|pcpi_div|start~combout ) # (!\cpu|pcpi_div|always1~10_combout ))))

	.dataa(\cpu|pcpi_div|start~combout ),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\cpu|pcpi_div|always1~10_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[4]~35 .lut_mask = 16'h80C0;
defparam \cpu|pcpi_div|quotient_msk[4]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N9
dffeas \cpu|pcpi_div|quotient_msk[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|start~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[31] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~34 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~34_combout  = (\cpu|pcpi_div|quotient_msk [31] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datab(\cpu|pcpi_div|quotient_msk [31]),
	.datac(\cpu|pcpi_div|pcpi_wait~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~34 .lut_mask = 16'h8C8C;
defparam \cpu|pcpi_div|quotient_msk~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N15
dffeas \cpu|pcpi_div|quotient_msk[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[30] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~33 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~33_combout  = (\cpu|pcpi_div|quotient_msk [30] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datab(\cpu|pcpi_div|quotient_msk [30]),
	.datac(\cpu|pcpi_div|pcpi_wait~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~33 .lut_mask = 16'h8C8C;
defparam \cpu|pcpi_div|quotient_msk~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N21
dffeas \cpu|pcpi_div|quotient_msk[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[29] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N10
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~32 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~32_combout  = (\cpu|pcpi_div|quotient_msk [29] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datab(\cpu|pcpi_div|quotient_msk [29]),
	.datac(\cpu|pcpi_div|pcpi_wait~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~32 .lut_mask = 16'h8C8C;
defparam \cpu|pcpi_div|quotient_msk~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N11
dffeas \cpu|pcpi_div|quotient_msk[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[28] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N14
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~31 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~31_combout  = (\cpu|pcpi_div|quotient_msk [28] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait~q ),
	.datab(\cpu|pcpi_div|quotient_msk [28]),
	.datac(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~31 .lut_mask = 16'hC4C4;
defparam \cpu|pcpi_div|quotient_msk~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N15
dffeas \cpu|pcpi_div|quotient_msk[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[27] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N20
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~30 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~30_combout  = (\cpu|pcpi_div|quotient_msk [27] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait~q ),
	.datab(\cpu|pcpi_div|quotient_msk [27]),
	.datac(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~30 .lut_mask = 16'hC4C4;
defparam \cpu|pcpi_div|quotient_msk~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N21
dffeas \cpu|pcpi_div|quotient_msk[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[26] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N2
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~29 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~29_combout  = (\cpu|pcpi_div|quotient_msk [26] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait~q ),
	.datab(\cpu|pcpi_div|quotient_msk [26]),
	.datac(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~29 .lut_mask = 16'hC4C4;
defparam \cpu|pcpi_div|quotient_msk~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N3
dffeas \cpu|pcpi_div|quotient_msk[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[25] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N16
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~28 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~28_combout  = (\cpu|pcpi_div|quotient_msk [25] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait~q ),
	.datab(\cpu|pcpi_div|quotient_msk [25]),
	.datac(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~28 .lut_mask = 16'hC4C4;
defparam \cpu|pcpi_div|quotient_msk~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N17
dffeas \cpu|pcpi_div|quotient_msk[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[24] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N28
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~27 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~27_combout  = (\cpu|pcpi_div|quotient_msk [24] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait~q ),
	.datab(\cpu|pcpi_div|quotient_msk [24]),
	.datac(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~27 .lut_mask = 16'hC4C4;
defparam \cpu|pcpi_div|quotient_msk~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N29
dffeas \cpu|pcpi_div|quotient_msk[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[23] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N26
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~26 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~26_combout  = (\cpu|pcpi_div|quotient_msk [23] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait~q ),
	.datab(\cpu|pcpi_div|quotient_msk [23]),
	.datac(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~26 .lut_mask = 16'hC4C4;
defparam \cpu|pcpi_div|quotient_msk~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N27
dffeas \cpu|pcpi_div|quotient_msk[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[22] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N24
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~25 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~25_combout  = (\cpu|pcpi_div|quotient_msk [22] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|quotient_msk [22]),
	.datab(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datac(\cpu|pcpi_div|pcpi_wait~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~25 .lut_mask = 16'h8A8A;
defparam \cpu|pcpi_div|quotient_msk~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N25
dffeas \cpu|pcpi_div|quotient_msk[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[21] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N6
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~24 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~24_combout  = (\cpu|pcpi_div|quotient_msk [21] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|quotient_msk [21]),
	.datac(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datad(\cpu|pcpi_div|pcpi_wait~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~24 .lut_mask = 16'hC0CC;
defparam \cpu|pcpi_div|quotient_msk~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N7
dffeas \cpu|pcpi_div|quotient_msk[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[20] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N14
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~23 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~23_combout  = (\cpu|pcpi_div|quotient_msk [20] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait~q ),
	.datab(\cpu|pcpi_div|quotient_msk [20]),
	.datac(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~23 .lut_mask = 16'hC4C4;
defparam \cpu|pcpi_div|quotient_msk~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N15
dffeas \cpu|pcpi_div|quotient_msk[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[19] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N20
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~22 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~22_combout  = (\cpu|pcpi_div|quotient_msk [19] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait~q ),
	.datab(\cpu|pcpi_div|quotient_msk [19]),
	.datac(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~22 .lut_mask = 16'hC4C4;
defparam \cpu|pcpi_div|quotient_msk~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N21
dffeas \cpu|pcpi_div|quotient_msk[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[18] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N18
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~21 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~21_combout  = (\cpu|pcpi_div|quotient_msk [18] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait~q ),
	.datab(\cpu|pcpi_div|quotient_msk [18]),
	.datac(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~21 .lut_mask = 16'hC4C4;
defparam \cpu|pcpi_div|quotient_msk~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N19
dffeas \cpu|pcpi_div|quotient_msk[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[17] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N16
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~20 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~20_combout  = (\cpu|pcpi_div|quotient_msk [17] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait~q ),
	.datab(\cpu|pcpi_div|quotient_msk [17]),
	.datac(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~20 .lut_mask = 16'hC4C4;
defparam \cpu|pcpi_div|quotient_msk~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N17
dffeas \cpu|pcpi_div|quotient_msk[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[16] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N22
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~19 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~19_combout  = (\cpu|pcpi_div|quotient_msk [16] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait~q ),
	.datab(\cpu|pcpi_div|quotient_msk [16]),
	.datac(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~19 .lut_mask = 16'hC4C4;
defparam \cpu|pcpi_div|quotient_msk~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N23
dffeas \cpu|pcpi_div|quotient_msk[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[15] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N12
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~18 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~18_combout  = (\cpu|pcpi_div|quotient_msk [15] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|pcpi_wait~q ),
	.datac(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datad(\cpu|pcpi_div|quotient_msk [15]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~18 .lut_mask = 16'hF300;
defparam \cpu|pcpi_div|quotient_msk~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N13
dffeas \cpu|pcpi_div|quotient_msk[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[14] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N2
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~17 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~17_combout  = (\cpu|pcpi_div|quotient_msk [14] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|pcpi_wait~q ),
	.datac(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datad(\cpu|pcpi_div|quotient_msk [14]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~17 .lut_mask = 16'hF300;
defparam \cpu|pcpi_div|quotient_msk~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N3
dffeas \cpu|pcpi_div|quotient_msk[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[13] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N8
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~16 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~16_combout  = (\cpu|pcpi_div|quotient_msk [13] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|quotient_msk [13]),
	.datac(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datad(\cpu|pcpi_div|pcpi_wait~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~16 .lut_mask = 16'hC0CC;
defparam \cpu|pcpi_div|quotient_msk~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N9
dffeas \cpu|pcpi_div|quotient_msk[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[12] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~15 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~15_combout  = (\cpu|pcpi_div|quotient_msk [12] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datab(\cpu|pcpi_div|quotient_msk [12]),
	.datac(gnd),
	.datad(\cpu|pcpi_div|pcpi_wait~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~15 .lut_mask = 16'h88CC;
defparam \cpu|pcpi_div|quotient_msk~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N27
dffeas \cpu|pcpi_div|quotient_msk[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[11] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~14 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~14_combout  = (\cpu|pcpi_div|quotient_msk [11] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|quotient_msk [11]),
	.datad(\cpu|pcpi_div|pcpi_wait~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~14 .lut_mask = 16'hA0F0;
defparam \cpu|pcpi_div|quotient_msk~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N17
dffeas \cpu|pcpi_div|quotient_msk[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[10] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~13 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~13_combout  = (\cpu|pcpi_div|quotient_msk [10] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datab(\cpu|pcpi_div|quotient_msk [10]),
	.datac(gnd),
	.datad(\cpu|pcpi_div|pcpi_wait~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~13 .lut_mask = 16'h88CC;
defparam \cpu|pcpi_div|quotient_msk~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N7
dffeas \cpu|pcpi_div|quotient_msk[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[9] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~12 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~12_combout  = (\cpu|pcpi_div|quotient_msk [9] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datab(\cpu|pcpi_div|pcpi_wait~q ),
	.datac(gnd),
	.datad(\cpu|pcpi_div|quotient_msk [9]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~12 .lut_mask = 16'hBB00;
defparam \cpu|pcpi_div|quotient_msk~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N13
dffeas \cpu|pcpi_div|quotient_msk[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[8] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~11 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~11_combout  = (\cpu|pcpi_div|quotient_msk [8] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datab(\cpu|pcpi_div|pcpi_wait~q ),
	.datac(gnd),
	.datad(\cpu|pcpi_div|quotient_msk [8]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~11 .lut_mask = 16'hBB00;
defparam \cpu|pcpi_div|quotient_msk~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N19
dffeas \cpu|pcpi_div|quotient_msk[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[7] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~10 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~10_combout  = (\cpu|pcpi_div|quotient_msk [7] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait~q ),
	.datab(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datac(gnd),
	.datad(\cpu|pcpi_div|quotient_msk [7]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~10 .lut_mask = 16'hDD00;
defparam \cpu|pcpi_div|quotient_msk~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N9
dffeas \cpu|pcpi_div|quotient_msk[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[6] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~9 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~9_combout  = (\cpu|pcpi_div|quotient_msk [6] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait~q ),
	.datab(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datac(\cpu|pcpi_div|quotient_msk [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~9 .lut_mask = 16'hD0D0;
defparam \cpu|pcpi_div|quotient_msk~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N7
dffeas \cpu|pcpi_div|quotient_msk[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[5] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~4 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~4_combout  = (\cpu|pcpi_div|quotient_msk [5] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait~q ),
	.datab(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datac(gnd),
	.datad(\cpu|pcpi_div|quotient_msk [5]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~4 .lut_mask = 16'hDD00;
defparam \cpu|pcpi_div|quotient_msk~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N3
dffeas \cpu|pcpi_div|quotient_msk[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[4] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~5 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~5_combout  = (\cpu|pcpi_div|quotient_msk [4] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait~q ),
	.datab(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datac(gnd),
	.datad(\cpu|pcpi_div|quotient_msk [4]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~5 .lut_mask = 16'hDD00;
defparam \cpu|pcpi_div|quotient_msk~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N13
dffeas \cpu|pcpi_div|quotient_msk[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[3] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~6 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~6_combout  = (\cpu|pcpi_div|quotient_msk [3] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait~q ),
	.datab(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datac(gnd),
	.datad(\cpu|pcpi_div|quotient_msk [3]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~6 .lut_mask = 16'hDD00;
defparam \cpu|pcpi_div|quotient_msk~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N15
dffeas \cpu|pcpi_div|quotient_msk[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[2] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~7 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~7_combout  = (\cpu|pcpi_div|quotient_msk [2] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait~q ),
	.datab(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datac(\cpu|pcpi_div|quotient_msk [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~7 .lut_mask = 16'hD0D0;
defparam \cpu|pcpi_div|quotient_msk~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N25
dffeas \cpu|pcpi_div|quotient_msk[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[1] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient_msk~8 (
// Equation(s):
// \cpu|pcpi_div|quotient_msk~8_combout  = (\cpu|pcpi_div|quotient_msk [1] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait~q ),
	.datab(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datac(gnd),
	.datad(\cpu|pcpi_div|quotient_msk [1]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient_msk~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk~8 .lut_mask = 16'hDD00;
defparam \cpu|pcpi_div|quotient_msk~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N29
dffeas \cpu|pcpi_div|quotient_msk[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient_msk~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient_msk [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient_msk[0] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient_msk[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
fiftyfivenm_lcell_comb \cpu|pcpi_div|always1~1 (
// Equation(s):
// \cpu|pcpi_div|always1~1_combout  = (!\cpu|pcpi_div|quotient_msk [5] & (!\cpu|pcpi_div|quotient_msk [0] & (!\cpu|pcpi_div|quotient_msk [6] & !\cpu|pcpi_div|quotient_msk [7])))

	.dataa(\cpu|pcpi_div|quotient_msk [5]),
	.datab(\cpu|pcpi_div|quotient_msk [0]),
	.datac(\cpu|pcpi_div|quotient_msk [6]),
	.datad(\cpu|pcpi_div|quotient_msk [7]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|always1~1 .lut_mask = 16'h0001;
defparam \cpu|pcpi_div|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
fiftyfivenm_lcell_comb \cpu|pcpi_div|always1~3 (
// Equation(s):
// \cpu|pcpi_div|always1~3_combout  = (!\cpu|pcpi_div|quotient_msk [15] & (!\cpu|pcpi_div|quotient_msk [13] & (!\cpu|pcpi_div|quotient_msk [14] & !\cpu|pcpi_div|quotient_msk [12])))

	.dataa(\cpu|pcpi_div|quotient_msk [15]),
	.datab(\cpu|pcpi_div|quotient_msk [13]),
	.datac(\cpu|pcpi_div|quotient_msk [14]),
	.datad(\cpu|pcpi_div|quotient_msk [12]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|always1~3 .lut_mask = 16'h0001;
defparam \cpu|pcpi_div|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
fiftyfivenm_lcell_comb \cpu|pcpi_div|always1~0 (
// Equation(s):
// \cpu|pcpi_div|always1~0_combout  = (!\cpu|pcpi_div|quotient_msk [3] & (!\cpu|pcpi_div|quotient_msk [2] & (!\cpu|pcpi_div|quotient_msk [4] & !\cpu|pcpi_div|quotient_msk [1])))

	.dataa(\cpu|pcpi_div|quotient_msk [3]),
	.datab(\cpu|pcpi_div|quotient_msk [2]),
	.datac(\cpu|pcpi_div|quotient_msk [4]),
	.datad(\cpu|pcpi_div|quotient_msk [1]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|always1~0 .lut_mask = 16'h0001;
defparam \cpu|pcpi_div|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
fiftyfivenm_lcell_comb \cpu|pcpi_div|always1~2 (
// Equation(s):
// \cpu|pcpi_div|always1~2_combout  = (!\cpu|pcpi_div|quotient_msk [8] & (!\cpu|pcpi_div|quotient_msk [10] & (!\cpu|pcpi_div|quotient_msk [11] & !\cpu|pcpi_div|quotient_msk [9])))

	.dataa(\cpu|pcpi_div|quotient_msk [8]),
	.datab(\cpu|pcpi_div|quotient_msk [10]),
	.datac(\cpu|pcpi_div|quotient_msk [11]),
	.datad(\cpu|pcpi_div|quotient_msk [9]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|always1~2 .lut_mask = 16'h0001;
defparam \cpu|pcpi_div|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
fiftyfivenm_lcell_comb \cpu|pcpi_div|always1~4 (
// Equation(s):
// \cpu|pcpi_div|always1~4_combout  = (\cpu|pcpi_div|always1~1_combout  & (\cpu|pcpi_div|always1~3_combout  & (\cpu|pcpi_div|always1~0_combout  & \cpu|pcpi_div|always1~2_combout )))

	.dataa(\cpu|pcpi_div|always1~1_combout ),
	.datab(\cpu|pcpi_div|always1~3_combout ),
	.datac(\cpu|pcpi_div|always1~0_combout ),
	.datad(\cpu|pcpi_div|always1~2_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|always1~4 .lut_mask = 16'h8000;
defparam \cpu|pcpi_div|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_wr~0 (
// Equation(s):
// \cpu|pcpi_div|pcpi_wr~0_combout  = (!\cpu|pcpi_div|start~combout  & (\cpu|pcpi_div|always1~4_combout  & (\cpu|pcpi_div|running~q  & \cpu|pcpi_div|always1~9_combout )))

	.dataa(\cpu|pcpi_div|start~combout ),
	.datab(\cpu|pcpi_div|always1~4_combout ),
	.datac(\cpu|pcpi_div|running~q ),
	.datad(\cpu|pcpi_div|always1~9_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|pcpi_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_wr~0 .lut_mask = 16'h4000;
defparam \cpu|pcpi_div|pcpi_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N19
dffeas \cpu|pcpi_div|pcpi_wr (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_wr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_wr .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
fiftyfivenm_lcell_comb \cpu|Selector539~0 (
// Equation(s):
// \cpu|Selector539~0_combout  = (!\cpu|pcpi_mul|pcpi_wr~q  & !\cpu|pcpi_div|pcpi_wr~q )

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|pcpi_wr~q ),
	.datac(gnd),
	.datad(\cpu|pcpi_div|pcpi_wr~q ),
	.cin(gnd),
	.combout(\cpu|Selector539~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector539~0 .lut_mask = 16'h0033;
defparam \cpu|Selector539~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N12
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[30]~33 (
// Equation(s):
// \cpu|mem_rdata_latched[30]~33_combout  = (\cpu|mem_la_secondword~q  & ((\cpu|mem_rdata_q [14]) # ((\cpu|mem_xfer~combout )))) # (!\cpu|mem_la_secondword~q  & (((!\cpu|mem_xfer~combout  & \cpu|mem_rdata_q [30]))))

	.dataa(\cpu|mem_la_secondword~q ),
	.datab(\cpu|mem_rdata_q [14]),
	.datac(\cpu|mem_xfer~combout ),
	.datad(\cpu|mem_rdata_q [30]),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[30]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[30]~33 .lut_mask = 16'hADA8;
defparam \cpu|mem_rdata_latched[30]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N5
dffeas \cpu|decoded_imm_uj[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm_uj[8]~7_combout ),
	.asdata(\cpu|mem_rdata_latched[28]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal7~0_combout ),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm_uj [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm_uj[8] .is_wysiwyg = "true";
defparam \cpu|decoded_imm_uj[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N12
fiftyfivenm_lcell_comb \cpu|Add7~8 (
// Equation(s):
// \cpu|Add7~8_combout  = (!\cpu|always18~1_combout  & (\cpu|instr_jal~q  & \cpu|decoded_imm_uj [8]))

	.dataa(\cpu|always18~1_combout ),
	.datab(gnd),
	.datac(\cpu|instr_jal~q ),
	.datad(\cpu|decoded_imm_uj [8]),
	.cin(gnd),
	.combout(\cpu|Add7~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add7~8 .lut_mask = 16'h5000;
defparam \cpu|Add7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
fiftyfivenm_lcell_comb \cpu|always18~8 (
// Equation(s):
// \cpu|always18~8_combout  = (\cpu|latched_store~q  & !\cpu|latched_branch~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|latched_store~q ),
	.datad(\cpu|latched_branch~q ),
	.cin(gnd),
	.combout(\cpu|always18~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|always18~8 .lut_mask = 16'h00F0;
defparam \cpu|always18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
fiftyfivenm_lcell_comb \cpu|reg_pc~11 (
// Equation(s):
// \cpu|reg_pc~11_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|Selector181~0_combout ) # ((\cpu|reg_next_pc [8] & \cpu|WideOr26~combout ))))

	.dataa(\cpu|reg_next_pc [8]),
	.datab(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datac(\cpu|WideOr26~combout ),
	.datad(\cpu|Selector181~0_combout ),
	.cin(gnd),
	.combout(\cpu|reg_pc~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~11 .lut_mask = 16'hCC80;
defparam \cpu|reg_pc~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N18
fiftyfivenm_lcell_comb \cpu|reg_next_pc[28]~34 (
// Equation(s):
// \cpu|reg_next_pc[28]~34_combout  = ((\cpu|cpu_state.cpu_state_fetch~q ) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\cpu|cpu_state.cpu_state_fetch~q ),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\cpu|reg_next_pc[28]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_next_pc[28]~34 .lut_mask = 16'hF5FF;
defparam \cpu|reg_next_pc[28]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N13
dffeas \cpu|reg_pc[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[8] .is_wysiwyg = "true";
defparam \cpu|reg_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
fiftyfivenm_lcell_comb \cpu|reg_pc~12 (
// Equation(s):
// \cpu|reg_pc~12_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|Selector182~0_combout ) # ((\cpu|reg_next_pc [7] & \cpu|WideOr26~combout ))))

	.dataa(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datab(\cpu|Selector182~0_combout ),
	.datac(\cpu|reg_next_pc [7]),
	.datad(\cpu|WideOr26~combout ),
	.cin(gnd),
	.combout(\cpu|reg_pc~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~12 .lut_mask = 16'hA888;
defparam \cpu|reg_pc~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N13
dffeas \cpu|reg_pc[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[7] .is_wysiwyg = "true";
defparam \cpu|reg_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
fiftyfivenm_lcell_comb \cpu|instr_sll~2 (
// Equation(s):
// \cpu|instr_sll~2_combout  = (!\cpu|mem_rdata_q [14] & (\cpu|instr_xor~0_combout  & (!\cpu|mem_rdata_q [13] & \cpu|mem_rdata_q [12])))

	.dataa(\cpu|mem_rdata_q [14]),
	.datab(\cpu|instr_xor~0_combout ),
	.datac(\cpu|mem_rdata_q [13]),
	.datad(\cpu|mem_rdata_q [12]),
	.cin(gnd),
	.combout(\cpu|instr_sll~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_sll~2 .lut_mask = 16'h0400;
defparam \cpu|instr_sll~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
fiftyfivenm_lcell_comb \cpu|instr_slti~0 (
// Equation(s):
// \cpu|instr_slti~0_combout  = (((\cpu|decoder_trigger~q  & !\cpu|decoder_pseudo_trigger~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\cpu|decoder_trigger~q ),
	.datab(\cpu|decoder_pseudo_trigger~q ),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\cpu|instr_slti~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_slti~0 .lut_mask = 16'h2FFF;
defparam \cpu|instr_slti~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N19
dffeas \cpu|instr_sll (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_sll~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|instr_slti~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_sll~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_sll .is_wysiwyg = "true";
defparam \cpu|instr_sll .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N10
fiftyfivenm_lcell_comb \cpu|decoded_rd~6 (
// Equation(s):
// \cpu|decoded_rd~6_combout  = (!\cpu|mem_rdata_q[17]~4_combout  & (!\cpu|decoded_imm_uj[13]~11_combout  & (!\cpu|decoded_imm_uj[14]~12_combout  & !\cpu|decoded_imm_uj[15]~13_combout )))

	.dataa(\cpu|mem_rdata_q[17]~4_combout ),
	.datab(\cpu|decoded_imm_uj[13]~11_combout ),
	.datac(\cpu|decoded_imm_uj[14]~12_combout ),
	.datad(\cpu|decoded_imm_uj[15]~13_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rd~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rd~6 .lut_mask = 16'h0001;
defparam \cpu|decoded_rd~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N20
fiftyfivenm_lcell_comb \led_reg~13 (
// Equation(s):
// \led_reg~13_combout  = ((\cpu|mem_wdata [5]) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(gnd),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\cpu|mem_wdata [5]),
	.cin(gnd),
	.combout(\led_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~13 .lut_mask = 16'hFF3F;
defparam \led_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N16
fiftyfivenm_lcell_comb \cpu|instr_sw~0 (
// Equation(s):
// \cpu|instr_sw~0_combout  = (\cpu|mem_rdata_q [13] & (!\cpu|mem_rdata_q [12] & (!\cpu|mem_rdata_q [14] & \cpu|is_sb_sh_sw~q )))

	.dataa(\cpu|mem_rdata_q [13]),
	.datab(\cpu|mem_rdata_q [12]),
	.datac(\cpu|mem_rdata_q [14]),
	.datad(\cpu|is_sb_sh_sw~q ),
	.cin(gnd),
	.combout(\cpu|instr_sw~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_sw~0 .lut_mask = 16'h0200;
defparam \cpu|instr_sw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N17
dffeas \cpu|instr_sw (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_sw~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_sw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_sw .is_wysiwyg = "true";
defparam \cpu|instr_sw .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
fiftyfivenm_lcell_comb \cpu|mem_wordsize~11 (
// Equation(s):
// \cpu|mem_wordsize~11_combout  = (\cpu|cpu_state.cpu_state_stmem~q  & !\cpu|instr_sw~q )

	.dataa(gnd),
	.datab(\cpu|cpu_state.cpu_state_stmem~q ),
	.datac(gnd),
	.datad(\cpu|instr_sw~q ),
	.cin(gnd),
	.combout(\cpu|mem_wordsize~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wordsize~11 .lut_mask = 16'h00CC;
defparam \cpu|mem_wordsize~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N22
fiftyfivenm_lcell_comb \cpu|Mux112~1 (
// Equation(s):
// \cpu|Mux112~1_combout  = (\cpu|decoded_imm_uj[14]~12_combout  & (!\cpu|mem_rdata_latched[0]~22_combout  & (!\cpu|decoded_imm_uj[13]~11_combout  & !\cpu|decoded_imm_uj[15]~13_combout )))

	.dataa(\cpu|decoded_imm_uj[14]~12_combout ),
	.datab(\cpu|mem_rdata_latched[0]~22_combout ),
	.datac(\cpu|decoded_imm_uj[13]~11_combout ),
	.datad(\cpu|decoded_imm_uj[15]~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux112~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux112~1 .lut_mask = 16'h0002;
defparam \cpu|Mux112~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N8
fiftyfivenm_lcell_comb \cpu|decoded_imm_uj[1]~feeder (
// Equation(s):
// \cpu|decoded_imm_uj[1]~feeder_combout  = \cpu|decoded_imm_uj[1]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|decoded_imm_uj[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_imm_uj[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm_uj[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|decoded_imm_uj[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N2
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[5]~feeder (
// Equation(s):
// \cpu|mem_rdata_q[5]~feeder_combout  = \cpu|mem_rdata_q[15]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|mem_rdata_q[15]~11_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|mem_rdata_q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N3
dffeas \cpu|mem_rdata_q[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_rdata_q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_xfer~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[5] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N20
fiftyfivenm_lcell_comb \cpu|Equal21~2 (
// Equation(s):
// \cpu|Equal21~2_combout  = (!\cpu|decoded_rd[0]~2_combout  & (\cpu|decoded_imm_uj[10]~9_combout  & (!\cpu|decoded_imm_uj[8]~7_combout  & \cpu|Equal21~1_combout )))

	.dataa(\cpu|decoded_rd[0]~2_combout ),
	.datab(\cpu|decoded_imm_uj[10]~9_combout ),
	.datac(\cpu|decoded_imm_uj[8]~7_combout ),
	.datad(\cpu|Equal21~1_combout ),
	.cin(gnd),
	.combout(\cpu|Equal21~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal21~2 .lut_mask = 16'h0400;
defparam \cpu|Equal21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N0
fiftyfivenm_lcell_comb \cpu|mem_rdata_q~48 (
// Equation(s):
// \cpu|mem_rdata_q~48_combout  = (\cpu|Mux19~0_combout  & (\cpu|mem_rdata_q[17]~4_combout  & ((!\cpu|Equal21~2_combout )))) # (!\cpu|Mux19~0_combout  & (((\cpu|decoded_imm_uj[1]~0_combout ))))

	.dataa(\cpu|mem_rdata_q[17]~4_combout ),
	.datab(\cpu|Mux19~0_combout ),
	.datac(\cpu|decoded_imm_uj[1]~0_combout ),
	.datad(\cpu|Equal21~2_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q~48 .lut_mask = 16'h30B8;
defparam \cpu|mem_rdata_q~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N16
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[17]~feeder (
// Equation(s):
// \cpu|mem_rdata_q[17]~feeder_combout  = \cpu|mem_rdata_q[17]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|mem_rdata_q[17]~4_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[17]~feeder .lut_mask = 16'hFF00;
defparam \cpu|mem_rdata_q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N0
fiftyfivenm_lcell_comb \cpu|decoded_imm_uj[17]~15 (
// Equation(s):
// \cpu|decoded_imm_uj[17]~15_combout  = (\cpu|mem_la_secondword~q  & ((\cpu|mem_rdata_latched_noshuffle[1]~1_combout ))) # (!\cpu|mem_la_secondword~q  & (\cpu|mem_rdata_latched_noshuffle[17]~0_combout ))

	.dataa(\cpu|mem_la_secondword~q ),
	.datab(\cpu|mem_rdata_latched_noshuffle[17]~0_combout ),
	.datac(gnd),
	.datad(\cpu|mem_rdata_latched_noshuffle[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_imm_uj[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm_uj[17]~15 .lut_mask = 16'hEE44;
defparam \cpu|decoded_imm_uj[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N4
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[15]~63 (
// Equation(s):
// \cpu|mem_rdata_q[15]~63_combout  = (\cpu|mem_xfer~2_combout ) # (((\mem_ready~5_combout  & \cpu|mem_valid~q )) # (!\cpu|mem_rdata_q~30_combout ))

	.dataa(\mem_ready~5_combout ),
	.datab(\cpu|mem_valid~q ),
	.datac(\cpu|mem_xfer~2_combout ),
	.datad(\cpu|mem_rdata_q~30_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[15]~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[15]~63 .lut_mask = 16'hF8FF;
defparam \cpu|mem_rdata_q[15]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N17
dffeas \cpu|mem_rdata_q[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_rdata_q[17]~feeder_combout ),
	.asdata(\cpu|decoded_imm_uj[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|mem_rdata_q~30_combout ),
	.ena(\cpu|mem_rdata_q[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[17] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N0
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched_noshuffle[17]~0 (
// Equation(s):
// \cpu|mem_rdata_latched_noshuffle[17]~0_combout  = (\cpu|mem_xfer~combout  & (mem_rdata[17])) # (!\cpu|mem_xfer~combout  & ((\cpu|mem_rdata_q [17])))

	.dataa(\cpu|mem_xfer~combout ),
	.datab(gnd),
	.datac(mem_rdata[17]),
	.datad(\cpu|mem_rdata_q [17]),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched_noshuffle[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched_noshuffle[17]~0 .lut_mask = 16'hF5A0;
defparam \cpu|mem_rdata_latched_noshuffle[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N24
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[1]~39 (
// Equation(s):
// \cpu|mem_rdata_latched[1]~39_combout  = (\cpu|mem_la_firstword~2_combout  & (\cpu|mem_rdata_latched_noshuffle[17]~0_combout )) # (!\cpu|mem_la_firstword~2_combout  & ((\cpu|mem_rdata_latched_noshuffle[1]~1_combout )))

	.dataa(\cpu|mem_la_firstword~2_combout ),
	.datab(\cpu|mem_rdata_latched_noshuffle[17]~0_combout ),
	.datac(gnd),
	.datad(\cpu|mem_rdata_latched_noshuffle[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[1]~39 .lut_mask = 16'hDD88;
defparam \cpu|mem_rdata_latched[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N10
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[21]~46 (
// Equation(s):
// \cpu|mem_rdata_q[21]~46_combout  = (!\cpu|mem_rdata_latched[1]~39_combout  & ((\cpu|mem_la_firstword~2_combout  & (\cpu|mem_rdata_latched_noshuffle[16]~2_combout )) # (!\cpu|mem_la_firstword~2_combout  & ((\cpu|mem_rdata_latched_noshuffle[0]~3_combout 
// )))))

	.dataa(\cpu|mem_la_firstword~2_combout ),
	.datab(\cpu|mem_rdata_latched_noshuffle[16]~2_combout ),
	.datac(\cpu|mem_rdata_latched_noshuffle[0]~3_combout ),
	.datad(\cpu|mem_rdata_latched[1]~39_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[21]~46 .lut_mask = 16'h00D8;
defparam \cpu|mem_rdata_q[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N20
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[21]~47 (
// Equation(s):
// \cpu|mem_rdata_q[21]~47_combout  = (\cpu|mem_rdata_latched[15]~2_combout  & (!\cpu|mem_16bit_buffer [1] & (\cpu|mem_16bit_buffer [0]))) # (!\cpu|mem_rdata_latched[15]~2_combout  & (((\cpu|mem_rdata_q[21]~46_combout ))))

	.dataa(\cpu|mem_16bit_buffer [1]),
	.datab(\cpu|mem_rdata_latched[15]~2_combout ),
	.datac(\cpu|mem_16bit_buffer [0]),
	.datad(\cpu|mem_rdata_q[21]~46_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[21]~47 .lut_mask = 16'h7340;
defparam \cpu|mem_rdata_q[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N30
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[21]~49 (
// Equation(s):
// \cpu|mem_rdata_q[21]~49_combout  = (\cpu|decoded_imm_uj[13]~11_combout ) # (\cpu|decoded_imm_uj[15]~13_combout  $ (!\cpu|decoded_imm_uj[14]~12_combout ))

	.dataa(\cpu|decoded_imm_uj[13]~11_combout ),
	.datab(gnd),
	.datac(\cpu|decoded_imm_uj[15]~13_combout ),
	.datad(\cpu|decoded_imm_uj[14]~12_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[21]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[21]~49 .lut_mask = 16'hFAAF;
defparam \cpu|mem_rdata_q[21]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N8
fiftyfivenm_lcell_comb \cpu|Mux16~2 (
// Equation(s):
// \cpu|Mux16~2_combout  = ((\cpu|decoded_rd[4]~0_combout  & !\cpu|decoded_rd[3]~1_combout )) # (!\cpu|decoded_imm_uj[15]~13_combout )

	.dataa(gnd),
	.datab(\cpu|decoded_rd[4]~0_combout ),
	.datac(\cpu|decoded_imm_uj[15]~13_combout ),
	.datad(\cpu|decoded_rd[3]~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~2 .lut_mask = 16'h0FCF;
defparam \cpu|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N6
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[21]~67 (
// Equation(s):
// \cpu|mem_rdata_q[21]~67_combout  = (\cpu|decoded_imm_uj[14]~12_combout  & (((\cpu|decoded_imm_uj[15]~13_combout )))) # (!\cpu|decoded_imm_uj[14]~12_combout  & ((\cpu|decoded_imm_uj[13]~11_combout ) # ((!\cpu|Mux16~2_combout ))))

	.dataa(\cpu|decoded_imm_uj[13]~11_combout ),
	.datab(\cpu|decoded_imm_uj[15]~13_combout ),
	.datac(\cpu|Mux16~2_combout ),
	.datad(\cpu|decoded_imm_uj[14]~12_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[21]~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[21]~67 .lut_mask = 16'hCCAF;
defparam \cpu|mem_rdata_q[21]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N8
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[21]~50 (
// Equation(s):
// \cpu|mem_rdata_q[21]~50_combout  = (\cpu|mem_rdata_latched[1]~40_combout  & ((\cpu|mem_rdata_latched[0]~22_combout ) # ((\cpu|mem_rdata_q[21]~49_combout )))) # (!\cpu|mem_rdata_latched[1]~40_combout  & (\cpu|mem_rdata_latched[0]~22_combout  & 
// ((\cpu|mem_rdata_q[21]~67_combout ))))

	.dataa(\cpu|mem_rdata_latched[1]~40_combout ),
	.datab(\cpu|mem_rdata_latched[0]~22_combout ),
	.datac(\cpu|mem_rdata_q[21]~49_combout ),
	.datad(\cpu|mem_rdata_q[21]~67_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[21]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[21]~50 .lut_mask = 16'hECA8;
defparam \cpu|mem_rdata_q[21]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N4
fiftyfivenm_lcell_comb \cpu|always9~3 (
// Equation(s):
// \cpu|always9~3_combout  = (!\cpu|decoded_imm_uj[2]~1_combout  & (\cpu|Equal17~2_combout  & !\cpu|mem_rdata_q[17]~4_combout ))

	.dataa(gnd),
	.datab(\cpu|decoded_imm_uj[2]~1_combout ),
	.datac(\cpu|Equal17~2_combout ),
	.datad(\cpu|mem_rdata_q[17]~4_combout ),
	.cin(gnd),
	.combout(\cpu|always9~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|always9~3 .lut_mask = 16'h0030;
defparam \cpu|always9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N14
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[21]~52 (
// Equation(s):
// \cpu|mem_rdata_q[21]~52_combout  = (!\cpu|decoded_imm_uj[13]~11_combout  & ((\cpu|mem_rdata_latched[1]~40_combout  & ((\cpu|always9~3_combout ))) # (!\cpu|mem_rdata_latched[1]~40_combout  & (!\cpu|decoded_imm_uj[15]~13_combout ))))

	.dataa(\cpu|decoded_imm_uj[13]~11_combout ),
	.datab(\cpu|decoded_imm_uj[15]~13_combout ),
	.datac(\cpu|always9~3_combout ),
	.datad(\cpu|mem_rdata_latched[1]~40_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[21]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[21]~52 .lut_mask = 16'h5011;
defparam \cpu|mem_rdata_q[21]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N18
fiftyfivenm_lcell_comb \cpu|always9~4 (
// Equation(s):
// \cpu|always9~4_combout  = (\cpu|Equal17~2_combout  & (!\cpu|decoded_imm_uj[2]~1_combout  & (!\cpu|Equal24~0_combout  & \cpu|mem_rdata_q[17]~4_combout )))

	.dataa(\cpu|Equal17~2_combout ),
	.datab(\cpu|decoded_imm_uj[2]~1_combout ),
	.datac(\cpu|Equal24~0_combout ),
	.datad(\cpu|mem_rdata_q[17]~4_combout ),
	.cin(gnd),
	.combout(\cpu|always9~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|always9~4 .lut_mask = 16'h0200;
defparam \cpu|always9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N28
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[21]~51 (
// Equation(s):
// \cpu|mem_rdata_q[21]~51_combout  = (!\cpu|mem_rdata_latched[0]~22_combout  & (((!\cpu|decoded_imm_uj[14]~12_combout  & !\cpu|always9~4_combout )) # (!\cpu|mem_rdata_latched[1]~40_combout )))

	.dataa(\cpu|mem_rdata_latched[1]~40_combout ),
	.datab(\cpu|decoded_imm_uj[14]~12_combout ),
	.datac(\cpu|mem_rdata_latched[0]~22_combout ),
	.datad(\cpu|always9~4_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[21]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[21]~51 .lut_mask = 16'h0507;
defparam \cpu|mem_rdata_q[21]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N0
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[21]~53 (
// Equation(s):
// \cpu|mem_rdata_q[21]~53_combout  = ((\cpu|mem_rdata_q[21]~50_combout ) # ((!\cpu|mem_rdata_q[21]~52_combout  & \cpu|mem_rdata_q[21]~51_combout ))) # (!\cpu|always3~0_combout )

	.dataa(\cpu|always3~0_combout ),
	.datab(\cpu|mem_rdata_q[21]~50_combout ),
	.datac(\cpu|mem_rdata_q[21]~52_combout ),
	.datad(\cpu|mem_rdata_q[21]~51_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[21]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[21]~53 .lut_mask = 16'hDFDD;
defparam \cpu|mem_rdata_q[21]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N16
fiftyfivenm_lcell_comb \cpu|mem_rdata_q~54 (
// Equation(s):
// \cpu|mem_rdata_q~54_combout  = (\cpu|mem_rdata_q[21]~53_combout  & (((\cpu|mem_rdata_latched[21]~36_combout )))) # (!\cpu|mem_rdata_q[21]~53_combout  & (\cpu|mem_rdata_q~48_combout  & (\cpu|mem_rdata_q[21]~47_combout )))

	.dataa(\cpu|mem_rdata_q~48_combout ),
	.datab(\cpu|mem_rdata_q[21]~47_combout ),
	.datac(\cpu|mem_rdata_latched[21]~36_combout ),
	.datad(\cpu|mem_rdata_q[21]~53_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q~54 .lut_mask = 16'hF088;
defparam \cpu|mem_rdata_q~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N22
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[21]~55 (
// Equation(s):
// \cpu|mem_rdata_q[21]~55_combout  = (\cpu|mem_xfer~combout ) # ((\cpu|decoded_imm_uj[14]~12_combout  & (!\cpu|decoded_imm_uj[13]~11_combout  & !\cpu|decoded_imm_uj[15]~13_combout )))

	.dataa(\cpu|decoded_imm_uj[14]~12_combout ),
	.datab(\cpu|decoded_imm_uj[13]~11_combout ),
	.datac(\cpu|mem_xfer~combout ),
	.datad(\cpu|decoded_imm_uj[15]~13_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[21]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[21]~55 .lut_mask = 16'hF0F2;
defparam \cpu|mem_rdata_q[21]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N2
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[21]~56 (
// Equation(s):
// \cpu|mem_rdata_q[21]~56_combout  = (\cpu|mem_rdata_q[21]~55_combout ) # ((\cpu|Decoder5~1_combout  & ((\cpu|mem_rdata_q[21]~52_combout ) # (\cpu|always9~4_combout ))))

	.dataa(\cpu|Decoder5~1_combout ),
	.datab(\cpu|mem_rdata_q[21]~55_combout ),
	.datac(\cpu|mem_rdata_q[21]~52_combout ),
	.datad(\cpu|always9~4_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[21]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[21]~56 .lut_mask = 16'hEEEC;
defparam \cpu|mem_rdata_q[21]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N30
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[21]~66 (
// Equation(s):
// \cpu|mem_rdata_q[21]~66_combout  = (!\cpu|decoded_imm_uj[13]~11_combout  & ((\cpu|mem_rdata_latched[1]~4_combout ) # ((\cpu|mem_16bit_buffer [1] & \cpu|mem_rdata_latched[15]~2_combout ))))

	.dataa(\cpu|mem_16bit_buffer [1]),
	.datab(\cpu|mem_rdata_latched[15]~2_combout ),
	.datac(\cpu|decoded_imm_uj[13]~11_combout ),
	.datad(\cpu|mem_rdata_latched[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[21]~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[21]~66 .lut_mask = 16'h0F08;
defparam \cpu|mem_rdata_q[21]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N10
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[21]~31 (
// Equation(s):
// \cpu|mem_rdata_q[21]~31_combout  = (!\cpu|mem_rdata_latched[1]~3_combout  & (!\cpu|mem_rdata_latched[1]~4_combout  & (!\cpu|decoded_imm_uj[15]~13_combout  & !\cpu|decoded_imm_uj[13]~11_combout )))

	.dataa(\cpu|mem_rdata_latched[1]~3_combout ),
	.datab(\cpu|mem_rdata_latched[1]~4_combout ),
	.datac(\cpu|decoded_imm_uj[15]~13_combout ),
	.datad(\cpu|decoded_imm_uj[13]~11_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[21]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[21]~31 .lut_mask = 16'h0001;
defparam \cpu|mem_rdata_q[21]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N12
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[21]~57 (
// Equation(s):
// \cpu|mem_rdata_q[21]~57_combout  = (\cpu|mem_xfer~combout ) # ((\cpu|mem_rdata_q[21]~31_combout ) # ((\cpu|mem_rdata_q[21]~66_combout  & \cpu|always9~3_combout )))

	.dataa(\cpu|mem_rdata_q[21]~66_combout ),
	.datab(\cpu|always9~3_combout ),
	.datac(\cpu|mem_xfer~combout ),
	.datad(\cpu|mem_rdata_q[21]~31_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[21]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[21]~57 .lut_mask = 16'hFFF8;
defparam \cpu|mem_rdata_q[21]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N22
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[21]~58 (
// Equation(s):
// \cpu|mem_rdata_q[21]~58_combout  = (\cpu|mem_rdata_latched[1]~40_combout  & (((\cpu|mem_rdata_latched[0]~22_combout )) # (!\cpu|mem_rdata_q[21]~56_combout ))) # (!\cpu|mem_rdata_latched[1]~40_combout  & (((!\cpu|mem_rdata_latched[0]~22_combout  & 
// !\cpu|mem_rdata_q[21]~57_combout ))))

	.dataa(\cpu|mem_rdata_latched[1]~40_combout ),
	.datab(\cpu|mem_rdata_q[21]~56_combout ),
	.datac(\cpu|mem_rdata_latched[0]~22_combout ),
	.datad(\cpu|mem_rdata_q[21]~57_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[21]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[21]~58 .lut_mask = 16'hA2A7;
defparam \cpu|mem_rdata_q[21]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N24
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[21]~59 (
// Equation(s):
// \cpu|mem_rdata_q[21]~59_combout  = (\cpu|mem_rdata_latched[0]~22_combout  & (!\cpu|mem_xfer~combout  & ((\cpu|mem_rdata_q[21]~58_combout ) # (\cpu|mem_rdata_q[21]~67_combout )))) # (!\cpu|mem_rdata_latched[0]~22_combout  & 
// (((\cpu|mem_rdata_q[21]~58_combout ))))

	.dataa(\cpu|mem_rdata_latched[0]~22_combout ),
	.datab(\cpu|mem_xfer~combout ),
	.datac(\cpu|mem_rdata_q[21]~58_combout ),
	.datad(\cpu|mem_rdata_q[21]~67_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[21]~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[21]~59 .lut_mask = 16'h7270;
defparam \cpu|mem_rdata_q[21]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N10
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[21]~60 (
// Equation(s):
// \cpu|mem_rdata_q[21]~60_combout  = (\cpu|always3~0_combout  & ((!\cpu|mem_rdata_q[21]~59_combout ))) # (!\cpu|always3~0_combout  & (\cpu|mem_xfer~combout ))

	.dataa(\cpu|always3~0_combout ),
	.datab(gnd),
	.datac(\cpu|mem_xfer~combout ),
	.datad(\cpu|mem_rdata_q[21]~59_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[21]~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[21]~60 .lut_mask = 16'h50FA;
defparam \cpu|mem_rdata_q[21]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y5_N17
dffeas \cpu|mem_rdata_q[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_rdata_q~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_rdata_q[21]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[21] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N0
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[21]~35 (
// Equation(s):
// \cpu|mem_rdata_latched[21]~35_combout  = (\cpu|mem_xfer~combout  & (((\cpu|mem_la_secondword~q )))) # (!\cpu|mem_xfer~combout  & ((\cpu|mem_la_secondword~q  & (\cpu|mem_rdata_q [5])) # (!\cpu|mem_la_secondword~q  & ((\cpu|mem_rdata_q [21])))))

	.dataa(\cpu|mem_xfer~combout ),
	.datab(\cpu|mem_rdata_q [5]),
	.datac(\cpu|mem_rdata_q [21]),
	.datad(\cpu|mem_la_secondword~q ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[21]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[21]~35 .lut_mask = 16'hEE50;
defparam \cpu|mem_rdata_latched[21]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[21]~36 (
// Equation(s):
// \cpu|mem_rdata_latched[21]~36_combout  = (\cpu|mem_rdata_latched[21]~35_combout  & (((mem_rdata[5])) # (!\cpu|mem_xfer~combout ))) # (!\cpu|mem_rdata_latched[21]~35_combout  & (\cpu|mem_xfer~combout  & ((mem_rdata[21]))))

	.dataa(\cpu|mem_rdata_latched[21]~35_combout ),
	.datab(\cpu|mem_xfer~combout ),
	.datac(mem_rdata[5]),
	.datad(mem_rdata[21]),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[21]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[21]~36 .lut_mask = 16'hE6A2;
defparam \cpu|mem_rdata_latched[21]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N9
dffeas \cpu|decoded_imm_uj[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm_uj[1]~feeder_combout ),
	.asdata(\cpu|mem_rdata_latched[21]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal7~0_combout ),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm_uj [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm_uj[1] .is_wysiwyg = "true";
defparam \cpu|decoded_imm_uj[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N28
fiftyfivenm_lcell_comb \cpu|Selector88~0 (
// Equation(s):
// \cpu|Selector88~0_combout  = (\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ) # ((\cpu|is_sb_sh_sw~q ) # ((!\cpu|WideOr17~0_combout  & !\cpu|WideOr16~0_combout )))

	.dataa(\cpu|WideOr17~0_combout ),
	.datab(\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ),
	.datac(\cpu|is_sb_sh_sw~q ),
	.datad(\cpu|WideOr16~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector88~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector88~0 .lut_mask = 16'hFCFD;
defparam \cpu|Selector88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N14
fiftyfivenm_lcell_comb \cpu|Selector91~0 (
// Equation(s):
// \cpu|Selector91~0_combout  = (!\cpu|Selector88~0_combout  & ((\cpu|WideOr17~0_combout  & ((\cpu|mem_rdata_q [21]))) # (!\cpu|WideOr17~0_combout  & (\cpu|decoded_imm_uj [1]))))

	.dataa(\cpu|decoded_imm_uj [1]),
	.datab(\cpu|mem_rdata_q [21]),
	.datac(\cpu|WideOr17~0_combout ),
	.datad(\cpu|Selector88~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector91~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector91~0 .lut_mask = 16'h00CA;
defparam \cpu|Selector91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N4
fiftyfivenm_lcell_comb \cpu|Selector91~1 (
// Equation(s):
// \cpu|Selector91~1_combout  = (\cpu|Selector91~0_combout ) # ((\cpu|mem_rdata_q [8] & ((\cpu|is_sb_sh_sw~q ) # (\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ))))

	.dataa(\cpu|mem_rdata_q [8]),
	.datab(\cpu|Selector91~0_combout ),
	.datac(\cpu|is_sb_sh_sw~q ),
	.datad(\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ),
	.cin(gnd),
	.combout(\cpu|Selector91~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector91~1 .lut_mask = 16'hEEEC;
defparam \cpu|Selector91~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N5
dffeas \cpu|decoded_imm[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector91~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[1] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N8
fiftyfivenm_lcell_comb \cpu|decoded_rs2~6 (
// Equation(s):
// \cpu|decoded_rs2~6_combout  = (!\cpu|mem_rdata_latched[0]~22_combout  & (!\cpu|decoded_imm_uj[13]~11_combout  & \cpu|mem_rdata_latched[1]~40_combout ))

	.dataa(gnd),
	.datab(\cpu|mem_rdata_latched[0]~22_combout ),
	.datac(\cpu|decoded_imm_uj[13]~11_combout ),
	.datad(\cpu|mem_rdata_latched[1]~40_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs2~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs2~6 .lut_mask = 16'h0300;
defparam \cpu|decoded_rs2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N14
fiftyfivenm_lcell_comb \cpu|decoded_rs2~5 (
// Equation(s):
// \cpu|decoded_rs2~5_combout  = (\cpu|decoded_imm_uj[15]~13_combout  & (((\cpu|decoded_imm_uj[14]~12_combout ) # (!\cpu|Equal25~0_combout )))) # (!\cpu|decoded_imm_uj[15]~13_combout  & (!\cpu|mem_rdata_q[17]~4_combout  & 
// ((!\cpu|decoded_imm_uj[14]~12_combout ))))

	.dataa(\cpu|decoded_imm_uj[15]~13_combout ),
	.datab(\cpu|mem_rdata_q[17]~4_combout ),
	.datac(\cpu|Equal25~0_combout ),
	.datad(\cpu|decoded_imm_uj[14]~12_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs2~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs2~5 .lut_mask = 16'hAA1B;
defparam \cpu|decoded_rs2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N30
fiftyfivenm_lcell_comb \cpu|is_sb_sh_sw~0 (
// Equation(s):
// \cpu|is_sb_sh_sw~0_combout  = (\cpu|decoded_imm_uj[15]~13_combout  & (!\cpu|decoded_imm_uj[13]~11_combout  & (!\cpu|mem_rdata_latched[0]~22_combout  & \cpu|decoded_imm_uj[14]~12_combout )))

	.dataa(\cpu|decoded_imm_uj[15]~13_combout ),
	.datab(\cpu|decoded_imm_uj[13]~11_combout ),
	.datac(\cpu|mem_rdata_latched[0]~22_combout ),
	.datad(\cpu|decoded_imm_uj[14]~12_combout ),
	.cin(gnd),
	.combout(\cpu|is_sb_sh_sw~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|is_sb_sh_sw~0 .lut_mask = 16'h0200;
defparam \cpu|is_sb_sh_sw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N22
fiftyfivenm_lcell_comb \cpu|decoded_rs2~18 (
// Equation(s):
// \cpu|decoded_rs2~18_combout  = (!\cpu|mem_rdata_q[17]~4_combout  & (\cpu|Decoder5~1_combout  & ((\cpu|decoded_rd[3]~1_combout ) # (!\cpu|decoded_rd[4]~0_combout ))))

	.dataa(\cpu|decoded_rd[4]~0_combout ),
	.datab(\cpu|mem_rdata_q[17]~4_combout ),
	.datac(\cpu|decoded_rd[3]~1_combout ),
	.datad(\cpu|Decoder5~1_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs2~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs2~18 .lut_mask = 16'h3100;
defparam \cpu|decoded_rs2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N12
fiftyfivenm_lcell_comb \cpu|decoded_rs2~4 (
// Equation(s):
// \cpu|decoded_rs2~4_combout  = (!\cpu|mem_rdata_latched[1]~40_combout  & ((\cpu|is_sb_sh_sw~0_combout ) # ((\cpu|mem_rdata_latched[0]~22_combout  & \cpu|decoded_rs2~18_combout ))))

	.dataa(\cpu|is_sb_sh_sw~0_combout ),
	.datab(\cpu|mem_rdata_latched[0]~22_combout ),
	.datac(\cpu|decoded_rs2~18_combout ),
	.datad(\cpu|mem_rdata_latched[1]~40_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs2~4 .lut_mask = 16'h00EA;
defparam \cpu|decoded_rs2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N10
fiftyfivenm_lcell_comb \cpu|decoded_rs2~7 (
// Equation(s):
// \cpu|decoded_rs2~7_combout  = (!\cpu|Equal7~0_combout  & ((\cpu|decoded_rs2~4_combout ) # ((\cpu|decoded_rs2~6_combout  & \cpu|decoded_rs2~5_combout ))))

	.dataa(\cpu|Equal7~0_combout ),
	.datab(\cpu|decoded_rs2~6_combout ),
	.datac(\cpu|decoded_rs2~5_combout ),
	.datad(\cpu|decoded_rs2~4_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs2~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs2~7 .lut_mask = 16'h5540;
defparam \cpu|decoded_rs2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N30
fiftyfivenm_lcell_comb \cpu|decoded_rs2~9 (
// Equation(s):
// \cpu|decoded_rs2~9_combout  = (\cpu|decoded_imm_uj[1]~0_combout  & ((\cpu|decoded_rs2~7_combout ) # ((\cpu|mem_rdata_latched[21]~36_combout  & \cpu|Equal7~0_combout )))) # (!\cpu|decoded_imm_uj[1]~0_combout  & (\cpu|mem_rdata_latched[21]~36_combout  & 
// (\cpu|Equal7~0_combout )))

	.dataa(\cpu|decoded_imm_uj[1]~0_combout ),
	.datab(\cpu|mem_rdata_latched[21]~36_combout ),
	.datac(\cpu|Equal7~0_combout ),
	.datad(\cpu|decoded_rs2~7_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs2~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs2~9 .lut_mask = 16'hEAC0;
defparam \cpu|decoded_rs2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N31
dffeas \cpu|decoded_rs2[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_rs2~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_rs2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_rs2[1] .is_wysiwyg = "true";
defparam \cpu|decoded_rs2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N2
fiftyfivenm_lcell_comb \cpu|reg_op2[1]~1 (
// Equation(s):
// \cpu|reg_op2[1]~1_combout  = (\cpu|is_slli_srli_srai~q  & ((\cpu|decoded_rs2 [1]))) # (!\cpu|is_slli_srli_srai~q  & (\cpu|decoded_imm [1]))

	.dataa(\cpu|is_slli_srli_srai~q ),
	.datab(\cpu|decoded_imm [1]),
	.datac(gnd),
	.datad(\cpu|decoded_rs2 [1]),
	.cin(gnd),
	.combout(\cpu|reg_op2[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[1]~1 .lut_mask = 16'hEE44;
defparam \cpu|reg_op2[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N6
fiftyfivenm_lcell_comb \cpu|cpuregs_rtl_1_bypass[5]~feeder (
// Equation(s):
// \cpu|cpuregs_rtl_1_bypass[5]~feeder_combout  = \cpu|latched_rd [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|latched_rd [2]),
	.cin(gnd),
	.combout(\cpu|cpuregs_rtl_1_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpuregs_rtl_1_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y5_N7
dffeas \cpu|cpuregs_rtl_1_bypass[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|cpuregs_rtl_1_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N16
fiftyfivenm_lcell_comb \cpu|decoded_rd[3]~feeder (
// Equation(s):
// \cpu|decoded_rd[3]~feeder_combout  = \cpu|decoded_rd[3]~1_combout 

	.dataa(\cpu|decoded_rd[3]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|decoded_rd[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rd[3]~feeder .lut_mask = 16'hAAAA;
defparam \cpu|decoded_rd[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N2
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[0]~5 (
// Equation(s):
// \cpu|mem_rdata_latched[0]~5_combout  = (!\cpu|mem_rdata_latched[15]~2_combout  & (\cpu|mem_rdata_latched_noshuffle[16]~2_combout  & \cpu|mem_la_firstword~2_combout ))

	.dataa(gnd),
	.datab(\cpu|mem_rdata_latched[15]~2_combout ),
	.datac(\cpu|mem_rdata_latched_noshuffle[16]~2_combout ),
	.datad(\cpu|mem_la_firstword~2_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[0]~5 .lut_mask = 16'h3000;
defparam \cpu|mem_rdata_latched[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N14
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[8]~29 (
// Equation(s):
// \cpu|mem_rdata_q[8]~29_combout  = (!\cpu|mem_rdata_latched[1]~4_combout  & (!\cpu|mem_rdata_latched[1]~3_combout  & ((\cpu|mem_rdata_latched[0]~6_combout ) # (\cpu|mem_rdata_latched[0]~5_combout ))))

	.dataa(\cpu|mem_rdata_latched[0]~6_combout ),
	.datab(\cpu|mem_rdata_latched[1]~4_combout ),
	.datac(\cpu|mem_rdata_latched[1]~3_combout ),
	.datad(\cpu|mem_rdata_latched[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[8]~29 .lut_mask = 16'h0302;
defparam \cpu|mem_rdata_q[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N18
fiftyfivenm_lcell_comb \cpu|Mux107~2 (
// Equation(s):
// \cpu|Mux107~2_combout  = (\cpu|decoded_imm_uj[14]~12_combout  & (\cpu|decoded_rd[3]~1_combout  & !\cpu|decoded_imm_uj[15]~13_combout ))

	.dataa(gnd),
	.datab(\cpu|decoded_imm_uj[14]~12_combout ),
	.datac(\cpu|decoded_rd[3]~1_combout ),
	.datad(\cpu|decoded_imm_uj[15]~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux107~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux107~2 .lut_mask = 16'h00C0;
defparam \cpu|Mux107~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N0
fiftyfivenm_lcell_comb \cpu|Mux69~3 (
// Equation(s):
// \cpu|Mux69~3_combout  = (\cpu|decoded_imm_uj[15]~13_combout  & (((!\cpu|decoded_rd[3]~1_combout  & \cpu|decoded_rd[4]~0_combout )) # (!\cpu|mem_rdata_q[17]~4_combout ))) # (!\cpu|decoded_imm_uj[15]~13_combout  & (\cpu|decoded_rd[3]~1_combout ))

	.dataa(\cpu|decoded_rd[3]~1_combout ),
	.datab(\cpu|decoded_rd[4]~0_combout ),
	.datac(\cpu|mem_rdata_q[17]~4_combout ),
	.datad(\cpu|decoded_imm_uj[15]~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux69~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux69~3 .lut_mask = 16'h4FAA;
defparam \cpu|Mux69~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N26
fiftyfivenm_lcell_comb \cpu|Mux69~19 (
// Equation(s):
// \cpu|Mux69~19_combout  = (!\cpu|decoded_imm_uj[13]~11_combout  & (\cpu|Mux69~3_combout  & !\cpu|decoded_imm_uj[14]~12_combout ))

	.dataa(\cpu|decoded_imm_uj[13]~11_combout ),
	.datab(\cpu|Mux69~3_combout ),
	.datac(gnd),
	.datad(\cpu|decoded_imm_uj[14]~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux69~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux69~19 .lut_mask = 16'h0044;
defparam \cpu|Mux69~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N4
fiftyfivenm_lcell_comb \cpu|Mux107~3 (
// Equation(s):
// \cpu|Mux107~3_combout  = (\cpu|Mux69~19_combout ) # ((\cpu|Mux107~2_combout  & ((!\cpu|always9~3_combout ) # (!\cpu|decoded_imm_uj[13]~11_combout ))))

	.dataa(\cpu|decoded_imm_uj[13]~11_combout ),
	.datab(\cpu|Mux107~2_combout ),
	.datac(\cpu|Mux69~19_combout ),
	.datad(\cpu|always9~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux107~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux107~3 .lut_mask = 16'hF4FC;
defparam \cpu|Mux107~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N14
fiftyfivenm_lcell_comb \cpu|Mux107~6 (
// Equation(s):
// \cpu|Mux107~6_combout  = (\cpu|decoded_imm_uj[14]~12_combout  & (((\cpu|decoded_imm_uj[15]~13_combout )))) # (!\cpu|decoded_imm_uj[14]~12_combout  & ((\cpu|decoded_imm_uj[15]~13_combout  & (\cpu|Equal25~0_combout )) # (!\cpu|decoded_imm_uj[15]~13_combout  
// & ((\cpu|mem_rdata_q[17]~4_combout )))))

	.dataa(\cpu|decoded_imm_uj[14]~12_combout ),
	.datab(\cpu|Equal25~0_combout ),
	.datac(\cpu|mem_rdata_q[17]~4_combout ),
	.datad(\cpu|decoded_imm_uj[15]~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux107~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux107~6 .lut_mask = 16'hEE50;
defparam \cpu|Mux107~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N6
fiftyfivenm_lcell_comb \cpu|Mux107~4 (
// Equation(s):
// \cpu|Mux107~4_combout  = (\cpu|mem_rdata_q[21]~31_combout ) # ((\cpu|decoded_rd[3]~1_combout  & (\cpu|mem_rdata_q[21]~66_combout  & !\cpu|Mux107~6_combout )))

	.dataa(\cpu|decoded_rd[3]~1_combout ),
	.datab(\cpu|mem_rdata_q[21]~66_combout ),
	.datac(\cpu|Mux107~6_combout ),
	.datad(\cpu|mem_rdata_q[21]~31_combout ),
	.cin(gnd),
	.combout(\cpu|Mux107~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux107~4 .lut_mask = 16'hFF08;
defparam \cpu|Mux107~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N8
fiftyfivenm_lcell_comb \cpu|Mux107~5 (
// Equation(s):
// \cpu|Mux107~5_combout  = (\cpu|mem_rdata_q[8]~29_combout  & ((\cpu|Mux107~3_combout ) # ((!\cpu|mem_rdata_latched[0]~22_combout  & \cpu|Mux107~4_combout )))) # (!\cpu|mem_rdata_q[8]~29_combout  & (!\cpu|mem_rdata_latched[0]~22_combout  & 
// ((\cpu|Mux107~4_combout ))))

	.dataa(\cpu|mem_rdata_q[8]~29_combout ),
	.datab(\cpu|mem_rdata_latched[0]~22_combout ),
	.datac(\cpu|Mux107~3_combout ),
	.datad(\cpu|Mux107~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux107~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux107~5 .lut_mask = 16'hB3A0;
defparam \cpu|Mux107~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N17
dffeas \cpu|decoded_rd[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_rd[3]~feeder_combout ),
	.asdata(\cpu|Mux107~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|Equal7~0_combout ),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_rd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_rd[3] .is_wysiwyg = "true";
defparam \cpu|decoded_rd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N2
fiftyfivenm_lcell_comb \cpu|Selector431~0 (
// Equation(s):
// \cpu|Selector431~0_combout  = (!\cpu|always18~4_combout  & (\cpu|decoded_rd [3] & !\cpu|cpu_state.cpu_state_exec~q ))

	.dataa(\cpu|always18~4_combout ),
	.datab(gnd),
	.datac(\cpu|decoded_rd [3]),
	.datad(\cpu|cpu_state.cpu_state_exec~q ),
	.cin(gnd),
	.combout(\cpu|Selector431~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector431~0 .lut_mask = 16'h0050;
defparam \cpu|Selector431~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N3
dffeas \cpu|latched_rd[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector431~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|latched_rd[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|latched_rd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|latched_rd[3] .is_wysiwyg = "true";
defparam \cpu|latched_rd[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N9
dffeas \cpu|cpuregs_rtl_1_bypass[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|latched_rd [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N13
dffeas \cpu|cpuregs_rtl_1_bypass[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|decoded_rs2~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[6] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N30
fiftyfivenm_lcell_comb \cpu|instr_jalr~0 (
// Equation(s):
// \cpu|instr_jalr~0_combout  = (!\cpu|mem_rdata_q[17]~4_combout  & ((\cpu|mem_rdata_latched[0]~5_combout ) # (\cpu|mem_rdata_latched[0]~6_combout )))

	.dataa(\cpu|mem_rdata_latched[0]~5_combout ),
	.datab(gnd),
	.datac(\cpu|mem_rdata_q[17]~4_combout ),
	.datad(\cpu|mem_rdata_latched[0]~6_combout ),
	.cin(gnd),
	.combout(\cpu|instr_jalr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_jalr~0 .lut_mask = 16'h0F0A;
defparam \cpu|instr_jalr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N28
fiftyfivenm_lcell_comb \cpu|decoded_rs2~19 (
// Equation(s):
// \cpu|decoded_rs2~19_combout  = (\cpu|Decoder5~1_combout  & ((\cpu|decoded_rd[4]~0_combout  & (\cpu|decoded_rd[3]~1_combout )) # (!\cpu|decoded_rd[4]~0_combout  & ((\cpu|mem_rdata_q[15]~11_combout )))))

	.dataa(\cpu|decoded_rd[3]~1_combout ),
	.datab(\cpu|mem_rdata_q[15]~11_combout ),
	.datac(\cpu|decoded_rd[4]~0_combout ),
	.datad(\cpu|Decoder5~1_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs2~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs2~19 .lut_mask = 16'hAC00;
defparam \cpu|decoded_rs2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N12
fiftyfivenm_lcell_comb \cpu|decoded_rs2~11 (
// Equation(s):
// \cpu|decoded_rs2~11_combout  = (!\cpu|mem_rdata_latched[1]~40_combout  & ((\cpu|is_sb_sh_sw~0_combout ) # ((\cpu|instr_jalr~0_combout  & \cpu|decoded_rs2~19_combout ))))

	.dataa(\cpu|instr_jalr~0_combout ),
	.datab(\cpu|mem_rdata_latched[1]~40_combout ),
	.datac(\cpu|is_sb_sh_sw~0_combout ),
	.datad(\cpu|decoded_rs2~19_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs2~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs2~11 .lut_mask = 16'h3230;
defparam \cpu|decoded_rs2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N22
fiftyfivenm_lcell_comb \cpu|Mux85~0 (
// Equation(s):
// \cpu|Mux85~0_combout  = (\cpu|decoded_imm_uj[15]~13_combout ) # ((!\cpu|mem_rdata_q[17]~4_combout  & !\cpu|decoded_imm_uj[14]~12_combout ))

	.dataa(gnd),
	.datab(\cpu|mem_rdata_q[17]~4_combout ),
	.datac(\cpu|decoded_imm_uj[14]~12_combout ),
	.datad(\cpu|decoded_imm_uj[15]~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux85~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux85~0 .lut_mask = 16'hFF03;
defparam \cpu|Mux85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N24
fiftyfivenm_lcell_comb \cpu|decoded_rs2~12 (
// Equation(s):
// \cpu|decoded_rs2~12_combout  = (\cpu|Mux85~0_combout  & (!\cpu|mem_rdata_latched[0]~22_combout  & (\cpu|mem_rdata_q[15]~11_combout  & \cpu|mem_rdata_q[21]~66_combout )))

	.dataa(\cpu|Mux85~0_combout ),
	.datab(\cpu|mem_rdata_latched[0]~22_combout ),
	.datac(\cpu|mem_rdata_q[15]~11_combout ),
	.datad(\cpu|mem_rdata_q[21]~66_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs2~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs2~12 .lut_mask = 16'h2000;
defparam \cpu|decoded_rs2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N24
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[23]~6 (
// Equation(s):
// \cpu|mem_rdata_q[23]~6_combout  = (\cpu|mem_xfer~combout  & ((\cpu|decoded_imm_uj[3]~2_combout ))) # (!\cpu|mem_xfer~combout  & (\cpu|mem_rdata_q [23]))

	.dataa(\cpu|mem_xfer~combout ),
	.datab(gnd),
	.datac(\cpu|mem_rdata_q [23]),
	.datad(\cpu|decoded_imm_uj[3]~2_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[23]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[23]~6 .lut_mask = 16'hFA50;
defparam \cpu|mem_rdata_q[23]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N12
fiftyfivenm_lcell_comb \cpu|Mux12~0 (
// Equation(s):
// \cpu|Mux12~0_combout  = (\cpu|decoded_imm_uj[14]~12_combout  & ((\cpu|decoded_rd[3]~1_combout ))) # (!\cpu|decoded_imm_uj[14]~12_combout  & (\cpu|mem_rdata_q[15]~11_combout ))

	.dataa(\cpu|decoded_imm_uj[14]~12_combout ),
	.datab(gnd),
	.datac(\cpu|mem_rdata_q[15]~11_combout ),
	.datad(\cpu|decoded_rd[3]~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~0 .lut_mask = 16'hFA50;
defparam \cpu|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N30
fiftyfivenm_lcell_comb \cpu|Mux12~1 (
// Equation(s):
// \cpu|Mux12~1_combout  = (\cpu|decoded_imm_uj[15]~13_combout  & (((\cpu|mem_rdata_q[23]~6_combout )))) # (!\cpu|decoded_imm_uj[15]~13_combout  & ((\cpu|decoded_imm_uj[13]~11_combout  & ((\cpu|mem_rdata_q[23]~6_combout ))) # 
// (!\cpu|decoded_imm_uj[13]~11_combout  & (\cpu|Mux12~0_combout ))))

	.dataa(\cpu|Mux12~0_combout ),
	.datab(\cpu|decoded_imm_uj[15]~13_combout ),
	.datac(\cpu|decoded_imm_uj[13]~11_combout ),
	.datad(\cpu|mem_rdata_q[23]~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~1 .lut_mask = 16'hFE02;
defparam \cpu|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N10
fiftyfivenm_lcell_comb \cpu|Mux112~3 (
// Equation(s):
// \cpu|Mux112~3_combout  = (!\cpu|decoded_imm_uj[13]~11_combout  & (\cpu|decoded_imm_uj[14]~12_combout  & !\cpu|decoded_imm_uj[15]~13_combout ))

	.dataa(\cpu|decoded_imm_uj[13]~11_combout ),
	.datab(gnd),
	.datac(\cpu|decoded_imm_uj[14]~12_combout ),
	.datad(\cpu|decoded_imm_uj[15]~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux112~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux112~3 .lut_mask = 16'h0050;
defparam \cpu|Mux112~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N4
fiftyfivenm_lcell_comb \cpu|Mux106~2 (
// Equation(s):
// \cpu|Mux106~2_combout  = (!\cpu|decoded_imm_uj[13]~11_combout  & ((!\cpu|decoded_imm_uj[15]~13_combout ) # (!\cpu|decoded_imm_uj[14]~12_combout )))

	.dataa(\cpu|decoded_imm_uj[13]~11_combout ),
	.datab(gnd),
	.datac(\cpu|decoded_imm_uj[14]~12_combout ),
	.datad(\cpu|decoded_imm_uj[15]~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux106~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux106~2 .lut_mask = 16'h0555;
defparam \cpu|Mux106~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N6
fiftyfivenm_lcell_comb \cpu|Mux37~0 (
// Equation(s):
// \cpu|Mux37~0_combout  = (\cpu|Mux112~3_combout  & ((\cpu|mem_rdata_q[15]~11_combout ) # ((!\cpu|Mux106~2_combout  & \cpu|mem_rdata_q[23]~6_combout )))) # (!\cpu|Mux112~3_combout  & (!\cpu|Mux106~2_combout  & ((\cpu|mem_rdata_q[23]~6_combout ))))

	.dataa(\cpu|Mux112~3_combout ),
	.datab(\cpu|Mux106~2_combout ),
	.datac(\cpu|mem_rdata_q[15]~11_combout ),
	.datad(\cpu|mem_rdata_q[23]~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~0 .lut_mask = 16'hB3A0;
defparam \cpu|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N16
fiftyfivenm_lcell_comb \cpu|Mux37~1 (
// Equation(s):
// \cpu|Mux37~1_combout  = (((\cpu|Equal24~0_combout  & \cpu|mem_rdata_q[17]~4_combout )) # (!\cpu|decoded_imm_uj[15]~13_combout )) # (!\cpu|Equal25~0_combout )

	.dataa(\cpu|Equal25~0_combout ),
	.datab(\cpu|decoded_imm_uj[15]~13_combout ),
	.datac(\cpu|Equal24~0_combout ),
	.datad(\cpu|mem_rdata_q[17]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~1 .lut_mask = 16'hF777;
defparam \cpu|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N2
fiftyfivenm_lcell_comb \cpu|Mux37~2 (
// Equation(s):
// \cpu|Mux37~2_combout  = (\cpu|Mux37~0_combout ) # ((\cpu|Mux37~1_combout  & (!\cpu|decoded_imm_uj[14]~12_combout  & \cpu|mem_rdata_q[23]~6_combout )))

	.dataa(\cpu|Mux37~0_combout ),
	.datab(\cpu|Mux37~1_combout ),
	.datac(\cpu|decoded_imm_uj[14]~12_combout ),
	.datad(\cpu|mem_rdata_q[23]~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~2 .lut_mask = 16'hAEAA;
defparam \cpu|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N0
fiftyfivenm_lcell_comb \cpu|Mux52~0 (
// Equation(s):
// \cpu|Mux52~0_combout  = (\cpu|mem_rdata_latched[1]~40_combout  & (((\cpu|mem_rdata_latched[0]~22_combout ) # (\cpu|Mux37~2_combout )))) # (!\cpu|mem_rdata_latched[1]~40_combout  & (\cpu|Mux12~1_combout  & (!\cpu|mem_rdata_latched[0]~22_combout )))

	.dataa(\cpu|Mux12~1_combout ),
	.datab(\cpu|mem_rdata_latched[1]~40_combout ),
	.datac(\cpu|mem_rdata_latched[0]~22_combout ),
	.datad(\cpu|Mux37~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux52~0 .lut_mask = 16'hCEC2;
defparam \cpu|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N18
fiftyfivenm_lcell_comb \cpu|Mux22~0 (
// Equation(s):
// \cpu|Mux22~0_combout  = (\cpu|decoded_imm_uj[13]~11_combout  & (((\cpu|decoded_imm_uj[14]~12_combout )))) # (!\cpu|decoded_imm_uj[13]~11_combout  & ((\cpu|decoded_imm_uj[14]~12_combout  & (!\cpu|decoded_imm_uj[15]~13_combout )) # 
// (!\cpu|decoded_imm_uj[14]~12_combout  & ((\cpu|Mux16~2_combout )))))

	.dataa(\cpu|decoded_imm_uj[13]~11_combout ),
	.datab(\cpu|decoded_imm_uj[15]~13_combout ),
	.datac(\cpu|decoded_imm_uj[14]~12_combout ),
	.datad(\cpu|Mux16~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~0 .lut_mask = 16'hB5B0;
defparam \cpu|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N20
fiftyfivenm_lcell_comb \cpu|Mux22~1 (
// Equation(s):
// \cpu|Mux22~1_combout  = (\cpu|decoded_imm_uj[13]~11_combout  & (((\cpu|Mux22~0_combout )))) # (!\cpu|decoded_imm_uj[13]~11_combout  & ((\cpu|Mux22~0_combout  & ((\cpu|mem_rdata_q[15]~11_combout ))) # (!\cpu|Mux22~0_combout  & 
// (\cpu|mem_rdata_q[23]~6_combout ))))

	.dataa(\cpu|decoded_imm_uj[13]~11_combout ),
	.datab(\cpu|mem_rdata_q[23]~6_combout ),
	.datac(\cpu|mem_rdata_q[15]~11_combout ),
	.datad(\cpu|Mux22~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~1 .lut_mask = 16'hFA44;
defparam \cpu|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N14
fiftyfivenm_lcell_comb \cpu|Mux69~15 (
// Equation(s):
// \cpu|Mux69~15_combout  = (\cpu|decoded_imm_uj[15]~13_combout  & (((\cpu|mem_rdata_q[23]~6_combout )))) # (!\cpu|decoded_imm_uj[15]~13_combout  & (\cpu|mem_rdata_q[17]~4_combout  & (!\cpu|Equal21~2_combout )))

	.dataa(\cpu|mem_rdata_q[17]~4_combout ),
	.datab(\cpu|decoded_imm_uj[15]~13_combout ),
	.datac(\cpu|Equal21~2_combout ),
	.datad(\cpu|mem_rdata_q[23]~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux69~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux69~15 .lut_mask = 16'hCE02;
defparam \cpu|Mux69~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N8
fiftyfivenm_lcell_comb \cpu|Mux22~2 (
// Equation(s):
// \cpu|Mux22~2_combout  = (\cpu|decoded_imm_uj[13]~11_combout  & ((\cpu|Mux22~1_combout  & (\cpu|Mux69~15_combout )) # (!\cpu|Mux22~1_combout  & ((\cpu|mem_rdata_q[23]~6_combout ))))) # (!\cpu|decoded_imm_uj[13]~11_combout  & (\cpu|Mux22~1_combout ))

	.dataa(\cpu|decoded_imm_uj[13]~11_combout ),
	.datab(\cpu|Mux22~1_combout ),
	.datac(\cpu|Mux69~15_combout ),
	.datad(\cpu|mem_rdata_q[23]~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~2 .lut_mask = 16'hE6C4;
defparam \cpu|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N26
fiftyfivenm_lcell_comb \cpu|Mux52~1 (
// Equation(s):
// \cpu|Mux52~1_combout  = (\cpu|mem_rdata_latched[0]~22_combout  & ((\cpu|Mux52~0_combout  & ((\cpu|mem_rdata_q[23]~6_combout ))) # (!\cpu|Mux52~0_combout  & (\cpu|Mux22~2_combout )))) # (!\cpu|mem_rdata_latched[0]~22_combout  & (\cpu|Mux52~0_combout ))

	.dataa(\cpu|mem_rdata_latched[0]~22_combout ),
	.datab(\cpu|Mux52~0_combout ),
	.datac(\cpu|Mux22~2_combout ),
	.datad(\cpu|mem_rdata_q[23]~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux52~1 .lut_mask = 16'hEC64;
defparam \cpu|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y2_N25
dffeas \cpu|mem_rdata_q[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_rdata_q[23]~6_combout ),
	.asdata(\cpu|Mux52~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[23] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
fiftyfivenm_lcell_comb \cpu|instr_xori~0 (
// Equation(s):
// \cpu|instr_xori~0_combout  = (\cpu|mem_rdata_q [14] & (\cpu|is_alu_reg_imm~q  & (!\cpu|mem_rdata_q [13] & !\cpu|mem_rdata_q [12])))

	.dataa(\cpu|mem_rdata_q [14]),
	.datab(\cpu|is_alu_reg_imm~q ),
	.datac(\cpu|mem_rdata_q [13]),
	.datad(\cpu|mem_rdata_q [12]),
	.cin(gnd),
	.combout(\cpu|instr_xori~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_xori~0 .lut_mask = 16'h0008;
defparam \cpu|instr_xori~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N21
dffeas \cpu|instr_xori (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_xori~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|instr_slti~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_xori~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_xori .is_wysiwyg = "true";
defparam \cpu|instr_xori .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
fiftyfivenm_lcell_comb \cpu|instr_xor~1 (
// Equation(s):
// \cpu|instr_xor~1_combout  = (\cpu|mem_rdata_q [14] & (\cpu|instr_xor~0_combout  & (!\cpu|mem_rdata_q [13] & !\cpu|mem_rdata_q [12])))

	.dataa(\cpu|mem_rdata_q [14]),
	.datab(\cpu|instr_xor~0_combout ),
	.datac(\cpu|mem_rdata_q [13]),
	.datad(\cpu|mem_rdata_q [12]),
	.cin(gnd),
	.combout(\cpu|instr_xor~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_xor~1 .lut_mask = 16'h0008;
defparam \cpu|instr_xor~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N31
dffeas \cpu|instr_xor (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_xor~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|instr_slti~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_xor~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_xor .is_wysiwyg = "true";
defparam \cpu|instr_xor .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
fiftyfivenm_lcell_comb \cpu|Selector506~5 (
// Equation(s):
// \cpu|Selector506~5_combout  = (!\cpu|is_lui_auipc_jal~q  & \cpu|cpu_state.cpu_state_ld_rs1~q )

	.dataa(\cpu|is_lui_auipc_jal~q ),
	.datab(gnd),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Selector506~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector506~5 .lut_mask = 16'h5050;
defparam \cpu|Selector506~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N21
dffeas \cpu|mem_rdata_q[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm_uj[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_xfer~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[3] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N26
fiftyfivenm_lcell_comb \mem_rdata[0]~16 (
// Equation(s):
// \mem_rdata[0]~16_combout  = (!\ram_ready~q  & (!\simpleuart_reg_div_sel~combout  & ((\simpleuart|recv_buf_valid~q ) # (!\simpleuart_reg_dat_re~combout ))))

	.dataa(\ram_ready~q ),
	.datab(\simpleuart_reg_div_sel~combout ),
	.datac(\simpleuart|recv_buf_valid~q ),
	.datad(\simpleuart_reg_dat_re~combout ),
	.cin(gnd),
	.combout(\mem_rdata[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[0]~16 .lut_mask = 16'h1011;
defparam \mem_rdata[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N19
dffeas \cpu|decoded_imm_uj[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm_uj[3]~2_combout ),
	.asdata(\cpu|mem_rdata_q[15]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|Equal7~0_combout ),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm_uj [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm_uj[3] .is_wysiwyg = "true";
defparam \cpu|decoded_imm_uj[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N12
fiftyfivenm_lcell_comb \cpu|Selector89~0 (
// Equation(s):
// \cpu|Selector89~0_combout  = (!\cpu|Selector88~0_combout  & ((\cpu|WideOr17~0_combout  & (\cpu|mem_rdata_q [23])) # (!\cpu|WideOr17~0_combout  & ((\cpu|decoded_imm_uj [3])))))

	.dataa(\cpu|WideOr17~0_combout ),
	.datab(\cpu|Selector88~0_combout ),
	.datac(\cpu|mem_rdata_q [23]),
	.datad(\cpu|decoded_imm_uj [3]),
	.cin(gnd),
	.combout(\cpu|Selector89~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector89~0 .lut_mask = 16'h3120;
defparam \cpu|Selector89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N2
fiftyfivenm_lcell_comb \cpu|Selector89~1 (
// Equation(s):
// \cpu|Selector89~1_combout  = (\cpu|Selector89~0_combout ) # ((\cpu|mem_rdata_q [10] & ((\cpu|is_sb_sh_sw~q ) # (\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ))))

	.dataa(\cpu|Selector89~0_combout ),
	.datab(\cpu|is_sb_sh_sw~q ),
	.datac(\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ),
	.datad(\cpu|mem_rdata_q [10]),
	.cin(gnd),
	.combout(\cpu|Selector89~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector89~1 .lut_mask = 16'hFEAA;
defparam \cpu|Selector89~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N3
dffeas \cpu|decoded_imm[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector89~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[3] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N21
dffeas \cpu|decoded_rs2[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_rs2~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_rs2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_rs2[3] .is_wysiwyg = "true";
defparam \cpu|decoded_rs2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N6
fiftyfivenm_lcell_comb \cpu|reg_op2[3]~3 (
// Equation(s):
// \cpu|reg_op2[3]~3_combout  = (\cpu|is_slli_srli_srai~q  & ((\cpu|decoded_rs2 [3]))) # (!\cpu|is_slli_srli_srai~q  & (\cpu|decoded_imm [3]))

	.dataa(\cpu|is_slli_srli_srai~q ),
	.datab(\cpu|decoded_imm [3]),
	.datac(gnd),
	.datad(\cpu|decoded_rs2 [3]),
	.cin(gnd),
	.combout(\cpu|reg_op2[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[3]~3 .lut_mask = 16'hEE44;
defparam \cpu|reg_op2[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N16
fiftyfivenm_lcell_comb \cpu|decoded_rd[4]~feeder (
// Equation(s):
// \cpu|decoded_rd[4]~feeder_combout  = \cpu|decoded_rd[4]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|decoded_rd[4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rd[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rd[4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|decoded_rd[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N2
fiftyfivenm_lcell_comb \cpu|Mux69~5 (
// Equation(s):
// \cpu|Mux69~5_combout  = (\cpu|mem_rdata_q[17]~4_combout  & !\cpu|decoded_imm_uj[15]~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|mem_rdata_q[17]~4_combout ),
	.datad(\cpu|decoded_imm_uj[15]~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux69~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux69~5 .lut_mask = 16'h00F0;
defparam \cpu|Mux69~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N28
fiftyfivenm_lcell_comb \cpu|Mux106~4 (
// Equation(s):
// \cpu|Mux106~4_combout  = (\cpu|mem_rdata_latched[1]~40_combout  & ((\cpu|decoded_imm_uj[14]~12_combout ) # ((!\cpu|Equal25~0_combout  & !\cpu|Mux69~5_combout ))))

	.dataa(\cpu|Equal25~0_combout ),
	.datab(\cpu|Mux69~5_combout ),
	.datac(\cpu|decoded_imm_uj[14]~12_combout ),
	.datad(\cpu|mem_rdata_latched[1]~40_combout ),
	.cin(gnd),
	.combout(\cpu|Mux106~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux106~4 .lut_mask = 16'hF100;
defparam \cpu|Mux106~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N22
fiftyfivenm_lcell_comb \cpu|Mux106~7 (
// Equation(s):
// \cpu|Mux106~7_combout  = (\cpu|Mux106~2_combout  & ((\cpu|Mux106~4_combout ) # ((!\cpu|decoded_imm_uj[15]~13_combout  & !\cpu|mem_rdata_q[17]~4_combout ))))

	.dataa(\cpu|decoded_imm_uj[15]~13_combout ),
	.datab(\cpu|Mux106~2_combout ),
	.datac(\cpu|Mux106~4_combout ),
	.datad(\cpu|mem_rdata_q[17]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux106~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux106~7 .lut_mask = 16'hC0C4;
defparam \cpu|Mux106~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N2
fiftyfivenm_lcell_comb \cpu|Mux106~5 (
// Equation(s):
// \cpu|Mux106~5_combout  = (!\cpu|decoded_imm_uj[15]~13_combout  & (((!\cpu|always9~3_combout  & \cpu|decoded_imm_uj[14]~12_combout )) # (!\cpu|decoded_imm_uj[13]~11_combout )))

	.dataa(\cpu|decoded_imm_uj[13]~11_combout ),
	.datab(\cpu|always9~3_combout ),
	.datac(\cpu|decoded_imm_uj[15]~13_combout ),
	.datad(\cpu|decoded_imm_uj[14]~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux106~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux106~5 .lut_mask = 16'h0705;
defparam \cpu|Mux106~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N24
fiftyfivenm_lcell_comb \cpu|decoded_rs1~28 (
// Equation(s):
// \cpu|decoded_rs1~28_combout  = (\cpu|decoded_rd[4]~0_combout  & (\cpu|mem_rdata_latched[1]~40_combout  $ (\cpu|mem_rdata_latched[0]~22_combout )))

	.dataa(gnd),
	.datab(\cpu|mem_rdata_latched[1]~40_combout ),
	.datac(\cpu|mem_rdata_latched[0]~22_combout ),
	.datad(\cpu|decoded_rd[4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1~28 .lut_mask = 16'h3C00;
defparam \cpu|decoded_rs1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N4
fiftyfivenm_lcell_comb \cpu|Mux106~6 (
// Equation(s):
// \cpu|Mux106~6_combout  = (\cpu|decoded_rs1~28_combout  & ((\cpu|Mux106~7_combout ) # ((\cpu|Mux106~5_combout  & !\cpu|mem_rdata_latched[1]~40_combout ))))

	.dataa(\cpu|Mux106~7_combout ),
	.datab(\cpu|Mux106~5_combout ),
	.datac(\cpu|mem_rdata_latched[1]~40_combout ),
	.datad(\cpu|decoded_rs1~28_combout ),
	.cin(gnd),
	.combout(\cpu|Mux106~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux106~6 .lut_mask = 16'hAE00;
defparam \cpu|Mux106~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N17
dffeas \cpu|decoded_rd[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_rd[4]~feeder_combout ),
	.asdata(\cpu|Mux106~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|Equal7~0_combout ),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_rd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_rd[4] .is_wysiwyg = "true";
defparam \cpu|decoded_rd[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N4
fiftyfivenm_lcell_comb \cpu|Selector430~0 (
// Equation(s):
// \cpu|Selector430~0_combout  = (!\cpu|always18~4_combout  & (!\cpu|cpu_state.cpu_state_exec~q  & \cpu|decoded_rd [4]))

	.dataa(\cpu|always18~4_combout ),
	.datab(\cpu|cpu_state.cpu_state_exec~q ),
	.datac(gnd),
	.datad(\cpu|decoded_rd [4]),
	.cin(gnd),
	.combout(\cpu|Selector430~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector430~0 .lut_mask = 16'h1100;
defparam \cpu|Selector430~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N5
dffeas \cpu|latched_rd[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector430~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|latched_rd[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|latched_rd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|latched_rd[4] .is_wysiwyg = "true";
defparam \cpu|latched_rd[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N30
fiftyfivenm_lcell_comb \cpu|Selector429~1 (
// Equation(s):
// \cpu|Selector429~1_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q ) # ((\cpu|cpu_state.cpu_state_exec~q  & (!\cpu|is_beq_bne_blt_bge_bltu_bgeu~q )) # (!\cpu|cpu_state.cpu_state_exec~q  & ((!\cpu|cpu_state.cpu_state_fetch~q ))))

	.dataa(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datab(\cpu|cpu_state.cpu_state_exec~q ),
	.datac(\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ),
	.datad(\cpu|cpu_state.cpu_state_fetch~q ),
	.cin(gnd),
	.combout(\cpu|Selector429~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector429~1 .lut_mask = 16'hAEBF;
defparam \cpu|Selector429~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N24
fiftyfivenm_lcell_comb \cpu|Selector429~2 (
// Equation(s):
// \cpu|Selector429~2_combout  = (\cpu|Selector429~1_combout  & ((\cpu|latched_rd [5]) # ((\cpu|instr_setq~q  & \cpu|cpu_state.cpu_state_ld_rs1~q )))) # (!\cpu|Selector429~1_combout  & (\cpu|instr_setq~q  & (\cpu|cpu_state.cpu_state_ld_rs1~q )))

	.dataa(\cpu|Selector429~1_combout ),
	.datab(\cpu|instr_setq~q ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|latched_rd [5]),
	.cin(gnd),
	.combout(\cpu|Selector429~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector429~2 .lut_mask = 16'hEAC0;
defparam \cpu|Selector429~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N20
fiftyfivenm_lcell_comb \cpu|Selector429~3 (
// Equation(s):
// \cpu|Selector429~3_combout  = (\cpu|Selector429~2_combout ) # ((\cpu|cpu_state.cpu_state_fetch~q  & \cpu|always18~4_combout ))

	.dataa(\cpu|cpu_state.cpu_state_fetch~q ),
	.datab(gnd),
	.datac(\cpu|always18~4_combout ),
	.datad(\cpu|Selector429~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector429~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector429~3 .lut_mask = 16'hFFA0;
defparam \cpu|Selector429~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N21
dffeas \cpu|latched_rd[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector429~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|latched_rd [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|latched_rd[5] .is_wysiwyg = "true";
defparam \cpu|latched_rd[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N25
dffeas \cpu|cpuregs_rtl_0_bypass[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector156~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N20
fiftyfivenm_lcell_comb \cpu|decoded_rs1~21 (
// Equation(s):
// \cpu|decoded_rs1~21_combout  = (\cpu|mem_rdata_latched[0]~6_combout  & (((\cpu|decoded_imm_uj[15]~13_combout )))) # (!\cpu|mem_rdata_latched[0]~6_combout  & ((\cpu|mem_rdata_latched[0]~5_combout  & (\cpu|decoded_imm_uj[15]~13_combout )) # 
// (!\cpu|mem_rdata_latched[0]~5_combout  & ((!\cpu|decoded_imm_uj[13]~11_combout )))))

	.dataa(\cpu|mem_rdata_latched[0]~6_combout ),
	.datab(\cpu|mem_rdata_latched[0]~5_combout ),
	.datac(\cpu|decoded_imm_uj[15]~13_combout ),
	.datad(\cpu|decoded_imm_uj[13]~11_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1~21 .lut_mask = 16'hE0F1;
defparam \cpu|decoded_rs1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N30
fiftyfivenm_lcell_comb \cpu|decoded_rs1~22 (
// Equation(s):
// \cpu|decoded_rs1~22_combout  = (\cpu|decoded_rd[0]~2_combout  & (\cpu|decoded_rs1~21_combout  & (!\cpu|mem_rdata_latched[1]~40_combout  & \cpu|decoded_imm_uj[14]~12_combout )))

	.dataa(\cpu|decoded_rd[0]~2_combout ),
	.datab(\cpu|decoded_rs1~21_combout ),
	.datac(\cpu|mem_rdata_latched[1]~40_combout ),
	.datad(\cpu|decoded_imm_uj[14]~12_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1~22 .lut_mask = 16'h0800;
defparam \cpu|decoded_rs1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N24
fiftyfivenm_lcell_comb \cpu|Mux69~2 (
// Equation(s):
// \cpu|Mux69~2_combout  = (\cpu|decoded_imm_uj[15]~13_combout  & ((\cpu|Equal25~0_combout  & (!\cpu|Equal24~0_combout )) # (!\cpu|Equal25~0_combout  & ((\cpu|mem_rdata_q[17]~4_combout ))))) # (!\cpu|decoded_imm_uj[15]~13_combout  & 
// (((!\cpu|mem_rdata_q[17]~4_combout ))))

	.dataa(\cpu|Equal24~0_combout ),
	.datab(\cpu|Equal25~0_combout ),
	.datac(\cpu|decoded_imm_uj[15]~13_combout ),
	.datad(\cpu|mem_rdata_q[17]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux69~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux69~2 .lut_mask = 16'h704F;
defparam \cpu|Mux69~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N2
fiftyfivenm_lcell_comb \cpu|decoded_rs1~24 (
// Equation(s):
// \cpu|decoded_rs1~24_combout  = (\cpu|decoded_rd[0]~2_combout  & (!\cpu|mem_rdata_latched[0]~22_combout  & (\cpu|mem_rdata_latched[1]~40_combout  & \cpu|Mux69~2_combout )))

	.dataa(\cpu|decoded_rd[0]~2_combout ),
	.datab(\cpu|mem_rdata_latched[0]~22_combout ),
	.datac(\cpu|mem_rdata_latched[1]~40_combout ),
	.datad(\cpu|Mux69~2_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1~24 .lut_mask = 16'h2000;
defparam \cpu|decoded_rs1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N26
fiftyfivenm_lcell_comb \cpu|Decoder5~0 (
// Equation(s):
// \cpu|Decoder5~0_combout  = (!\cpu|decoded_imm_uj[13]~11_combout  & !\cpu|decoded_imm_uj[14]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|decoded_imm_uj[13]~11_combout ),
	.datad(\cpu|decoded_imm_uj[14]~12_combout ),
	.cin(gnd),
	.combout(\cpu|Decoder5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder5~0 .lut_mask = 16'h000F;
defparam \cpu|Decoder5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N8
fiftyfivenm_lcell_comb \cpu|decoded_rs1~23 (
// Equation(s):
// \cpu|decoded_rs1~23_combout  = (\cpu|Decoder5~0_combout  & (((!\cpu|mem_rdata_latched[1]~4_combout  & !\cpu|mem_rdata_latched[1]~3_combout )) # (!\cpu|mem_rdata_latched[0]~22_combout )))

	.dataa(\cpu|Decoder5~0_combout ),
	.datab(\cpu|mem_rdata_latched[1]~4_combout ),
	.datac(\cpu|mem_rdata_latched[0]~22_combout ),
	.datad(\cpu|mem_rdata_latched[1]~3_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1~23 .lut_mask = 16'h0A2A;
defparam \cpu|decoded_rs1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N12
fiftyfivenm_lcell_comb \cpu|decoded_rs1~25 (
// Equation(s):
// \cpu|decoded_rs1~25_combout  = (\cpu|decoded_rd[0]~2_combout  & (\cpu|mem_rdata_q[8]~29_combout  & \cpu|Mux69~4_combout ))

	.dataa(\cpu|decoded_rd[0]~2_combout ),
	.datab(\cpu|mem_rdata_q[8]~29_combout ),
	.datac(gnd),
	.datad(\cpu|Mux69~4_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1~25 .lut_mask = 16'h8800;
defparam \cpu|decoded_rs1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N22
fiftyfivenm_lcell_comb \cpu|decoded_rs1~26 (
// Equation(s):
// \cpu|decoded_rs1~26_combout  = (\cpu|decoded_rs1~22_combout ) # ((\cpu|decoded_rs1~23_combout  & ((\cpu|decoded_rs1~24_combout ) # (\cpu|decoded_rs1~25_combout ))))

	.dataa(\cpu|decoded_rs1~22_combout ),
	.datab(\cpu|decoded_rs1~24_combout ),
	.datac(\cpu|decoded_rs1~23_combout ),
	.datad(\cpu|decoded_rs1~25_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1~26 .lut_mask = 16'hFAEA;
defparam \cpu|decoded_rs1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N26
fiftyfivenm_lcell_comb \cpu|decoded_rs1~27 (
// Equation(s):
// \cpu|decoded_rs1~27_combout  = (\cpu|decoded_rs1~26_combout ) # ((\cpu|decoded_imm_uj[15]~13_combout  & (\cpu|Equal7~0_combout  & !\cpu|instr_retirq~3_combout )))

	.dataa(\cpu|decoded_imm_uj[15]~13_combout ),
	.datab(\cpu|Equal7~0_combout ),
	.datac(\cpu|decoded_rs1~26_combout ),
	.datad(\cpu|instr_retirq~3_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1~27 .lut_mask = 16'hF0F8;
defparam \cpu|decoded_rs1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N16
fiftyfivenm_lcell_comb \cpu|is_beq_bne_blt_bge_bltu_bgeu~4 (
// Equation(s):
// \cpu|is_beq_bne_blt_bge_bltu_bgeu~4_combout  = (\cpu|decoded_imm_uj[14]~12_combout  & \cpu|decoded_imm_uj[15]~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|decoded_imm_uj[14]~12_combout ),
	.datad(\cpu|decoded_imm_uj[15]~13_combout ),
	.cin(gnd),
	.combout(\cpu|is_beq_bne_blt_bge_bltu_bgeu~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|is_beq_bne_blt_bge_bltu_bgeu~4 .lut_mask = 16'hF000;
defparam \cpu|is_beq_bne_blt_bge_bltu_bgeu~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N24
fiftyfivenm_lcell_comb \cpu|decoded_rs1~9 (
// Equation(s):
// \cpu|decoded_rs1~9_combout  = (\cpu|mem_rdata_latched[0]~22_combout  & ((\cpu|is_beq_bne_blt_bge_bltu_bgeu~4_combout ) # ((\cpu|Decoder5~0_combout  & \cpu|Mux69~4_combout ))))

	.dataa(\cpu|mem_rdata_latched[0]~22_combout ),
	.datab(\cpu|Decoder5~0_combout ),
	.datac(\cpu|Mux69~4_combout ),
	.datad(\cpu|is_beq_bne_blt_bge_bltu_bgeu~4_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1~9 .lut_mask = 16'hAA80;
defparam \cpu|decoded_rs1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N10
fiftyfivenm_lcell_comb \cpu|decoded_rs1~10 (
// Equation(s):
// \cpu|decoded_rs1~10_combout  = (!\cpu|mem_rdata_latched[1]~40_combout  & ((\cpu|decoded_rs1~9_combout ) # ((!\cpu|mem_rdata_latched[0]~22_combout  & \cpu|Decoder5~2_combout ))))

	.dataa(\cpu|mem_rdata_latched[1]~40_combout ),
	.datab(\cpu|mem_rdata_latched[0]~22_combout ),
	.datac(\cpu|Decoder5~2_combout ),
	.datad(\cpu|decoded_rs1~9_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1~10 .lut_mask = 16'h5510;
defparam \cpu|decoded_rs1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N24
fiftyfivenm_lcell_comb \cpu|decoded_rs1~5 (
// Equation(s):
// \cpu|decoded_rs1~5_combout  = (!\cpu|mem_rdata_latched[0]~22_combout  & (\cpu|mem_rdata_latched[1]~40_combout  & (\cpu|Mux69~2_combout  & \cpu|Decoder5~0_combout )))

	.dataa(\cpu|mem_rdata_latched[0]~22_combout ),
	.datab(\cpu|mem_rdata_latched[1]~40_combout ),
	.datac(\cpu|Mux69~2_combout ),
	.datad(\cpu|Decoder5~0_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1~5 .lut_mask = 16'h4000;
defparam \cpu|decoded_rs1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N12
fiftyfivenm_lcell_comb \cpu|decoded_rs1~11 (
// Equation(s):
// \cpu|decoded_rs1~11_combout  = (\cpu|decoded_imm_uj[8]~7_combout  & (!\cpu|Equal7~0_combout  & ((\cpu|decoded_rs1~10_combout ) # (\cpu|decoded_rs1~5_combout ))))

	.dataa(\cpu|decoded_imm_uj[8]~7_combout ),
	.datab(\cpu|Equal7~0_combout ),
	.datac(\cpu|decoded_rs1~10_combout ),
	.datad(\cpu|decoded_rs1~5_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1~11 .lut_mask = 16'h2220;
defparam \cpu|decoded_rs1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N8
fiftyfivenm_lcell_comb \cpu|decoded_rs1~12 (
// Equation(s):
// \cpu|decoded_rs1~12_combout  = (\cpu|decoded_rs1~11_combout ) # ((\cpu|Equal7~0_combout  & (!\cpu|instr_retirq~3_combout  & \cpu|decoded_imm_uj[17]~15_combout )))

	.dataa(\cpu|Equal7~0_combout ),
	.datab(\cpu|instr_retirq~3_combout ),
	.datac(\cpu|decoded_imm_uj[17]~15_combout ),
	.datad(\cpu|decoded_rs1~11_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1~12 .lut_mask = 16'hFF20;
defparam \cpu|decoded_rs1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N31
dffeas \cpu|mem_rdata_q[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm_uj[5]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_xfer~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[2] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N19
dffeas \cpu|decoded_imm_uj[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm_uj[9]~8_combout ),
	.asdata(\cpu|decoded_rd[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|Equal7~0_combout ),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm_uj [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm_uj[9] .is_wysiwyg = "true";
defparam \cpu|decoded_imm_uj[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N2
fiftyfivenm_lcell_comb \cpu|Add7~7 (
// Equation(s):
// \cpu|Add7~7_combout  = (!\cpu|always18~1_combout  & (\cpu|instr_jal~q  & \cpu|decoded_imm_uj [9]))

	.dataa(\cpu|always18~1_combout ),
	.datab(gnd),
	.datac(\cpu|instr_jal~q ),
	.datad(\cpu|decoded_imm_uj [9]),
	.cin(gnd),
	.combout(\cpu|Add7~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add7~7 .lut_mask = 16'h5000;
defparam \cpu|Add7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N10
fiftyfivenm_lcell_comb \cpu|Selector424~0 (
// Equation(s):
// \cpu|Selector424~0_combout  = (\cpu|cpu_state.cpu_state_exec~q  & (((\cpu|latched_stalu~q ) # (!\cpu|is_beq_bne_blt_bge_bltu_bgeu~q )))) # (!\cpu|cpu_state.cpu_state_exec~q  & (!\cpu|cpu_state.cpu_state_fetch~q  & (\cpu|latched_stalu~q )))

	.dataa(\cpu|cpu_state.cpu_state_fetch~q ),
	.datab(\cpu|cpu_state.cpu_state_exec~q ),
	.datac(\cpu|latched_stalu~q ),
	.datad(\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ),
	.cin(gnd),
	.combout(\cpu|Selector424~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector424~0 .lut_mask = 16'hD0DC;
defparam \cpu|Selector424~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N11
dffeas \cpu|latched_stalu (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector424~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|latched_stalu~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|latched_stalu .is_wysiwyg = "true";
defparam \cpu|latched_stalu .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N16
fiftyfivenm_lcell_comb \cpu|Selector61~0 (
// Equation(s):
// \cpu|Selector61~0_combout  = (\cpu|WideOr17~0_combout ) # ((\cpu|is_sb_sh_sw~q ) # (\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ))

	.dataa(\cpu|WideOr17~0_combout ),
	.datab(\cpu|is_sb_sh_sw~q ),
	.datac(\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Selector61~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector61~0 .lut_mask = 16'hFEFE;
defparam \cpu|Selector61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N10
fiftyfivenm_lcell_comb \cpu|Selector83~0 (
// Equation(s):
// \cpu|Selector83~0_combout  = (\cpu|Selector61~0_combout  & (\cpu|mem_rdata_q [29])) # (!\cpu|Selector61~0_combout  & (((\cpu|decoded_imm_uj [9] & \cpu|WideOr16~0_combout ))))

	.dataa(\cpu|mem_rdata_q [29]),
	.datab(\cpu|decoded_imm_uj [9]),
	.datac(\cpu|WideOr16~0_combout ),
	.datad(\cpu|Selector61~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector83~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector83~0 .lut_mask = 16'hAAC0;
defparam \cpu|Selector83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N11
dffeas \cpu|decoded_imm[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector83~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[9] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N6
fiftyfivenm_lcell_comb \cpu|Selector84~0 (
// Equation(s):
// \cpu|Selector84~0_combout  = (\cpu|Selector61~0_combout  & (((\cpu|mem_rdata_q [28])))) # (!\cpu|Selector61~0_combout  & (\cpu|WideOr16~0_combout  & (\cpu|decoded_imm_uj [8])))

	.dataa(\cpu|WideOr16~0_combout ),
	.datab(\cpu|decoded_imm_uj [8]),
	.datac(\cpu|Selector61~0_combout ),
	.datad(\cpu|mem_rdata_q [28]),
	.cin(gnd),
	.combout(\cpu|Selector84~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector84~0 .lut_mask = 16'hF808;
defparam \cpu|Selector84~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N7
dffeas \cpu|decoded_imm[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector84~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[8] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N26
fiftyfivenm_lcell_comb \cpu|decoded_rs1~0 (
// Equation(s):
// \cpu|decoded_rs1~0_combout  = (\cpu|instr_retirq~2_combout  & (\cpu|Equal7~0_combout  & !\cpu|decoded_imm_uj[7]~6_combout ))

	.dataa(gnd),
	.datab(\cpu|instr_retirq~2_combout ),
	.datac(\cpu|Equal7~0_combout ),
	.datad(\cpu|decoded_imm_uj[7]~6_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1~0 .lut_mask = 16'h00C0;
defparam \cpu|decoded_rs1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N12
fiftyfivenm_lcell_comb \cpu|Selector155~1 (
// Equation(s):
// \cpu|Selector155~1_combout  = (\cpu|irq_state [1]) # ((!\cpu|latched_branch~q  & (\cpu|latched_store~q  & !\cpu|irq_state [0])))

	.dataa(\cpu|latched_branch~q ),
	.datab(\cpu|irq_state [1]),
	.datac(\cpu|latched_store~q ),
	.datad(\cpu|irq_state [0]),
	.cin(gnd),
	.combout(\cpu|Selector155~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector155~1 .lut_mask = 16'hCCDC;
defparam \cpu|Selector155~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N20
fiftyfivenm_lcell_comb \cpu|cpu_state~18 (
// Equation(s):
// \cpu|cpu_state~18_combout  = (\cpu|reg_op1 [0] & (((\cpu|mem_wordsize.01~q ) # (!\cpu|mem_wordsize.00~q )))) # (!\cpu|reg_op1 [0] & (\cpu|reg_op1 [1] & (!\cpu|mem_wordsize.00~q )))

	.dataa(\cpu|reg_op1 [0]),
	.datab(\cpu|reg_op1 [1]),
	.datac(\cpu|mem_wordsize.00~q ),
	.datad(\cpu|mem_wordsize.01~q ),
	.cin(gnd),
	.combout(\cpu|cpu_state~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu_state~18 .lut_mask = 16'hAE0E;
defparam \cpu|cpu_state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N22
fiftyfivenm_lcell_comb \cpu|always18~0 (
// Equation(s):
// \cpu|always18~0_combout  = (!\cpu|mem_do_wdata~q  & !\cpu|mem_do_rdata~q )

	.dataa(gnd),
	.datab(\cpu|mem_do_wdata~q ),
	.datac(\cpu|mem_do_rdata~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|always18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|always18~0 .lut_mask = 16'h0303;
defparam \cpu|always18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
fiftyfivenm_lcell_comb \cpu|next_irq_pending~0 (
// Equation(s):
// \cpu|next_irq_pending~0_combout  = (\cpu|irq_pending [2] & (((\cpu|irq_mask [2]) # (!\cpu|cpu_state.cpu_state_fetch~q )) # (!\cpu|irq_state [1])))

	.dataa(\cpu|irq_state [1]),
	.datab(\cpu|cpu_state.cpu_state_fetch~q ),
	.datac(\cpu|irq_pending [2]),
	.datad(\cpu|irq_mask [2]),
	.cin(gnd),
	.combout(\cpu|next_irq_pending~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_irq_pending~0 .lut_mask = 16'hF070;
defparam \cpu|next_irq_pending~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
fiftyfivenm_lcell_comb \cpu|next_irq_pending~1 (
// Equation(s):
// \cpu|next_irq_pending~1_combout  = (\cpu|next_irq_pending~0_combout ) # ((\cpu|always18~5_combout  & (\cpu|cpu_state~18_combout  & !\cpu|always18~0_combout )))

	.dataa(\cpu|always18~5_combout ),
	.datab(\cpu|cpu_state~18_combout ),
	.datac(\cpu|always18~0_combout ),
	.datad(\cpu|next_irq_pending~0_combout ),
	.cin(gnd),
	.combout(\cpu|next_irq_pending~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_irq_pending~1 .lut_mask = 16'hFF08;
defparam \cpu|next_irq_pending~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N9
dffeas \cpu|irq_pending[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|next_irq_pending~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_pending [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_pending[2] .is_wysiwyg = "true";
defparam \cpu|irq_pending[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N6
fiftyfivenm_lcell_comb \cpu|eoi~1 (
// Equation(s):
// \cpu|eoi~1_combout  = (!\cpu|irq_mask [2] & \cpu|irq_pending [2])

	.dataa(gnd),
	.datab(\cpu|irq_mask [2]),
	.datac(\cpu|irq_pending [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|eoi~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|eoi~1 .lut_mask = 16'h3030;
defparam \cpu|eoi~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N26
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~2 (
// Equation(s):
// \cpu|pcpi_div|divisor~2_combout  = (\cpu|reg_op2 [31] & ((\cpu|pcpi_div|instr_div~q ) # (\cpu|pcpi_div|instr_rem~q )))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|instr_div~q ),
	.datac(\cpu|reg_op2 [31]),
	.datad(\cpu|pcpi_div|instr_rem~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~2 .lut_mask = 16'hF0C0;
defparam \cpu|pcpi_div|divisor~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
fiftyfivenm_lcell_comb \cpu|Selector186~0 (
// Equation(s):
// \cpu|Selector186~0_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & ((\cpu|Selector154~0_combout ))) # (!\cpu|latched_store~q  & (\cpu|reg_next_pc [3]))))

	.dataa(\cpu|latched_store~q ),
	.datab(\cpu|reg_next_pc [3]),
	.datac(\cpu|latched_branch~q ),
	.datad(\cpu|Selector154~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector186~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector186~0 .lut_mask = 16'hE040;
defparam \cpu|Selector186~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
fiftyfivenm_lcell_comb \cpu|reg_pc~16 (
// Equation(s):
// \cpu|reg_pc~16_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|Selector186~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [3]))))

	.dataa(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datab(\cpu|WideOr26~combout ),
	.datac(\cpu|reg_next_pc [3]),
	.datad(\cpu|Selector186~0_combout ),
	.cin(gnd),
	.combout(\cpu|reg_pc~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~16 .lut_mask = 16'hAA80;
defparam \cpu|reg_pc~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N3
dffeas \cpu|reg_pc[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[3] .is_wysiwyg = "true";
defparam \cpu|reg_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
fiftyfivenm_lcell_comb \cpu|WideNor2~8 (
// Equation(s):
// \cpu|WideNor2~8_combout  = (!\cpu|instr_sll~q  & !\cpu|instr_slli~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|instr_sll~q ),
	.datad(\cpu|instr_slli~q ),
	.cin(gnd),
	.combout(\cpu|WideNor2~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideNor2~8 .lut_mask = 16'h000F;
defparam \cpu|WideNor2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
fiftyfivenm_lcell_comb \cpu|alu_out_q[6]~6 (
// Equation(s):
// \cpu|alu_out_q[6]~6_combout  = (\cpu|reg_op2 [4]) # ((\cpu|reg_op2 [2] & !\cpu|reg_op2 [3]))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [4]),
	.datac(\cpu|reg_op2 [2]),
	.datad(\cpu|reg_op2 [3]),
	.cin(gnd),
	.combout(\cpu|alu_out_q[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_out_q[6]~6 .lut_mask = 16'hCCFC;
defparam \cpu|alu_out_q[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
fiftyfivenm_lcell_comb \cpu|alu_out_q[6]~7 (
// Equation(s):
// \cpu|alu_out_q[6]~7_combout  = (\cpu|reg_op2 [4]) # (\cpu|reg_op2 [3])

	.dataa(gnd),
	.datab(\cpu|reg_op2 [4]),
	.datac(gnd),
	.datad(\cpu|reg_op2 [3]),
	.cin(gnd),
	.combout(\cpu|alu_out_q[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_out_q[6]~7 .lut_mask = 16'hFFCC;
defparam \cpu|alu_out_q[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N19
dffeas \cpu|decoded_imm_uj[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm_uj[14]~12_combout ),
	.asdata(\cpu|mem_rdata_q[17]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|Equal7~0_combout ),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm_uj [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm_uj[14] .is_wysiwyg = "true";
defparam \cpu|decoded_imm_uj[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N8
fiftyfivenm_lcell_comb \cpu|decoded_imm[14]~2 (
// Equation(s):
// \cpu|decoded_imm[14]~2_combout  = (\cpu|WideOr16~0_combout  & ((\cpu|decoded_imm_uj [14]))) # (!\cpu|WideOr16~0_combout  & (\cpu|mem_rdata_q [14]))

	.dataa(\cpu|mem_rdata_q [14]),
	.datab(\cpu|WideOr16~0_combout ),
	.datac(gnd),
	.datad(\cpu|decoded_imm_uj [14]),
	.cin(gnd),
	.combout(\cpu|decoded_imm[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm[14]~2 .lut_mask = 16'hEE22;
defparam \cpu|decoded_imm[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N6
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched_noshuffle[31]~15 (
// Equation(s):
// \cpu|mem_rdata_latched_noshuffle[31]~15_combout  = (\cpu|mem_xfer~combout  & ((mem_rdata[31]))) # (!\cpu|mem_xfer~combout  & (\cpu|mem_rdata_q [31]))

	.dataa(gnd),
	.datab(\cpu|mem_rdata_q [31]),
	.datac(\cpu|mem_xfer~combout ),
	.datad(mem_rdata[31]),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched_noshuffle[31]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched_noshuffle[31]~15 .lut_mask = 16'hFC0C;
defparam \cpu|mem_rdata_latched_noshuffle[31]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N20
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[15]~feeder (
// Equation(s):
// \cpu|mem_rdata_q[15]~feeder_combout  = \cpu|mem_rdata_q[15]~11_combout 

	.dataa(gnd),
	.datab(\cpu|mem_rdata_q[15]~11_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[15]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|mem_rdata_q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N21
dffeas \cpu|mem_rdata_q[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_rdata_q[15]~feeder_combout ),
	.asdata(\cpu|decoded_imm_uj[15]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|mem_rdata_q~30_combout ),
	.ena(\cpu|mem_rdata_q[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[15] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N4
fiftyfivenm_lcell_comb \cpu|instr_lbu~0 (
// Equation(s):
// \cpu|instr_lbu~0_combout  = (!\cpu|mem_rdata_q [13] & (!\cpu|mem_rdata_q [12] & (\cpu|mem_rdata_q [14] & \cpu|is_lb_lh_lw_lbu_lhu~q )))

	.dataa(\cpu|mem_rdata_q [13]),
	.datab(\cpu|mem_rdata_q [12]),
	.datac(\cpu|mem_rdata_q [14]),
	.datad(\cpu|is_lb_lh_lw_lbu_lhu~q ),
	.cin(gnd),
	.combout(\cpu|instr_lbu~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_lbu~0 .lut_mask = 16'h1000;
defparam \cpu|instr_lbu~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N5
dffeas \cpu|instr_lbu (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_lbu~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_lbu~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_lbu .is_wysiwyg = "true";
defparam \cpu|instr_lbu .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N18
fiftyfivenm_lcell_comb \cpu|instr_lb~0 (
// Equation(s):
// \cpu|instr_lb~0_combout  = (!\cpu|mem_rdata_q [13] & (!\cpu|mem_rdata_q [12] & (!\cpu|mem_rdata_q [14] & \cpu|is_lb_lh_lw_lbu_lhu~q )))

	.dataa(\cpu|mem_rdata_q [13]),
	.datab(\cpu|mem_rdata_q [12]),
	.datac(\cpu|mem_rdata_q [14]),
	.datad(\cpu|is_lb_lh_lw_lbu_lhu~q ),
	.cin(gnd),
	.combout(\cpu|instr_lb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_lb~0 .lut_mask = 16'h0100;
defparam \cpu|instr_lb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N19
dffeas \cpu|instr_lb (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_lb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_lb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_lb .is_wysiwyg = "true";
defparam \cpu|instr_lb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N2
fiftyfivenm_lcell_comb \cpu|instr_sb~0 (
// Equation(s):
// \cpu|instr_sb~0_combout  = (!\cpu|mem_rdata_q [13] & (!\cpu|mem_rdata_q [12] & (!\cpu|mem_rdata_q [14] & \cpu|is_sb_sh_sw~q )))

	.dataa(\cpu|mem_rdata_q [13]),
	.datab(\cpu|mem_rdata_q [12]),
	.datac(\cpu|mem_rdata_q [14]),
	.datad(\cpu|is_sb_sh_sw~q ),
	.cin(gnd),
	.combout(\cpu|instr_sb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_sb~0 .lut_mask = 16'h0100;
defparam \cpu|instr_sb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N3
dffeas \cpu|instr_sb (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_sb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_sb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_sb .is_wysiwyg = "true";
defparam \cpu|instr_sb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
fiftyfivenm_lcell_comb \cpu|mem_wordsize~9 (
// Equation(s):
// \cpu|mem_wordsize~9_combout  = (\cpu|instr_sb~q  & (\cpu|cpu_state.cpu_state_ldmem~q  & \cpu|cpu_state.cpu_state_stmem~q ))

	.dataa(\cpu|instr_sb~q ),
	.datab(\cpu|cpu_state.cpu_state_ldmem~q ),
	.datac(gnd),
	.datad(\cpu|cpu_state.cpu_state_stmem~q ),
	.cin(gnd),
	.combout(\cpu|mem_wordsize~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wordsize~9 .lut_mask = 16'h8800;
defparam \cpu|mem_wordsize~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
fiftyfivenm_lcell_comb \cpu|mem_wordsize~10 (
// Equation(s):
// \cpu|mem_wordsize~10_combout  = (\cpu|mem_wordsize~9_combout ) # ((!\cpu|cpu_state.cpu_state_ldmem~q  & ((\cpu|instr_lbu~q ) # (\cpu|instr_lb~q ))))

	.dataa(\cpu|instr_lbu~q ),
	.datab(\cpu|cpu_state.cpu_state_ldmem~q ),
	.datac(\cpu|instr_lb~q ),
	.datad(\cpu|mem_wordsize~9_combout ),
	.cin(gnd),
	.combout(\cpu|mem_wordsize~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wordsize~10 .lut_mask = 16'hFF32;
defparam \cpu|mem_wordsize~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N6
fiftyfivenm_lcell_comb \cpu|reg_op1[2]~5 (
// Equation(s):
// \cpu|reg_op1[2]~5_combout  = (!\cpu|cpu_state.cpu_state_ldmem~q  & ((\cpu|mem_do_rdata~q ) # ((\cpu|mem_do_prefetch~q  & \cpu|mem_done~2_combout ))))

	.dataa(\cpu|mem_do_rdata~q ),
	.datab(\cpu|mem_do_prefetch~q ),
	.datac(\cpu|mem_done~2_combout ),
	.datad(\cpu|cpu_state.cpu_state_ldmem~q ),
	.cin(gnd),
	.combout(\cpu|reg_op1[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op1[2]~5 .lut_mask = 16'h00EA;
defparam \cpu|reg_op1[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
fiftyfivenm_lcell_comb \cpu|reg_op1[2]~4 (
// Equation(s):
// \cpu|reg_op1[2]~4_combout  = (\cpu|cpu_state.cpu_state_stmem~q  & ((\cpu|mem_do_wdata~q ) # ((\cpu|mem_do_prefetch~q  & \cpu|mem_done~2_combout ))))

	.dataa(\cpu|mem_do_wdata~q ),
	.datab(\cpu|mem_do_prefetch~q ),
	.datac(\cpu|mem_done~2_combout ),
	.datad(\cpu|cpu_state.cpu_state_stmem~q ),
	.cin(gnd),
	.combout(\cpu|reg_op1[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op1[2]~4 .lut_mask = 16'hEA00;
defparam \cpu|reg_op1[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
fiftyfivenm_lcell_comb \cpu|reg_op1[1]~6 (
// Equation(s):
// \cpu|reg_op1[1]~6_combout  = (!\cpu|reg_op1[2]~5_combout  & (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & !\cpu|reg_op1[2]~4_combout )))

	.dataa(\cpu|reg_op1[2]~5_combout ),
	.datab(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\cpu|reg_op1[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu|reg_op1[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op1[1]~6 .lut_mask = 16'h0040;
defparam \cpu|reg_op1[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
fiftyfivenm_lcell_comb \cpu|mem_wordsize~12 (
// Equation(s):
// \cpu|mem_wordsize~12_combout  = (\cpu|reg_op1[1]~6_combout  & ((\cpu|cpu_state.cpu_state_stmem~q ) # ((\cpu|cpu_state.cpu_state_fetch~q ) # (!\cpu|cpu_state.cpu_state_ldmem~q ))))

	.dataa(\cpu|cpu_state.cpu_state_stmem~q ),
	.datab(\cpu|cpu_state.cpu_state_ldmem~q ),
	.datac(\cpu|cpu_state.cpu_state_fetch~q ),
	.datad(\cpu|reg_op1[1]~6_combout ),
	.cin(gnd),
	.combout(\cpu|mem_wordsize~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wordsize~12 .lut_mask = 16'hFB00;
defparam \cpu|mem_wordsize~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N29
dffeas \cpu|mem_wordsize.10 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_wordsize~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_wordsize~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wordsize.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wordsize.10 .is_wysiwyg = "true";
defparam \cpu|mem_wordsize.10 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N21
dffeas \cpu|decoded_imm_uj[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm_uj[15]~13_combout ),
	.asdata(\cpu|mem_rdata_q[17]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|Equal7~0_combout ),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm_uj [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm_uj[15] .is_wysiwyg = "true";
defparam \cpu|decoded_imm_uj[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N26
fiftyfivenm_lcell_comb \cpu|Add7~1 (
// Equation(s):
// \cpu|Add7~1_combout  = (!\cpu|always18~1_combout  & (\cpu|decoded_imm_uj [15] & \cpu|instr_jal~q ))

	.dataa(\cpu|always18~1_combout ),
	.datab(gnd),
	.datac(\cpu|decoded_imm_uj [15]),
	.datad(\cpu|instr_jal~q ),
	.cin(gnd),
	.combout(\cpu|Add7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add7~1 .lut_mask = 16'h5000;
defparam \cpu|Add7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N0
fiftyfivenm_lcell_comb \cpu|decoded_imm[15]~3 (
// Equation(s):
// \cpu|decoded_imm[15]~3_combout  = (\cpu|WideOr16~0_combout  & ((\cpu|decoded_imm_uj [15]))) # (!\cpu|WideOr16~0_combout  & (\cpu|mem_rdata_q [15]))

	.dataa(\cpu|mem_rdata_q [15]),
	.datab(\cpu|WideOr16~0_combout ),
	.datac(gnd),
	.datad(\cpu|decoded_imm_uj [15]),
	.cin(gnd),
	.combout(\cpu|decoded_imm[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm[15]~3 .lut_mask = 16'hEE22;
defparam \cpu|decoded_imm[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N1
dffeas \cpu|decoded_imm[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm[15]~3_combout ),
	.asdata(\cpu|mem_rdata_q [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Selector61~0_combout ),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[15] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
fiftyfivenm_lcell_comb \cpu|reg_pc~4 (
// Equation(s):
// \cpu|reg_pc~4_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|Selector174~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [15]))))

	.dataa(\cpu|Selector174~0_combout ),
	.datab(\cpu|WideOr26~combout ),
	.datac(\cpu|reg_next_pc [15]),
	.datad(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.cin(gnd),
	.combout(\cpu|reg_pc~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~4 .lut_mask = 16'hEA00;
defparam \cpu|reg_pc~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N11
dffeas \cpu|reg_pc[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[15] .is_wysiwyg = "true";
defparam \cpu|reg_pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N4
fiftyfivenm_lcell_comb \cpu|Add7~2 (
// Equation(s):
// \cpu|Add7~2_combout  = (\cpu|instr_jal~q  & (!\cpu|always18~1_combout  & \cpu|decoded_imm_uj [14]))

	.dataa(\cpu|instr_jal~q ),
	.datab(gnd),
	.datac(\cpu|always18~1_combout ),
	.datad(\cpu|decoded_imm_uj [14]),
	.cin(gnd),
	.combout(\cpu|Add7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add7~2 .lut_mask = 16'h0A00;
defparam \cpu|Add7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
fiftyfivenm_lcell_comb \cpu|Selector175~1 (
// Equation(s):
// \cpu|Selector175~1_combout  = (\cpu|Selector175~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [14]))

	.dataa(\cpu|WideOr26~combout ),
	.datab(gnd),
	.datac(\cpu|reg_next_pc [14]),
	.datad(\cpu|Selector175~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector175~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector175~1 .lut_mask = 16'hFFA0;
defparam \cpu|Selector175~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N9
dffeas \cpu|decoded_imm_uj[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm_uj[13]~11_combout ),
	.asdata(\cpu|mem_rdata_q[17]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|Equal7~0_combout ),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm_uj [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm_uj[13] .is_wysiwyg = "true";
defparam \cpu|decoded_imm_uj[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N30
fiftyfivenm_lcell_comb \cpu|Add7~3 (
// Equation(s):
// \cpu|Add7~3_combout  = (!\cpu|always18~1_combout  & (\cpu|instr_jal~q  & \cpu|decoded_imm_uj [13]))

	.dataa(\cpu|always18~1_combout ),
	.datab(gnd),
	.datac(\cpu|instr_jal~q ),
	.datad(\cpu|decoded_imm_uj [13]),
	.cin(gnd),
	.combout(\cpu|Add7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add7~3 .lut_mask = 16'h5000;
defparam \cpu|Add7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N23
dffeas \cpu|decoded_imm_uj[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm_uj[20]~16_combout ),
	.asdata(\cpu|mem_rdata_q[17]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|Equal7~0_combout ),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm_uj [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm_uj[20] .is_wysiwyg = "true";
defparam \cpu|decoded_imm_uj[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N20
fiftyfivenm_lcell_comb \cpu|Add7~19 (
// Equation(s):
// \cpu|Add7~19_combout  = (!\cpu|always18~1_combout  & (\cpu|instr_jal~q  & \cpu|decoded_imm_uj [20]))

	.dataa(\cpu|always18~1_combout ),
	.datab(gnd),
	.datac(\cpu|instr_jal~q ),
	.datad(\cpu|decoded_imm_uj [20]),
	.cin(gnd),
	.combout(\cpu|Add7~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add7~19 .lut_mask = 16'h5000;
defparam \cpu|Add7~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
fiftyfivenm_lcell_comb \cpu|reg_out[2]~12 (
// Equation(s):
// \cpu|reg_out[2]~12_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & \cpu|WideNor2~17_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|WideNor2~17_combout ),
	.cin(gnd),
	.combout(\cpu|reg_out[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_out[2]~12 .lut_mask = 16'hF000;
defparam \cpu|reg_out[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
fiftyfivenm_lcell_comb \cpu|reg_out[2]~9 (
// Equation(s):
// \cpu|reg_out[2]~9_combout  = (\cpu|WideNor2~17_combout ) # ((\cpu|pcpi_div|pcpi_wr~q ) # (!\cpu|cpu_state.cpu_state_ld_rs1~q ))

	.dataa(gnd),
	.datab(\cpu|WideNor2~17_combout ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|pcpi_div|pcpi_wr~q ),
	.cin(gnd),
	.combout(\cpu|reg_out[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_out[2]~9 .lut_mask = 16'hFFCF;
defparam \cpu|reg_out[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N12
fiftyfivenm_lcell_comb \cpu|Mux111~2 (
// Equation(s):
// \cpu|Mux111~2_combout  = (\cpu|mem_rdata_q[15]~11_combout  & (\cpu|mem_rdata_latched[1]~40_combout  & (\cpu|decoded_imm_uj[2]~1_combout  & \cpu|Equal16~1_combout )))

	.dataa(\cpu|mem_rdata_q[15]~11_combout ),
	.datab(\cpu|mem_rdata_latched[1]~40_combout ),
	.datac(\cpu|decoded_imm_uj[2]~1_combout ),
	.datad(\cpu|Equal16~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux111~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux111~2 .lut_mask = 16'h8000;
defparam \cpu|Mux111~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N28
fiftyfivenm_lcell_comb \cpu|Mux111~1 (
// Equation(s):
// \cpu|Mux111~1_combout  = (!\cpu|mem_rdata_latched[1]~40_combout  & (\cpu|Decoder5~1_combout  & (!\cpu|mem_rdata_q[17]~4_combout  & \cpu|Equal23~0_combout )))

	.dataa(\cpu|mem_rdata_latched[1]~40_combout ),
	.datab(\cpu|Decoder5~1_combout ),
	.datac(\cpu|mem_rdata_q[17]~4_combout ),
	.datad(\cpu|Equal23~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux111~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux111~1 .lut_mask = 16'h0400;
defparam \cpu|Mux111~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N14
fiftyfivenm_lcell_comb \cpu|Mux111~3 (
// Equation(s):
// \cpu|Mux111~3_combout  = (\cpu|Mux111~0_combout ) # ((\cpu|mem_rdata_latched[0]~22_combout  & ((\cpu|Mux111~2_combout ) # (\cpu|Mux111~1_combout ))))

	.dataa(\cpu|Mux111~2_combout ),
	.datab(\cpu|Mux111~1_combout ),
	.datac(\cpu|mem_rdata_latched[0]~22_combout ),
	.datad(\cpu|Mux111~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux111~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux111~3 .lut_mask = 16'hFFE0;
defparam \cpu|Mux111~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N15
dffeas \cpu|is_alu_reg_reg (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Mux111~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|is_alu_reg_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|is_alu_reg_reg .is_wysiwyg = "true";
defparam \cpu|is_alu_reg_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
fiftyfivenm_lcell_comb \cpu|Equal26~1 (
// Equation(s):
// \cpu|Equal26~1_combout  = (!\cpu|mem_rdata_q [13] & (!\cpu|mem_rdata_q [14] & !\cpu|mem_rdata_q [12]))

	.dataa(gnd),
	.datab(\cpu|mem_rdata_q [13]),
	.datac(\cpu|mem_rdata_q [14]),
	.datad(\cpu|mem_rdata_q [12]),
	.cin(gnd),
	.combout(\cpu|Equal26~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal26~1 .lut_mask = 16'h0003;
defparam \cpu|Equal26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
fiftyfivenm_lcell_comb \cpu|instr_add~0 (
// Equation(s):
// \cpu|instr_add~0_combout  = (\cpu|Equal34~0_combout  & (\cpu|Equal34~2_combout  & (\cpu|is_alu_reg_reg~q  & \cpu|Equal26~1_combout )))

	.dataa(\cpu|Equal34~0_combout ),
	.datab(\cpu|Equal34~2_combout ),
	.datac(\cpu|is_alu_reg_reg~q ),
	.datad(\cpu|Equal26~1_combout ),
	.cin(gnd),
	.combout(\cpu|instr_add~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_add~0 .lut_mask = 16'h8000;
defparam \cpu|instr_add~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N11
dffeas \cpu|instr_add (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_add~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|instr_slti~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_add~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_add .is_wysiwyg = "true";
defparam \cpu|instr_add .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N26
fiftyfivenm_lcell_comb \cpu|Equal35~0 (
// Equation(s):
// \cpu|Equal35~0_combout  = (!\cpu|mem_rdata_q [27] & (\cpu|mem_rdata_q [30] & (\cpu|Equal34~0_combout  & !\cpu|mem_rdata_q [31])))

	.dataa(\cpu|mem_rdata_q [27]),
	.datab(\cpu|mem_rdata_q [30]),
	.datac(\cpu|Equal34~0_combout ),
	.datad(\cpu|mem_rdata_q [31]),
	.cin(gnd),
	.combout(\cpu|Equal35~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal35~0 .lut_mask = 16'h0040;
defparam \cpu|Equal35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
fiftyfivenm_lcell_comb \cpu|instr_sub~0 (
// Equation(s):
// \cpu|instr_sub~0_combout  = (\cpu|Equal26~1_combout  & (\cpu|is_alu_reg_reg~q  & \cpu|Equal35~0_combout ))

	.dataa(\cpu|Equal26~1_combout ),
	.datab(\cpu|is_alu_reg_reg~q ),
	.datac(gnd),
	.datad(\cpu|Equal35~0_combout ),
	.cin(gnd),
	.combout(\cpu|instr_sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_sub~0 .lut_mask = 16'h8800;
defparam \cpu|instr_sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \cpu|instr_sub (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_sub~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|instr_slti~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_sub .is_wysiwyg = "true";
defparam \cpu|instr_sub .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
fiftyfivenm_lcell_comb \cpu|WideNor2~3 (
// Equation(s):
// \cpu|WideNor2~3_combout  = (!\cpu|instr_lui~q  & (!\cpu|instr_jalr~q  & (!\cpu|instr_auipc~q  & !\cpu|instr_jal~q )))

	.dataa(\cpu|instr_lui~q ),
	.datab(\cpu|instr_jalr~q ),
	.datac(\cpu|instr_auipc~q ),
	.datad(\cpu|instr_jal~q ),
	.cin(gnd),
	.combout(\cpu|WideNor2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideNor2~3 .lut_mask = 16'h0001;
defparam \cpu|WideNor2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
fiftyfivenm_lcell_comb \cpu|instr_addi~0 (
// Equation(s):
// \cpu|instr_addi~0_combout  = (!\cpu|mem_rdata_q [14] & (\cpu|is_alu_reg_imm~q  & (!\cpu|mem_rdata_q [13] & !\cpu|mem_rdata_q [12])))

	.dataa(\cpu|mem_rdata_q [14]),
	.datab(\cpu|is_alu_reg_imm~q ),
	.datac(\cpu|mem_rdata_q [13]),
	.datad(\cpu|mem_rdata_q [12]),
	.cin(gnd),
	.combout(\cpu|instr_addi~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_addi~0 .lut_mask = 16'h0004;
defparam \cpu|instr_addi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N25
dffeas \cpu|instr_addi (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_addi~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|instr_slti~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_addi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_addi .is_wysiwyg = "true";
defparam \cpu|instr_addi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
fiftyfivenm_lcell_comb \cpu|WideNor2~4 (
// Equation(s):
// \cpu|WideNor2~4_combout  = (!\cpu|instr_add~q  & (!\cpu|instr_sub~q  & (\cpu|WideNor2~3_combout  & !\cpu|instr_addi~q )))

	.dataa(\cpu|instr_add~q ),
	.datab(\cpu|instr_sub~q ),
	.datac(\cpu|WideNor2~3_combout ),
	.datad(\cpu|instr_addi~q ),
	.cin(gnd),
	.combout(\cpu|WideNor2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideNor2~4 .lut_mask = 16'h0010;
defparam \cpu|WideNor2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
fiftyfivenm_lcell_comb \cpu|is_lui_auipc_jal_jalr_addi_add_sub~0 (
// Equation(s):
// \cpu|is_lui_auipc_jal_jalr_addi_add_sub~0_combout  = (!\cpu|WideNor2~4_combout  & ((\cpu|decoder_pseudo_trigger~q ) # (!\cpu|decoder_trigger~q )))

	.dataa(gnd),
	.datab(\cpu|WideNor2~4_combout ),
	.datac(\cpu|decoder_pseudo_trigger~q ),
	.datad(\cpu|decoder_trigger~q ),
	.cin(gnd),
	.combout(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|is_lui_auipc_jal_jalr_addi_add_sub~0 .lut_mask = 16'h3033;
defparam \cpu|is_lui_auipc_jal_jalr_addi_add_sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N27
dffeas \cpu|is_lui_auipc_jal_jalr_addi_add_sub (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|is_lui_auipc_jal_jalr_addi_add_sub .is_wysiwyg = "true";
defparam \cpu|is_lui_auipc_jal_jalr_addi_add_sub .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N10
fiftyfivenm_lcell_comb \cpu|Selector187~0 (
// Equation(s):
// \cpu|Selector187~0_combout  = (\cpu|irq_state [1]) # ((\cpu|latched_branch~q  & (!\cpu|latched_store~q )) # (!\cpu|latched_branch~q  & ((\cpu|latched_store~q ) # (!\cpu|irq_state [0]))))

	.dataa(\cpu|latched_branch~q ),
	.datab(\cpu|irq_state [1]),
	.datac(\cpu|latched_store~q ),
	.datad(\cpu|irq_state [0]),
	.cin(gnd),
	.combout(\cpu|Selector187~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector187~0 .lut_mask = 16'hDEDF;
defparam \cpu|Selector187~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N0
fiftyfivenm_lcell_comb \cpu|next_pc~30 (
// Equation(s):
// \cpu|next_pc~30_combout  = (\cpu|latched_branch~q  & \cpu|latched_store~q )

	.dataa(\cpu|latched_branch~q ),
	.datab(gnd),
	.datac(\cpu|latched_store~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|next_pc~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc~30 .lut_mask = 16'hA0A0;
defparam \cpu|next_pc~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N2
fiftyfivenm_lcell_comb \cpu|decoded_imm_uj[2]~feeder (
// Equation(s):
// \cpu|decoded_imm_uj[2]~feeder_combout  = \cpu|decoded_imm_uj[2]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|decoded_imm_uj[2]~1_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_imm_uj[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm_uj[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|decoded_imm_uj[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N3
dffeas \cpu|decoded_imm_uj[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm_uj[2]~feeder_combout ),
	.asdata(\cpu|mem_rdata_latched[22]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal7~0_combout ),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm_uj [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm_uj[2] .is_wysiwyg = "true";
defparam \cpu|decoded_imm_uj[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N26
fiftyfivenm_lcell_comb \cpu|Add7~14 (
// Equation(s):
// \cpu|Add7~14_combout  = (\cpu|always18~1_combout  & (((!\cpu|compressed_instr~q )))) # (!\cpu|always18~1_combout  & ((\cpu|instr_jal~q  & (\cpu|decoded_imm_uj [2])) # (!\cpu|instr_jal~q  & ((!\cpu|compressed_instr~q )))))

	.dataa(\cpu|decoded_imm_uj [2]),
	.datab(\cpu|always18~1_combout ),
	.datac(\cpu|compressed_instr~q ),
	.datad(\cpu|instr_jal~q ),
	.cin(gnd),
	.combout(\cpu|Add7~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add7~14 .lut_mask = 16'h2E0F;
defparam \cpu|Add7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N6
fiftyfivenm_lcell_comb \cpu|Add7~0 (
// Equation(s):
// \cpu|Add7~0_combout  = (\cpu|instr_jal~q  & ((\cpu|always18~1_combout  & (\cpu|compressed_instr~q )) # (!\cpu|always18~1_combout  & ((\cpu|decoded_imm_uj [1]))))) # (!\cpu|instr_jal~q  & (((\cpu|compressed_instr~q ))))

	.dataa(\cpu|instr_jal~q ),
	.datab(\cpu|always18~1_combout ),
	.datac(\cpu|compressed_instr~q ),
	.datad(\cpu|decoded_imm_uj [1]),
	.cin(gnd),
	.combout(\cpu|Add7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add7~0 .lut_mask = 16'hF2D0;
defparam \cpu|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N2
fiftyfivenm_lcell_comb \cpu|reg_next_pc[1]~32 (
// Equation(s):
// \cpu|reg_next_pc[1]~32_combout  = (\cpu|Selector188~0_combout  & (\cpu|Add7~0_combout  $ (VCC))) # (!\cpu|Selector188~0_combout  & (\cpu|Add7~0_combout  & VCC))
// \cpu|reg_next_pc[1]~33  = CARRY((\cpu|Selector188~0_combout  & \cpu|Add7~0_combout ))

	.dataa(\cpu|Selector188~0_combout ),
	.datab(\cpu|Add7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|reg_next_pc[1]~32_combout ),
	.cout(\cpu|reg_next_pc[1]~33 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[1]~32 .lut_mask = 16'h6688;
defparam \cpu|reg_next_pc[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N4
fiftyfivenm_lcell_comb \cpu|reg_next_pc[2]~35 (
// Equation(s):
// \cpu|reg_next_pc[2]~35_combout  = (\cpu|Selector187~1_combout  & ((\cpu|Add7~14_combout  & (\cpu|reg_next_pc[1]~33  & VCC)) # (!\cpu|Add7~14_combout  & (!\cpu|reg_next_pc[1]~33 )))) # (!\cpu|Selector187~1_combout  & ((\cpu|Add7~14_combout  & 
// (!\cpu|reg_next_pc[1]~33 )) # (!\cpu|Add7~14_combout  & ((\cpu|reg_next_pc[1]~33 ) # (GND)))))
// \cpu|reg_next_pc[2]~36  = CARRY((\cpu|Selector187~1_combout  & (!\cpu|Add7~14_combout  & !\cpu|reg_next_pc[1]~33 )) # (!\cpu|Selector187~1_combout  & ((!\cpu|reg_next_pc[1]~33 ) # (!\cpu|Add7~14_combout ))))

	.dataa(\cpu|Selector187~1_combout ),
	.datab(\cpu|Add7~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|reg_next_pc[1]~33 ),
	.combout(\cpu|reg_next_pc[2]~35_combout ),
	.cout(\cpu|reg_next_pc[2]~36 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[2]~35 .lut_mask = 16'h9617;
defparam \cpu|reg_next_pc[2]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N12
fiftyfivenm_lcell_comb \cpu|always18~7 (
// Equation(s):
// \cpu|always18~7_combout  = (\cpu|irq_mask [1]) # (\cpu|irq_active~q )

	.dataa(gnd),
	.datab(\cpu|irq_mask [1]),
	.datac(gnd),
	.datad(\cpu|irq_active~q ),
	.cin(gnd),
	.combout(\cpu|always18~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|always18~7 .lut_mask = 16'hFFCC;
defparam \cpu|always18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N6
fiftyfivenm_lcell_comb \cpu|Selector422~0 (
// Equation(s):
// \cpu|Selector422~0_combout  = ((\cpu|irq_mask [1]) # ((\cpu|cpu_state.cpu_state_ld_rs1~q ) # (!\cpu|cpu_state.cpu_state_fetch~q ))) # (!\cpu|irq_state [1])

	.dataa(\cpu|irq_state [1]),
	.datab(\cpu|irq_mask [1]),
	.datac(\cpu|cpu_state.cpu_state_fetch~q ),
	.datad(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.cin(gnd),
	.combout(\cpu|Selector422~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector422~0 .lut_mask = 16'hFFDF;
defparam \cpu|Selector422~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N16
fiftyfivenm_lcell_comb \cpu|Selector422~1 (
// Equation(s):
// \cpu|Selector422~1_combout  = (\cpu|always18~7_combout  & (((\cpu|irq_pending [1] & \cpu|Selector422~0_combout )))) # (!\cpu|always18~7_combout  & ((\cpu|Selector474~0_combout ) # ((\cpu|irq_pending [1] & \cpu|Selector422~0_combout ))))

	.dataa(\cpu|always18~7_combout ),
	.datab(\cpu|Selector474~0_combout ),
	.datac(\cpu|irq_pending [1]),
	.datad(\cpu|Selector422~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector422~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector422~1 .lut_mask = 16'hF444;
defparam \cpu|Selector422~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N17
dffeas \cpu|irq_pending[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector422~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_pending [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_pending[1] .is_wysiwyg = "true";
defparam \cpu|irq_pending[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N18
fiftyfivenm_lcell_comb \cpu|WideOr28~0 (
// Equation(s):
// \cpu|WideOr28~0_combout  = (!\cpu|irq_pending [2] & (!\cpu|irq_pending [0] & !\cpu|irq_pending [1]))

	.dataa(\cpu|irq_pending [2]),
	.datab(gnd),
	.datac(\cpu|irq_pending [0]),
	.datad(\cpu|irq_pending [1]),
	.cin(gnd),
	.combout(\cpu|WideOr28~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr28~0 .lut_mask = 16'h0005;
defparam \cpu|WideOr28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
fiftyfivenm_lcell_comb \cpu|reg_next_pc[28]~31 (
// Equation(s):
// \cpu|reg_next_pc[28]~31_combout  = (\cpu|always18~4_combout ) # ((\cpu|always18~1_combout  & (\cpu|WideOr28~0_combout )) # (!\cpu|always18~1_combout  & ((!\cpu|decoder_trigger~q ))))

	.dataa(\cpu|always18~1_combout ),
	.datab(\cpu|WideOr28~0_combout ),
	.datac(\cpu|always18~4_combout ),
	.datad(\cpu|decoder_trigger~q ),
	.cin(gnd),
	.combout(\cpu|reg_next_pc[28]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_next_pc[28]~31 .lut_mask = 16'hF8FD;
defparam \cpu|reg_next_pc[28]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N5
dffeas \cpu|reg_next_pc[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[2]~35_combout ),
	.asdata(\cpu|Selector187~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[2] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N24
fiftyfivenm_lcell_comb \cpu|Selector187~1 (
// Equation(s):
// \cpu|Selector187~1_combout  = (\cpu|Selector187~0_combout  & ((\cpu|reg_next_pc [2]) # ((\cpu|next_pc~30_combout  & \cpu|current_pc~1_combout )))) # (!\cpu|Selector187~0_combout  & (\cpu|next_pc~30_combout  & (\cpu|current_pc~1_combout )))

	.dataa(\cpu|Selector187~0_combout ),
	.datab(\cpu|next_pc~30_combout ),
	.datac(\cpu|current_pc~1_combout ),
	.datad(\cpu|reg_next_pc [2]),
	.cin(gnd),
	.combout(\cpu|Selector187~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector187~1 .lut_mask = 16'hEAC0;
defparam \cpu|Selector187~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N0
fiftyfivenm_lcell_comb \cpu|reg_pc~34 (
// Equation(s):
// \cpu|reg_pc~34_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\cpu|Selector187~1_combout  & \pll_inst|altpll_component|auto_generated|wire_pll1_locked ))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\cpu|Selector187~1_combout ),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\cpu|reg_pc~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~34 .lut_mask = 16'hA000;
defparam \cpu|reg_pc~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N1
dffeas \cpu|reg_pc[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[2] .is_wysiwyg = "true";
defparam \cpu|reg_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N2
fiftyfivenm_lcell_comb \cpu|Add3~0 (
// Equation(s):
// \cpu|Add3~0_combout  = (\cpu|reg_pc [1] & (\cpu|latched_compr~q  $ (VCC))) # (!\cpu|reg_pc [1] & (\cpu|latched_compr~q  & VCC))
// \cpu|Add3~1  = CARRY((\cpu|reg_pc [1] & \cpu|latched_compr~q ))

	.dataa(\cpu|reg_pc [1]),
	.datab(\cpu|latched_compr~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Add3~0_combout ),
	.cout(\cpu|Add3~1 ));
// synopsys translate_off
defparam \cpu|Add3~0 .lut_mask = 16'h6688;
defparam \cpu|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N4
fiftyfivenm_lcell_comb \cpu|Add3~2 (
// Equation(s):
// \cpu|Add3~2_combout  = (\cpu|reg_pc [2] & ((\cpu|latched_compr~q  & (!\cpu|Add3~1 )) # (!\cpu|latched_compr~q  & (\cpu|Add3~1  & VCC)))) # (!\cpu|reg_pc [2] & ((\cpu|latched_compr~q  & ((\cpu|Add3~1 ) # (GND))) # (!\cpu|latched_compr~q  & (!\cpu|Add3~1 
// ))))
// \cpu|Add3~3  = CARRY((\cpu|reg_pc [2] & (\cpu|latched_compr~q  & !\cpu|Add3~1 )) # (!\cpu|reg_pc [2] & ((\cpu|latched_compr~q ) # (!\cpu|Add3~1 ))))

	.dataa(\cpu|reg_pc [2]),
	.datab(\cpu|latched_compr~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~1 ),
	.combout(\cpu|Add3~2_combout ),
	.cout(\cpu|Add3~3 ));
// synopsys translate_off
defparam \cpu|Add3~2 .lut_mask = 16'h694D;
defparam \cpu|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N6
fiftyfivenm_lcell_comb \cpu|Add3~4 (
// Equation(s):
// \cpu|Add3~4_combout  = (\cpu|reg_pc [3] & (\cpu|Add3~3  $ (GND))) # (!\cpu|reg_pc [3] & (!\cpu|Add3~3  & VCC))
// \cpu|Add3~5  = CARRY((\cpu|reg_pc [3] & !\cpu|Add3~3 ))

	.dataa(\cpu|reg_pc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~3 ),
	.combout(\cpu|Add3~4_combout ),
	.cout(\cpu|Add3~5 ));
// synopsys translate_off
defparam \cpu|Add3~4 .lut_mask = 16'hA50A;
defparam \cpu|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
fiftyfivenm_lcell_comb \cpu|Add3~6 (
// Equation(s):
// \cpu|Add3~6_combout  = (\cpu|reg_pc [4] & (!\cpu|Add3~5 )) # (!\cpu|reg_pc [4] & ((\cpu|Add3~5 ) # (GND)))
// \cpu|Add3~7  = CARRY((!\cpu|Add3~5 ) # (!\cpu|reg_pc [4]))

	.dataa(\cpu|reg_pc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~5 ),
	.combout(\cpu|Add3~6_combout ),
	.cout(\cpu|Add3~7 ));
// synopsys translate_off
defparam \cpu|Add3~6 .lut_mask = 16'h5A5F;
defparam \cpu|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N10
fiftyfivenm_lcell_comb \cpu|Add3~8 (
// Equation(s):
// \cpu|Add3~8_combout  = (\cpu|reg_pc [5] & (\cpu|Add3~7  $ (GND))) # (!\cpu|reg_pc [5] & (!\cpu|Add3~7  & VCC))
// \cpu|Add3~9  = CARRY((\cpu|reg_pc [5] & !\cpu|Add3~7 ))

	.dataa(gnd),
	.datab(\cpu|reg_pc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~7 ),
	.combout(\cpu|Add3~8_combout ),
	.cout(\cpu|Add3~9 ));
// synopsys translate_off
defparam \cpu|Add3~8 .lut_mask = 16'hC30C;
defparam \cpu|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N12
fiftyfivenm_lcell_comb \cpu|Add3~10 (
// Equation(s):
// \cpu|Add3~10_combout  = (\cpu|reg_pc [6] & (!\cpu|Add3~9 )) # (!\cpu|reg_pc [6] & ((\cpu|Add3~9 ) # (GND)))
// \cpu|Add3~11  = CARRY((!\cpu|Add3~9 ) # (!\cpu|reg_pc [6]))

	.dataa(gnd),
	.datab(\cpu|reg_pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~9 ),
	.combout(\cpu|Add3~10_combout ),
	.cout(\cpu|Add3~11 ));
// synopsys translate_off
defparam \cpu|Add3~10 .lut_mask = 16'h3C3F;
defparam \cpu|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N12
fiftyfivenm_lcell_comb \cpu|Selector151~1 (
// Equation(s):
// \cpu|Selector151~1_combout  = (!\cpu|irq_state [0] & ((\cpu|always18~8_combout  & ((\cpu|Selector151~0_combout ))) # (!\cpu|always18~8_combout  & (\cpu|Add3~10_combout ))))

	.dataa(\cpu|always18~8_combout ),
	.datab(\cpu|irq_state [0]),
	.datac(\cpu|Add3~10_combout ),
	.datad(\cpu|Selector151~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector151~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector151~1 .lut_mask = 16'h3210;
defparam \cpu|Selector151~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N22
fiftyfivenm_lcell_comb \cpu|Selector151~2 (
// Equation(s):
// \cpu|Selector151~2_combout  = (!\cpu|irq_state [1] & ((\cpu|Selector151~1_combout ) # ((\cpu|reg_next_pc [6] & \cpu|irq_state [0]))))

	.dataa(\cpu|reg_next_pc [6]),
	.datab(\cpu|irq_state [0]),
	.datac(\cpu|irq_state [1]),
	.datad(\cpu|Selector151~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector151~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector151~2 .lut_mask = 16'h0F08;
defparam \cpu|Selector151~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N16
fiftyfivenm_lcell_comb \cpu|Add3~14 (
// Equation(s):
// \cpu|Add3~14_combout  = (\cpu|reg_pc [8] & (!\cpu|Add3~13 )) # (!\cpu|reg_pc [8] & ((\cpu|Add3~13 ) # (GND)))
// \cpu|Add3~15  = CARRY((!\cpu|Add3~13 ) # (!\cpu|reg_pc [8]))

	.dataa(gnd),
	.datab(\cpu|reg_pc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~13 ),
	.combout(\cpu|Add3~14_combout ),
	.cout(\cpu|Add3~15 ));
// synopsys translate_off
defparam \cpu|Add3~14 .lut_mask = 16'h3C3F;
defparam \cpu|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
fiftyfivenm_lcell_comb \cpu|Add3~16 (
// Equation(s):
// \cpu|Add3~16_combout  = (\cpu|reg_pc [9] & (\cpu|Add3~15  $ (GND))) # (!\cpu|reg_pc [9] & (!\cpu|Add3~15  & VCC))
// \cpu|Add3~17  = CARRY((\cpu|reg_pc [9] & !\cpu|Add3~15 ))

	.dataa(\cpu|reg_pc [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~15 ),
	.combout(\cpu|Add3~16_combout ),
	.cout(\cpu|Add3~17 ));
// synopsys translate_off
defparam \cpu|Add3~16 .lut_mask = 16'hA50A;
defparam \cpu|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
fiftyfivenm_lcell_comb \cpu|Selector148~1 (
// Equation(s):
// \cpu|Selector148~1_combout  = (!\cpu|irq_state [0] & ((\cpu|always18~8_combout  & (\cpu|Selector148~0_combout )) # (!\cpu|always18~8_combout  & ((\cpu|Add3~16_combout )))))

	.dataa(\cpu|always18~8_combout ),
	.datab(\cpu|irq_state [0]),
	.datac(\cpu|Selector148~0_combout ),
	.datad(\cpu|Add3~16_combout ),
	.cin(gnd),
	.combout(\cpu|Selector148~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector148~1 .lut_mask = 16'h3120;
defparam \cpu|Selector148~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N8
fiftyfivenm_lcell_comb \cpu|Selector148~2 (
// Equation(s):
// \cpu|Selector148~2_combout  = (!\cpu|irq_state [1] & ((\cpu|Selector148~1_combout ) # ((\cpu|reg_next_pc [9] & \cpu|irq_state [0]))))

	.dataa(\cpu|irq_state [1]),
	.datab(\cpu|reg_next_pc [9]),
	.datac(\cpu|Selector148~1_combout ),
	.datad(\cpu|irq_state [0]),
	.cin(gnd),
	.combout(\cpu|Selector148~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector148~2 .lut_mask = 16'h5450;
defparam \cpu|Selector148~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N2
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[42]~17 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[42]~17_combout  = (\cpu|pcpi_mul|rs2 [42] & \cpu|pcpi_mul|rs1 [0])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs2 [42]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1 [0]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[42]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[42]~17 .lut_mask = 16'hCC00;
defparam \cpu|pcpi_mul|this_rs2[42]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N30
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[41]~18 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[41]~18_combout  = (\cpu|pcpi_mul|rs2 [41] & \cpu|pcpi_mul|rs1 [0])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs2 [41]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1 [0]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[41]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[41]~18 .lut_mask = 16'hCC00;
defparam \cpu|pcpi_mul|this_rs2[41]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N6
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[39]~24 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[39]~24_combout  = (\cpu|pcpi_mul|rs2 [39] & \cpu|pcpi_mul|rs1 [0])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs2 [39]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1 [0]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[39]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[39]~24 .lut_mask = 16'hCC00;
defparam \cpu|pcpi_mul|this_rs2[39]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N14
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[37]~26 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[37]~26_combout  = (\cpu|pcpi_mul|rs2 [37] & \cpu|pcpi_mul|rs1 [0])

	.dataa(\cpu|pcpi_mul|rs2 [37]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1 [0]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[37]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[37]~26 .lut_mask = 16'hAA00;
defparam \cpu|pcpi_mul|this_rs2[37]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N10
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[34]~31 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[34]~31_combout  = (\cpu|pcpi_mul|rs2 [34] & \cpu|pcpi_mul|rs1 [0])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs2 [34]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1 [0]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[34]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[34]~31 .lut_mask = 16'hCC00;
defparam \cpu|pcpi_mul|this_rs2[34]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N18
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[33]~2 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[33]~2_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [33])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs1 [0]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs2 [33]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[33]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[33]~2 .lut_mask = 16'hCC00;
defparam \cpu|pcpi_mul|this_rs2[33]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N30
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[32]~3 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[32]~3_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [32])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs1 [0]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs2 [32]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[32]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[32]~3 .lut_mask = 16'hCC00;
defparam \cpu|pcpi_mul|this_rs2[32]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N22
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[30]~60 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[30]~60_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [30])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs1 [0]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs2 [30]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[30]~60 .lut_mask = 16'hCC00;
defparam \cpu|pcpi_mul|this_rs2[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N10
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[29]~58 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[29]~58_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [29])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs1 [0]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs2 [29]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[29]~58 .lut_mask = 16'hCC00;
defparam \cpu|pcpi_mul|this_rs2[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N28
fiftyfivenm_lcell_comb \cpu|decoded_imm_uj~17 (
// Equation(s):
// \cpu|decoded_imm_uj~17_combout  = (\cpu|Equal7~0_combout  & ((\cpu|mem_rdata_q[18]~18_combout ))) # (!\cpu|Equal7~0_combout  & (\cpu|mem_rdata_q[17]~4_combout ))

	.dataa(gnd),
	.datab(\cpu|mem_rdata_q[17]~4_combout ),
	.datac(\cpu|Equal7~0_combout ),
	.datad(\cpu|mem_rdata_q[18]~18_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_imm_uj~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm_uj~17 .lut_mask = 16'hFC0C;
defparam \cpu|decoded_imm_uj~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N29
dffeas \cpu|decoded_imm_uj[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm_uj~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm_uj [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm_uj[18] .is_wysiwyg = "true";
defparam \cpu|decoded_imm_uj[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N6
fiftyfivenm_lcell_comb \cpu|Add7~17 (
// Equation(s):
// \cpu|Add7~17_combout  = (!\cpu|always18~1_combout  & (\cpu|instr_jal~q  & \cpu|decoded_imm_uj [18]))

	.dataa(\cpu|always18~1_combout ),
	.datab(gnd),
	.datac(\cpu|instr_jal~q ),
	.datad(\cpu|decoded_imm_uj [18]),
	.cin(gnd),
	.combout(\cpu|Add7~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add7~17 .lut_mask = 16'h5000;
defparam \cpu|Add7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
fiftyfivenm_lcell_comb \cpu|reg_out[2]~10 (
// Equation(s):
// \cpu|reg_out[2]~10_combout  = (!\cpu|WideNor2~17_combout  & (\cpu|cpu_state.cpu_state_ld_rs1~q  & \cpu|pcpi_div|pcpi_wr~q ))

	.dataa(gnd),
	.datab(\cpu|WideNor2~17_combout ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|pcpi_div|pcpi_wr~q ),
	.cin(gnd),
	.combout(\cpu|reg_out[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_out[2]~10 .lut_mask = 16'h3000;
defparam \cpu|reg_out[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N10
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[49]~35 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[49]~35_combout  = (\cpu|pcpi_mul|rs2 [49] & \cpu|pcpi_mul|rs1 [0])

	.dataa(\cpu|pcpi_mul|rs2 [49]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1 [0]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[49]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[49]~35 .lut_mask = 16'hAA00;
defparam \cpu|pcpi_mul|this_rs2[49]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N2
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[47]~8 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[47]~8_combout  = (\cpu|pcpi_mul|rs2 [47] & \cpu|pcpi_mul|rs1 [0])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs2 [47]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1 [0]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[47]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[47]~8 .lut_mask = 16'hCC00;
defparam \cpu|pcpi_mul|this_rs2[47]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N30
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[46]~9 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[46]~9_combout  = (\cpu|pcpi_mul|rs2 [46] & \cpu|pcpi_mul|rs1 [0])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs2 [46]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1 [0]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[46]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[46]~9 .lut_mask = 16'hCC00;
defparam \cpu|pcpi_mul|this_rs2[46]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N26
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[45]~10 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[45]~10_combout  = (\cpu|pcpi_mul|rs2 [45] & \cpu|pcpi_mul|rs1 [0])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs2 [45]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1 [0]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[45]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[45]~10 .lut_mask = 16'hCC00;
defparam \cpu|pcpi_mul|this_rs2[45]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N18
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[43]~16 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[43]~16_combout  = (\cpu|pcpi_mul|rs2 [43] & \cpu|pcpi_mul|rs1 [0])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs2 [43]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1 [0]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[43]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[43]~16 .lut_mask = 16'hCC00;
defparam \cpu|pcpi_mul|this_rs2[43]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N26
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add20~4 (
// Equation(s):
// \cpu|pcpi_mul|Add20~4_combout  = (\cpu|pcpi_mul|rd [42] & (\cpu|pcpi_mul|Add20~3  $ (GND))) # (!\cpu|pcpi_mul|rd [42] & (!\cpu|pcpi_mul|Add20~3  & VCC))
// \cpu|pcpi_mul|Add20~5  = CARRY((\cpu|pcpi_mul|rd [42] & !\cpu|pcpi_mul|Add20~3 ))

	.dataa(\cpu|pcpi_mul|rd [42]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add20~3 ),
	.combout(\cpu|pcpi_mul|Add20~4_combout ),
	.cout(\cpu|pcpi_mul|Add20~5 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add20~4 .lut_mask = 16'hA50A;
defparam \cpu|pcpi_mul|Add20~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N28
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add20~6 (
// Equation(s):
// \cpu|pcpi_mul|Add20~6_combout  = (\cpu|pcpi_mul|rd [43] & (!\cpu|pcpi_mul|Add20~5 )) # (!\cpu|pcpi_mul|rd [43] & ((\cpu|pcpi_mul|Add20~5 ) # (GND)))
// \cpu|pcpi_mul|Add20~7  = CARRY((!\cpu|pcpi_mul|Add20~5 ) # (!\cpu|pcpi_mul|rd [43]))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [43]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add20~5 ),
	.combout(\cpu|pcpi_mul|Add20~6_combout ),
	.cout(\cpu|pcpi_mul|Add20~7 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add20~6 .lut_mask = 16'h3C3F;
defparam \cpu|pcpi_mul|Add20~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N10
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[40]~19 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[40]~19_combout  = (\cpu|pcpi_mul|rs2 [40] & \cpu|pcpi_mul|rs1 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs2 [40]),
	.datad(\cpu|pcpi_mul|rs1 [0]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[40]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[40]~19 .lut_mask = 16'hF000;
defparam \cpu|pcpi_mul|this_rs2[40]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N2
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[40]~96 (
// Equation(s):
// \cpu|pcpi_mul|rd[40]~96_combout  = (\cpu|pcpi_mul|Add20~0_combout  & (\cpu|pcpi_mul|this_rs2[40]~19_combout  $ (VCC))) # (!\cpu|pcpi_mul|Add20~0_combout  & (\cpu|pcpi_mul|this_rs2[40]~19_combout  & VCC))
// \cpu|pcpi_mul|rd[40]~97  = CARRY((\cpu|pcpi_mul|Add20~0_combout  & \cpu|pcpi_mul|this_rs2[40]~19_combout ))

	.dataa(\cpu|pcpi_mul|Add20~0_combout ),
	.datab(\cpu|pcpi_mul|this_rs2[40]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rd[40]~96_combout ),
	.cout(\cpu|pcpi_mul|rd[40]~97 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[40]~96 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|rd[40]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N3
dffeas \cpu|pcpi_mul|rd[40] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[40]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [40]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[40] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N22
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add20~0 (
// Equation(s):
// \cpu|pcpi_mul|Add20~0_combout  = (\cpu|pcpi_mul|rdx [40] & (\cpu|pcpi_mul|rd [40] $ (VCC))) # (!\cpu|pcpi_mul|rdx [40] & (\cpu|pcpi_mul|rd [40] & VCC))
// \cpu|pcpi_mul|Add20~1  = CARRY((\cpu|pcpi_mul|rdx [40] & \cpu|pcpi_mul|rd [40]))

	.dataa(\cpu|pcpi_mul|rdx [40]),
	.datab(\cpu|pcpi_mul|rd [40]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|Add20~0_combout ),
	.cout(\cpu|pcpi_mul|Add20~1 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add20~0 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|Add20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N4
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[41]~98 (
// Equation(s):
// \cpu|pcpi_mul|rd[41]~98_combout  = (\cpu|pcpi_mul|this_rs2[41]~18_combout  & ((\cpu|pcpi_mul|Add20~2_combout  & (\cpu|pcpi_mul|rd[40]~97  & VCC)) # (!\cpu|pcpi_mul|Add20~2_combout  & (!\cpu|pcpi_mul|rd[40]~97 )))) # (!\cpu|pcpi_mul|this_rs2[41]~18_combout 
//  & ((\cpu|pcpi_mul|Add20~2_combout  & (!\cpu|pcpi_mul|rd[40]~97 )) # (!\cpu|pcpi_mul|Add20~2_combout  & ((\cpu|pcpi_mul|rd[40]~97 ) # (GND)))))
// \cpu|pcpi_mul|rd[41]~99  = CARRY((\cpu|pcpi_mul|this_rs2[41]~18_combout  & (!\cpu|pcpi_mul|Add20~2_combout  & !\cpu|pcpi_mul|rd[40]~97 )) # (!\cpu|pcpi_mul|this_rs2[41]~18_combout  & ((!\cpu|pcpi_mul|rd[40]~97 ) # (!\cpu|pcpi_mul|Add20~2_combout ))))

	.dataa(\cpu|pcpi_mul|this_rs2[41]~18_combout ),
	.datab(\cpu|pcpi_mul|Add20~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[40]~97 ),
	.combout(\cpu|pcpi_mul|rd[41]~98_combout ),
	.cout(\cpu|pcpi_mul|rd[41]~99 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[41]~98 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[41]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N6
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[42]~100 (
// Equation(s):
// \cpu|pcpi_mul|rd[42]~100_combout  = ((\cpu|pcpi_mul|this_rs2[42]~17_combout  $ (\cpu|pcpi_mul|Add20~4_combout  $ (!\cpu|pcpi_mul|rd[41]~99 )))) # (GND)
// \cpu|pcpi_mul|rd[42]~101  = CARRY((\cpu|pcpi_mul|this_rs2[42]~17_combout  & ((\cpu|pcpi_mul|Add20~4_combout ) # (!\cpu|pcpi_mul|rd[41]~99 ))) # (!\cpu|pcpi_mul|this_rs2[42]~17_combout  & (\cpu|pcpi_mul|Add20~4_combout  & !\cpu|pcpi_mul|rd[41]~99 )))

	.dataa(\cpu|pcpi_mul|this_rs2[42]~17_combout ),
	.datab(\cpu|pcpi_mul|Add20~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[41]~99 ),
	.combout(\cpu|pcpi_mul|rd[42]~100_combout ),
	.cout(\cpu|pcpi_mul|rd[42]~101 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[42]~100 .lut_mask = 16'h698E;
defparam \cpu|pcpi_mul|rd[42]~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N8
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[43]~102 (
// Equation(s):
// \cpu|pcpi_mul|rd[43]~102_combout  = (\cpu|pcpi_mul|this_rs2[43]~16_combout  & ((\cpu|pcpi_mul|Add20~6_combout  & (\cpu|pcpi_mul|rd[42]~101  & VCC)) # (!\cpu|pcpi_mul|Add20~6_combout  & (!\cpu|pcpi_mul|rd[42]~101 )))) # 
// (!\cpu|pcpi_mul|this_rs2[43]~16_combout  & ((\cpu|pcpi_mul|Add20~6_combout  & (!\cpu|pcpi_mul|rd[42]~101 )) # (!\cpu|pcpi_mul|Add20~6_combout  & ((\cpu|pcpi_mul|rd[42]~101 ) # (GND)))))
// \cpu|pcpi_mul|rd[43]~103  = CARRY((\cpu|pcpi_mul|this_rs2[43]~16_combout  & (!\cpu|pcpi_mul|Add20~6_combout  & !\cpu|pcpi_mul|rd[42]~101 )) # (!\cpu|pcpi_mul|this_rs2[43]~16_combout  & ((!\cpu|pcpi_mul|rd[42]~101 ) # (!\cpu|pcpi_mul|Add20~6_combout ))))

	.dataa(\cpu|pcpi_mul|this_rs2[43]~16_combout ),
	.datab(\cpu|pcpi_mul|Add20~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[42]~101 ),
	.combout(\cpu|pcpi_mul|rd[43]~102_combout ),
	.cout(\cpu|pcpi_mul|rd[43]~103 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[43]~102 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[43]~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y9_N9
dffeas \cpu|pcpi_mul|rd[43] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[43]~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [43]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[43] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N30
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add20~8 (
// Equation(s):
// \cpu|pcpi_mul|Add20~8_combout  = !\cpu|pcpi_mul|Add20~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|pcpi_mul|Add20~7 ),
	.combout(\cpu|pcpi_mul|Add20~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|Add20~8 .lut_mask = 16'h0F0F;
defparam \cpu|pcpi_mul|Add20~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N10
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rdx[44]~19 (
// Equation(s):
// \cpu|pcpi_mul|rdx[44]~19_combout  = \cpu|pcpi_mul|Add20~8_combout  $ (!\cpu|pcpi_mul|rd[43]~103 )

	.dataa(\cpu|pcpi_mul|Add20~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|pcpi_mul|rd[43]~103 ),
	.combout(\cpu|pcpi_mul|rdx[44]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[44]~19 .lut_mask = 16'hA5A5;
defparam \cpu|pcpi_mul|rdx[44]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y9_N11
dffeas \cpu|pcpi_mul|rdx[44] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rdx[44]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rdx [44]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[44] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rdx[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N6
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[44]~11 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[44]~11_combout  = (\cpu|pcpi_mul|rs2 [44] & \cpu|pcpi_mul|rs1 [0])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs2 [44]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1 [0]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[44]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[44]~11 .lut_mask = 16'hCC00;
defparam \cpu|pcpi_mul|this_rs2[44]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N22
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add22~0 (
// Equation(s):
// \cpu|pcpi_mul|Add22~0_combout  = (\cpu|pcpi_mul|rdx [44] & (\cpu|pcpi_mul|rd [44] $ (VCC))) # (!\cpu|pcpi_mul|rdx [44] & (\cpu|pcpi_mul|rd [44] & VCC))
// \cpu|pcpi_mul|Add22~1  = CARRY((\cpu|pcpi_mul|rdx [44] & \cpu|pcpi_mul|rd [44]))

	.dataa(\cpu|pcpi_mul|rdx [44]),
	.datab(\cpu|pcpi_mul|rd [44]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|Add22~0_combout ),
	.cout(\cpu|pcpi_mul|Add22~1 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add22~0 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|Add22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N4
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[44]~80 (
// Equation(s):
// \cpu|pcpi_mul|rd[44]~80_combout  = (\cpu|pcpi_mul|this_rs2[44]~11_combout  & (\cpu|pcpi_mul|Add22~0_combout  $ (VCC))) # (!\cpu|pcpi_mul|this_rs2[44]~11_combout  & (\cpu|pcpi_mul|Add22~0_combout  & VCC))
// \cpu|pcpi_mul|rd[44]~81  = CARRY((\cpu|pcpi_mul|this_rs2[44]~11_combout  & \cpu|pcpi_mul|Add22~0_combout ))

	.dataa(\cpu|pcpi_mul|this_rs2[44]~11_combout ),
	.datab(\cpu|pcpi_mul|Add22~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rd[44]~80_combout ),
	.cout(\cpu|pcpi_mul|rd[44]~81 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[44]~80 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|rd[44]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y9_N5
dffeas \cpu|pcpi_mul|rd[44] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[44]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [44]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[44] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N24
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add22~2 (
// Equation(s):
// \cpu|pcpi_mul|Add22~2_combout  = (\cpu|pcpi_mul|rd [45] & (!\cpu|pcpi_mul|Add22~1 )) # (!\cpu|pcpi_mul|rd [45] & ((\cpu|pcpi_mul|Add22~1 ) # (GND)))
// \cpu|pcpi_mul|Add22~3  = CARRY((!\cpu|pcpi_mul|Add22~1 ) # (!\cpu|pcpi_mul|rd [45]))

	.dataa(\cpu|pcpi_mul|rd [45]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add22~1 ),
	.combout(\cpu|pcpi_mul|Add22~2_combout ),
	.cout(\cpu|pcpi_mul|Add22~3 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add22~2 .lut_mask = 16'h5A5F;
defparam \cpu|pcpi_mul|Add22~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N6
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[45]~82 (
// Equation(s):
// \cpu|pcpi_mul|rd[45]~82_combout  = (\cpu|pcpi_mul|this_rs2[45]~10_combout  & ((\cpu|pcpi_mul|Add22~2_combout  & (\cpu|pcpi_mul|rd[44]~81  & VCC)) # (!\cpu|pcpi_mul|Add22~2_combout  & (!\cpu|pcpi_mul|rd[44]~81 )))) # (!\cpu|pcpi_mul|this_rs2[45]~10_combout 
//  & ((\cpu|pcpi_mul|Add22~2_combout  & (!\cpu|pcpi_mul|rd[44]~81 )) # (!\cpu|pcpi_mul|Add22~2_combout  & ((\cpu|pcpi_mul|rd[44]~81 ) # (GND)))))
// \cpu|pcpi_mul|rd[45]~83  = CARRY((\cpu|pcpi_mul|this_rs2[45]~10_combout  & (!\cpu|pcpi_mul|Add22~2_combout  & !\cpu|pcpi_mul|rd[44]~81 )) # (!\cpu|pcpi_mul|this_rs2[45]~10_combout  & ((!\cpu|pcpi_mul|rd[44]~81 ) # (!\cpu|pcpi_mul|Add22~2_combout ))))

	.dataa(\cpu|pcpi_mul|this_rs2[45]~10_combout ),
	.datab(\cpu|pcpi_mul|Add22~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[44]~81 ),
	.combout(\cpu|pcpi_mul|rd[45]~82_combout ),
	.cout(\cpu|pcpi_mul|rd[45]~83 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[45]~82 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[45]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y9_N7
dffeas \cpu|pcpi_mul|rd[45] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[45]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [45]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[45] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N26
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add22~4 (
// Equation(s):
// \cpu|pcpi_mul|Add22~4_combout  = (\cpu|pcpi_mul|rd [46] & (\cpu|pcpi_mul|Add22~3  $ (GND))) # (!\cpu|pcpi_mul|rd [46] & (!\cpu|pcpi_mul|Add22~3  & VCC))
// \cpu|pcpi_mul|Add22~5  = CARRY((\cpu|pcpi_mul|rd [46] & !\cpu|pcpi_mul|Add22~3 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [46]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add22~3 ),
	.combout(\cpu|pcpi_mul|Add22~4_combout ),
	.cout(\cpu|pcpi_mul|Add22~5 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add22~4 .lut_mask = 16'hC30C;
defparam \cpu|pcpi_mul|Add22~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N8
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[46]~84 (
// Equation(s):
// \cpu|pcpi_mul|rd[46]~84_combout  = ((\cpu|pcpi_mul|this_rs2[46]~9_combout  $ (\cpu|pcpi_mul|Add22~4_combout  $ (!\cpu|pcpi_mul|rd[45]~83 )))) # (GND)
// \cpu|pcpi_mul|rd[46]~85  = CARRY((\cpu|pcpi_mul|this_rs2[46]~9_combout  & ((\cpu|pcpi_mul|Add22~4_combout ) # (!\cpu|pcpi_mul|rd[45]~83 ))) # (!\cpu|pcpi_mul|this_rs2[46]~9_combout  & (\cpu|pcpi_mul|Add22~4_combout  & !\cpu|pcpi_mul|rd[45]~83 )))

	.dataa(\cpu|pcpi_mul|this_rs2[46]~9_combout ),
	.datab(\cpu|pcpi_mul|Add22~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[45]~83 ),
	.combout(\cpu|pcpi_mul|rd[46]~84_combout ),
	.cout(\cpu|pcpi_mul|rd[46]~85 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[46]~84 .lut_mask = 16'h698E;
defparam \cpu|pcpi_mul|rd[46]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y9_N9
dffeas \cpu|pcpi_mul|rd[46] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[46]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [46]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[46] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N28
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add22~6 (
// Equation(s):
// \cpu|pcpi_mul|Add22~6_combout  = (\cpu|pcpi_mul|rd [47] & (!\cpu|pcpi_mul|Add22~5 )) # (!\cpu|pcpi_mul|rd [47] & ((\cpu|pcpi_mul|Add22~5 ) # (GND)))
// \cpu|pcpi_mul|Add22~7  = CARRY((!\cpu|pcpi_mul|Add22~5 ) # (!\cpu|pcpi_mul|rd [47]))

	.dataa(\cpu|pcpi_mul|rd [47]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add22~5 ),
	.combout(\cpu|pcpi_mul|Add22~6_combout ),
	.cout(\cpu|pcpi_mul|Add22~7 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add22~6 .lut_mask = 16'h5A5F;
defparam \cpu|pcpi_mul|Add22~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N10
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[47]~86 (
// Equation(s):
// \cpu|pcpi_mul|rd[47]~86_combout  = (\cpu|pcpi_mul|this_rs2[47]~8_combout  & ((\cpu|pcpi_mul|Add22~6_combout  & (\cpu|pcpi_mul|rd[46]~85  & VCC)) # (!\cpu|pcpi_mul|Add22~6_combout  & (!\cpu|pcpi_mul|rd[46]~85 )))) # (!\cpu|pcpi_mul|this_rs2[47]~8_combout  
// & ((\cpu|pcpi_mul|Add22~6_combout  & (!\cpu|pcpi_mul|rd[46]~85 )) # (!\cpu|pcpi_mul|Add22~6_combout  & ((\cpu|pcpi_mul|rd[46]~85 ) # (GND)))))
// \cpu|pcpi_mul|rd[47]~87  = CARRY((\cpu|pcpi_mul|this_rs2[47]~8_combout  & (!\cpu|pcpi_mul|Add22~6_combout  & !\cpu|pcpi_mul|rd[46]~85 )) # (!\cpu|pcpi_mul|this_rs2[47]~8_combout  & ((!\cpu|pcpi_mul|rd[46]~85 ) # (!\cpu|pcpi_mul|Add22~6_combout ))))

	.dataa(\cpu|pcpi_mul|this_rs2[47]~8_combout ),
	.datab(\cpu|pcpi_mul|Add22~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[46]~85 ),
	.combout(\cpu|pcpi_mul|rd[47]~86_combout ),
	.cout(\cpu|pcpi_mul|rd[47]~87 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[47]~86 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[47]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y9_N11
dffeas \cpu|pcpi_mul|rd[47] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[47]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [47]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[47] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N30
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add22~8 (
// Equation(s):
// \cpu|pcpi_mul|Add22~8_combout  = !\cpu|pcpi_mul|Add22~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|pcpi_mul|Add22~7 ),
	.combout(\cpu|pcpi_mul|Add22~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|Add22~8 .lut_mask = 16'h0F0F;
defparam \cpu|pcpi_mul|Add22~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N12
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rdx[48]~31 (
// Equation(s):
// \cpu|pcpi_mul|rdx[48]~31_combout  = \cpu|pcpi_mul|Add22~8_combout  $ (!\cpu|pcpi_mul|rd[47]~87 )

	.dataa(\cpu|pcpi_mul|Add22~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|pcpi_mul|rd[47]~87 ),
	.combout(\cpu|pcpi_mul|rdx[48]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[48]~31 .lut_mask = 16'hA5A5;
defparam \cpu|pcpi_mul|rdx[48]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y9_N13
dffeas \cpu|pcpi_mul|rdx[48] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rdx[48]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rdx [48]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[48] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rdx[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N22
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[48]~33 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[48]~33_combout  = (\cpu|pcpi_mul|rs2 [48] & \cpu|pcpi_mul|rs1 [0])

	.dataa(\cpu|pcpi_mul|rs2 [48]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1 [0]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[48]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[48]~33 .lut_mask = 16'hAA00;
defparam \cpu|pcpi_mul|this_rs2[48]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N18
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add24~0 (
// Equation(s):
// \cpu|pcpi_mul|Add24~0_combout  = (\cpu|pcpi_mul|rdx [48] & (\cpu|pcpi_mul|rd [48] $ (VCC))) # (!\cpu|pcpi_mul|rdx [48] & (\cpu|pcpi_mul|rd [48] & VCC))
// \cpu|pcpi_mul|Add24~1  = CARRY((\cpu|pcpi_mul|rdx [48] & \cpu|pcpi_mul|rd [48]))

	.dataa(\cpu|pcpi_mul|rdx [48]),
	.datab(\cpu|pcpi_mul|rd [48]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|Add24~0_combout ),
	.cout(\cpu|pcpi_mul|Add24~1 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add24~0 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|Add24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N0
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[48]~130 (
// Equation(s):
// \cpu|pcpi_mul|rd[48]~130_combout  = (\cpu|pcpi_mul|this_rs2[48]~33_combout  & (\cpu|pcpi_mul|Add24~0_combout  $ (VCC))) # (!\cpu|pcpi_mul|this_rs2[48]~33_combout  & (\cpu|pcpi_mul|Add24~0_combout  & VCC))
// \cpu|pcpi_mul|rd[48]~131  = CARRY((\cpu|pcpi_mul|this_rs2[48]~33_combout  & \cpu|pcpi_mul|Add24~0_combout ))

	.dataa(\cpu|pcpi_mul|this_rs2[48]~33_combout ),
	.datab(\cpu|pcpi_mul|Add24~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rd[48]~130_combout ),
	.cout(\cpu|pcpi_mul|rd[48]~131 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[48]~130 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|rd[48]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N1
dffeas \cpu|pcpi_mul|rd[48] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[48]~130_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [48]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[48] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N20
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add24~2 (
// Equation(s):
// \cpu|pcpi_mul|Add24~2_combout  = (\cpu|pcpi_mul|rd [49] & (!\cpu|pcpi_mul|Add24~1 )) # (!\cpu|pcpi_mul|rd [49] & ((\cpu|pcpi_mul|Add24~1 ) # (GND)))
// \cpu|pcpi_mul|Add24~3  = CARRY((!\cpu|pcpi_mul|Add24~1 ) # (!\cpu|pcpi_mul|rd [49]))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [49]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add24~1 ),
	.combout(\cpu|pcpi_mul|Add24~2_combout ),
	.cout(\cpu|pcpi_mul|Add24~3 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add24~2 .lut_mask = 16'h3C3F;
defparam \cpu|pcpi_mul|Add24~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N2
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[49]~134 (
// Equation(s):
// \cpu|pcpi_mul|rd[49]~134_combout  = (\cpu|pcpi_mul|this_rs2[49]~35_combout  & ((\cpu|pcpi_mul|Add24~2_combout  & (\cpu|pcpi_mul|rd[48]~131  & VCC)) # (!\cpu|pcpi_mul|Add24~2_combout  & (!\cpu|pcpi_mul|rd[48]~131 )))) # 
// (!\cpu|pcpi_mul|this_rs2[49]~35_combout  & ((\cpu|pcpi_mul|Add24~2_combout  & (!\cpu|pcpi_mul|rd[48]~131 )) # (!\cpu|pcpi_mul|Add24~2_combout  & ((\cpu|pcpi_mul|rd[48]~131 ) # (GND)))))
// \cpu|pcpi_mul|rd[49]~135  = CARRY((\cpu|pcpi_mul|this_rs2[49]~35_combout  & (!\cpu|pcpi_mul|Add24~2_combout  & !\cpu|pcpi_mul|rd[48]~131 )) # (!\cpu|pcpi_mul|this_rs2[49]~35_combout  & ((!\cpu|pcpi_mul|rd[48]~131 ) # (!\cpu|pcpi_mul|Add24~2_combout ))))

	.dataa(\cpu|pcpi_mul|this_rs2[49]~35_combout ),
	.datab(\cpu|pcpi_mul|Add24~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[48]~131 ),
	.combout(\cpu|pcpi_mul|rd[49]~134_combout ),
	.cout(\cpu|pcpi_mul|rd[49]~135 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[49]~134 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[49]~134 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N3
dffeas \cpu|pcpi_mul|rd[49] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[49]~134_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [49]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[49] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N22
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add24~4 (
// Equation(s):
// \cpu|pcpi_mul|Add24~4_combout  = (\cpu|pcpi_mul|rd [50] & (\cpu|pcpi_mul|Add24~3  $ (GND))) # (!\cpu|pcpi_mul|rd [50] & (!\cpu|pcpi_mul|Add24~3  & VCC))
// \cpu|pcpi_mul|Add24~5  = CARRY((\cpu|pcpi_mul|rd [50] & !\cpu|pcpi_mul|Add24~3 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [50]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add24~3 ),
	.combout(\cpu|pcpi_mul|Add24~4_combout ),
	.cout(\cpu|pcpi_mul|Add24~5 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add24~4 .lut_mask = 16'hC30C;
defparam \cpu|pcpi_mul|Add24~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N14
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[50]~37 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[50]~37_combout  = (\cpu|pcpi_mul|rs2 [50] & \cpu|pcpi_mul|rs1 [0])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs2 [50]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1 [0]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[50]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[50]~37 .lut_mask = 16'hCC00;
defparam \cpu|pcpi_mul|this_rs2[50]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N4
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[50]~138 (
// Equation(s):
// \cpu|pcpi_mul|rd[50]~138_combout  = ((\cpu|pcpi_mul|Add24~4_combout  $ (\cpu|pcpi_mul|this_rs2[50]~37_combout  $ (!\cpu|pcpi_mul|rd[49]~135 )))) # (GND)
// \cpu|pcpi_mul|rd[50]~139  = CARRY((\cpu|pcpi_mul|Add24~4_combout  & ((\cpu|pcpi_mul|this_rs2[50]~37_combout ) # (!\cpu|pcpi_mul|rd[49]~135 ))) # (!\cpu|pcpi_mul|Add24~4_combout  & (\cpu|pcpi_mul|this_rs2[50]~37_combout  & !\cpu|pcpi_mul|rd[49]~135 )))

	.dataa(\cpu|pcpi_mul|Add24~4_combout ),
	.datab(\cpu|pcpi_mul|this_rs2[50]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[49]~135 ),
	.combout(\cpu|pcpi_mul|rd[50]~138_combout ),
	.cout(\cpu|pcpi_mul|rd[50]~139 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[50]~138 .lut_mask = 16'h698E;
defparam \cpu|pcpi_mul|rd[50]~138 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N5
dffeas \cpu|pcpi_mul|rd[50] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[50]~138_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [50]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[50] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~17 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~17_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [50])) # (!\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [18])))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [50]),
	.datac(\cpu|pcpi_mul|WideOr0~0_combout ),
	.datad(\cpu|pcpi_mul|rd [18]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~17 .lut_mask = 16'hCFC0;
defparam \cpu|pcpi_mul|pcpi_rd~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N15
dffeas \cpu|pcpi_mul|pcpi_rd[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[18] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
fiftyfivenm_lcell_comb \cpu|reg_pc~19 (
// Equation(s):
// \cpu|reg_pc~19_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|Selector171~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [18]))))

	.dataa(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datab(\cpu|WideOr26~combout ),
	.datac(\cpu|reg_next_pc [18]),
	.datad(\cpu|Selector171~0_combout ),
	.cin(gnd),
	.combout(\cpu|reg_pc~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~19 .lut_mask = 16'hAA80;
defparam \cpu|reg_pc~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N29
dffeas \cpu|reg_pc[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[18] .is_wysiwyg = "true";
defparam \cpu|reg_pc[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N1
dffeas \cpu|decoded_imm_uj[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm_uj[17]~15_combout ),
	.asdata(\cpu|mem_rdata_q[17]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|Equal7~0_combout ),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm_uj [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm_uj[17] .is_wysiwyg = "true";
defparam \cpu|decoded_imm_uj[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N10
fiftyfivenm_lcell_comb \cpu|Add7~16 (
// Equation(s):
// \cpu|Add7~16_combout  = (!\cpu|always18~1_combout  & (\cpu|instr_jal~q  & \cpu|decoded_imm_uj [17]))

	.dataa(\cpu|always18~1_combout ),
	.datab(gnd),
	.datac(\cpu|instr_jal~q ),
	.datad(\cpu|decoded_imm_uj [17]),
	.cin(gnd),
	.combout(\cpu|Add7~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add7~16 .lut_mask = 16'h5000;
defparam \cpu|Add7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N2
fiftyfivenm_lcell_comb \cpu|Selector458~0 (
// Equation(s):
// \cpu|Selector458~0_combout  = (\cpu|reg_op1 [1] & \cpu|mem_wordsize.01~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|reg_op1 [1]),
	.datad(\cpu|mem_wordsize.01~q ),
	.cin(gnd),
	.combout(\cpu|Selector458~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector458~0 .lut_mask = 16'hF000;
defparam \cpu|Selector458~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
fiftyfivenm_lcell_comb \cpu|Selector455~1 (
// Equation(s):
// \cpu|Selector455~1_combout  = (mem_rdata[27] & ((\cpu|Selector458~0_combout ) # ((\cpu|Selector458~1_combout  & mem_rdata[11])))) # (!mem_rdata[27] & (\cpu|Selector458~1_combout  & (mem_rdata[11])))

	.dataa(mem_rdata[27]),
	.datab(\cpu|Selector458~1_combout ),
	.datac(mem_rdata[11]),
	.datad(\cpu|Selector458~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector455~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector455~1 .lut_mask = 16'hEAC0;
defparam \cpu|Selector455~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N16
fiftyfivenm_lcell_comb \cpu|decoded_imm_uj[11]~feeder (
// Equation(s):
// \cpu|decoded_imm_uj[11]~feeder_combout  = \cpu|decoded_imm_uj[11]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|decoded_imm_uj[11]~10_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_imm_uj[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm_uj[11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|decoded_imm_uj[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N17
dffeas \cpu|decoded_imm_uj[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm_uj[11]~feeder_combout ),
	.asdata(\cpu|mem_rdata_q[17]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|Equal7~0_combout ),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm_uj [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm_uj[11] .is_wysiwyg = "true";
defparam \cpu|decoded_imm_uj[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N14
fiftyfivenm_lcell_comb \cpu|Selector81~0 (
// Equation(s):
// \cpu|Selector81~0_combout  = (\cpu|instr_jal~q  & ((\cpu|decoded_imm_uj [11]) # ((\cpu|is_beq_bne_blt_bge_bltu_bgeu~q  & \cpu|mem_rdata_q [7])))) # (!\cpu|instr_jal~q  & (\cpu|is_beq_bne_blt_bge_bltu_bgeu~q  & (\cpu|mem_rdata_q [7])))

	.dataa(\cpu|instr_jal~q ),
	.datab(\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ),
	.datac(\cpu|mem_rdata_q [7]),
	.datad(\cpu|decoded_imm_uj [11]),
	.cin(gnd),
	.combout(\cpu|Selector81~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector81~0 .lut_mask = 16'hEAC0;
defparam \cpu|Selector81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N20
fiftyfivenm_lcell_comb \cpu|Selector81~1 (
// Equation(s):
// \cpu|Selector81~1_combout  = (\cpu|Selector81~0_combout ) # ((\cpu|mem_rdata_q [31] & ((\cpu|is_sb_sh_sw~q ) # (\cpu|WideOr17~0_combout ))))

	.dataa(\cpu|is_sb_sh_sw~q ),
	.datab(\cpu|mem_rdata_q [31]),
	.datac(\cpu|Selector81~0_combout ),
	.datad(\cpu|WideOr17~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector81~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector81~1 .lut_mask = 16'hFCF8;
defparam \cpu|Selector81~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N21
dffeas \cpu|decoded_imm[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector81~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[11] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
fiftyfivenm_lcell_comb \cpu|reg_pc~8 (
// Equation(s):
// \cpu|reg_pc~8_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|Selector178~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [11]))))

	.dataa(\cpu|WideOr26~combout ),
	.datab(\cpu|reg_next_pc [11]),
	.datac(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datad(\cpu|Selector178~0_combout ),
	.cin(gnd),
	.combout(\cpu|reg_pc~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~8 .lut_mask = 16'hF080;
defparam \cpu|reg_pc~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N3
dffeas \cpu|reg_pc[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[11] .is_wysiwyg = "true";
defparam \cpu|reg_pc[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N3
dffeas \cpu|decoded_imm_uj[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm_uj[10]~9_combout ),
	.asdata(\cpu|mem_rdata_latched[30]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal7~0_combout ),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm_uj [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm_uj[10] .is_wysiwyg = "true";
defparam \cpu|decoded_imm_uj[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N24
fiftyfivenm_lcell_comb \cpu|Selector82~0 (
// Equation(s):
// \cpu|Selector82~0_combout  = (\cpu|Selector61~0_combout  & (\cpu|mem_rdata_q [30])) # (!\cpu|Selector61~0_combout  & (((\cpu|WideOr16~0_combout  & \cpu|decoded_imm_uj [10]))))

	.dataa(\cpu|Selector61~0_combout ),
	.datab(\cpu|mem_rdata_q [30]),
	.datac(\cpu|WideOr16~0_combout ),
	.datad(\cpu|decoded_imm_uj [10]),
	.cin(gnd),
	.combout(\cpu|Selector82~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector82~0 .lut_mask = 16'hD888;
defparam \cpu|Selector82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N25
dffeas \cpu|decoded_imm[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector82~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[10] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N7
dffeas \cpu|decoded_imm_uj[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm_uj[6]~5_combout ),
	.asdata(\cpu|decoded_rd[0]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|Equal7~0_combout ),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm_uj [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm_uj[6] .is_wysiwyg = "true";
defparam \cpu|decoded_imm_uj[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N22
fiftyfivenm_lcell_comb \cpu|Selector86~0 (
// Equation(s):
// \cpu|Selector86~0_combout  = (\cpu|Selector61~0_combout  & (\cpu|mem_rdata_q [26])) # (!\cpu|Selector61~0_combout  & (((\cpu|WideOr16~0_combout  & \cpu|decoded_imm_uj [6]))))

	.dataa(\cpu|Selector61~0_combout ),
	.datab(\cpu|mem_rdata_q [26]),
	.datac(\cpu|WideOr16~0_combout ),
	.datad(\cpu|decoded_imm_uj [6]),
	.cin(gnd),
	.combout(\cpu|Selector86~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector86~0 .lut_mask = 16'hD888;
defparam \cpu|Selector86~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N23
dffeas \cpu|decoded_imm[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector86~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[6] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N24
fiftyfivenm_lcell_comb \cpu|decoded_imm_uj[5]~feeder (
// Equation(s):
// \cpu|decoded_imm_uj[5]~feeder_combout  = \cpu|decoded_imm_uj[5]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|decoded_imm_uj[5]~4_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_imm_uj[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm_uj[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|decoded_imm_uj[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N25
dffeas \cpu|decoded_imm_uj[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm_uj[5]~feeder_combout ),
	.asdata(\cpu|mem_rdata_latched[25]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Equal7~0_combout ),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm_uj [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm_uj[5] .is_wysiwyg = "true";
defparam \cpu|decoded_imm_uj[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N16
fiftyfivenm_lcell_comb \cpu|Selector87~0 (
// Equation(s):
// \cpu|Selector87~0_combout  = (\cpu|Selector61~0_combout  & (((\cpu|mem_rdata_q [25])))) # (!\cpu|Selector61~0_combout  & (\cpu|WideOr16~0_combout  & ((\cpu|decoded_imm_uj [5]))))

	.dataa(\cpu|WideOr16~0_combout ),
	.datab(\cpu|mem_rdata_q [25]),
	.datac(\cpu|Selector61~0_combout ),
	.datad(\cpu|decoded_imm_uj [5]),
	.cin(gnd),
	.combout(\cpu|Selector87~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector87~0 .lut_mask = 16'hCAC0;
defparam \cpu|Selector87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N17
dffeas \cpu|decoded_imm[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector87~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[5] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N16
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[24]~15 (
// Equation(s):
// \cpu|mem_rdata_q[24]~15_combout  = (\cpu|mem_xfer~combout  & (\cpu|decoded_imm_uj[4]~3_combout )) # (!\cpu|mem_xfer~combout  & ((\cpu|mem_rdata_q [24])))

	.dataa(gnd),
	.datab(\cpu|decoded_imm_uj[4]~3_combout ),
	.datac(\cpu|mem_rdata_q [24]),
	.datad(\cpu|mem_xfer~combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[24]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[24]~15 .lut_mask = 16'hCCF0;
defparam \cpu|mem_rdata_q[24]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N30
fiftyfivenm_lcell_comb \cpu|Mux36~5 (
// Equation(s):
// \cpu|Mux36~5_combout  = (!\cpu|decoded_imm_uj[13]~11_combout  & (\cpu|decoded_imm_uj[14]~12_combout  & ((\cpu|decoded_imm_uj[15]~13_combout ) # (\cpu|mem_rdata_q[16]~5_combout ))))

	.dataa(\cpu|decoded_imm_uj[15]~13_combout ),
	.datab(\cpu|mem_rdata_q[16]~5_combout ),
	.datac(\cpu|decoded_imm_uj[13]~11_combout ),
	.datad(\cpu|decoded_imm_uj[14]~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux36~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~5 .lut_mask = 16'h0E00;
defparam \cpu|Mux36~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N10
fiftyfivenm_lcell_comb \cpu|Mux36~2 (
// Equation(s):
// \cpu|Mux36~2_combout  = (!\cpu|decoded_imm_uj[14]~12_combout  & (((\cpu|Equal24~0_combout  & \cpu|mem_rdata_q[17]~4_combout )) # (!\cpu|Equal25~0_combout )))

	.dataa(\cpu|Equal24~0_combout ),
	.datab(\cpu|Equal25~0_combout ),
	.datac(\cpu|decoded_imm_uj[14]~12_combout ),
	.datad(\cpu|mem_rdata_q[17]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~2 .lut_mask = 16'h0B03;
defparam \cpu|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N20
fiftyfivenm_lcell_comb \cpu|Mux36~3 (
// Equation(s):
// \cpu|Mux36~3_combout  = (\cpu|decoded_imm_uj[15]~13_combout  & (((\cpu|decoded_imm_uj[13]~11_combout ) # (\cpu|Mux36~2_combout )))) # (!\cpu|decoded_imm_uj[15]~13_combout  & (\cpu|decoded_imm_uj[14]~12_combout  & (!\cpu|decoded_imm_uj[13]~11_combout  & 
// !\cpu|Mux36~2_combout )))

	.dataa(\cpu|decoded_imm_uj[15]~13_combout ),
	.datab(\cpu|decoded_imm_uj[14]~12_combout ),
	.datac(\cpu|decoded_imm_uj[13]~11_combout ),
	.datad(\cpu|Mux36~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~3 .lut_mask = 16'hAAA4;
defparam \cpu|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N14
fiftyfivenm_lcell_comb \cpu|Mux36~4 (
// Equation(s):
// \cpu|Mux36~4_combout  = (\cpu|mem_rdata_q[24]~15_combout  & ((\cpu|Mux36~5_combout ) # (\cpu|decoded_imm_uj[15]~13_combout  $ (!\cpu|Mux36~3_combout )))) # (!\cpu|mem_rdata_q[24]~15_combout  & (!\cpu|decoded_imm_uj[15]~13_combout  & (\cpu|Mux36~5_combout 
// )))

	.dataa(\cpu|decoded_imm_uj[15]~13_combout ),
	.datab(\cpu|mem_rdata_q[24]~15_combout ),
	.datac(\cpu|Mux36~5_combout ),
	.datad(\cpu|Mux36~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~4 .lut_mask = 16'hD8D4;
defparam \cpu|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N20
fiftyfivenm_lcell_comb \cpu|mem_rdata_q~35 (
// Equation(s):
// \cpu|mem_rdata_q~35_combout  = (\cpu|decoded_imm_uj[15]~13_combout  & (((\cpu|mem_rdata_q[24]~15_combout )))) # (!\cpu|decoded_imm_uj[15]~13_combout  & ((\cpu|decoded_imm_uj[13]~11_combout  & ((\cpu|mem_rdata_q[24]~15_combout ))) # 
// (!\cpu|decoded_imm_uj[13]~11_combout  & (\cpu|decoded_rd[4]~0_combout ))))

	.dataa(\cpu|decoded_imm_uj[15]~13_combout ),
	.datab(\cpu|decoded_imm_uj[13]~11_combout ),
	.datac(\cpu|decoded_rd[4]~0_combout ),
	.datad(\cpu|mem_rdata_q[24]~15_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q~35 .lut_mask = 16'hFE10;
defparam \cpu|mem_rdata_q~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N8
fiftyfivenm_lcell_comb \cpu|Mux51~0 (
// Equation(s):
// \cpu|Mux51~0_combout  = (\cpu|mem_rdata_latched[0]~22_combout  & (\cpu|mem_rdata_latched[1]~40_combout )) # (!\cpu|mem_rdata_latched[0]~22_combout  & ((\cpu|mem_rdata_latched[1]~40_combout  & (\cpu|Mux36~4_combout )) # 
// (!\cpu|mem_rdata_latched[1]~40_combout  & ((\cpu|mem_rdata_q~35_combout )))))

	.dataa(\cpu|mem_rdata_latched[0]~22_combout ),
	.datab(\cpu|mem_rdata_latched[1]~40_combout ),
	.datac(\cpu|Mux36~4_combout ),
	.datad(\cpu|mem_rdata_q~35_combout ),
	.cin(gnd),
	.combout(\cpu|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux51~0 .lut_mask = 16'hD9C8;
defparam \cpu|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N8
fiftyfivenm_lcell_comb \cpu|Equal21~0 (
// Equation(s):
// \cpu|Equal21~0_combout  = (!\cpu|decoded_rd[4]~0_combout  & (!\cpu|decoded_imm_uj[8]~7_combout  & (!\cpu|decoded_rd[0]~2_combout  & !\cpu|decoded_rd[3]~1_combout )))

	.dataa(\cpu|decoded_rd[4]~0_combout ),
	.datab(\cpu|decoded_imm_uj[8]~7_combout ),
	.datac(\cpu|decoded_rd[0]~2_combout ),
	.datad(\cpu|decoded_rd[3]~1_combout ),
	.cin(gnd),
	.combout(\cpu|Equal21~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal21~0 .lut_mask = 16'h0001;
defparam \cpu|Equal21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N6
fiftyfivenm_lcell_comb \cpu|Mux69~12 (
// Equation(s):
// \cpu|Mux69~12_combout  = (!\cpu|decoded_imm_uj[15]~13_combout  & (\cpu|mem_rdata_q[17]~4_combout  & ((!\cpu|Equal21~0_combout ) # (!\cpu|decoded_imm_uj[10]~9_combout ))))

	.dataa(\cpu|decoded_imm_uj[15]~13_combout ),
	.datab(\cpu|decoded_imm_uj[10]~9_combout ),
	.datac(\cpu|Equal21~0_combout ),
	.datad(\cpu|mem_rdata_q[17]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux69~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux69~12 .lut_mask = 16'h1500;
defparam \cpu|Mux69~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N12
fiftyfivenm_lcell_comb \cpu|Mux69~11 (
// Equation(s):
// \cpu|Mux69~11_combout  = (!\cpu|decoded_imm_uj[15]~13_combout  & (\cpu|decoded_imm_uj[10]~9_combout  & (\cpu|Equal21~0_combout  & \cpu|mem_rdata_q[16]~5_combout )))

	.dataa(\cpu|decoded_imm_uj[15]~13_combout ),
	.datab(\cpu|decoded_imm_uj[10]~9_combout ),
	.datac(\cpu|Equal21~0_combout ),
	.datad(\cpu|mem_rdata_q[16]~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux69~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux69~11 .lut_mask = 16'h4000;
defparam \cpu|Mux69~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N10
fiftyfivenm_lcell_comb \cpu|Mux69~13 (
// Equation(s):
// \cpu|Mux69~13_combout  = (\cpu|Mux69~12_combout ) # ((\cpu|Mux69~11_combout ) # ((\cpu|decoded_imm_uj[15]~13_combout  & \cpu|mem_rdata_q[24]~15_combout )))

	.dataa(\cpu|decoded_imm_uj[15]~13_combout ),
	.datab(\cpu|mem_rdata_q[24]~15_combout ),
	.datac(\cpu|Mux69~12_combout ),
	.datad(\cpu|Mux69~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux69~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux69~13 .lut_mask = 16'hFFF8;
defparam \cpu|Mux69~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N22
fiftyfivenm_lcell_comb \cpu|Mux69~10 (
// Equation(s):
// \cpu|Mux69~10_combout  = (\cpu|Mux16~2_combout  & (\cpu|mem_rdata_q[16]~5_combout )) # (!\cpu|Mux16~2_combout  & ((\cpu|mem_rdata_q[24]~15_combout )))

	.dataa(gnd),
	.datab(\cpu|mem_rdata_q[16]~5_combout ),
	.datac(\cpu|Mux16~2_combout ),
	.datad(\cpu|mem_rdata_q[24]~15_combout ),
	.cin(gnd),
	.combout(\cpu|Mux69~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux69~10 .lut_mask = 16'hCFC0;
defparam \cpu|Mux69~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N24
fiftyfivenm_lcell_comb \cpu|Mux21~0 (
// Equation(s):
// \cpu|Mux21~0_combout  = (\cpu|decoded_imm_uj[13]~11_combout  & ((\cpu|decoded_imm_uj[14]~12_combout ) # ((\cpu|mem_rdata_q[24]~15_combout )))) # (!\cpu|decoded_imm_uj[13]~11_combout  & (!\cpu|decoded_imm_uj[14]~12_combout  & (\cpu|Mux69~10_combout )))

	.dataa(\cpu|decoded_imm_uj[13]~11_combout ),
	.datab(\cpu|decoded_imm_uj[14]~12_combout ),
	.datac(\cpu|Mux69~10_combout ),
	.datad(\cpu|mem_rdata_q[24]~15_combout ),
	.cin(gnd),
	.combout(\cpu|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~0 .lut_mask = 16'hBA98;
defparam \cpu|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N12
fiftyfivenm_lcell_comb \cpu|Mux69~9 (
// Equation(s):
// \cpu|Mux69~9_combout  = (\cpu|decoded_imm_uj[15]~13_combout  & ((\cpu|mem_rdata_q[24]~15_combout ))) # (!\cpu|decoded_imm_uj[15]~13_combout  & (\cpu|mem_rdata_q[16]~5_combout ))

	.dataa(gnd),
	.datab(\cpu|mem_rdata_q[16]~5_combout ),
	.datac(\cpu|decoded_imm_uj[15]~13_combout ),
	.datad(\cpu|mem_rdata_q[24]~15_combout ),
	.cin(gnd),
	.combout(\cpu|Mux69~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux69~9 .lut_mask = 16'hFC0C;
defparam \cpu|Mux69~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N20
fiftyfivenm_lcell_comb \cpu|Mux21~1 (
// Equation(s):
// \cpu|Mux21~1_combout  = (\cpu|Mux21~0_combout  & ((\cpu|Mux69~13_combout ) # ((!\cpu|decoded_imm_uj[14]~12_combout )))) # (!\cpu|Mux21~0_combout  & (((\cpu|decoded_imm_uj[14]~12_combout  & \cpu|Mux69~9_combout ))))

	.dataa(\cpu|Mux69~13_combout ),
	.datab(\cpu|Mux21~0_combout ),
	.datac(\cpu|decoded_imm_uj[14]~12_combout ),
	.datad(\cpu|Mux69~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~1 .lut_mask = 16'hBC8C;
defparam \cpu|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N26
fiftyfivenm_lcell_comb \cpu|Mux51~1 (
// Equation(s):
// \cpu|Mux51~1_combout  = (\cpu|mem_rdata_latched[0]~22_combout  & ((\cpu|Mux51~0_combout  & (\cpu|mem_rdata_q[24]~15_combout )) # (!\cpu|Mux51~0_combout  & ((\cpu|Mux21~1_combout ))))) # (!\cpu|mem_rdata_latched[0]~22_combout  & (((\cpu|Mux51~0_combout 
// ))))

	.dataa(\cpu|mem_rdata_latched[0]~22_combout ),
	.datab(\cpu|mem_rdata_q[24]~15_combout ),
	.datac(\cpu|Mux51~0_combout ),
	.datad(\cpu|Mux21~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux51~1 .lut_mask = 16'hDAD0;
defparam \cpu|Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y2_N17
dffeas \cpu|mem_rdata_q[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_rdata_q[24]~15_combout ),
	.asdata(\cpu|Mux51~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[24] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N10
fiftyfivenm_lcell_comb \cpu|Selector88~1 (
// Equation(s):
// \cpu|Selector88~1_combout  = (!\cpu|Selector88~0_combout  & ((\cpu|WideOr17~0_combout  & (\cpu|mem_rdata_q [24])) # (!\cpu|WideOr17~0_combout  & ((\cpu|decoded_imm_uj [4])))))

	.dataa(\cpu|mem_rdata_q [24]),
	.datab(\cpu|Selector88~0_combout ),
	.datac(\cpu|WideOr17~0_combout ),
	.datad(\cpu|decoded_imm_uj [4]),
	.cin(gnd),
	.combout(\cpu|Selector88~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector88~1 .lut_mask = 16'h2320;
defparam \cpu|Selector88~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N0
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[11]~feeder (
// Equation(s):
// \cpu|mem_rdata_q[11]~feeder_combout  = \cpu|decoded_rd[4]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|decoded_rd[4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|mem_rdata_q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N1
dffeas \cpu|mem_rdata_q[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_rdata_q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_rdata_q[10]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[11] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N8
fiftyfivenm_lcell_comb \cpu|Selector88~2 (
// Equation(s):
// \cpu|Selector88~2_combout  = (\cpu|Selector88~1_combout ) # ((\cpu|mem_rdata_q [11] & ((\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ) # (\cpu|is_sb_sh_sw~q ))))

	.dataa(\cpu|Selector88~1_combout ),
	.datab(\cpu|mem_rdata_q [11]),
	.datac(\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ),
	.datad(\cpu|is_sb_sh_sw~q ),
	.cin(gnd),
	.combout(\cpu|Selector88~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector88~2 .lut_mask = 16'hEEEA;
defparam \cpu|Selector88~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N9
dffeas \cpu|decoded_imm[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector88~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[4] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N2
fiftyfivenm_lcell_comb \cpu|Add10~0 (
// Equation(s):
// \cpu|Add10~0_combout  = (\cpu|decoded_imm [1] & (\cpu|reg_pc [1] $ (VCC))) # (!\cpu|decoded_imm [1] & (\cpu|reg_pc [1] & VCC))
// \cpu|Add10~1  = CARRY((\cpu|decoded_imm [1] & \cpu|reg_pc [1]))

	.dataa(\cpu|decoded_imm [1]),
	.datab(\cpu|reg_pc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Add10~0_combout ),
	.cout(\cpu|Add10~1 ));
// synopsys translate_off
defparam \cpu|Add10~0 .lut_mask = 16'h6688;
defparam \cpu|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
fiftyfivenm_lcell_comb \cpu|Add10~2 (
// Equation(s):
// \cpu|Add10~2_combout  = (\cpu|decoded_imm [2] & ((\cpu|reg_pc [2] & (\cpu|Add10~1  & VCC)) # (!\cpu|reg_pc [2] & (!\cpu|Add10~1 )))) # (!\cpu|decoded_imm [2] & ((\cpu|reg_pc [2] & (!\cpu|Add10~1 )) # (!\cpu|reg_pc [2] & ((\cpu|Add10~1 ) # (GND)))))
// \cpu|Add10~3  = CARRY((\cpu|decoded_imm [2] & (!\cpu|reg_pc [2] & !\cpu|Add10~1 )) # (!\cpu|decoded_imm [2] & ((!\cpu|Add10~1 ) # (!\cpu|reg_pc [2]))))

	.dataa(\cpu|decoded_imm [2]),
	.datab(\cpu|reg_pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add10~1 ),
	.combout(\cpu|Add10~2_combout ),
	.cout(\cpu|Add10~3 ));
// synopsys translate_off
defparam \cpu|Add10~2 .lut_mask = 16'h9617;
defparam \cpu|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
fiftyfivenm_lcell_comb \cpu|Add10~4 (
// Equation(s):
// \cpu|Add10~4_combout  = ((\cpu|decoded_imm [3] $ (\cpu|reg_pc [3] $ (!\cpu|Add10~3 )))) # (GND)
// \cpu|Add10~5  = CARRY((\cpu|decoded_imm [3] & ((\cpu|reg_pc [3]) # (!\cpu|Add10~3 ))) # (!\cpu|decoded_imm [3] & (\cpu|reg_pc [3] & !\cpu|Add10~3 )))

	.dataa(\cpu|decoded_imm [3]),
	.datab(\cpu|reg_pc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add10~3 ),
	.combout(\cpu|Add10~4_combout ),
	.cout(\cpu|Add10~5 ));
// synopsys translate_off
defparam \cpu|Add10~4 .lut_mask = 16'h698E;
defparam \cpu|Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
fiftyfivenm_lcell_comb \cpu|Add10~6 (
// Equation(s):
// \cpu|Add10~6_combout  = (\cpu|decoded_imm [4] & ((\cpu|reg_pc [4] & (\cpu|Add10~5  & VCC)) # (!\cpu|reg_pc [4] & (!\cpu|Add10~5 )))) # (!\cpu|decoded_imm [4] & ((\cpu|reg_pc [4] & (!\cpu|Add10~5 )) # (!\cpu|reg_pc [4] & ((\cpu|Add10~5 ) # (GND)))))
// \cpu|Add10~7  = CARRY((\cpu|decoded_imm [4] & (!\cpu|reg_pc [4] & !\cpu|Add10~5 )) # (!\cpu|decoded_imm [4] & ((!\cpu|Add10~5 ) # (!\cpu|reg_pc [4]))))

	.dataa(\cpu|decoded_imm [4]),
	.datab(\cpu|reg_pc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add10~5 ),
	.combout(\cpu|Add10~6_combout ),
	.cout(\cpu|Add10~7 ));
// synopsys translate_off
defparam \cpu|Add10~6 .lut_mask = 16'h9617;
defparam \cpu|Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
fiftyfivenm_lcell_comb \cpu|Add10~8 (
// Equation(s):
// \cpu|Add10~8_combout  = ((\cpu|decoded_imm [5] $ (\cpu|reg_pc [5] $ (!\cpu|Add10~7 )))) # (GND)
// \cpu|Add10~9  = CARRY((\cpu|decoded_imm [5] & ((\cpu|reg_pc [5]) # (!\cpu|Add10~7 ))) # (!\cpu|decoded_imm [5] & (\cpu|reg_pc [5] & !\cpu|Add10~7 )))

	.dataa(\cpu|decoded_imm [5]),
	.datab(\cpu|reg_pc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add10~7 ),
	.combout(\cpu|Add10~8_combout ),
	.cout(\cpu|Add10~9 ));
// synopsys translate_off
defparam \cpu|Add10~8 .lut_mask = 16'h698E;
defparam \cpu|Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
fiftyfivenm_lcell_comb \cpu|Add10~10 (
// Equation(s):
// \cpu|Add10~10_combout  = (\cpu|reg_pc [6] & ((\cpu|decoded_imm [6] & (\cpu|Add10~9  & VCC)) # (!\cpu|decoded_imm [6] & (!\cpu|Add10~9 )))) # (!\cpu|reg_pc [6] & ((\cpu|decoded_imm [6] & (!\cpu|Add10~9 )) # (!\cpu|decoded_imm [6] & ((\cpu|Add10~9 ) # 
// (GND)))))
// \cpu|Add10~11  = CARRY((\cpu|reg_pc [6] & (!\cpu|decoded_imm [6] & !\cpu|Add10~9 )) # (!\cpu|reg_pc [6] & ((!\cpu|Add10~9 ) # (!\cpu|decoded_imm [6]))))

	.dataa(\cpu|reg_pc [6]),
	.datab(\cpu|decoded_imm [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add10~9 ),
	.combout(\cpu|Add10~10_combout ),
	.cout(\cpu|Add10~11 ));
// synopsys translate_off
defparam \cpu|Add10~10 .lut_mask = 16'h9617;
defparam \cpu|Add10~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
fiftyfivenm_lcell_comb \cpu|Add10~12 (
// Equation(s):
// \cpu|Add10~12_combout  = ((\cpu|decoded_imm [7] $ (\cpu|reg_pc [7] $ (!\cpu|Add10~11 )))) # (GND)
// \cpu|Add10~13  = CARRY((\cpu|decoded_imm [7] & ((\cpu|reg_pc [7]) # (!\cpu|Add10~11 ))) # (!\cpu|decoded_imm [7] & (\cpu|reg_pc [7] & !\cpu|Add10~11 )))

	.dataa(\cpu|decoded_imm [7]),
	.datab(\cpu|reg_pc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add10~11 ),
	.combout(\cpu|Add10~12_combout ),
	.cout(\cpu|Add10~13 ));
// synopsys translate_off
defparam \cpu|Add10~12 .lut_mask = 16'h698E;
defparam \cpu|Add10~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
fiftyfivenm_lcell_comb \cpu|Add10~14 (
// Equation(s):
// \cpu|Add10~14_combout  = (\cpu|reg_pc [8] & ((\cpu|decoded_imm [8] & (\cpu|Add10~13  & VCC)) # (!\cpu|decoded_imm [8] & (!\cpu|Add10~13 )))) # (!\cpu|reg_pc [8] & ((\cpu|decoded_imm [8] & (!\cpu|Add10~13 )) # (!\cpu|decoded_imm [8] & ((\cpu|Add10~13 ) # 
// (GND)))))
// \cpu|Add10~15  = CARRY((\cpu|reg_pc [8] & (!\cpu|decoded_imm [8] & !\cpu|Add10~13 )) # (!\cpu|reg_pc [8] & ((!\cpu|Add10~13 ) # (!\cpu|decoded_imm [8]))))

	.dataa(\cpu|reg_pc [8]),
	.datab(\cpu|decoded_imm [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add10~13 ),
	.combout(\cpu|Add10~14_combout ),
	.cout(\cpu|Add10~15 ));
// synopsys translate_off
defparam \cpu|Add10~14 .lut_mask = 16'h9617;
defparam \cpu|Add10~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
fiftyfivenm_lcell_comb \cpu|Add10~16 (
// Equation(s):
// \cpu|Add10~16_combout  = ((\cpu|reg_pc [9] $ (\cpu|decoded_imm [9] $ (!\cpu|Add10~15 )))) # (GND)
// \cpu|Add10~17  = CARRY((\cpu|reg_pc [9] & ((\cpu|decoded_imm [9]) # (!\cpu|Add10~15 ))) # (!\cpu|reg_pc [9] & (\cpu|decoded_imm [9] & !\cpu|Add10~15 )))

	.dataa(\cpu|reg_pc [9]),
	.datab(\cpu|decoded_imm [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add10~15 ),
	.combout(\cpu|Add10~16_combout ),
	.cout(\cpu|Add10~17 ));
// synopsys translate_off
defparam \cpu|Add10~16 .lut_mask = 16'h698E;
defparam \cpu|Add10~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
fiftyfivenm_lcell_comb \cpu|Add10~18 (
// Equation(s):
// \cpu|Add10~18_combout  = (\cpu|reg_pc [10] & ((\cpu|decoded_imm [10] & (\cpu|Add10~17  & VCC)) # (!\cpu|decoded_imm [10] & (!\cpu|Add10~17 )))) # (!\cpu|reg_pc [10] & ((\cpu|decoded_imm [10] & (!\cpu|Add10~17 )) # (!\cpu|decoded_imm [10] & ((\cpu|Add10~17 
// ) # (GND)))))
// \cpu|Add10~19  = CARRY((\cpu|reg_pc [10] & (!\cpu|decoded_imm [10] & !\cpu|Add10~17 )) # (!\cpu|reg_pc [10] & ((!\cpu|Add10~17 ) # (!\cpu|decoded_imm [10]))))

	.dataa(\cpu|reg_pc [10]),
	.datab(\cpu|decoded_imm [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add10~17 ),
	.combout(\cpu|Add10~18_combout ),
	.cout(\cpu|Add10~19 ));
// synopsys translate_off
defparam \cpu|Add10~18 .lut_mask = 16'h9617;
defparam \cpu|Add10~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
fiftyfivenm_lcell_comb \cpu|Add10~20 (
// Equation(s):
// \cpu|Add10~20_combout  = ((\cpu|decoded_imm [11] $ (\cpu|reg_pc [11] $ (!\cpu|Add10~19 )))) # (GND)
// \cpu|Add10~21  = CARRY((\cpu|decoded_imm [11] & ((\cpu|reg_pc [11]) # (!\cpu|Add10~19 ))) # (!\cpu|decoded_imm [11] & (\cpu|reg_pc [11] & !\cpu|Add10~19 )))

	.dataa(\cpu|decoded_imm [11]),
	.datab(\cpu|reg_pc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add10~19 ),
	.combout(\cpu|Add10~20_combout ),
	.cout(\cpu|Add10~21 ));
// synopsys translate_off
defparam \cpu|Add10~20 .lut_mask = 16'h698E;
defparam \cpu|Add10~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N30
fiftyfivenm_lcell_comb \cpu|Selector455~2 (
// Equation(s):
// \cpu|Selector455~2_combout  = (\cpu|Selector455~1_combout  & (((\cpu|cpu_state.cpu_state_exec~q  & \cpu|Add10~20_combout )) # (!\cpu|reg_out[14]~11_combout ))) # (!\cpu|Selector455~1_combout  & (\cpu|cpu_state.cpu_state_exec~q  & (\cpu|Add10~20_combout 
// )))

	.dataa(\cpu|Selector455~1_combout ),
	.datab(\cpu|cpu_state.cpu_state_exec~q ),
	.datac(\cpu|Add10~20_combout ),
	.datad(\cpu|reg_out[14]~11_combout ),
	.cin(gnd),
	.combout(\cpu|Selector455~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector455~2 .lut_mask = 16'hC0EA;
defparam \cpu|Selector455~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N24
fiftyfivenm_lcell_comb \cpu|mem_do_rdata~1 (
// Equation(s):
// \cpu|mem_do_rdata~1_combout  = (!\cpu|mem_do_rdata~q  & (!\cpu|cpu_state.cpu_state_ldmem~q  & ((!\cpu|mem_done~2_combout ) # (!\cpu|mem_do_prefetch~q ))))

	.dataa(\cpu|mem_do_rdata~q ),
	.datab(\cpu|mem_do_prefetch~q ),
	.datac(\cpu|cpu_state.cpu_state_ldmem~q ),
	.datad(\cpu|mem_done~2_combout ),
	.cin(gnd),
	.combout(\cpu|mem_do_rdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_do_rdata~1 .lut_mask = 16'h0105;
defparam \cpu|mem_do_rdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N2
fiftyfivenm_lcell_comb \cpu|Selector427~0 (
// Equation(s):
// \cpu|Selector427~0_combout  = (\cpu|reg_op1[2]~5_combout ) # ((!\cpu|cpu_state.cpu_state_fetch~q  & \cpu|cpu_state.cpu_state_ldmem~q ))

	.dataa(\cpu|cpu_state.cpu_state_fetch~q ),
	.datab(gnd),
	.datac(\cpu|cpu_state.cpu_state_ldmem~q ),
	.datad(\cpu|reg_op1[2]~5_combout ),
	.cin(gnd),
	.combout(\cpu|Selector427~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector427~0 .lut_mask = 16'hFF50;
defparam \cpu|Selector427~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N28
fiftyfivenm_lcell_comb \cpu|Selector428~0 (
// Equation(s):
// \cpu|Selector428~0_combout  = (\cpu|instr_lb~q  & ((\cpu|mem_do_rdata~1_combout ) # ((\cpu|latched_is_lb~q  & \cpu|Selector427~0_combout )))) # (!\cpu|instr_lb~q  & (((\cpu|latched_is_lb~q  & \cpu|Selector427~0_combout ))))

	.dataa(\cpu|instr_lb~q ),
	.datab(\cpu|mem_do_rdata~1_combout ),
	.datac(\cpu|latched_is_lb~q ),
	.datad(\cpu|Selector427~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector428~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector428~0 .lut_mask = 16'hF888;
defparam \cpu|Selector428~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N29
dffeas \cpu|latched_is_lb (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector428~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|latched_is_lb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|latched_is_lb .is_wysiwyg = "true";
defparam \cpu|latched_is_lb .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N9
dffeas \cpu|cpuregs_rtl_0_bypass[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector146~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N1
dffeas \cpu|decoded_imm_uj[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_rdata_q[17]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm_uj [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm_uj[12] .is_wysiwyg = "true";
defparam \cpu|decoded_imm_uj[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N16
fiftyfivenm_lcell_comb \cpu|Add7~4 (
// Equation(s):
// \cpu|Add7~4_combout  = (!\cpu|always18~1_combout  & (\cpu|instr_jal~q  & \cpu|decoded_imm_uj [12]))

	.dataa(\cpu|always18~1_combout ),
	.datab(gnd),
	.datac(\cpu|instr_jal~q ),
	.datad(\cpu|decoded_imm_uj [12]),
	.cin(gnd),
	.combout(\cpu|Add7~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add7~4 .lut_mask = 16'h5000;
defparam \cpu|Add7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N2
fiftyfivenm_lcell_comb \cpu|Add7~5 (
// Equation(s):
// \cpu|Add7~5_combout  = (!\cpu|always18~1_combout  & (\cpu|instr_jal~q  & \cpu|decoded_imm_uj [11]))

	.dataa(\cpu|always18~1_combout ),
	.datab(gnd),
	.datac(\cpu|instr_jal~q ),
	.datad(\cpu|decoded_imm_uj [11]),
	.cin(gnd),
	.combout(\cpu|Add7~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add7~5 .lut_mask = 16'h5000;
defparam \cpu|Add7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N16
fiftyfivenm_lcell_comb \cpu|Add7~6 (
// Equation(s):
// \cpu|Add7~6_combout  = (!\cpu|always18~1_combout  & (\cpu|instr_jal~q  & \cpu|decoded_imm_uj [10]))

	.dataa(\cpu|always18~1_combout ),
	.datab(gnd),
	.datac(\cpu|instr_jal~q ),
	.datad(\cpu|decoded_imm_uj [10]),
	.cin(gnd),
	.combout(\cpu|Add7~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add7~6 .lut_mask = 16'h5000;
defparam \cpu|Add7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N29
dffeas \cpu|decoded_imm_uj[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm_uj[7]~6_combout ),
	.asdata(\cpu|mem_rdata_q[16]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|Equal7~0_combout ),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm_uj [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm_uj[7] .is_wysiwyg = "true";
defparam \cpu|decoded_imm_uj[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N28
fiftyfivenm_lcell_comb \cpu|Add7~9 (
// Equation(s):
// \cpu|Add7~9_combout  = (!\cpu|always18~1_combout  & (\cpu|decoded_imm_uj [7] & \cpu|instr_jal~q ))

	.dataa(\cpu|always18~1_combout ),
	.datab(gnd),
	.datac(\cpu|decoded_imm_uj [7]),
	.datad(\cpu|instr_jal~q ),
	.cin(gnd),
	.combout(\cpu|Add7~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add7~9 .lut_mask = 16'h5000;
defparam \cpu|Add7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N4
fiftyfivenm_lcell_comb \cpu|Selector183~1 (
// Equation(s):
// \cpu|Selector183~1_combout  = (\cpu|Selector183~0_combout ) # ((\cpu|reg_next_pc [6] & \cpu|WideOr26~combout ))

	.dataa(\cpu|reg_next_pc [6]),
	.datab(gnd),
	.datac(\cpu|WideOr26~combout ),
	.datad(\cpu|Selector183~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector183~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector183~1 .lut_mask = 16'hFFA0;
defparam \cpu|Selector183~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N22
fiftyfivenm_lcell_comb \cpu|Add7~11 (
// Equation(s):
// \cpu|Add7~11_combout  = (!\cpu|always18~1_combout  & (\cpu|instr_jal~q  & \cpu|decoded_imm_uj [5]))

	.dataa(\cpu|always18~1_combout ),
	.datab(gnd),
	.datac(\cpu|instr_jal~q ),
	.datad(\cpu|decoded_imm_uj [5]),
	.cin(gnd),
	.combout(\cpu|Add7~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add7~11 .lut_mask = 16'h5000;
defparam \cpu|Add7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
fiftyfivenm_lcell_comb \cpu|instr_andi~0 (
// Equation(s):
// \cpu|instr_andi~0_combout  = (\cpu|mem_rdata_q [14] & (\cpu|is_alu_reg_imm~q  & (\cpu|mem_rdata_q [13] & \cpu|mem_rdata_q [12])))

	.dataa(\cpu|mem_rdata_q [14]),
	.datab(\cpu|is_alu_reg_imm~q ),
	.datac(\cpu|mem_rdata_q [13]),
	.datad(\cpu|mem_rdata_q [12]),
	.cin(gnd),
	.combout(\cpu|instr_andi~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_andi~0 .lut_mask = 16'h8000;
defparam \cpu|instr_andi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N29
dffeas \cpu|instr_andi (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_andi~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|instr_slti~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_andi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_andi .is_wysiwyg = "true";
defparam \cpu|instr_andi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
fiftyfivenm_lcell_comb \cpu|reg_pc~6 (
// Equation(s):
// \cpu|reg_pc~6_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|Selector176~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [13]))))

	.dataa(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datab(\cpu|WideOr26~combout ),
	.datac(\cpu|reg_next_pc [13]),
	.datad(\cpu|Selector176~0_combout ),
	.cin(gnd),
	.combout(\cpu|reg_pc~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~6 .lut_mask = 16'hAA80;
defparam \cpu|reg_pc~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N5
dffeas \cpu|reg_pc[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[13] .is_wysiwyg = "true";
defparam \cpu|reg_pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N20
fiftyfivenm_lcell_comb \cpu|Add3~18 (
// Equation(s):
// \cpu|Add3~18_combout  = (\cpu|reg_pc [10] & (!\cpu|Add3~17 )) # (!\cpu|reg_pc [10] & ((\cpu|Add3~17 ) # (GND)))
// \cpu|Add3~19  = CARRY((!\cpu|Add3~17 ) # (!\cpu|reg_pc [10]))

	.dataa(gnd),
	.datab(\cpu|reg_pc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~17 ),
	.combout(\cpu|Add3~18_combout ),
	.cout(\cpu|Add3~19 ));
// synopsys translate_off
defparam \cpu|Add3~18 .lut_mask = 16'h3C3F;
defparam \cpu|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N22
fiftyfivenm_lcell_comb \cpu|Add3~20 (
// Equation(s):
// \cpu|Add3~20_combout  = (\cpu|reg_pc [11] & (\cpu|Add3~19  $ (GND))) # (!\cpu|reg_pc [11] & (!\cpu|Add3~19  & VCC))
// \cpu|Add3~21  = CARRY((\cpu|reg_pc [11] & !\cpu|Add3~19 ))

	.dataa(\cpu|reg_pc [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~19 ),
	.combout(\cpu|Add3~20_combout ),
	.cout(\cpu|Add3~21 ));
// synopsys translate_off
defparam \cpu|Add3~20 .lut_mask = 16'hA50A;
defparam \cpu|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
fiftyfivenm_lcell_comb \cpu|Add3~22 (
// Equation(s):
// \cpu|Add3~22_combout  = (\cpu|reg_pc [12] & (!\cpu|Add3~21 )) # (!\cpu|reg_pc [12] & ((\cpu|Add3~21 ) # (GND)))
// \cpu|Add3~23  = CARRY((!\cpu|Add3~21 ) # (!\cpu|reg_pc [12]))

	.dataa(\cpu|reg_pc [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~21 ),
	.combout(\cpu|Add3~22_combout ),
	.cout(\cpu|Add3~23 ));
// synopsys translate_off
defparam \cpu|Add3~22 .lut_mask = 16'h5A5F;
defparam \cpu|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
fiftyfivenm_lcell_comb \cpu|Add3~24 (
// Equation(s):
// \cpu|Add3~24_combout  = (\cpu|reg_pc [13] & (\cpu|Add3~23  $ (GND))) # (!\cpu|reg_pc [13] & (!\cpu|Add3~23  & VCC))
// \cpu|Add3~25  = CARRY((\cpu|reg_pc [13] & !\cpu|Add3~23 ))

	.dataa(\cpu|reg_pc [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~23 ),
	.combout(\cpu|Add3~24_combout ),
	.cout(\cpu|Add3~25 ));
// synopsys translate_off
defparam \cpu|Add3~24 .lut_mask = 16'hA50A;
defparam \cpu|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
fiftyfivenm_lcell_comb \cpu|Add3~26 (
// Equation(s):
// \cpu|Add3~26_combout  = (\cpu|reg_pc [14] & (!\cpu|Add3~25 )) # (!\cpu|reg_pc [14] & ((\cpu|Add3~25 ) # (GND)))
// \cpu|Add3~27  = CARRY((!\cpu|Add3~25 ) # (!\cpu|reg_pc [14]))

	.dataa(\cpu|reg_pc [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~25 ),
	.combout(\cpu|Add3~26_combout ),
	.cout(\cpu|Add3~27 ));
// synopsys translate_off
defparam \cpu|Add3~26 .lut_mask = 16'h5A5F;
defparam \cpu|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N22
fiftyfivenm_lcell_comb \cpu|alu_out_q[3]~1 (
// Equation(s):
// \cpu|alu_out_q[3]~1_combout  = (\cpu|WideNor2~5_combout ) # (\cpu|reg_op2 [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|WideNor2~5_combout ),
	.datad(\cpu|reg_op2 [4]),
	.cin(gnd),
	.combout(\cpu|alu_out_q[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_out_q[3]~1 .lut_mask = 16'hFFF0;
defparam \cpu|alu_out_q[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N9
dffeas \cpu|mem_rdata_q[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_rdata_q[19]~16_combout ),
	.asdata(\cpu|mem_rdata_q[17]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|mem_rdata_q~30_combout ),
	.ena(\cpu|mem_rdata_q[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[19] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N0
fiftyfivenm_lcell_comb \cpu|decoded_imm_uj~18 (
// Equation(s):
// \cpu|decoded_imm_uj~18_combout  = (\cpu|Equal7~0_combout  & (\cpu|mem_rdata_q[19]~16_combout )) # (!\cpu|Equal7~0_combout  & ((\cpu|mem_rdata_q[17]~4_combout )))

	.dataa(gnd),
	.datab(\cpu|mem_rdata_q[19]~16_combout ),
	.datac(\cpu|Equal7~0_combout ),
	.datad(\cpu|mem_rdata_q[17]~4_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_imm_uj~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm_uj~18 .lut_mask = 16'hCFC0;
defparam \cpu|decoded_imm_uj~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N1
dffeas \cpu|decoded_imm_uj[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm_uj~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm_uj [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm_uj[19] .is_wysiwyg = "true";
defparam \cpu|decoded_imm_uj[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N8
fiftyfivenm_lcell_comb \cpu|decoded_imm[19]~7 (
// Equation(s):
// \cpu|decoded_imm[19]~7_combout  = (\cpu|WideOr16~0_combout  & ((\cpu|decoded_imm_uj [19]))) # (!\cpu|WideOr16~0_combout  & (\cpu|mem_rdata_q [19]))

	.dataa(\cpu|mem_rdata_q [19]),
	.datab(\cpu|WideOr16~0_combout ),
	.datac(gnd),
	.datad(\cpu|decoded_imm_uj [19]),
	.cin(gnd),
	.combout(\cpu|decoded_imm[19]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm[19]~7 .lut_mask = 16'hEE22;
defparam \cpu|decoded_imm[19]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N9
dffeas \cpu|decoded_imm[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm[19]~7_combout ),
	.asdata(\cpu|mem_rdata_q [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Selector61~0_combout ),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[19] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N26
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[18]~feeder (
// Equation(s):
// \cpu|mem_rdata_q[18]~feeder_combout  = \cpu|mem_rdata_q[18]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|mem_rdata_q[18]~18_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[18]~feeder .lut_mask = 16'hFF00;
defparam \cpu|mem_rdata_q[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N27
dffeas \cpu|mem_rdata_q[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_rdata_q[18]~feeder_combout ),
	.asdata(\cpu|mem_rdata_q[17]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|mem_rdata_q~30_combout ),
	.ena(\cpu|mem_rdata_q[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[18] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N22
fiftyfivenm_lcell_comb \cpu|decoded_imm[18]~6 (
// Equation(s):
// \cpu|decoded_imm[18]~6_combout  = (\cpu|WideOr16~0_combout  & ((\cpu|decoded_imm_uj [18]))) # (!\cpu|WideOr16~0_combout  & (\cpu|mem_rdata_q [18]))

	.dataa(\cpu|WideOr16~0_combout ),
	.datab(\cpu|mem_rdata_q [18]),
	.datac(gnd),
	.datad(\cpu|decoded_imm_uj [18]),
	.cin(gnd),
	.combout(\cpu|decoded_imm[18]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm[18]~6 .lut_mask = 16'hEE44;
defparam \cpu|decoded_imm[18]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N23
dffeas \cpu|decoded_imm[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm[18]~6_combout ),
	.asdata(\cpu|mem_rdata_q [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Selector61~0_combout ),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[18] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N28
fiftyfivenm_lcell_comb \cpu|decoded_imm[17]~5 (
// Equation(s):
// \cpu|decoded_imm[17]~5_combout  = (\cpu|WideOr16~0_combout  & ((\cpu|decoded_imm_uj [17]))) # (!\cpu|WideOr16~0_combout  & (\cpu|mem_rdata_q [17]))

	.dataa(\cpu|mem_rdata_q [17]),
	.datab(\cpu|WideOr16~0_combout ),
	.datac(gnd),
	.datad(\cpu|decoded_imm_uj [17]),
	.cin(gnd),
	.combout(\cpu|decoded_imm[17]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm[17]~5 .lut_mask = 16'hEE22;
defparam \cpu|decoded_imm[17]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N29
dffeas \cpu|decoded_imm[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm[17]~5_combout ),
	.asdata(\cpu|mem_rdata_q [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Selector61~0_combout ),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[17] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N10
fiftyfivenm_lcell_comb \cpu|decoded_imm_uj[16]~feeder (
// Equation(s):
// \cpu|decoded_imm_uj[16]~feeder_combout  = \cpu|decoded_imm_uj[16]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|decoded_imm_uj[16]~14_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_imm_uj[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm_uj[16]~feeder .lut_mask = 16'hFF00;
defparam \cpu|decoded_imm_uj[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N11
dffeas \cpu|decoded_imm_uj[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm_uj[16]~feeder_combout ),
	.asdata(\cpu|mem_rdata_q[17]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|Equal7~0_combout ),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm_uj [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm_uj[16] .is_wysiwyg = "true";
defparam \cpu|decoded_imm_uj[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N12
fiftyfivenm_lcell_comb \cpu|decoded_imm[16]~4 (
// Equation(s):
// \cpu|decoded_imm[16]~4_combout  = (\cpu|WideOr16~0_combout  & (\cpu|decoded_imm_uj [16])) # (!\cpu|WideOr16~0_combout  & ((\cpu|mem_rdata_q [16])))

	.dataa(\cpu|decoded_imm_uj [16]),
	.datab(\cpu|WideOr16~0_combout ),
	.datac(gnd),
	.datad(\cpu|mem_rdata_q [16]),
	.cin(gnd),
	.combout(\cpu|decoded_imm[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm[16]~4 .lut_mask = 16'hBB88;
defparam \cpu|decoded_imm[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N13
dffeas \cpu|decoded_imm[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm[16]~4_combout ),
	.asdata(\cpu|mem_rdata_q [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Selector61~0_combout ),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[16] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N10
fiftyfivenm_lcell_comb \cpu|decoded_imm[13]~1 (
// Equation(s):
// \cpu|decoded_imm[13]~1_combout  = (\cpu|WideOr16~0_combout  & (\cpu|decoded_imm_uj [13])) # (!\cpu|WideOr16~0_combout  & ((\cpu|mem_rdata_q [13])))

	.dataa(\cpu|decoded_imm_uj [13]),
	.datab(\cpu|mem_rdata_q [13]),
	.datac(gnd),
	.datad(\cpu|WideOr16~0_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_imm[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm[13]~1 .lut_mask = 16'hAACC;
defparam \cpu|decoded_imm[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N11
dffeas \cpu|decoded_imm[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm[13]~1_combout ),
	.asdata(\cpu|mem_rdata_q [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Selector61~0_combout ),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[13] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N26
fiftyfivenm_lcell_comb \cpu|decoded_imm[12]~0 (
// Equation(s):
// \cpu|decoded_imm[12]~0_combout  = (\cpu|WideOr16~0_combout  & (\cpu|decoded_imm_uj [12])) # (!\cpu|WideOr16~0_combout  & ((\cpu|mem_rdata_q [12])))

	.dataa(\cpu|decoded_imm_uj [12]),
	.datab(\cpu|WideOr16~0_combout ),
	.datac(gnd),
	.datad(\cpu|mem_rdata_q [12]),
	.cin(gnd),
	.combout(\cpu|decoded_imm[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm[12]~0 .lut_mask = 16'hBB88;
defparam \cpu|decoded_imm[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N27
dffeas \cpu|decoded_imm[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm[12]~0_combout ),
	.asdata(\cpu|mem_rdata_q [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Selector61~0_combout ),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[12] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N18
fiftyfivenm_lcell_comb \cpu|Add13~18 (
// Equation(s):
// \cpu|Add13~18_combout  = (\cpu|decoded_imm [9] & ((\cpu|reg_op1 [9] & (\cpu|Add13~17  & VCC)) # (!\cpu|reg_op1 [9] & (!\cpu|Add13~17 )))) # (!\cpu|decoded_imm [9] & ((\cpu|reg_op1 [9] & (!\cpu|Add13~17 )) # (!\cpu|reg_op1 [9] & ((\cpu|Add13~17 ) # 
// (GND)))))
// \cpu|Add13~19  = CARRY((\cpu|decoded_imm [9] & (!\cpu|reg_op1 [9] & !\cpu|Add13~17 )) # (!\cpu|decoded_imm [9] & ((!\cpu|Add13~17 ) # (!\cpu|reg_op1 [9]))))

	.dataa(\cpu|decoded_imm [9]),
	.datab(\cpu|reg_op1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~17 ),
	.combout(\cpu|Add13~18_combout ),
	.cout(\cpu|Add13~19 ));
// synopsys translate_off
defparam \cpu|Add13~18 .lut_mask = 16'h9617;
defparam \cpu|Add13~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N20
fiftyfivenm_lcell_comb \cpu|Add13~20 (
// Equation(s):
// \cpu|Add13~20_combout  = ((\cpu|reg_op1 [10] $ (\cpu|decoded_imm [10] $ (!\cpu|Add13~19 )))) # (GND)
// \cpu|Add13~21  = CARRY((\cpu|reg_op1 [10] & ((\cpu|decoded_imm [10]) # (!\cpu|Add13~19 ))) # (!\cpu|reg_op1 [10] & (\cpu|decoded_imm [10] & !\cpu|Add13~19 )))

	.dataa(\cpu|reg_op1 [10]),
	.datab(\cpu|decoded_imm [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~19 ),
	.combout(\cpu|Add13~20_combout ),
	.cout(\cpu|Add13~21 ));
// synopsys translate_off
defparam \cpu|Add13~20 .lut_mask = 16'h698E;
defparam \cpu|Add13~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
fiftyfivenm_lcell_comb \cpu|alu_out_q[23]~9 (
// Equation(s):
// \cpu|alu_out_q[23]~9_combout  = (\cpu|reg_op2 [4]) # ((\cpu|reg_op2 [3]) # ((!\cpu|instr_sll~q  & !\cpu|instr_slli~q )))

	.dataa(\cpu|reg_op2 [4]),
	.datab(\cpu|reg_op2 [3]),
	.datac(\cpu|instr_sll~q ),
	.datad(\cpu|instr_slli~q ),
	.cin(gnd),
	.combout(\cpu|alu_out_q[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_out_q[23]~9 .lut_mask = 16'hEEEF;
defparam \cpu|alu_out_q[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~48 (
// Equation(s):
// \cpu|ShiftLeft1~48_combout  = (\cpu|reg_op2 [1] & (\cpu|reg_op1 [14])) # (!\cpu|reg_op2 [1] & ((\cpu|reg_op1 [16])))

	.dataa(\cpu|reg_op1 [14]),
	.datab(\cpu|reg_op1 [16]),
	.datac(\cpu|reg_op2 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~48 .lut_mask = 16'hACAC;
defparam \cpu|ShiftLeft1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~5 (
// Equation(s):
// \cpu|ShiftLeft1~5_combout  = (\cpu|reg_op2 [1] & ((\cpu|reg_op1 [13]))) # (!\cpu|reg_op2 [1] & (\cpu|reg_op1 [15]))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [1]),
	.datac(\cpu|reg_op1 [15]),
	.datad(\cpu|reg_op1 [13]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~5 .lut_mask = 16'hFC30;
defparam \cpu|ShiftLeft1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~49 (
// Equation(s):
// \cpu|ShiftLeft1~49_combout  = (\cpu|reg_op2 [0] & ((\cpu|ShiftLeft1~5_combout ))) # (!\cpu|reg_op2 [0] & (\cpu|ShiftLeft1~48_combout ))

	.dataa(\cpu|reg_op2 [0]),
	.datab(\cpu|ShiftLeft1~48_combout ),
	.datac(gnd),
	.datad(\cpu|ShiftLeft1~5_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~49 .lut_mask = 16'hEE44;
defparam \cpu|ShiftLeft1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N14
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~27 (
// Equation(s):
// \cpu|ShiftLeft1~27_combout  = (\cpu|reg_op2 [1] & ((\cpu|reg_op1 [10]))) # (!\cpu|reg_op2 [1] & (\cpu|reg_op1 [12]))

	.dataa(\cpu|reg_op2 [1]),
	.datab(gnd),
	.datac(\cpu|reg_op1 [12]),
	.datad(\cpu|reg_op1 [10]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~27 .lut_mask = 16'hFA50;
defparam \cpu|ShiftLeft1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~11 (
// Equation(s):
// \cpu|ShiftLeft1~11_combout  = (\cpu|reg_op2 [1] & (\cpu|reg_op1 [9])) # (!\cpu|reg_op2 [1] & ((\cpu|reg_op1 [11])))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [1]),
	.datac(\cpu|reg_op1 [9]),
	.datad(\cpu|reg_op1 [11]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~11 .lut_mask = 16'hF3C0;
defparam \cpu|ShiftLeft1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~34 (
// Equation(s):
// \cpu|ShiftLeft1~34_combout  = (\cpu|reg_op2 [0] & ((\cpu|ShiftLeft1~11_combout ))) # (!\cpu|reg_op2 [0] & (\cpu|ShiftLeft1~27_combout ))

	.dataa(\cpu|ShiftLeft1~27_combout ),
	.datab(gnd),
	.datac(\cpu|reg_op2 [0]),
	.datad(\cpu|ShiftLeft1~11_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~34 .lut_mask = 16'hFA0A;
defparam \cpu|ShiftLeft1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~50 (
// Equation(s):
// \cpu|ShiftLeft1~50_combout  = (\cpu|reg_op2 [2] & ((\cpu|ShiftLeft1~34_combout ))) # (!\cpu|reg_op2 [2] & (\cpu|ShiftLeft1~49_combout ))

	.dataa(gnd),
	.datab(\cpu|ShiftLeft1~49_combout ),
	.datac(\cpu|ShiftLeft1~34_combout ),
	.datad(\cpu|reg_op2 [2]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~50 .lut_mask = 16'hF0CC;
defparam \cpu|ShiftLeft1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
fiftyfivenm_lcell_comb \cpu|instr_sra~0 (
// Equation(s):
// \cpu|instr_sra~0_combout  = (\cpu|Equal26~0_combout  & (\cpu|is_alu_reg_reg~q  & (\cpu|mem_rdata_q [14] & \cpu|Equal35~0_combout )))

	.dataa(\cpu|Equal26~0_combout ),
	.datab(\cpu|is_alu_reg_reg~q ),
	.datac(\cpu|mem_rdata_q [14]),
	.datad(\cpu|Equal35~0_combout ),
	.cin(gnd),
	.combout(\cpu|instr_sra~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_sra~0 .lut_mask = 16'h8000;
defparam \cpu|instr_sra~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N7
dffeas \cpu|instr_sra (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_sra~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|instr_slti~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_sra~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_sra .is_wysiwyg = "true";
defparam \cpu|instr_sra .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N20
fiftyfivenm_lcell_comb \cpu|Selector61~1 (
// Equation(s):
// \cpu|Selector61~1_combout  = (\cpu|WideOr16~0_combout  & ((\cpu|Selector61~0_combout  & (\cpu|mem_rdata_q [31])) # (!\cpu|Selector61~0_combout  & ((\cpu|decoded_imm_uj [20]))))) # (!\cpu|WideOr16~0_combout  & (\cpu|mem_rdata_q [31]))

	.dataa(\cpu|mem_rdata_q [31]),
	.datab(\cpu|WideOr16~0_combout ),
	.datac(\cpu|Selector61~0_combout ),
	.datad(\cpu|decoded_imm_uj [20]),
	.cin(gnd),
	.combout(\cpu|Selector61~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector61~1 .lut_mask = 16'hAEA2;
defparam \cpu|Selector61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N21
dffeas \cpu|decoded_imm[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector61~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[31] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N26
fiftyfivenm_lcell_comb \cpu|decoded_imm[30]~18 (
// Equation(s):
// \cpu|decoded_imm[30]~18_combout  = (\cpu|WideOr16~0_combout  & ((\cpu|decoded_imm_uj [20]))) # (!\cpu|WideOr16~0_combout  & (\cpu|mem_rdata_q [30]))

	.dataa(\cpu|mem_rdata_q [30]),
	.datab(\cpu|decoded_imm_uj [20]),
	.datac(gnd),
	.datad(\cpu|WideOr16~0_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_imm[30]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm[30]~18 .lut_mask = 16'hCCAA;
defparam \cpu|decoded_imm[30]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N27
dffeas \cpu|decoded_imm[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm[30]~18_combout ),
	.asdata(\cpu|mem_rdata_q [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Selector61~0_combout ),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[30] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
fiftyfivenm_lcell_comb \cpu|Add1~92 (
// Equation(s):
// \cpu|Add1~92_combout  = \cpu|instr_sub~q  $ (\cpu|reg_op2 [30])

	.dataa(gnd),
	.datab(\cpu|instr_sub~q ),
	.datac(gnd),
	.datad(\cpu|reg_op2 [30]),
	.cin(gnd),
	.combout(\cpu|Add1~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~92 .lut_mask = 16'h33CC;
defparam \cpu|Add1~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
fiftyfivenm_lcell_comb \cpu|Add1~89 (
// Equation(s):
// \cpu|Add1~89_combout  = \cpu|reg_op2 [29] $ (\cpu|instr_sub~q )

	.dataa(gnd),
	.datab(\cpu|reg_op2 [29]),
	.datac(\cpu|instr_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Add1~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~89 .lut_mask = 16'h3C3C;
defparam \cpu|Add1~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N8
fiftyfivenm_lcell_comb \cpu|Add7~15 (
// Equation(s):
// \cpu|Add7~15_combout  = (\cpu|instr_jal~q  & (!\cpu|always18~1_combout  & \cpu|decoded_imm_uj [16]))

	.dataa(gnd),
	.datab(\cpu|instr_jal~q ),
	.datac(\cpu|always18~1_combout ),
	.datad(\cpu|decoded_imm_uj [16]),
	.cin(gnd),
	.combout(\cpu|Add7~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add7~15 .lut_mask = 16'h0C00;
defparam \cpu|Add7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N6
fiftyfivenm_lcell_comb \cpu|Selector173~0 (
// Equation(s):
// \cpu|Selector173~0_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & ((\cpu|Selector141~0_combout ))) # (!\cpu|latched_store~q  & (\cpu|reg_next_pc [16]))))

	.dataa(\cpu|reg_next_pc [16]),
	.datab(\cpu|latched_store~q ),
	.datac(\cpu|latched_branch~q ),
	.datad(\cpu|Selector141~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector173~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector173~0 .lut_mask = 16'hE020;
defparam \cpu|Selector173~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N0
fiftyfivenm_lcell_comb \cpu|Selector173~1 (
// Equation(s):
// \cpu|Selector173~1_combout  = (\cpu|Selector173~0_combout ) # ((\cpu|reg_next_pc [16] & \cpu|WideOr26~combout ))

	.dataa(\cpu|reg_next_pc [16]),
	.datab(\cpu|WideOr26~combout ),
	.datac(gnd),
	.datad(\cpu|Selector173~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector173~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector173~1 .lut_mask = 16'hFF88;
defparam \cpu|Selector173~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
fiftyfivenm_lcell_comb \cpu|reg_next_pc[14]~59 (
// Equation(s):
// \cpu|reg_next_pc[14]~59_combout  = (\cpu|Add7~2_combout  & ((\cpu|Selector175~1_combout  & (\cpu|reg_next_pc[13]~58  & VCC)) # (!\cpu|Selector175~1_combout  & (!\cpu|reg_next_pc[13]~58 )))) # (!\cpu|Add7~2_combout  & ((\cpu|Selector175~1_combout  & 
// (!\cpu|reg_next_pc[13]~58 )) # (!\cpu|Selector175~1_combout  & ((\cpu|reg_next_pc[13]~58 ) # (GND)))))
// \cpu|reg_next_pc[14]~60  = CARRY((\cpu|Add7~2_combout  & (!\cpu|Selector175~1_combout  & !\cpu|reg_next_pc[13]~58 )) # (!\cpu|Add7~2_combout  & ((!\cpu|reg_next_pc[13]~58 ) # (!\cpu|Selector175~1_combout ))))

	.dataa(\cpu|Add7~2_combout ),
	.datab(\cpu|Selector175~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|reg_next_pc[13]~58 ),
	.combout(\cpu|reg_next_pc[14]~59_combout ),
	.cout(\cpu|reg_next_pc[14]~60 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[14]~59 .lut_mask = 16'h9617;
defparam \cpu|reg_next_pc[14]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N30
fiftyfivenm_lcell_comb \cpu|reg_next_pc[15]~61 (
// Equation(s):
// \cpu|reg_next_pc[15]~61_combout  = ((\cpu|Add7~1_combout  $ (\cpu|Selector174~1_combout  $ (!\cpu|reg_next_pc[14]~60 )))) # (GND)
// \cpu|reg_next_pc[15]~62  = CARRY((\cpu|Add7~1_combout  & ((\cpu|Selector174~1_combout ) # (!\cpu|reg_next_pc[14]~60 ))) # (!\cpu|Add7~1_combout  & (\cpu|Selector174~1_combout  & !\cpu|reg_next_pc[14]~60 )))

	.dataa(\cpu|Add7~1_combout ),
	.datab(\cpu|Selector174~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|reg_next_pc[14]~60 ),
	.combout(\cpu|reg_next_pc[15]~61_combout ),
	.cout(\cpu|reg_next_pc[15]~62 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[15]~61 .lut_mask = 16'h698E;
defparam \cpu|reg_next_pc[15]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N0
fiftyfivenm_lcell_comb \cpu|reg_next_pc[16]~63 (
// Equation(s):
// \cpu|reg_next_pc[16]~63_combout  = (\cpu|Add7~15_combout  & ((\cpu|Selector173~1_combout  & (\cpu|reg_next_pc[15]~62  & VCC)) # (!\cpu|Selector173~1_combout  & (!\cpu|reg_next_pc[15]~62 )))) # (!\cpu|Add7~15_combout  & ((\cpu|Selector173~1_combout  & 
// (!\cpu|reg_next_pc[15]~62 )) # (!\cpu|Selector173~1_combout  & ((\cpu|reg_next_pc[15]~62 ) # (GND)))))
// \cpu|reg_next_pc[16]~64  = CARRY((\cpu|Add7~15_combout  & (!\cpu|Selector173~1_combout  & !\cpu|reg_next_pc[15]~62 )) # (!\cpu|Add7~15_combout  & ((!\cpu|reg_next_pc[15]~62 ) # (!\cpu|Selector173~1_combout ))))

	.dataa(\cpu|Add7~15_combout ),
	.datab(\cpu|Selector173~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|reg_next_pc[15]~62 ),
	.combout(\cpu|reg_next_pc[16]~63_combout ),
	.cout(\cpu|reg_next_pc[16]~64 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[16]~63 .lut_mask = 16'h9617;
defparam \cpu|reg_next_pc[16]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N1
dffeas \cpu|reg_next_pc[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[16]~63_combout ),
	.asdata(\cpu|Selector173~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[16] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N18
fiftyfivenm_lcell_comb \cpu|reg_pc~17 (
// Equation(s):
// \cpu|reg_pc~17_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|Selector173~0_combout ) # ((\cpu|reg_next_pc [16] & \cpu|WideOr26~combout ))))

	.dataa(\cpu|reg_next_pc [16]),
	.datab(\cpu|WideOr26~combout ),
	.datac(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datad(\cpu|Selector173~0_combout ),
	.cin(gnd),
	.combout(\cpu|reg_pc~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~17 .lut_mask = 16'hF080;
defparam \cpu|reg_pc~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N19
dffeas \cpu|reg_pc[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[16] .is_wysiwyg = "true";
defparam \cpu|reg_pc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N30
fiftyfivenm_lcell_comb \cpu|Add3~28 (
// Equation(s):
// \cpu|Add3~28_combout  = (\cpu|reg_pc [15] & (\cpu|Add3~27  $ (GND))) # (!\cpu|reg_pc [15] & (!\cpu|Add3~27  & VCC))
// \cpu|Add3~29  = CARRY((\cpu|reg_pc [15] & !\cpu|Add3~27 ))

	.dataa(\cpu|reg_pc [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~27 ),
	.combout(\cpu|Add3~28_combout ),
	.cout(\cpu|Add3~29 ));
// synopsys translate_off
defparam \cpu|Add3~28 .lut_mask = 16'hA50A;
defparam \cpu|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N0
fiftyfivenm_lcell_comb \cpu|Add3~30 (
// Equation(s):
// \cpu|Add3~30_combout  = (\cpu|reg_pc [16] & (!\cpu|Add3~29 )) # (!\cpu|reg_pc [16] & ((\cpu|Add3~29 ) # (GND)))
// \cpu|Add3~31  = CARRY((!\cpu|Add3~29 ) # (!\cpu|reg_pc [16]))

	.dataa(gnd),
	.datab(\cpu|reg_pc [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~29 ),
	.combout(\cpu|Add3~30_combout ),
	.cout(\cpu|Add3~31 ));
// synopsys translate_off
defparam \cpu|Add3~30 .lut_mask = 16'h3C3F;
defparam \cpu|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N2
fiftyfivenm_lcell_comb \cpu|Add3~32 (
// Equation(s):
// \cpu|Add3~32_combout  = (\cpu|reg_pc [17] & (\cpu|Add3~31  $ (GND))) # (!\cpu|reg_pc [17] & (!\cpu|Add3~31  & VCC))
// \cpu|Add3~33  = CARRY((\cpu|reg_pc [17] & !\cpu|Add3~31 ))

	.dataa(\cpu|reg_pc [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~31 ),
	.combout(\cpu|Add3~32_combout ),
	.cout(\cpu|Add3~33 ));
// synopsys translate_off
defparam \cpu|Add3~32 .lut_mask = 16'hA50A;
defparam \cpu|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N28
fiftyfivenm_lcell_comb \cpu|Selector140~1 (
// Equation(s):
// \cpu|Selector140~1_combout  = (!\cpu|irq_state [0] & ((\cpu|always18~8_combout  & (\cpu|Selector140~0_combout )) # (!\cpu|always18~8_combout  & ((\cpu|Add3~32_combout )))))

	.dataa(\cpu|Selector140~0_combout ),
	.datab(\cpu|irq_state [0]),
	.datac(\cpu|always18~8_combout ),
	.datad(\cpu|Add3~32_combout ),
	.cin(gnd),
	.combout(\cpu|Selector140~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector140~1 .lut_mask = 16'h2320;
defparam \cpu|Selector140~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N30
fiftyfivenm_lcell_comb \cpu|Selector140~2 (
// Equation(s):
// \cpu|Selector140~2_combout  = (!\cpu|irq_state [1] & ((\cpu|Selector140~1_combout ) # ((\cpu|reg_next_pc [17] & \cpu|irq_state [0]))))

	.dataa(\cpu|reg_next_pc [17]),
	.datab(\cpu|irq_state [0]),
	.datac(\cpu|irq_state [1]),
	.datad(\cpu|Selector140~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector140~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector140~2 .lut_mask = 16'h0F08;
defparam \cpu|Selector140~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
fiftyfivenm_lcell_comb \cpu|instr_timer~0 (
// Equation(s):
// \cpu|instr_timer~0_combout  = (\cpu|mem_rdata_q [27] & \cpu|instr_setq~1_combout )

	.dataa(gnd),
	.datab(\cpu|mem_rdata_q [27]),
	.datac(gnd),
	.datad(\cpu|instr_setq~1_combout ),
	.cin(gnd),
	.combout(\cpu|instr_timer~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_timer~0 .lut_mask = 16'hCC00;
defparam \cpu|instr_timer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \cpu|instr_timer (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_timer~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_timer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_timer .is_wysiwyg = "true";
defparam \cpu|instr_timer .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~57 (
// Equation(s):
// \cpu|ShiftLeft1~57_combout  = (\cpu|reg_op2 [1] & ((\cpu|reg_op1 [17]))) # (!\cpu|reg_op2 [1] & (\cpu|reg_op1 [19]))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [1]),
	.datac(\cpu|reg_op1 [19]),
	.datad(\cpu|reg_op1 [17]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~57 .lut_mask = 16'hFC30;
defparam \cpu|ShiftLeft1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~60 (
// Equation(s):
// \cpu|ShiftLeft1~60_combout  = (\cpu|reg_op2 [1] & (\cpu|reg_op1 [18])) # (!\cpu|reg_op2 [1] & ((\cpu|reg_op1 [20])))

	.dataa(\cpu|reg_op1 [18]),
	.datab(gnd),
	.datac(\cpu|reg_op2 [1]),
	.datad(\cpu|reg_op1 [20]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~60 .lut_mask = 16'hAFA0;
defparam \cpu|ShiftLeft1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~61 (
// Equation(s):
// \cpu|ShiftLeft1~61_combout  = (\cpu|reg_op2 [0] & (\cpu|ShiftLeft1~57_combout )) # (!\cpu|reg_op2 [0] & ((\cpu|ShiftLeft1~60_combout )))

	.dataa(\cpu|ShiftLeft1~57_combout ),
	.datab(\cpu|reg_op2 [0]),
	.datac(gnd),
	.datad(\cpu|ShiftLeft1~60_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~61 .lut_mask = 16'hBB88;
defparam \cpu|ShiftLeft1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N0
fiftyfivenm_lcell_comb \cpu|Selector164~1 (
// Equation(s):
// \cpu|Selector164~1_combout  = (\cpu|Selector164~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [25]))

	.dataa(\cpu|Selector164~0_combout ),
	.datab(gnd),
	.datac(\cpu|WideOr26~combout ),
	.datad(\cpu|reg_next_pc [25]),
	.cin(gnd),
	.combout(\cpu|Selector164~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector164~1 .lut_mask = 16'hFAAA;
defparam \cpu|Selector164~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N18
fiftyfivenm_lcell_comb \cpu|Add7~18 (
// Equation(s):
// \cpu|Add7~18_combout  = (!\cpu|always18~1_combout  & (\cpu|instr_jal~q  & \cpu|decoded_imm_uj [19]))

	.dataa(\cpu|always18~1_combout ),
	.datab(gnd),
	.datac(\cpu|instr_jal~q ),
	.datad(\cpu|decoded_imm_uj [19]),
	.cin(gnd),
	.combout(\cpu|Add7~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add7~18 .lut_mask = 16'h5000;
defparam \cpu|Add7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N2
fiftyfivenm_lcell_comb \cpu|reg_next_pc[17]~65 (
// Equation(s):
// \cpu|reg_next_pc[17]~65_combout  = ((\cpu|Add7~16_combout  $ (\cpu|Selector172~1_combout  $ (!\cpu|reg_next_pc[16]~64 )))) # (GND)
// \cpu|reg_next_pc[17]~66  = CARRY((\cpu|Add7~16_combout  & ((\cpu|Selector172~1_combout ) # (!\cpu|reg_next_pc[16]~64 ))) # (!\cpu|Add7~16_combout  & (\cpu|Selector172~1_combout  & !\cpu|reg_next_pc[16]~64 )))

	.dataa(\cpu|Add7~16_combout ),
	.datab(\cpu|Selector172~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|reg_next_pc[16]~64 ),
	.combout(\cpu|reg_next_pc[17]~65_combout ),
	.cout(\cpu|reg_next_pc[17]~66 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[17]~65 .lut_mask = 16'h698E;
defparam \cpu|reg_next_pc[17]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N4
fiftyfivenm_lcell_comb \cpu|reg_next_pc[18]~67 (
// Equation(s):
// \cpu|reg_next_pc[18]~67_combout  = (\cpu|Add7~17_combout  & ((\cpu|Selector171~1_combout  & (\cpu|reg_next_pc[17]~66  & VCC)) # (!\cpu|Selector171~1_combout  & (!\cpu|reg_next_pc[17]~66 )))) # (!\cpu|Add7~17_combout  & ((\cpu|Selector171~1_combout  & 
// (!\cpu|reg_next_pc[17]~66 )) # (!\cpu|Selector171~1_combout  & ((\cpu|reg_next_pc[17]~66 ) # (GND)))))
// \cpu|reg_next_pc[18]~68  = CARRY((\cpu|Add7~17_combout  & (!\cpu|Selector171~1_combout  & !\cpu|reg_next_pc[17]~66 )) # (!\cpu|Add7~17_combout  & ((!\cpu|reg_next_pc[17]~66 ) # (!\cpu|Selector171~1_combout ))))

	.dataa(\cpu|Add7~17_combout ),
	.datab(\cpu|Selector171~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|reg_next_pc[17]~66 ),
	.combout(\cpu|reg_next_pc[18]~67_combout ),
	.cout(\cpu|reg_next_pc[18]~68 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[18]~67 .lut_mask = 16'h9617;
defparam \cpu|reg_next_pc[18]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N6
fiftyfivenm_lcell_comb \cpu|reg_next_pc[19]~69 (
// Equation(s):
// \cpu|reg_next_pc[19]~69_combout  = ((\cpu|Selector170~1_combout  $ (\cpu|Add7~18_combout  $ (!\cpu|reg_next_pc[18]~68 )))) # (GND)
// \cpu|reg_next_pc[19]~70  = CARRY((\cpu|Selector170~1_combout  & ((\cpu|Add7~18_combout ) # (!\cpu|reg_next_pc[18]~68 ))) # (!\cpu|Selector170~1_combout  & (\cpu|Add7~18_combout  & !\cpu|reg_next_pc[18]~68 )))

	.dataa(\cpu|Selector170~1_combout ),
	.datab(\cpu|Add7~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|reg_next_pc[18]~68 ),
	.combout(\cpu|reg_next_pc[19]~69_combout ),
	.cout(\cpu|reg_next_pc[19]~70 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[19]~69 .lut_mask = 16'h698E;
defparam \cpu|reg_next_pc[19]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N7
dffeas \cpu|reg_next_pc[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[19]~69_combout ),
	.asdata(\cpu|Selector170~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[19] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
fiftyfivenm_lcell_comb \cpu|Selector170~1 (
// Equation(s):
// \cpu|Selector170~1_combout  = (\cpu|Selector170~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [19]))

	.dataa(gnd),
	.datab(\cpu|WideOr26~combout ),
	.datac(\cpu|Selector170~0_combout ),
	.datad(\cpu|reg_next_pc [19]),
	.cin(gnd),
	.combout(\cpu|Selector170~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector170~1 .lut_mask = 16'hFCF0;
defparam \cpu|Selector170~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N8
fiftyfivenm_lcell_comb \cpu|reg_next_pc[20]~71 (
// Equation(s):
// \cpu|reg_next_pc[20]~71_combout  = (\cpu|Add7~19_combout  & ((\cpu|Selector169~1_combout  & (\cpu|reg_next_pc[19]~70  & VCC)) # (!\cpu|Selector169~1_combout  & (!\cpu|reg_next_pc[19]~70 )))) # (!\cpu|Add7~19_combout  & ((\cpu|Selector169~1_combout  & 
// (!\cpu|reg_next_pc[19]~70 )) # (!\cpu|Selector169~1_combout  & ((\cpu|reg_next_pc[19]~70 ) # (GND)))))
// \cpu|reg_next_pc[20]~72  = CARRY((\cpu|Add7~19_combout  & (!\cpu|Selector169~1_combout  & !\cpu|reg_next_pc[19]~70 )) # (!\cpu|Add7~19_combout  & ((!\cpu|reg_next_pc[19]~70 ) # (!\cpu|Selector169~1_combout ))))

	.dataa(\cpu|Add7~19_combout ),
	.datab(\cpu|Selector169~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|reg_next_pc[19]~70 ),
	.combout(\cpu|reg_next_pc[20]~71_combout ),
	.cout(\cpu|reg_next_pc[20]~72 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[20]~71 .lut_mask = 16'h9617;
defparam \cpu|reg_next_pc[20]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N10
fiftyfivenm_lcell_comb \cpu|reg_next_pc[21]~73 (
// Equation(s):
// \cpu|reg_next_pc[21]~73_combout  = ((\cpu|Selector168~1_combout  $ (\cpu|Add7~19_combout  $ (!\cpu|reg_next_pc[20]~72 )))) # (GND)
// \cpu|reg_next_pc[21]~74  = CARRY((\cpu|Selector168~1_combout  & ((\cpu|Add7~19_combout ) # (!\cpu|reg_next_pc[20]~72 ))) # (!\cpu|Selector168~1_combout  & (\cpu|Add7~19_combout  & !\cpu|reg_next_pc[20]~72 )))

	.dataa(\cpu|Selector168~1_combout ),
	.datab(\cpu|Add7~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|reg_next_pc[20]~72 ),
	.combout(\cpu|reg_next_pc[21]~73_combout ),
	.cout(\cpu|reg_next_pc[21]~74 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[21]~73 .lut_mask = 16'h698E;
defparam \cpu|reg_next_pc[21]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N12
fiftyfivenm_lcell_comb \cpu|reg_next_pc[22]~75 (
// Equation(s):
// \cpu|reg_next_pc[22]~75_combout  = (\cpu|Selector167~1_combout  & ((\cpu|Add7~19_combout  & (\cpu|reg_next_pc[21]~74  & VCC)) # (!\cpu|Add7~19_combout  & (!\cpu|reg_next_pc[21]~74 )))) # (!\cpu|Selector167~1_combout  & ((\cpu|Add7~19_combout  & 
// (!\cpu|reg_next_pc[21]~74 )) # (!\cpu|Add7~19_combout  & ((\cpu|reg_next_pc[21]~74 ) # (GND)))))
// \cpu|reg_next_pc[22]~76  = CARRY((\cpu|Selector167~1_combout  & (!\cpu|Add7~19_combout  & !\cpu|reg_next_pc[21]~74 )) # (!\cpu|Selector167~1_combout  & ((!\cpu|reg_next_pc[21]~74 ) # (!\cpu|Add7~19_combout ))))

	.dataa(\cpu|Selector167~1_combout ),
	.datab(\cpu|Add7~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|reg_next_pc[21]~74 ),
	.combout(\cpu|reg_next_pc[22]~75_combout ),
	.cout(\cpu|reg_next_pc[22]~76 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[22]~75 .lut_mask = 16'h9617;
defparam \cpu|reg_next_pc[22]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N14
fiftyfivenm_lcell_comb \cpu|reg_next_pc[23]~77 (
// Equation(s):
// \cpu|reg_next_pc[23]~77_combout  = ((\cpu|Add7~19_combout  $ (\cpu|Selector166~1_combout  $ (!\cpu|reg_next_pc[22]~76 )))) # (GND)
// \cpu|reg_next_pc[23]~78  = CARRY((\cpu|Add7~19_combout  & ((\cpu|Selector166~1_combout ) # (!\cpu|reg_next_pc[22]~76 ))) # (!\cpu|Add7~19_combout  & (\cpu|Selector166~1_combout  & !\cpu|reg_next_pc[22]~76 )))

	.dataa(\cpu|Add7~19_combout ),
	.datab(\cpu|Selector166~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|reg_next_pc[22]~76 ),
	.combout(\cpu|reg_next_pc[23]~77_combout ),
	.cout(\cpu|reg_next_pc[23]~78 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[23]~77 .lut_mask = 16'h698E;
defparam \cpu|reg_next_pc[23]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N15
dffeas \cpu|reg_next_pc[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[23]~77_combout ),
	.asdata(\cpu|Selector166~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[23] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N0
fiftyfivenm_lcell_comb \cpu|Selector166~0 (
// Equation(s):
// \cpu|Selector166~0_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & ((\cpu|Selector134~0_combout ))) # (!\cpu|latched_store~q  & (\cpu|reg_next_pc [23]))))

	.dataa(\cpu|latched_branch~q ),
	.datab(\cpu|reg_next_pc [23]),
	.datac(\cpu|latched_store~q ),
	.datad(\cpu|Selector134~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector166~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector166~0 .lut_mask = 16'hA808;
defparam \cpu|Selector166~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N12
fiftyfivenm_lcell_comb \cpu|Selector166~1 (
// Equation(s):
// \cpu|Selector166~1_combout  = (\cpu|Selector166~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [23]))

	.dataa(gnd),
	.datab(\cpu|WideOr26~combout ),
	.datac(\cpu|reg_next_pc [23]),
	.datad(\cpu|Selector166~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector166~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector166~1 .lut_mask = 16'hFFC0;
defparam \cpu|Selector166~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N16
fiftyfivenm_lcell_comb \cpu|reg_next_pc[24]~79 (
// Equation(s):
// \cpu|reg_next_pc[24]~79_combout  = (\cpu|Selector165~1_combout  & ((\cpu|Add7~19_combout  & (\cpu|reg_next_pc[23]~78  & VCC)) # (!\cpu|Add7~19_combout  & (!\cpu|reg_next_pc[23]~78 )))) # (!\cpu|Selector165~1_combout  & ((\cpu|Add7~19_combout  & 
// (!\cpu|reg_next_pc[23]~78 )) # (!\cpu|Add7~19_combout  & ((\cpu|reg_next_pc[23]~78 ) # (GND)))))
// \cpu|reg_next_pc[24]~80  = CARRY((\cpu|Selector165~1_combout  & (!\cpu|Add7~19_combout  & !\cpu|reg_next_pc[23]~78 )) # (!\cpu|Selector165~1_combout  & ((!\cpu|reg_next_pc[23]~78 ) # (!\cpu|Add7~19_combout ))))

	.dataa(\cpu|Selector165~1_combout ),
	.datab(\cpu|Add7~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|reg_next_pc[23]~78 ),
	.combout(\cpu|reg_next_pc[24]~79_combout ),
	.cout(\cpu|reg_next_pc[24]~80 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[24]~79 .lut_mask = 16'h9617;
defparam \cpu|reg_next_pc[24]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N18
fiftyfivenm_lcell_comb \cpu|reg_next_pc[25]~81 (
// Equation(s):
// \cpu|reg_next_pc[25]~81_combout  = ((\cpu|Add7~19_combout  $ (\cpu|Selector164~1_combout  $ (!\cpu|reg_next_pc[24]~80 )))) # (GND)
// \cpu|reg_next_pc[25]~82  = CARRY((\cpu|Add7~19_combout  & ((\cpu|Selector164~1_combout ) # (!\cpu|reg_next_pc[24]~80 ))) # (!\cpu|Add7~19_combout  & (\cpu|Selector164~1_combout  & !\cpu|reg_next_pc[24]~80 )))

	.dataa(\cpu|Add7~19_combout ),
	.datab(\cpu|Selector164~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|reg_next_pc[24]~80 ),
	.combout(\cpu|reg_next_pc[25]~81_combout ),
	.cout(\cpu|reg_next_pc[25]~82 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[25]~81 .lut_mask = 16'h698E;
defparam \cpu|reg_next_pc[25]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N19
dffeas \cpu|reg_next_pc[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[25]~81_combout ),
	.asdata(\cpu|Selector164~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[25] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N18
fiftyfivenm_lcell_comb \cpu|decoded_imm[25]~13 (
// Equation(s):
// \cpu|decoded_imm[25]~13_combout  = (\cpu|WideOr16~0_combout  & ((\cpu|decoded_imm_uj [20]))) # (!\cpu|WideOr16~0_combout  & (\cpu|mem_rdata_q [25]))

	.dataa(\cpu|mem_rdata_q [25]),
	.datab(\cpu|decoded_imm_uj [20]),
	.datac(gnd),
	.datad(\cpu|WideOr16~0_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_imm[25]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm[25]~13 .lut_mask = 16'hCCAA;
defparam \cpu|decoded_imm[25]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N19
dffeas \cpu|decoded_imm[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm[25]~13_combout ),
	.asdata(\cpu|mem_rdata_q [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Selector61~0_combout ),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[25] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N4
fiftyfivenm_lcell_comb \cpu|decoded_imm[24]~12 (
// Equation(s):
// \cpu|decoded_imm[24]~12_combout  = (\cpu|WideOr16~0_combout  & ((\cpu|decoded_imm_uj [20]))) # (!\cpu|WideOr16~0_combout  & (\cpu|mem_rdata_q [24]))

	.dataa(\cpu|mem_rdata_q [24]),
	.datab(\cpu|WideOr16~0_combout ),
	.datac(gnd),
	.datad(\cpu|decoded_imm_uj [20]),
	.cin(gnd),
	.combout(\cpu|decoded_imm[24]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm[24]~12 .lut_mask = 16'hEE22;
defparam \cpu|decoded_imm[24]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N5
dffeas \cpu|decoded_imm[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm[24]~12_combout ),
	.asdata(\cpu|mem_rdata_q [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Selector61~0_combout ),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[24] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N28
fiftyfivenm_lcell_comb \cpu|decoded_imm[23]~11 (
// Equation(s):
// \cpu|decoded_imm[23]~11_combout  = (\cpu|WideOr16~0_combout  & ((\cpu|decoded_imm_uj [20]))) # (!\cpu|WideOr16~0_combout  & (\cpu|mem_rdata_q [23]))

	.dataa(\cpu|mem_rdata_q [23]),
	.datab(\cpu|decoded_imm_uj [20]),
	.datac(gnd),
	.datad(\cpu|WideOr16~0_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_imm[23]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm[23]~11 .lut_mask = 16'hCCAA;
defparam \cpu|decoded_imm[23]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N29
dffeas \cpu|decoded_imm[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm[23]~11_combout ),
	.asdata(\cpu|mem_rdata_q [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Selector61~0_combout ),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[23] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N26
fiftyfivenm_lcell_comb \cpu|reg_pc~24 (
// Equation(s):
// \cpu|reg_pc~24_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|Selector166~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [23]))))

	.dataa(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datab(\cpu|WideOr26~combout ),
	.datac(\cpu|reg_next_pc [23]),
	.datad(\cpu|Selector166~0_combout ),
	.cin(gnd),
	.combout(\cpu|reg_pc~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~24 .lut_mask = 16'hAA80;
defparam \cpu|reg_pc~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N27
dffeas \cpu|reg_pc[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[23] .is_wysiwyg = "true";
defparam \cpu|reg_pc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N4
fiftyfivenm_lcell_comb \cpu|reg_pc~23 (
// Equation(s):
// \cpu|reg_pc~23_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|Selector167~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [22]))))

	.dataa(\cpu|WideOr26~combout ),
	.datab(\cpu|Selector167~0_combout ),
	.datac(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datad(\cpu|reg_next_pc [22]),
	.cin(gnd),
	.combout(\cpu|reg_pc~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~23 .lut_mask = 16'hE0C0;
defparam \cpu|reg_pc~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y7_N5
dffeas \cpu|reg_pc[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[22] .is_wysiwyg = "true";
defparam \cpu|reg_pc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N18
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[22]~17 (
// Equation(s):
// \cpu|mem_rdata_q[22]~17_combout  = (\cpu|mem_xfer~combout  & ((\cpu|mem_rdata_latched[22]~38_combout ))) # (!\cpu|mem_xfer~combout  & (\cpu|mem_rdata_q [22]))

	.dataa(\cpu|mem_xfer~combout ),
	.datab(gnd),
	.datac(\cpu|mem_rdata_q [22]),
	.datad(\cpu|mem_rdata_latched[22]~38_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[22]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[22]~17 .lut_mask = 16'hFA50;
defparam \cpu|mem_rdata_q[22]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N18
fiftyfivenm_lcell_comb \cpu|Mux38~3 (
// Equation(s):
// \cpu|Mux38~3_combout  = (!\cpu|decoded_imm_uj[13]~11_combout  & (\cpu|decoded_imm_uj[14]~12_combout  & ((\cpu|decoded_imm_uj[15]~13_combout ) # (\cpu|decoded_imm_uj[2]~1_combout ))))

	.dataa(\cpu|decoded_imm_uj[15]~13_combout ),
	.datab(\cpu|decoded_imm_uj[13]~11_combout ),
	.datac(\cpu|decoded_imm_uj[14]~12_combout ),
	.datad(\cpu|decoded_imm_uj[2]~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~3 .lut_mask = 16'h3020;
defparam \cpu|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N28
fiftyfivenm_lcell_comb \cpu|Mux38~2 (
// Equation(s):
// \cpu|Mux38~2_combout  = (\cpu|mem_rdata_q[22]~17_combout  & ((\cpu|Mux38~3_combout ) # (\cpu|decoded_imm_uj[15]~13_combout  $ (!\cpu|Mux36~3_combout )))) # (!\cpu|mem_rdata_q[22]~17_combout  & (!\cpu|decoded_imm_uj[15]~13_combout  & (\cpu|Mux38~3_combout 
// )))

	.dataa(\cpu|decoded_imm_uj[15]~13_combout ),
	.datab(\cpu|mem_rdata_q[22]~17_combout ),
	.datac(\cpu|Mux38~3_combout ),
	.datad(\cpu|Mux36~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~2 .lut_mask = 16'hD8D4;
defparam \cpu|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N0
fiftyfivenm_lcell_comb \cpu|mem_rdata_q~45 (
// Equation(s):
// \cpu|mem_rdata_q~45_combout  = (\cpu|decoded_imm_uj[15]~13_combout  & (((\cpu|mem_rdata_q[22]~17_combout )))) # (!\cpu|decoded_imm_uj[15]~13_combout  & ((\cpu|decoded_imm_uj[13]~11_combout  & ((\cpu|mem_rdata_q[22]~17_combout ))) # 
// (!\cpu|decoded_imm_uj[13]~11_combout  & (\cpu|mem_rdata_q[16]~5_combout ))))

	.dataa(\cpu|decoded_imm_uj[15]~13_combout ),
	.datab(\cpu|mem_rdata_q[16]~5_combout ),
	.datac(\cpu|decoded_imm_uj[13]~11_combout ),
	.datad(\cpu|mem_rdata_q[22]~17_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q~45 .lut_mask = 16'hFE04;
defparam \cpu|mem_rdata_q~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N24
fiftyfivenm_lcell_comb \cpu|Mux69~16 (
// Equation(s):
// \cpu|Mux69~16_combout  = (\cpu|decoded_imm_uj[15]~13_combout  & (((\cpu|mem_rdata_q[22]~17_combout )))) # (!\cpu|decoded_imm_uj[15]~13_combout  & (!\cpu|Equal21~2_combout  & (\cpu|mem_rdata_q[17]~4_combout )))

	.dataa(\cpu|Equal21~2_combout ),
	.datab(\cpu|mem_rdata_q[17]~4_combout ),
	.datac(\cpu|decoded_imm_uj[15]~13_combout ),
	.datad(\cpu|mem_rdata_q[22]~17_combout ),
	.cin(gnd),
	.combout(\cpu|Mux69~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux69~16 .lut_mask = 16'hF404;
defparam \cpu|Mux69~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N28
fiftyfivenm_lcell_comb \cpu|Mux23~0 (
// Equation(s):
// \cpu|Mux23~0_combout  = (\cpu|decoded_imm_uj[13]~11_combout  & (((\cpu|Mux22~0_combout )))) # (!\cpu|decoded_imm_uj[13]~11_combout  & ((\cpu|Mux22~0_combout  & ((\cpu|decoded_imm_uj[2]~1_combout ))) # (!\cpu|Mux22~0_combout  & 
// (\cpu|mem_rdata_q[22]~17_combout ))))

	.dataa(\cpu|decoded_imm_uj[13]~11_combout ),
	.datab(\cpu|mem_rdata_q[22]~17_combout ),
	.datac(\cpu|decoded_imm_uj[2]~1_combout ),
	.datad(\cpu|Mux22~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~0 .lut_mask = 16'hFA44;
defparam \cpu|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N6
fiftyfivenm_lcell_comb \cpu|Mux23~1 (
// Equation(s):
// \cpu|Mux23~1_combout  = (\cpu|decoded_imm_uj[13]~11_combout  & ((\cpu|Mux23~0_combout  & (\cpu|Mux69~16_combout )) # (!\cpu|Mux23~0_combout  & ((\cpu|mem_rdata_q[22]~17_combout ))))) # (!\cpu|decoded_imm_uj[13]~11_combout  & (((\cpu|Mux23~0_combout ))))

	.dataa(\cpu|Mux69~16_combout ),
	.datab(\cpu|mem_rdata_q[22]~17_combout ),
	.datac(\cpu|decoded_imm_uj[13]~11_combout ),
	.datad(\cpu|Mux23~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~1 .lut_mask = 16'hAFC0;
defparam \cpu|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N2
fiftyfivenm_lcell_comb \cpu|Mux53~0 (
// Equation(s):
// \cpu|Mux53~0_combout  = (\cpu|mem_rdata_latched[0]~22_combout  & ((\cpu|mem_rdata_latched[1]~40_combout ) # ((\cpu|Mux23~1_combout )))) # (!\cpu|mem_rdata_latched[0]~22_combout  & (!\cpu|mem_rdata_latched[1]~40_combout  & (\cpu|mem_rdata_q~45_combout )))

	.dataa(\cpu|mem_rdata_latched[0]~22_combout ),
	.datab(\cpu|mem_rdata_latched[1]~40_combout ),
	.datac(\cpu|mem_rdata_q~45_combout ),
	.datad(\cpu|Mux23~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux53~0 .lut_mask = 16'hBA98;
defparam \cpu|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N4
fiftyfivenm_lcell_comb \cpu|Mux53~1 (
// Equation(s):
// \cpu|Mux53~1_combout  = (\cpu|mem_rdata_latched[1]~40_combout  & ((\cpu|Mux53~0_combout  & ((\cpu|mem_rdata_q[22]~17_combout ))) # (!\cpu|Mux53~0_combout  & (\cpu|Mux38~2_combout )))) # (!\cpu|mem_rdata_latched[1]~40_combout  & (((\cpu|Mux53~0_combout 
// ))))

	.dataa(\cpu|Mux38~2_combout ),
	.datab(\cpu|mem_rdata_q[22]~17_combout ),
	.datac(\cpu|mem_rdata_latched[1]~40_combout ),
	.datad(\cpu|Mux53~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux53~1 .lut_mask = 16'hCFA0;
defparam \cpu|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y2_N19
dffeas \cpu|mem_rdata_q[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_rdata_q[22]~17_combout ),
	.asdata(\cpu|Mux53~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[22] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N2
fiftyfivenm_lcell_comb \cpu|decoded_imm[22]~10 (
// Equation(s):
// \cpu|decoded_imm[22]~10_combout  = (\cpu|WideOr16~0_combout  & ((\cpu|decoded_imm_uj [20]))) # (!\cpu|WideOr16~0_combout  & (\cpu|mem_rdata_q [22]))

	.dataa(\cpu|mem_rdata_q [22]),
	.datab(\cpu|decoded_imm_uj [20]),
	.datac(gnd),
	.datad(\cpu|WideOr16~0_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_imm[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm[22]~10 .lut_mask = 16'hCCAA;
defparam \cpu|decoded_imm[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N3
dffeas \cpu|decoded_imm[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm[22]~10_combout ),
	.asdata(\cpu|mem_rdata_q [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Selector61~0_combout ),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[22] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
fiftyfivenm_lcell_comb \cpu|reg_pc~22 (
// Equation(s):
// \cpu|reg_pc~22_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|Selector168~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [21]))))

	.dataa(\cpu|WideOr26~combout ),
	.datab(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datac(\cpu|reg_next_pc [21]),
	.datad(\cpu|Selector168~0_combout ),
	.cin(gnd),
	.combout(\cpu|reg_pc~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~22 .lut_mask = 16'hCC80;
defparam \cpu|reg_pc~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N13
dffeas \cpu|reg_pc[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[21] .is_wysiwyg = "true";
defparam \cpu|reg_pc[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N0
fiftyfivenm_lcell_comb \cpu|decoded_imm[21]~9 (
// Equation(s):
// \cpu|decoded_imm[21]~9_combout  = (\cpu|WideOr16~0_combout  & ((\cpu|decoded_imm_uj [20]))) # (!\cpu|WideOr16~0_combout  & (\cpu|mem_rdata_q [21]))

	.dataa(\cpu|mem_rdata_q [21]),
	.datab(\cpu|decoded_imm_uj [20]),
	.datac(gnd),
	.datad(\cpu|WideOr16~0_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_imm[21]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm[21]~9 .lut_mask = 16'hCCAA;
defparam \cpu|decoded_imm[21]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N1
dffeas \cpu|decoded_imm[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm[21]~9_combout ),
	.asdata(\cpu|mem_rdata_q [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Selector61~0_combout ),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[21] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N0
fiftyfivenm_lcell_comb \cpu|mem_rdata_q~61 (
// Equation(s):
// \cpu|mem_rdata_q~61_combout  = (\cpu|Mux19~0_combout  & (\cpu|mem_rdata_q[17]~4_combout  & ((!\cpu|Equal21~2_combout )))) # (!\cpu|Mux19~0_combout  & (((\cpu|decoded_imm_uj[5]~4_combout ))))

	.dataa(\cpu|mem_rdata_q[17]~4_combout ),
	.datab(\cpu|decoded_imm_uj[5]~4_combout ),
	.datac(\cpu|Mux19~0_combout ),
	.datad(\cpu|Equal21~2_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q~61 .lut_mask = 16'h0CAC;
defparam \cpu|mem_rdata_q~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N26
fiftyfivenm_lcell_comb \cpu|mem_rdata_q~62 (
// Equation(s):
// \cpu|mem_rdata_q~62_combout  = (\cpu|mem_rdata_q[21]~53_combout  & (\cpu|decoded_imm_uj[11]~10_combout )) # (!\cpu|mem_rdata_q[21]~53_combout  & (((\cpu|mem_rdata_q[21]~47_combout  & \cpu|mem_rdata_q~61_combout ))))

	.dataa(\cpu|decoded_imm_uj[11]~10_combout ),
	.datab(\cpu|mem_rdata_q[21]~47_combout ),
	.datac(\cpu|mem_rdata_q~61_combout ),
	.datad(\cpu|mem_rdata_q[21]~53_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q~62 .lut_mask = 16'hAAC0;
defparam \cpu|mem_rdata_q~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y5_N27
dffeas \cpu|mem_rdata_q[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_rdata_q~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_rdata_q[21]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[20] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N14
fiftyfivenm_lcell_comb \cpu|decoded_imm[20]~8 (
// Equation(s):
// \cpu|decoded_imm[20]~8_combout  = (\cpu|WideOr16~0_combout  & ((\cpu|decoded_imm_uj [20]))) # (!\cpu|WideOr16~0_combout  & (\cpu|mem_rdata_q [20]))

	.dataa(\cpu|mem_rdata_q [20]),
	.datab(\cpu|WideOr16~0_combout ),
	.datac(gnd),
	.datad(\cpu|decoded_imm_uj [20]),
	.cin(gnd),
	.combout(\cpu|decoded_imm[20]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm[20]~8 .lut_mask = 16'hEE22;
defparam \cpu|decoded_imm[20]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N15
dffeas \cpu|decoded_imm[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm[20]~8_combout ),
	.asdata(\cpu|mem_rdata_q [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Selector61~0_combout ),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[20] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
fiftyfivenm_lcell_comb \cpu|Add10~28 (
// Equation(s):
// \cpu|Add10~28_combout  = ((\cpu|decoded_imm [15] $ (\cpu|reg_pc [15] $ (!\cpu|Add10~27 )))) # (GND)
// \cpu|Add10~29  = CARRY((\cpu|decoded_imm [15] & ((\cpu|reg_pc [15]) # (!\cpu|Add10~27 ))) # (!\cpu|decoded_imm [15] & (\cpu|reg_pc [15] & !\cpu|Add10~27 )))

	.dataa(\cpu|decoded_imm [15]),
	.datab(\cpu|reg_pc [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add10~27 ),
	.combout(\cpu|Add10~28_combout ),
	.cout(\cpu|Add10~29 ));
// synopsys translate_off
defparam \cpu|Add10~28 .lut_mask = 16'h698E;
defparam \cpu|Add10~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N0
fiftyfivenm_lcell_comb \cpu|Add10~32 (
// Equation(s):
// \cpu|Add10~32_combout  = (\cpu|reg_pc [16] & ((\cpu|decoded_imm [16] & (\cpu|Add10~29  & VCC)) # (!\cpu|decoded_imm [16] & (!\cpu|Add10~29 )))) # (!\cpu|reg_pc [16] & ((\cpu|decoded_imm [16] & (!\cpu|Add10~29 )) # (!\cpu|decoded_imm [16] & ((\cpu|Add10~29 
// ) # (GND)))))
// \cpu|Add10~33  = CARRY((\cpu|reg_pc [16] & (!\cpu|decoded_imm [16] & !\cpu|Add10~29 )) # (!\cpu|reg_pc [16] & ((!\cpu|Add10~29 ) # (!\cpu|decoded_imm [16]))))

	.dataa(\cpu|reg_pc [16]),
	.datab(\cpu|decoded_imm [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add10~29 ),
	.combout(\cpu|Add10~32_combout ),
	.cout(\cpu|Add10~33 ));
// synopsys translate_off
defparam \cpu|Add10~32 .lut_mask = 16'h9617;
defparam \cpu|Add10~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N2
fiftyfivenm_lcell_comb \cpu|Add10~34 (
// Equation(s):
// \cpu|Add10~34_combout  = ((\cpu|reg_pc [17] $ (\cpu|decoded_imm [17] $ (!\cpu|Add10~33 )))) # (GND)
// \cpu|Add10~35  = CARRY((\cpu|reg_pc [17] & ((\cpu|decoded_imm [17]) # (!\cpu|Add10~33 ))) # (!\cpu|reg_pc [17] & (\cpu|decoded_imm [17] & !\cpu|Add10~33 )))

	.dataa(\cpu|reg_pc [17]),
	.datab(\cpu|decoded_imm [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add10~33 ),
	.combout(\cpu|Add10~34_combout ),
	.cout(\cpu|Add10~35 ));
// synopsys translate_off
defparam \cpu|Add10~34 .lut_mask = 16'h698E;
defparam \cpu|Add10~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N4
fiftyfivenm_lcell_comb \cpu|Add10~36 (
// Equation(s):
// \cpu|Add10~36_combout  = (\cpu|reg_pc [18] & ((\cpu|decoded_imm [18] & (\cpu|Add10~35  & VCC)) # (!\cpu|decoded_imm [18] & (!\cpu|Add10~35 )))) # (!\cpu|reg_pc [18] & ((\cpu|decoded_imm [18] & (!\cpu|Add10~35 )) # (!\cpu|decoded_imm [18] & ((\cpu|Add10~35 
// ) # (GND)))))
// \cpu|Add10~37  = CARRY((\cpu|reg_pc [18] & (!\cpu|decoded_imm [18] & !\cpu|Add10~35 )) # (!\cpu|reg_pc [18] & ((!\cpu|Add10~35 ) # (!\cpu|decoded_imm [18]))))

	.dataa(\cpu|reg_pc [18]),
	.datab(\cpu|decoded_imm [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add10~35 ),
	.combout(\cpu|Add10~36_combout ),
	.cout(\cpu|Add10~37 ));
// synopsys translate_off
defparam \cpu|Add10~36 .lut_mask = 16'h9617;
defparam \cpu|Add10~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N6
fiftyfivenm_lcell_comb \cpu|Add10~38 (
// Equation(s):
// \cpu|Add10~38_combout  = ((\cpu|decoded_imm [19] $ (\cpu|reg_pc [19] $ (!\cpu|Add10~37 )))) # (GND)
// \cpu|Add10~39  = CARRY((\cpu|decoded_imm [19] & ((\cpu|reg_pc [19]) # (!\cpu|Add10~37 ))) # (!\cpu|decoded_imm [19] & (\cpu|reg_pc [19] & !\cpu|Add10~37 )))

	.dataa(\cpu|decoded_imm [19]),
	.datab(\cpu|reg_pc [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add10~37 ),
	.combout(\cpu|Add10~38_combout ),
	.cout(\cpu|Add10~39 ));
// synopsys translate_off
defparam \cpu|Add10~38 .lut_mask = 16'h698E;
defparam \cpu|Add10~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N8
fiftyfivenm_lcell_comb \cpu|Add10~40 (
// Equation(s):
// \cpu|Add10~40_combout  = (\cpu|reg_pc [20] & ((\cpu|decoded_imm [20] & (\cpu|Add10~39  & VCC)) # (!\cpu|decoded_imm [20] & (!\cpu|Add10~39 )))) # (!\cpu|reg_pc [20] & ((\cpu|decoded_imm [20] & (!\cpu|Add10~39 )) # (!\cpu|decoded_imm [20] & ((\cpu|Add10~39 
// ) # (GND)))))
// \cpu|Add10~41  = CARRY((\cpu|reg_pc [20] & (!\cpu|decoded_imm [20] & !\cpu|Add10~39 )) # (!\cpu|reg_pc [20] & ((!\cpu|Add10~39 ) # (!\cpu|decoded_imm [20]))))

	.dataa(\cpu|reg_pc [20]),
	.datab(\cpu|decoded_imm [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add10~39 ),
	.combout(\cpu|Add10~40_combout ),
	.cout(\cpu|Add10~41 ));
// synopsys translate_off
defparam \cpu|Add10~40 .lut_mask = 16'h9617;
defparam \cpu|Add10~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N10
fiftyfivenm_lcell_comb \cpu|Add10~42 (
// Equation(s):
// \cpu|Add10~42_combout  = ((\cpu|reg_pc [21] $ (\cpu|decoded_imm [21] $ (!\cpu|Add10~41 )))) # (GND)
// \cpu|Add10~43  = CARRY((\cpu|reg_pc [21] & ((\cpu|decoded_imm [21]) # (!\cpu|Add10~41 ))) # (!\cpu|reg_pc [21] & (\cpu|decoded_imm [21] & !\cpu|Add10~41 )))

	.dataa(\cpu|reg_pc [21]),
	.datab(\cpu|decoded_imm [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add10~41 ),
	.combout(\cpu|Add10~42_combout ),
	.cout(\cpu|Add10~43 ));
// synopsys translate_off
defparam \cpu|Add10~42 .lut_mask = 16'h698E;
defparam \cpu|Add10~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N12
fiftyfivenm_lcell_comb \cpu|Add10~44 (
// Equation(s):
// \cpu|Add10~44_combout  = (\cpu|reg_pc [22] & ((\cpu|decoded_imm [22] & (\cpu|Add10~43  & VCC)) # (!\cpu|decoded_imm [22] & (!\cpu|Add10~43 )))) # (!\cpu|reg_pc [22] & ((\cpu|decoded_imm [22] & (!\cpu|Add10~43 )) # (!\cpu|decoded_imm [22] & ((\cpu|Add10~43 
// ) # (GND)))))
// \cpu|Add10~45  = CARRY((\cpu|reg_pc [22] & (!\cpu|decoded_imm [22] & !\cpu|Add10~43 )) # (!\cpu|reg_pc [22] & ((!\cpu|Add10~43 ) # (!\cpu|decoded_imm [22]))))

	.dataa(\cpu|reg_pc [22]),
	.datab(\cpu|decoded_imm [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add10~43 ),
	.combout(\cpu|Add10~44_combout ),
	.cout(\cpu|Add10~45 ));
// synopsys translate_off
defparam \cpu|Add10~44 .lut_mask = 16'h9617;
defparam \cpu|Add10~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N14
fiftyfivenm_lcell_comb \cpu|Add10~46 (
// Equation(s):
// \cpu|Add10~46_combout  = ((\cpu|decoded_imm [23] $ (\cpu|reg_pc [23] $ (!\cpu|Add10~45 )))) # (GND)
// \cpu|Add10~47  = CARRY((\cpu|decoded_imm [23] & ((\cpu|reg_pc [23]) # (!\cpu|Add10~45 ))) # (!\cpu|decoded_imm [23] & (\cpu|reg_pc [23] & !\cpu|Add10~45 )))

	.dataa(\cpu|decoded_imm [23]),
	.datab(\cpu|reg_pc [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add10~45 ),
	.combout(\cpu|Add10~46_combout ),
	.cout(\cpu|Add10~47 ));
// synopsys translate_off
defparam \cpu|Add10~46 .lut_mask = 16'h698E;
defparam \cpu|Add10~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N16
fiftyfivenm_lcell_comb \cpu|Add10~48 (
// Equation(s):
// \cpu|Add10~48_combout  = (\cpu|reg_pc [24] & ((\cpu|decoded_imm [24] & (\cpu|Add10~47  & VCC)) # (!\cpu|decoded_imm [24] & (!\cpu|Add10~47 )))) # (!\cpu|reg_pc [24] & ((\cpu|decoded_imm [24] & (!\cpu|Add10~47 )) # (!\cpu|decoded_imm [24] & ((\cpu|Add10~47 
// ) # (GND)))))
// \cpu|Add10~49  = CARRY((\cpu|reg_pc [24] & (!\cpu|decoded_imm [24] & !\cpu|Add10~47 )) # (!\cpu|reg_pc [24] & ((!\cpu|Add10~47 ) # (!\cpu|decoded_imm [24]))))

	.dataa(\cpu|reg_pc [24]),
	.datab(\cpu|decoded_imm [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add10~47 ),
	.combout(\cpu|Add10~48_combout ),
	.cout(\cpu|Add10~49 ));
// synopsys translate_off
defparam \cpu|Add10~48 .lut_mask = 16'h9617;
defparam \cpu|Add10~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N18
fiftyfivenm_lcell_comb \cpu|Add10~50 (
// Equation(s):
// \cpu|Add10~50_combout  = ((\cpu|decoded_imm [25] $ (\cpu|reg_pc [25] $ (!\cpu|Add10~49 )))) # (GND)
// \cpu|Add10~51  = CARRY((\cpu|decoded_imm [25] & ((\cpu|reg_pc [25]) # (!\cpu|Add10~49 ))) # (!\cpu|decoded_imm [25] & (\cpu|reg_pc [25] & !\cpu|Add10~49 )))

	.dataa(\cpu|decoded_imm [25]),
	.datab(\cpu|reg_pc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add10~49 ),
	.combout(\cpu|Add10~50_combout ),
	.cout(\cpu|Add10~51 ));
// synopsys translate_off
defparam \cpu|Add10~50 .lut_mask = 16'h698E;
defparam \cpu|Add10~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y6_N3
dffeas \cpu|cpuregs_rtl_0_bypass[38] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector132~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
fiftyfivenm_lcell_comb \cpu|reg_pc~26 (
// Equation(s):
// \cpu|reg_pc~26_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|Selector163~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [26]))))

	.dataa(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datab(\cpu|WideOr26~combout ),
	.datac(\cpu|reg_next_pc [26]),
	.datad(\cpu|Selector163~0_combout ),
	.cin(gnd),
	.combout(\cpu|reg_pc~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~26 .lut_mask = 16'hAA80;
defparam \cpu|reg_pc~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N21
dffeas \cpu|reg_pc[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[26] .is_wysiwyg = "true";
defparam \cpu|reg_pc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N8
fiftyfivenm_lcell_comb \cpu|Add3~38 (
// Equation(s):
// \cpu|Add3~38_combout  = (\cpu|reg_pc [20] & (!\cpu|Add3~37 )) # (!\cpu|reg_pc [20] & ((\cpu|Add3~37 ) # (GND)))
// \cpu|Add3~39  = CARRY((!\cpu|Add3~37 ) # (!\cpu|reg_pc [20]))

	.dataa(gnd),
	.datab(\cpu|reg_pc [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~37 ),
	.combout(\cpu|Add3~38_combout ),
	.cout(\cpu|Add3~39 ));
// synopsys translate_off
defparam \cpu|Add3~38 .lut_mask = 16'h3C3F;
defparam \cpu|Add3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N10
fiftyfivenm_lcell_comb \cpu|Add3~40 (
// Equation(s):
// \cpu|Add3~40_combout  = (\cpu|reg_pc [21] & (\cpu|Add3~39  $ (GND))) # (!\cpu|reg_pc [21] & (!\cpu|Add3~39  & VCC))
// \cpu|Add3~41  = CARRY((\cpu|reg_pc [21] & !\cpu|Add3~39 ))

	.dataa(gnd),
	.datab(\cpu|reg_pc [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~39 ),
	.combout(\cpu|Add3~40_combout ),
	.cout(\cpu|Add3~41 ));
// synopsys translate_off
defparam \cpu|Add3~40 .lut_mask = 16'hC30C;
defparam \cpu|Add3~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N12
fiftyfivenm_lcell_comb \cpu|Add3~42 (
// Equation(s):
// \cpu|Add3~42_combout  = (\cpu|reg_pc [22] & (!\cpu|Add3~41 )) # (!\cpu|reg_pc [22] & ((\cpu|Add3~41 ) # (GND)))
// \cpu|Add3~43  = CARRY((!\cpu|Add3~41 ) # (!\cpu|reg_pc [22]))

	.dataa(gnd),
	.datab(\cpu|reg_pc [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~41 ),
	.combout(\cpu|Add3~42_combout ),
	.cout(\cpu|Add3~43 ));
// synopsys translate_off
defparam \cpu|Add3~42 .lut_mask = 16'h3C3F;
defparam \cpu|Add3~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N14
fiftyfivenm_lcell_comb \cpu|Add3~44 (
// Equation(s):
// \cpu|Add3~44_combout  = (\cpu|reg_pc [23] & (\cpu|Add3~43  $ (GND))) # (!\cpu|reg_pc [23] & (!\cpu|Add3~43  & VCC))
// \cpu|Add3~45  = CARRY((\cpu|reg_pc [23] & !\cpu|Add3~43 ))

	.dataa(\cpu|reg_pc [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~43 ),
	.combout(\cpu|Add3~44_combout ),
	.cout(\cpu|Add3~45 ));
// synopsys translate_off
defparam \cpu|Add3~44 .lut_mask = 16'hA50A;
defparam \cpu|Add3~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N16
fiftyfivenm_lcell_comb \cpu|Add3~46 (
// Equation(s):
// \cpu|Add3~46_combout  = (\cpu|reg_pc [24] & (!\cpu|Add3~45 )) # (!\cpu|reg_pc [24] & ((\cpu|Add3~45 ) # (GND)))
// \cpu|Add3~47  = CARRY((!\cpu|Add3~45 ) # (!\cpu|reg_pc [24]))

	.dataa(gnd),
	.datab(\cpu|reg_pc [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~45 ),
	.combout(\cpu|Add3~46_combout ),
	.cout(\cpu|Add3~47 ));
// synopsys translate_off
defparam \cpu|Add3~46 .lut_mask = 16'h3C3F;
defparam \cpu|Add3~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
fiftyfivenm_lcell_comb \cpu|Add3~48 (
// Equation(s):
// \cpu|Add3~48_combout  = (\cpu|reg_pc [25] & (\cpu|Add3~47  $ (GND))) # (!\cpu|reg_pc [25] & (!\cpu|Add3~47  & VCC))
// \cpu|Add3~49  = CARRY((\cpu|reg_pc [25] & !\cpu|Add3~47 ))

	.dataa(gnd),
	.datab(\cpu|reg_pc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~47 ),
	.combout(\cpu|Add3~48_combout ),
	.cout(\cpu|Add3~49 ));
// synopsys translate_off
defparam \cpu|Add3~48 .lut_mask = 16'hC30C;
defparam \cpu|Add3~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N20
fiftyfivenm_lcell_comb \cpu|Add3~50 (
// Equation(s):
// \cpu|Add3~50_combout  = (\cpu|reg_pc [26] & (!\cpu|Add3~49 )) # (!\cpu|reg_pc [26] & ((\cpu|Add3~49 ) # (GND)))
// \cpu|Add3~51  = CARRY((!\cpu|Add3~49 ) # (!\cpu|reg_pc [26]))

	.dataa(\cpu|reg_pc [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~49 ),
	.combout(\cpu|Add3~50_combout ),
	.cout(\cpu|Add3~51 ));
// synopsys translate_off
defparam \cpu|Add3~50 .lut_mask = 16'h5A5F;
defparam \cpu|Add3~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
fiftyfivenm_lcell_comb \cpu|Selector131~1 (
// Equation(s):
// \cpu|Selector131~1_combout  = (!\cpu|irq_state [0] & ((\cpu|always18~8_combout  & ((\cpu|Selector131~0_combout ))) # (!\cpu|always18~8_combout  & (\cpu|Add3~50_combout ))))

	.dataa(\cpu|Add3~50_combout ),
	.datab(\cpu|Selector131~0_combout ),
	.datac(\cpu|always18~8_combout ),
	.datad(\cpu|irq_state [0]),
	.cin(gnd),
	.combout(\cpu|Selector131~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector131~1 .lut_mask = 16'h00CA;
defparam \cpu|Selector131~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
fiftyfivenm_lcell_comb \cpu|Selector131~2 (
// Equation(s):
// \cpu|Selector131~2_combout  = (!\cpu|irq_state [1] & ((\cpu|Selector131~1_combout ) # ((\cpu|reg_next_pc [26] & \cpu|irq_state [0]))))

	.dataa(\cpu|Selector131~1_combout ),
	.datab(\cpu|irq_state [1]),
	.datac(\cpu|reg_next_pc [26]),
	.datad(\cpu|irq_state [0]),
	.cin(gnd),
	.combout(\cpu|Selector131~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector131~2 .lut_mask = 16'h3222;
defparam \cpu|Selector131~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N14
fiftyfivenm_lcell_comb \cpu|instr_lh~0 (
// Equation(s):
// \cpu|instr_lh~0_combout  = (!\cpu|mem_rdata_q [13] & (\cpu|mem_rdata_q [12] & (!\cpu|mem_rdata_q [14] & \cpu|is_lb_lh_lw_lbu_lhu~q )))

	.dataa(\cpu|mem_rdata_q [13]),
	.datab(\cpu|mem_rdata_q [12]),
	.datac(\cpu|mem_rdata_q [14]),
	.datad(\cpu|is_lb_lh_lw_lbu_lhu~q ),
	.cin(gnd),
	.combout(\cpu|instr_lh~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_lh~0 .lut_mask = 16'h0400;
defparam \cpu|instr_lh~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N15
dffeas \cpu|instr_lh (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_lh~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_lh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_lh .is_wysiwyg = "true";
defparam \cpu|instr_lh .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N14
fiftyfivenm_lcell_comb \cpu|Selector427~1 (
// Equation(s):
// \cpu|Selector427~1_combout  = (\cpu|instr_lh~q  & ((\cpu|mem_do_rdata~1_combout ) # ((\cpu|latched_is_lh~q  & \cpu|Selector427~0_combout )))) # (!\cpu|instr_lh~q  & (((\cpu|latched_is_lh~q  & \cpu|Selector427~0_combout ))))

	.dataa(\cpu|instr_lh~q ),
	.datab(\cpu|mem_do_rdata~1_combout ),
	.datac(\cpu|latched_is_lh~q ),
	.datad(\cpu|Selector427~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector427~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector427~1 .lut_mask = 16'hF888;
defparam \cpu|Selector427~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N15
dffeas \cpu|latched_is_lh (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector427~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|latched_is_lh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|latched_is_lh .is_wysiwyg = "true";
defparam \cpu|latched_is_lh .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N8
fiftyfivenm_lcell_comb \cpu|Selector439~10 (
// Equation(s):
// \cpu|Selector439~10_combout  = (\cpu|cpu_state.cpu_state_ldmem~q ) # ((\cpu|latched_is_lh~q ) # ((\cpu|latched_is_lb~q ) # (!\cpu|mem_wordsize.00~q )))

	.dataa(\cpu|cpu_state.cpu_state_ldmem~q ),
	.datab(\cpu|latched_is_lh~q ),
	.datac(\cpu|mem_wordsize.00~q ),
	.datad(\cpu|latched_is_lb~q ),
	.cin(gnd),
	.combout(\cpu|Selector439~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector439~10 .lut_mask = 16'hFFEF;
defparam \cpu|Selector439~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N6
fiftyfivenm_lcell_comb \cpu|decoded_imm[28]~16 (
// Equation(s):
// \cpu|decoded_imm[28]~16_combout  = (\cpu|WideOr16~0_combout  & ((\cpu|decoded_imm_uj [20]))) # (!\cpu|WideOr16~0_combout  & (\cpu|mem_rdata_q [28]))

	.dataa(\cpu|mem_rdata_q [28]),
	.datab(\cpu|WideOr16~0_combout ),
	.datac(gnd),
	.datad(\cpu|decoded_imm_uj [20]),
	.cin(gnd),
	.combout(\cpu|decoded_imm[28]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm[28]~16 .lut_mask = 16'hEE22;
defparam \cpu|decoded_imm[28]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N7
dffeas \cpu|decoded_imm[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm[28]~16_combout ),
	.asdata(\cpu|mem_rdata_q [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Selector61~0_combout ),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[28] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N30
fiftyfivenm_lcell_comb \cpu|decoded_imm[27]~15 (
// Equation(s):
// \cpu|decoded_imm[27]~15_combout  = (\cpu|WideOr16~0_combout  & ((\cpu|decoded_imm_uj [20]))) # (!\cpu|WideOr16~0_combout  & (\cpu|mem_rdata_q [27]))

	.dataa(\cpu|WideOr16~0_combout ),
	.datab(\cpu|mem_rdata_q [27]),
	.datac(gnd),
	.datad(\cpu|decoded_imm_uj [20]),
	.cin(gnd),
	.combout(\cpu|decoded_imm[27]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm[27]~15 .lut_mask = 16'hEE44;
defparam \cpu|decoded_imm[27]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N31
dffeas \cpu|decoded_imm[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm[27]~15_combout ),
	.asdata(\cpu|mem_rdata_q [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Selector61~0_combout ),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[27] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N16
fiftyfivenm_lcell_comb \cpu|decoded_imm[26]~14 (
// Equation(s):
// \cpu|decoded_imm[26]~14_combout  = (\cpu|WideOr16~0_combout  & ((\cpu|decoded_imm_uj [20]))) # (!\cpu|WideOr16~0_combout  & (\cpu|mem_rdata_q [26]))

	.dataa(\cpu|mem_rdata_q [26]),
	.datab(\cpu|decoded_imm_uj [20]),
	.datac(gnd),
	.datad(\cpu|WideOr16~0_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_imm[26]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm[26]~14 .lut_mask = 16'hCCAA;
defparam \cpu|decoded_imm[26]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N17
dffeas \cpu|decoded_imm[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm[26]~14_combout ),
	.asdata(\cpu|mem_rdata_q [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Selector61~0_combout ),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[26] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N20
fiftyfivenm_lcell_comb \cpu|Add10~52 (
// Equation(s):
// \cpu|Add10~52_combout  = (\cpu|reg_pc [26] & ((\cpu|decoded_imm [26] & (\cpu|Add10~51  & VCC)) # (!\cpu|decoded_imm [26] & (!\cpu|Add10~51 )))) # (!\cpu|reg_pc [26] & ((\cpu|decoded_imm [26] & (!\cpu|Add10~51 )) # (!\cpu|decoded_imm [26] & ((\cpu|Add10~51 
// ) # (GND)))))
// \cpu|Add10~53  = CARRY((\cpu|reg_pc [26] & (!\cpu|decoded_imm [26] & !\cpu|Add10~51 )) # (!\cpu|reg_pc [26] & ((!\cpu|Add10~51 ) # (!\cpu|decoded_imm [26]))))

	.dataa(\cpu|reg_pc [26]),
	.datab(\cpu|decoded_imm [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add10~51 ),
	.combout(\cpu|Add10~52_combout ),
	.cout(\cpu|Add10~53 ));
// synopsys translate_off
defparam \cpu|Add10~52 .lut_mask = 16'h9617;
defparam \cpu|Add10~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N22
fiftyfivenm_lcell_comb \cpu|Add10~54 (
// Equation(s):
// \cpu|Add10~54_combout  = ((\cpu|decoded_imm [27] $ (\cpu|reg_pc [27] $ (!\cpu|Add10~53 )))) # (GND)
// \cpu|Add10~55  = CARRY((\cpu|decoded_imm [27] & ((\cpu|reg_pc [27]) # (!\cpu|Add10~53 ))) # (!\cpu|decoded_imm [27] & (\cpu|reg_pc [27] & !\cpu|Add10~53 )))

	.dataa(\cpu|decoded_imm [27]),
	.datab(\cpu|reg_pc [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add10~53 ),
	.combout(\cpu|Add10~54_combout ),
	.cout(\cpu|Add10~55 ));
// synopsys translate_off
defparam \cpu|Add10~54 .lut_mask = 16'h698E;
defparam \cpu|Add10~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N16
fiftyfivenm_lcell_comb \cpu|reg_out[16]~13 (
// Equation(s):
// \cpu|reg_out[16]~13_combout  = (\cpu|cpu_state.cpu_state_ldmem~q ) # ((\cpu|latched_is_lh~q ) # (\cpu|latched_is_lb~q ))

	.dataa(\cpu|cpu_state.cpu_state_ldmem~q ),
	.datab(gnd),
	.datac(\cpu|latched_is_lh~q ),
	.datad(\cpu|latched_is_lb~q ),
	.cin(gnd),
	.combout(\cpu|reg_out[16]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_out[16]~13 .lut_mask = 16'hFFFA;
defparam \cpu|reg_out[16]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~41 (
// Equation(s):
// \cpu|pcpi_mul|rs2~41_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [31] & (\cpu|pcpi_mul|instr_mulh~q ))) # (!\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|rs2 [51]))))

	.dataa(\cpu|reg_op2 [31]),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(\cpu|pcpi_mul|instr_mulh~q ),
	.datad(\cpu|pcpi_mul|rs2 [51]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~41 .lut_mask = 16'hB380;
defparam \cpu|pcpi_mul|rs2~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N25
dffeas \cpu|pcpi_mul|rs2[52] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [52]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[52] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~43 (
// Equation(s):
// \cpu|pcpi_mul|rs2~43_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [31] & (\cpu|pcpi_mul|instr_mulh~q ))) # (!\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|rs2 [52]))))

	.dataa(\cpu|reg_op2 [31]),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(\cpu|pcpi_mul|instr_mulh~q ),
	.datad(\cpu|pcpi_mul|rs2 [52]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~43 .lut_mask = 16'hB380;
defparam \cpu|pcpi_mul|rs2~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N29
dffeas \cpu|pcpi_mul|rs2[53] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [53]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[53] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~45 (
// Equation(s):
// \cpu|pcpi_mul|rs2~45_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [31] & (\cpu|pcpi_mul|instr_mulh~q ))) # (!\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|rs2 [53]))))

	.dataa(\cpu|reg_op2 [31]),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(\cpu|pcpi_mul|instr_mulh~q ),
	.datad(\cpu|pcpi_mul|rs2 [53]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~45 .lut_mask = 16'hB380;
defparam \cpu|pcpi_mul|rs2~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N15
dffeas \cpu|pcpi_mul|rs2[54] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [54]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[54] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~47 (
// Equation(s):
// \cpu|pcpi_mul|rs2~47_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [31] & (\cpu|pcpi_mul|instr_mulh~q ))) # (!\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|rs2 [54]))))

	.dataa(\cpu|reg_op2 [31]),
	.datab(\cpu|pcpi_mul|instr_mulh~q ),
	.datac(\cpu|pcpi_mul|rs2 [54]),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~47 .lut_mask = 16'h88F0;
defparam \cpu|pcpi_mul|rs2~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N11
dffeas \cpu|pcpi_mul|rs2[55] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [55]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[55] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~55 (
// Equation(s):
// \cpu|pcpi_mul|rs2~55_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [31] & (\cpu|pcpi_mul|instr_mulh~q ))) # (!\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|rs2 [55]))))

	.dataa(\cpu|reg_op2 [31]),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(\cpu|pcpi_mul|instr_mulh~q ),
	.datad(\cpu|pcpi_mul|rs2 [55]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~55 .lut_mask = 16'hB380;
defparam \cpu|pcpi_mul|rs2~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N3
dffeas \cpu|pcpi_mul|rs2[56] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [56]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[56] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~54 (
// Equation(s):
// \cpu|pcpi_mul|rs2~54_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [31] & (\cpu|pcpi_mul|instr_mulh~q ))) # (!\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|rs2 [56]))))

	.dataa(\cpu|reg_op2 [31]),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(\cpu|pcpi_mul|instr_mulh~q ),
	.datad(\cpu|pcpi_mul|rs2 [56]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~54 .lut_mask = 16'hB380;
defparam \cpu|pcpi_mul|rs2~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N23
dffeas \cpu|pcpi_mul|rs2[57] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [57]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[57] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~53 (
// Equation(s):
// \cpu|pcpi_mul|rs2~53_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [31] & (\cpu|pcpi_mul|instr_mulh~q ))) # (!\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|rs2 [57]))))

	.dataa(\cpu|reg_op2 [31]),
	.datab(\cpu|pcpi_mul|instr_mulh~q ),
	.datac(\cpu|pcpi_mul|rs2 [57]),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~53 .lut_mask = 16'h88F0;
defparam \cpu|pcpi_mul|rs2~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N19
dffeas \cpu|pcpi_mul|rs2[58] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [58]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[58] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[58]~53 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[58]~53_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [58])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1 [0]),
	.datad(\cpu|pcpi_mul|rs2 [58]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[58]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[58]~53 .lut_mask = 16'hF000;
defparam \cpu|pcpi_mul|this_rs2[58]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[55]~47 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[55]~47_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [55])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1 [0]),
	.datad(\cpu|pcpi_mul|rs2 [55]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[55]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[55]~47 .lut_mask = 16'hF000;
defparam \cpu|pcpi_mul|this_rs2[55]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N6
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[53]~43 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[53]~43_combout  = (\cpu|pcpi_mul|rs2 [53] & \cpu|pcpi_mul|rs1 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs2 [53]),
	.datad(\cpu|pcpi_mul|rs1 [0]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[53]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[53]~43 .lut_mask = 16'hF000;
defparam \cpu|pcpi_mul|this_rs2[53]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N24
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add24~6 (
// Equation(s):
// \cpu|pcpi_mul|Add24~6_combout  = (\cpu|pcpi_mul|rd [51] & (!\cpu|pcpi_mul|Add24~5 )) # (!\cpu|pcpi_mul|rd [51] & ((\cpu|pcpi_mul|Add24~5 ) # (GND)))
// \cpu|pcpi_mul|Add24~7  = CARRY((!\cpu|pcpi_mul|Add24~5 ) # (!\cpu|pcpi_mul|rd [51]))

	.dataa(\cpu|pcpi_mul|rd [51]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add24~5 ),
	.combout(\cpu|pcpi_mul|Add24~6_combout ),
	.cout(\cpu|pcpi_mul|Add24~7 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add24~6 .lut_mask = 16'h5A5F;
defparam \cpu|pcpi_mul|Add24~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N26
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add24~8 (
// Equation(s):
// \cpu|pcpi_mul|Add24~8_combout  = !\cpu|pcpi_mul|Add24~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|pcpi_mul|Add24~7 ),
	.combout(\cpu|pcpi_mul|Add24~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|Add24~8 .lut_mask = 16'h0F0F;
defparam \cpu|pcpi_mul|Add24~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N6
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[51]~142 (
// Equation(s):
// \cpu|pcpi_mul|rd[51]~142_combout  = (\cpu|pcpi_mul|this_rs2[51]~39_combout  & ((\cpu|pcpi_mul|Add24~6_combout  & (\cpu|pcpi_mul|rd[50]~139  & VCC)) # (!\cpu|pcpi_mul|Add24~6_combout  & (!\cpu|pcpi_mul|rd[50]~139 )))) # 
// (!\cpu|pcpi_mul|this_rs2[51]~39_combout  & ((\cpu|pcpi_mul|Add24~6_combout  & (!\cpu|pcpi_mul|rd[50]~139 )) # (!\cpu|pcpi_mul|Add24~6_combout  & ((\cpu|pcpi_mul|rd[50]~139 ) # (GND)))))
// \cpu|pcpi_mul|rd[51]~143  = CARRY((\cpu|pcpi_mul|this_rs2[51]~39_combout  & (!\cpu|pcpi_mul|Add24~6_combout  & !\cpu|pcpi_mul|rd[50]~139 )) # (!\cpu|pcpi_mul|this_rs2[51]~39_combout  & ((!\cpu|pcpi_mul|rd[50]~139 ) # (!\cpu|pcpi_mul|Add24~6_combout ))))

	.dataa(\cpu|pcpi_mul|this_rs2[51]~39_combout ),
	.datab(\cpu|pcpi_mul|Add24~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[50]~139 ),
	.combout(\cpu|pcpi_mul|rd[51]~142_combout ),
	.cout(\cpu|pcpi_mul|rd[51]~143 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[51]~142 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[51]~142 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N8
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rdx[52]~35 (
// Equation(s):
// \cpu|pcpi_mul|rdx[52]~35_combout  = \cpu|pcpi_mul|Add24~8_combout  $ (!\cpu|pcpi_mul|rd[51]~143 )

	.dataa(\cpu|pcpi_mul|Add24~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|pcpi_mul|rd[51]~143 ),
	.combout(\cpu|pcpi_mul|rdx[52]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[52]~35 .lut_mask = 16'hA5A5;
defparam \cpu|pcpi_mul|rdx[52]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N9
dffeas \cpu|pcpi_mul|rdx[52] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rdx[52]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rdx [52]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[52] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rdx[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[52]~41 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[52]~41_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [52])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1 [0]),
	.datad(\cpu|pcpi_mul|rs2 [52]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[52]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[52]~41 .lut_mask = 16'hF000;
defparam \cpu|pcpi_mul|this_rs2[52]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N8
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add26~0 (
// Equation(s):
// \cpu|pcpi_mul|Add26~0_combout  = (\cpu|pcpi_mul|rdx [52] & (\cpu|pcpi_mul|rd [52] $ (VCC))) # (!\cpu|pcpi_mul|rdx [52] & (\cpu|pcpi_mul|rd [52] & VCC))
// \cpu|pcpi_mul|Add26~1  = CARRY((\cpu|pcpi_mul|rdx [52] & \cpu|pcpi_mul|rd [52]))

	.dataa(\cpu|pcpi_mul|rdx [52]),
	.datab(\cpu|pcpi_mul|rd [52]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|Add26~0_combout ),
	.cout(\cpu|pcpi_mul|Add26~1 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add26~0 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|Add26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[52]~146 (
// Equation(s):
// \cpu|pcpi_mul|rd[52]~146_combout  = (\cpu|pcpi_mul|this_rs2[52]~41_combout  & (\cpu|pcpi_mul|Add26~0_combout  $ (VCC))) # (!\cpu|pcpi_mul|this_rs2[52]~41_combout  & (\cpu|pcpi_mul|Add26~0_combout  & VCC))
// \cpu|pcpi_mul|rd[52]~147  = CARRY((\cpu|pcpi_mul|this_rs2[52]~41_combout  & \cpu|pcpi_mul|Add26~0_combout ))

	.dataa(\cpu|pcpi_mul|this_rs2[52]~41_combout ),
	.datab(\cpu|pcpi_mul|Add26~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rd[52]~146_combout ),
	.cout(\cpu|pcpi_mul|rd[52]~147 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[52]~146 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|rd[52]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N21
dffeas \cpu|pcpi_mul|rd[52] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[52]~146_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [52]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[52] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add26~2 (
// Equation(s):
// \cpu|pcpi_mul|Add26~2_combout  = (\cpu|pcpi_mul|rd [53] & (!\cpu|pcpi_mul|Add26~1 )) # (!\cpu|pcpi_mul|rd [53] & ((\cpu|pcpi_mul|Add26~1 ) # (GND)))
// \cpu|pcpi_mul|Add26~3  = CARRY((!\cpu|pcpi_mul|Add26~1 ) # (!\cpu|pcpi_mul|rd [53]))

	.dataa(\cpu|pcpi_mul|rd [53]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add26~1 ),
	.combout(\cpu|pcpi_mul|Add26~2_combout ),
	.cout(\cpu|pcpi_mul|Add26~3 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add26~2 .lut_mask = 16'h5A5F;
defparam \cpu|pcpi_mul|Add26~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[53]~150 (
// Equation(s):
// \cpu|pcpi_mul|rd[53]~150_combout  = (\cpu|pcpi_mul|this_rs2[53]~43_combout  & ((\cpu|pcpi_mul|Add26~2_combout  & (\cpu|pcpi_mul|rd[52]~147  & VCC)) # (!\cpu|pcpi_mul|Add26~2_combout  & (!\cpu|pcpi_mul|rd[52]~147 )))) # 
// (!\cpu|pcpi_mul|this_rs2[53]~43_combout  & ((\cpu|pcpi_mul|Add26~2_combout  & (!\cpu|pcpi_mul|rd[52]~147 )) # (!\cpu|pcpi_mul|Add26~2_combout  & ((\cpu|pcpi_mul|rd[52]~147 ) # (GND)))))
// \cpu|pcpi_mul|rd[53]~151  = CARRY((\cpu|pcpi_mul|this_rs2[53]~43_combout  & (!\cpu|pcpi_mul|Add26~2_combout  & !\cpu|pcpi_mul|rd[52]~147 )) # (!\cpu|pcpi_mul|this_rs2[53]~43_combout  & ((!\cpu|pcpi_mul|rd[52]~147 ) # (!\cpu|pcpi_mul|Add26~2_combout ))))

	.dataa(\cpu|pcpi_mul|this_rs2[53]~43_combout ),
	.datab(\cpu|pcpi_mul|Add26~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[52]~147 ),
	.combout(\cpu|pcpi_mul|rd[53]~150_combout ),
	.cout(\cpu|pcpi_mul|rd[53]~151 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[53]~150 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[53]~150 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y12_N23
dffeas \cpu|pcpi_mul|rd[53] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[53]~150_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [53]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[53] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add26~4 (
// Equation(s):
// \cpu|pcpi_mul|Add26~4_combout  = (\cpu|pcpi_mul|rd [54] & (\cpu|pcpi_mul|Add26~3  $ (GND))) # (!\cpu|pcpi_mul|rd [54] & (!\cpu|pcpi_mul|Add26~3  & VCC))
// \cpu|pcpi_mul|Add26~5  = CARRY((\cpu|pcpi_mul|rd [54] & !\cpu|pcpi_mul|Add26~3 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [54]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add26~3 ),
	.combout(\cpu|pcpi_mul|Add26~4_combout ),
	.cout(\cpu|pcpi_mul|Add26~5 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add26~4 .lut_mask = 16'hC30C;
defparam \cpu|pcpi_mul|Add26~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[54]~45 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[54]~45_combout  = (\cpu|pcpi_mul|rs2 [54] & \cpu|pcpi_mul|rs1 [0])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs2 [54]),
	.datac(\cpu|pcpi_mul|rs1 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[54]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[54]~45 .lut_mask = 16'hC0C0;
defparam \cpu|pcpi_mul|this_rs2[54]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[54]~154 (
// Equation(s):
// \cpu|pcpi_mul|rd[54]~154_combout  = ((\cpu|pcpi_mul|Add26~4_combout  $ (\cpu|pcpi_mul|this_rs2[54]~45_combout  $ (!\cpu|pcpi_mul|rd[53]~151 )))) # (GND)
// \cpu|pcpi_mul|rd[54]~155  = CARRY((\cpu|pcpi_mul|Add26~4_combout  & ((\cpu|pcpi_mul|this_rs2[54]~45_combout ) # (!\cpu|pcpi_mul|rd[53]~151 ))) # (!\cpu|pcpi_mul|Add26~4_combout  & (\cpu|pcpi_mul|this_rs2[54]~45_combout  & !\cpu|pcpi_mul|rd[53]~151 )))

	.dataa(\cpu|pcpi_mul|Add26~4_combout ),
	.datab(\cpu|pcpi_mul|this_rs2[54]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[53]~151 ),
	.combout(\cpu|pcpi_mul|rd[54]~154_combout ),
	.cout(\cpu|pcpi_mul|rd[54]~155 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[54]~154 .lut_mask = 16'h698E;
defparam \cpu|pcpi_mul|rd[54]~154 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y12_N25
dffeas \cpu|pcpi_mul|rd[54] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[54]~154_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [54]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[54] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N14
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add26~6 (
// Equation(s):
// \cpu|pcpi_mul|Add26~6_combout  = (\cpu|pcpi_mul|rd [55] & (!\cpu|pcpi_mul|Add26~5 )) # (!\cpu|pcpi_mul|rd [55] & ((\cpu|pcpi_mul|Add26~5 ) # (GND)))
// \cpu|pcpi_mul|Add26~7  = CARRY((!\cpu|pcpi_mul|Add26~5 ) # (!\cpu|pcpi_mul|rd [55]))

	.dataa(\cpu|pcpi_mul|rd [55]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add26~5 ),
	.combout(\cpu|pcpi_mul|Add26~6_combout ),
	.cout(\cpu|pcpi_mul|Add26~7 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add26~6 .lut_mask = 16'h5A5F;
defparam \cpu|pcpi_mul|Add26~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[55]~158 (
// Equation(s):
// \cpu|pcpi_mul|rd[55]~158_combout  = (\cpu|pcpi_mul|this_rs2[55]~47_combout  & ((\cpu|pcpi_mul|Add26~6_combout  & (\cpu|pcpi_mul|rd[54]~155  & VCC)) # (!\cpu|pcpi_mul|Add26~6_combout  & (!\cpu|pcpi_mul|rd[54]~155 )))) # 
// (!\cpu|pcpi_mul|this_rs2[55]~47_combout  & ((\cpu|pcpi_mul|Add26~6_combout  & (!\cpu|pcpi_mul|rd[54]~155 )) # (!\cpu|pcpi_mul|Add26~6_combout  & ((\cpu|pcpi_mul|rd[54]~155 ) # (GND)))))
// \cpu|pcpi_mul|rd[55]~159  = CARRY((\cpu|pcpi_mul|this_rs2[55]~47_combout  & (!\cpu|pcpi_mul|Add26~6_combout  & !\cpu|pcpi_mul|rd[54]~155 )) # (!\cpu|pcpi_mul|this_rs2[55]~47_combout  & ((!\cpu|pcpi_mul|rd[54]~155 ) # (!\cpu|pcpi_mul|Add26~6_combout ))))

	.dataa(\cpu|pcpi_mul|this_rs2[55]~47_combout ),
	.datab(\cpu|pcpi_mul|Add26~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[54]~155 ),
	.combout(\cpu|pcpi_mul|rd[55]~158_combout ),
	.cout(\cpu|pcpi_mul|rd[55]~159 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[55]~158 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[55]~158 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y12_N27
dffeas \cpu|pcpi_mul|rd[55] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[55]~158_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [55]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[55] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add26~8 (
// Equation(s):
// \cpu|pcpi_mul|Add26~8_combout  = !\cpu|pcpi_mul|Add26~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|pcpi_mul|Add26~7 ),
	.combout(\cpu|pcpi_mul|Add26~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|Add26~8 .lut_mask = 16'h0F0F;
defparam \cpu|pcpi_mul|Add26~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N28
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rdx[56]~39 (
// Equation(s):
// \cpu|pcpi_mul|rdx[56]~39_combout  = \cpu|pcpi_mul|rd[55]~159  $ (!\cpu|pcpi_mul|Add26~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|Add26~8_combout ),
	.cin(\cpu|pcpi_mul|rd[55]~159 ),
	.combout(\cpu|pcpi_mul|rdx[56]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[56]~39 .lut_mask = 16'hF00F;
defparam \cpu|pcpi_mul|rdx[56]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y12_N29
dffeas \cpu|pcpi_mul|rdx[56] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rdx[56]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rdx [56]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[56] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rdx[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[56]~55 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[56]~55_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [56])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1 [0]),
	.datad(\cpu|pcpi_mul|rs2 [56]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[56]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[56]~55 .lut_mask = 16'hF000;
defparam \cpu|pcpi_mul|this_rs2[56]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N8
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add28~0 (
// Equation(s):
// \cpu|pcpi_mul|Add28~0_combout  = (\cpu|pcpi_mul|rdx [56] & (\cpu|pcpi_mul|rd [56] $ (VCC))) # (!\cpu|pcpi_mul|rdx [56] & (\cpu|pcpi_mul|rd [56] & VCC))
// \cpu|pcpi_mul|Add28~1  = CARRY((\cpu|pcpi_mul|rdx [56] & \cpu|pcpi_mul|rd [56]))

	.dataa(\cpu|pcpi_mul|rdx [56]),
	.datab(\cpu|pcpi_mul|rd [56]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|Add28~0_combout ),
	.cout(\cpu|pcpi_mul|Add28~1 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add28~0 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|Add28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N20
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[56]~168 (
// Equation(s):
// \cpu|pcpi_mul|rd[56]~168_combout  = (\cpu|pcpi_mul|this_rs2[56]~55_combout  & (\cpu|pcpi_mul|Add28~0_combout  $ (VCC))) # (!\cpu|pcpi_mul|this_rs2[56]~55_combout  & (\cpu|pcpi_mul|Add28~0_combout  & VCC))
// \cpu|pcpi_mul|rd[56]~169  = CARRY((\cpu|pcpi_mul|this_rs2[56]~55_combout  & \cpu|pcpi_mul|Add28~0_combout ))

	.dataa(\cpu|pcpi_mul|this_rs2[56]~55_combout ),
	.datab(\cpu|pcpi_mul|Add28~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rd[56]~168_combout ),
	.cout(\cpu|pcpi_mul|rd[56]~169 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[56]~168 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|rd[56]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N21
dffeas \cpu|pcpi_mul|rd[56] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[56]~168_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [56]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[56] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N10
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add28~2 (
// Equation(s):
// \cpu|pcpi_mul|Add28~2_combout  = (\cpu|pcpi_mul|rd [57] & (!\cpu|pcpi_mul|Add28~1 )) # (!\cpu|pcpi_mul|rd [57] & ((\cpu|pcpi_mul|Add28~1 ) # (GND)))
// \cpu|pcpi_mul|Add28~3  = CARRY((!\cpu|pcpi_mul|Add28~1 ) # (!\cpu|pcpi_mul|rd [57]))

	.dataa(\cpu|pcpi_mul|rd [57]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add28~1 ),
	.combout(\cpu|pcpi_mul|Add28~2_combout ),
	.cout(\cpu|pcpi_mul|Add28~3 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add28~2 .lut_mask = 16'h5A5F;
defparam \cpu|pcpi_mul|Add28~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[57]~54 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[57]~54_combout  = (\cpu|pcpi_mul|rs2 [57] & \cpu|pcpi_mul|rs1 [0])

	.dataa(\cpu|pcpi_mul|rs2 [57]),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[57]~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[57]~54 .lut_mask = 16'hA0A0;
defparam \cpu|pcpi_mul|this_rs2[57]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N22
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[57]~170 (
// Equation(s):
// \cpu|pcpi_mul|rd[57]~170_combout  = (\cpu|pcpi_mul|Add28~2_combout  & ((\cpu|pcpi_mul|this_rs2[57]~54_combout  & (\cpu|pcpi_mul|rd[56]~169  & VCC)) # (!\cpu|pcpi_mul|this_rs2[57]~54_combout  & (!\cpu|pcpi_mul|rd[56]~169 )))) # 
// (!\cpu|pcpi_mul|Add28~2_combout  & ((\cpu|pcpi_mul|this_rs2[57]~54_combout  & (!\cpu|pcpi_mul|rd[56]~169 )) # (!\cpu|pcpi_mul|this_rs2[57]~54_combout  & ((\cpu|pcpi_mul|rd[56]~169 ) # (GND)))))
// \cpu|pcpi_mul|rd[57]~171  = CARRY((\cpu|pcpi_mul|Add28~2_combout  & (!\cpu|pcpi_mul|this_rs2[57]~54_combout  & !\cpu|pcpi_mul|rd[56]~169 )) # (!\cpu|pcpi_mul|Add28~2_combout  & ((!\cpu|pcpi_mul|rd[56]~169 ) # (!\cpu|pcpi_mul|this_rs2[57]~54_combout ))))

	.dataa(\cpu|pcpi_mul|Add28~2_combout ),
	.datab(\cpu|pcpi_mul|this_rs2[57]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[56]~169 ),
	.combout(\cpu|pcpi_mul|rd[57]~170_combout ),
	.cout(\cpu|pcpi_mul|rd[57]~171 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[57]~170 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[57]~170 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y13_N23
dffeas \cpu|pcpi_mul|rd[57] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[57]~170_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [57]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[57] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N12
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add28~4 (
// Equation(s):
// \cpu|pcpi_mul|Add28~4_combout  = (\cpu|pcpi_mul|rd [58] & (\cpu|pcpi_mul|Add28~3  $ (GND))) # (!\cpu|pcpi_mul|rd [58] & (!\cpu|pcpi_mul|Add28~3  & VCC))
// \cpu|pcpi_mul|Add28~5  = CARRY((\cpu|pcpi_mul|rd [58] & !\cpu|pcpi_mul|Add28~3 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [58]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add28~3 ),
	.combout(\cpu|pcpi_mul|Add28~4_combout ),
	.cout(\cpu|pcpi_mul|Add28~5 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add28~4 .lut_mask = 16'hC30C;
defparam \cpu|pcpi_mul|Add28~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N24
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[58]~172 (
// Equation(s):
// \cpu|pcpi_mul|rd[58]~172_combout  = ((\cpu|pcpi_mul|this_rs2[58]~53_combout  $ (\cpu|pcpi_mul|Add28~4_combout  $ (!\cpu|pcpi_mul|rd[57]~171 )))) # (GND)
// \cpu|pcpi_mul|rd[58]~173  = CARRY((\cpu|pcpi_mul|this_rs2[58]~53_combout  & ((\cpu|pcpi_mul|Add28~4_combout ) # (!\cpu|pcpi_mul|rd[57]~171 ))) # (!\cpu|pcpi_mul|this_rs2[58]~53_combout  & (\cpu|pcpi_mul|Add28~4_combout  & !\cpu|pcpi_mul|rd[57]~171 )))

	.dataa(\cpu|pcpi_mul|this_rs2[58]~53_combout ),
	.datab(\cpu|pcpi_mul|Add28~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[57]~171 ),
	.combout(\cpu|pcpi_mul|rd[58]~172_combout ),
	.cout(\cpu|pcpi_mul|rd[58]~173 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[58]~172 .lut_mask = 16'h698E;
defparam \cpu|pcpi_mul|rd[58]~172 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y13_N25
dffeas \cpu|pcpi_mul|rd[58] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[58]~172_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [58]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[58] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N14
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add28~6 (
// Equation(s):
// \cpu|pcpi_mul|Add28~6_combout  = (\cpu|pcpi_mul|rd [59] & (!\cpu|pcpi_mul|Add28~5 )) # (!\cpu|pcpi_mul|rd [59] & ((\cpu|pcpi_mul|Add28~5 ) # (GND)))
// \cpu|pcpi_mul|Add28~7  = CARRY((!\cpu|pcpi_mul|Add28~5 ) # (!\cpu|pcpi_mul|rd [59]))

	.dataa(\cpu|pcpi_mul|rd [59]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add28~5 ),
	.combout(\cpu|pcpi_mul|Add28~6_combout ),
	.cout(\cpu|pcpi_mul|Add28~7 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add28~6 .lut_mask = 16'h5A5F;
defparam \cpu|pcpi_mul|Add28~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~52 (
// Equation(s):
// \cpu|pcpi_mul|rs2~52_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [31] & (\cpu|pcpi_mul|instr_mulh~q ))) # (!\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|rs2 [58]))))

	.dataa(\cpu|reg_op2 [31]),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(\cpu|pcpi_mul|instr_mulh~q ),
	.datad(\cpu|pcpi_mul|rs2 [58]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~52 .lut_mask = 16'hB380;
defparam \cpu|pcpi_mul|rs2~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N31
dffeas \cpu|pcpi_mul|rs2[59] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [59]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[59] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[59]~52 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[59]~52_combout  = (\cpu|pcpi_mul|rs2 [59] & \cpu|pcpi_mul|rs1 [0])

	.dataa(\cpu|pcpi_mul|rs2 [59]),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[59]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[59]~52 .lut_mask = 16'hA0A0;
defparam \cpu|pcpi_mul|this_rs2[59]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N26
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[59]~174 (
// Equation(s):
// \cpu|pcpi_mul|rd[59]~174_combout  = (\cpu|pcpi_mul|Add28~6_combout  & ((\cpu|pcpi_mul|this_rs2[59]~52_combout  & (\cpu|pcpi_mul|rd[58]~173  & VCC)) # (!\cpu|pcpi_mul|this_rs2[59]~52_combout  & (!\cpu|pcpi_mul|rd[58]~173 )))) # 
// (!\cpu|pcpi_mul|Add28~6_combout  & ((\cpu|pcpi_mul|this_rs2[59]~52_combout  & (!\cpu|pcpi_mul|rd[58]~173 )) # (!\cpu|pcpi_mul|this_rs2[59]~52_combout  & ((\cpu|pcpi_mul|rd[58]~173 ) # (GND)))))
// \cpu|pcpi_mul|rd[59]~175  = CARRY((\cpu|pcpi_mul|Add28~6_combout  & (!\cpu|pcpi_mul|this_rs2[59]~52_combout  & !\cpu|pcpi_mul|rd[58]~173 )) # (!\cpu|pcpi_mul|Add28~6_combout  & ((!\cpu|pcpi_mul|rd[58]~173 ) # (!\cpu|pcpi_mul|this_rs2[59]~52_combout ))))

	.dataa(\cpu|pcpi_mul|Add28~6_combout ),
	.datab(\cpu|pcpi_mul|this_rs2[59]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[58]~173 ),
	.combout(\cpu|pcpi_mul|rd[59]~174_combout ),
	.cout(\cpu|pcpi_mul|rd[59]~175 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[59]~174 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[59]~174 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y13_N27
dffeas \cpu|pcpi_mul|rd[59] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[59]~174_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [59]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[59] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N0
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~23 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~23_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [59]))) # (!\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [27]))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [27]),
	.datac(\cpu|pcpi_mul|rd [59]),
	.datad(\cpu|pcpi_mul|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~23 .lut_mask = 16'hF0CC;
defparam \cpu|pcpi_mul|pcpi_rd~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N1
dffeas \cpu|pcpi_mul|pcpi_rd[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[27] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N28
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~0 (
// Equation(s):
// \cpu|pcpi_div|Add1~0_combout  = \cpu|reg_op2 [0] $ (((\cpu|reg_op2 [31] & ((\cpu|pcpi_div|instr_div~q ) # (\cpu|pcpi_div|instr_rem~q )))))

	.dataa(\cpu|reg_op2 [0]),
	.datab(\cpu|pcpi_div|instr_div~q ),
	.datac(\cpu|reg_op2 [31]),
	.datad(\cpu|pcpi_div|instr_rem~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~0 .lut_mask = 16'h5A6A;
defparam \cpu|pcpi_div|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~1 (
// Equation(s):
// \cpu|pcpi_div|Add1~1_combout  = (\cpu|pcpi_div|divisor~2_combout  & (\cpu|pcpi_div|Add1~0_combout  $ (VCC))) # (!\cpu|pcpi_div|divisor~2_combout  & (\cpu|pcpi_div|Add1~0_combout  & VCC))
// \cpu|pcpi_div|Add1~2  = CARRY((\cpu|pcpi_div|divisor~2_combout  & \cpu|pcpi_div|Add1~0_combout ))

	.dataa(\cpu|pcpi_div|divisor~2_combout ),
	.datab(\cpu|pcpi_div|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add1~1_combout ),
	.cout(\cpu|pcpi_div|Add1~2 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~1 .lut_mask = 16'h6688;
defparam \cpu|pcpi_div|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~3 (
// Equation(s):
// \cpu|pcpi_div|Add1~3_combout  = (\cpu|pcpi_div|Add1~2  & (\cpu|pcpi_div|divisor~2_combout  $ ((!\cpu|reg_op2 [1])))) # (!\cpu|pcpi_div|Add1~2  & ((\cpu|pcpi_div|divisor~2_combout  $ (\cpu|reg_op2 [1])) # (GND)))
// \cpu|pcpi_div|Add1~4  = CARRY((\cpu|pcpi_div|divisor~2_combout  $ (!\cpu|reg_op2 [1])) # (!\cpu|pcpi_div|Add1~2 ))

	.dataa(\cpu|pcpi_div|divisor~2_combout ),
	.datab(\cpu|reg_op2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~2 ),
	.combout(\cpu|pcpi_div|Add1~3_combout ),
	.cout(\cpu|pcpi_div|Add1~4 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~3 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~5 (
// Equation(s):
// \cpu|pcpi_div|Add1~5_combout  = (\cpu|pcpi_div|Add1~4  & ((\cpu|pcpi_div|divisor~2_combout  $ (\cpu|reg_op2 [2])))) # (!\cpu|pcpi_div|Add1~4  & (\cpu|pcpi_div|divisor~2_combout  $ (\cpu|reg_op2 [2] $ (VCC))))
// \cpu|pcpi_div|Add1~6  = CARRY((!\cpu|pcpi_div|Add1~4  & (\cpu|pcpi_div|divisor~2_combout  $ (\cpu|reg_op2 [2]))))

	.dataa(\cpu|pcpi_div|divisor~2_combout ),
	.datab(\cpu|reg_op2 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~4 ),
	.combout(\cpu|pcpi_div|Add1~5_combout ),
	.cout(\cpu|pcpi_div|Add1~6 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~5 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~7 (
// Equation(s):
// \cpu|pcpi_div|Add1~7_combout  = (\cpu|pcpi_div|Add1~6  & (\cpu|pcpi_div|divisor~2_combout  $ ((!\cpu|reg_op2 [3])))) # (!\cpu|pcpi_div|Add1~6  & ((\cpu|pcpi_div|divisor~2_combout  $ (\cpu|reg_op2 [3])) # (GND)))
// \cpu|pcpi_div|Add1~8  = CARRY((\cpu|pcpi_div|divisor~2_combout  $ (!\cpu|reg_op2 [3])) # (!\cpu|pcpi_div|Add1~6 ))

	.dataa(\cpu|pcpi_div|divisor~2_combout ),
	.datab(\cpu|reg_op2 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~6 ),
	.combout(\cpu|pcpi_div|Add1~7_combout ),
	.cout(\cpu|pcpi_div|Add1~8 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~7 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~9 (
// Equation(s):
// \cpu|pcpi_div|Add1~9_combout  = (\cpu|pcpi_div|Add1~8  & ((\cpu|pcpi_div|divisor~2_combout  $ (\cpu|reg_op2 [4])))) # (!\cpu|pcpi_div|Add1~8  & (\cpu|pcpi_div|divisor~2_combout  $ (\cpu|reg_op2 [4] $ (VCC))))
// \cpu|pcpi_div|Add1~10  = CARRY((!\cpu|pcpi_div|Add1~8  & (\cpu|pcpi_div|divisor~2_combout  $ (\cpu|reg_op2 [4]))))

	.dataa(\cpu|pcpi_div|divisor~2_combout ),
	.datab(\cpu|reg_op2 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~8 ),
	.combout(\cpu|pcpi_div|Add1~9_combout ),
	.cout(\cpu|pcpi_div|Add1~10 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~9 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~11 (
// Equation(s):
// \cpu|pcpi_div|Add1~11_combout  = (\cpu|pcpi_div|Add1~10  & (\cpu|pcpi_div|divisor~2_combout  $ ((!\cpu|reg_op2 [5])))) # (!\cpu|pcpi_div|Add1~10  & ((\cpu|pcpi_div|divisor~2_combout  $ (\cpu|reg_op2 [5])) # (GND)))
// \cpu|pcpi_div|Add1~12  = CARRY((\cpu|pcpi_div|divisor~2_combout  $ (!\cpu|reg_op2 [5])) # (!\cpu|pcpi_div|Add1~10 ))

	.dataa(\cpu|pcpi_div|divisor~2_combout ),
	.datab(\cpu|reg_op2 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~10 ),
	.combout(\cpu|pcpi_div|Add1~11_combout ),
	.cout(\cpu|pcpi_div|Add1~12 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~11 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~13 (
// Equation(s):
// \cpu|pcpi_div|Add1~13_combout  = (\cpu|pcpi_div|Add1~12  & ((\cpu|reg_op2 [6] $ (\cpu|pcpi_div|divisor~2_combout )))) # (!\cpu|pcpi_div|Add1~12  & (\cpu|reg_op2 [6] $ (\cpu|pcpi_div|divisor~2_combout  $ (VCC))))
// \cpu|pcpi_div|Add1~14  = CARRY((!\cpu|pcpi_div|Add1~12  & (\cpu|reg_op2 [6] $ (\cpu|pcpi_div|divisor~2_combout ))))

	.dataa(\cpu|reg_op2 [6]),
	.datab(\cpu|pcpi_div|divisor~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~12 ),
	.combout(\cpu|pcpi_div|Add1~13_combout ),
	.cout(\cpu|pcpi_div|Add1~14 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~13 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~15 (
// Equation(s):
// \cpu|pcpi_div|Add1~15_combout  = (\cpu|pcpi_div|Add1~14  & (\cpu|pcpi_div|divisor~2_combout  $ ((!\cpu|reg_op2 [7])))) # (!\cpu|pcpi_div|Add1~14  & ((\cpu|pcpi_div|divisor~2_combout  $ (\cpu|reg_op2 [7])) # (GND)))
// \cpu|pcpi_div|Add1~16  = CARRY((\cpu|pcpi_div|divisor~2_combout  $ (!\cpu|reg_op2 [7])) # (!\cpu|pcpi_div|Add1~14 ))

	.dataa(\cpu|pcpi_div|divisor~2_combout ),
	.datab(\cpu|reg_op2 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~14 ),
	.combout(\cpu|pcpi_div|Add1~15_combout ),
	.cout(\cpu|pcpi_div|Add1~16 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~15 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~17 (
// Equation(s):
// \cpu|pcpi_div|Add1~17_combout  = (\cpu|pcpi_div|Add1~16  & ((\cpu|reg_op2 [8] $ (\cpu|pcpi_div|divisor~2_combout )))) # (!\cpu|pcpi_div|Add1~16  & (\cpu|reg_op2 [8] $ (\cpu|pcpi_div|divisor~2_combout  $ (VCC))))
// \cpu|pcpi_div|Add1~18  = CARRY((!\cpu|pcpi_div|Add1~16  & (\cpu|reg_op2 [8] $ (\cpu|pcpi_div|divisor~2_combout ))))

	.dataa(\cpu|reg_op2 [8]),
	.datab(\cpu|pcpi_div|divisor~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~16 ),
	.combout(\cpu|pcpi_div|Add1~17_combout ),
	.cout(\cpu|pcpi_div|Add1~18 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~17 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N28
fiftyfivenm_lcell_comb \cpu|cpuregs_rtl_1_bypass[22]~feeder (
// Equation(s):
// \cpu|cpuregs_rtl_1_bypass[22]~feeder_combout  = \cpu|Selector148~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Selector148~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpuregs_rtl_1_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[22]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpuregs_rtl_1_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y10_N29
dffeas \cpu|cpuregs_rtl_1_bypass[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|cpuregs_rtl_1_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: M9K_X26_Y7_N0
fiftyfivenm_ram_block \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\cpu|always16~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\cpu|always9~5_combout ),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\cpu|Selector126~3_combout ,\cpu|Selector127~3_combout ,\cpu|Selector128~3_combout ,\cpu|Selector129~3_combout ,\cpu|Selector130~3_combout ,\cpu|Selector131~2_combout ,\cpu|Selector132~2_combout ,\cpu|Selector133~2_combout ,\cpu|Selector134~2_combout ,
\cpu|Selector135~2_combout ,\cpu|Selector136~2_combout ,\cpu|Selector137~2_combout ,\cpu|Selector138~2_combout ,\cpu|Selector139~2_combout ,\cpu|Selector140~2_combout ,\cpu|Selector141~2_combout ,\cpu|Selector142~2_combout ,\cpu|Selector143~2_combout ,
\cpu|Selector144~2_combout ,\cpu|Selector145~2_combout ,\cpu|Selector146~2_combout ,\cpu|Selector147~2_combout ,\cpu|Selector148~2_combout ,\cpu|Selector149~2_combout ,\cpu|Selector150~2_combout ,\cpu|Selector151~2_combout ,\cpu|Selector152~2_combout ,
\cpu|Selector153~2_combout ,\cpu|Selector154~2_combout ,\cpu|Selector155~3_combout ,\cpu|Selector156~1_combout ,\cpu|Selector157~2_combout }),
	.portaaddr({\cpu|latched_rd [5],\cpu|latched_rd [4],\cpu|latched_rd [3],\cpu|latched_rd [2],\cpu|latched_rd [1],\cpu|latched_rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout ,\cpu|decoded_rs2~17_combout ,\cpu|decoded_rs2~13_combout ,\cpu|decoded_rs2~10_combout ,\cpu|decoded_rs2~9_combout ,\cpu|decoded_rs2~8_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "picorv32:cpu|altsyncram:cpuregs_rtl_1|altsyncram_t6d1:auto_generated|ALTSYNCRAM";
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 36;
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 36;
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cpu|cpuregs_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N24
fiftyfivenm_lcell_comb \cpu|reg_op2[9]~8 (
// Equation(s):
// \cpu|reg_op2[9]~8_combout  = (\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1_bypass [22])) # (!\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1|auto_generated|ram_block1a9 )))

	.dataa(\cpu|cpuregs_rtl_1_bypass [22]),
	.datab(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a9 ),
	.datac(gnd),
	.datad(\cpu|cpuregs~7_combout ),
	.cin(gnd),
	.combout(\cpu|reg_op2[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[9]~8 .lut_mask = 16'hAACC;
defparam \cpu|reg_op2[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
fiftyfivenm_lcell_comb \cpu|reg_op2[6]~33 (
// Equation(s):
// \cpu|reg_op2[6]~33_combout  = (\cpu|WideNor2~17_combout  & (\cpu|cpu_state.cpu_state_ld_rs1~q  & \cpu|WideNor9~0_combout ))

	.dataa(gnd),
	.datab(\cpu|WideNor2~17_combout ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|WideNor9~0_combout ),
	.cin(gnd),
	.combout(\cpu|reg_op2[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[6]~33 .lut_mask = 16'hC000;
defparam \cpu|reg_op2[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N18
fiftyfivenm_lcell_comb \cpu|reg_op2[6]~39 (
// Equation(s):
// \cpu|reg_op2[6]~39_combout  = (\cpu|reg_op2[6]~33_combout  & (\cpu|is_slli_srli_srai~q )) # (!\cpu|reg_op2[6]~33_combout  & (((!\cpu|decoded_rs2 [0] & \cpu|WideOr23~0_combout ))))

	.dataa(\cpu|is_slli_srli_srai~q ),
	.datab(\cpu|decoded_rs2 [0]),
	.datac(\cpu|reg_op2[6]~33_combout ),
	.datad(\cpu|WideOr23~0_combout ),
	.cin(gnd),
	.combout(\cpu|reg_op2[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[6]~39 .lut_mask = 16'hA3A0;
defparam \cpu|reg_op2[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
fiftyfivenm_lcell_comb \cpu|reg_op2[20]~34 (
// Equation(s):
// \cpu|reg_op2[20]~34_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & \pll_inst|altpll_component|auto_generated|wire_pll1_locked ))

	.dataa(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(gnd),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\cpu|reg_op2[20]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[20]~34 .lut_mask = 16'h8800;
defparam \cpu|reg_op2[20]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N25
dffeas \cpu|reg_op2[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[9]~8_combout ),
	.asdata(\cpu|decoded_imm [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|reg_op2[6]~39_combout ),
	.sload(\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[9] .is_wysiwyg = "true";
defparam \cpu|reg_op2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~19 (
// Equation(s):
// \cpu|pcpi_div|Add1~19_combout  = (\cpu|pcpi_div|Add1~18  & (\cpu|reg_op2 [9] $ ((!\cpu|pcpi_div|divisor~2_combout )))) # (!\cpu|pcpi_div|Add1~18  & ((\cpu|reg_op2 [9] $ (\cpu|pcpi_div|divisor~2_combout )) # (GND)))
// \cpu|pcpi_div|Add1~20  = CARRY((\cpu|reg_op2 [9] $ (!\cpu|pcpi_div|divisor~2_combout )) # (!\cpu|pcpi_div|Add1~18 ))

	.dataa(\cpu|reg_op2 [9]),
	.datab(\cpu|pcpi_div|divisor~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~18 ),
	.combout(\cpu|pcpi_div|Add1~19_combout ),
	.cout(\cpu|pcpi_div|Add1~20 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~19 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N23
dffeas \cpu|cpuregs_rtl_1_bypass[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector147~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
fiftyfivenm_lcell_comb \cpu|reg_op2[10]~9 (
// Equation(s):
// \cpu|reg_op2[10]~9_combout  = (\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1_bypass [23])) # (!\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1|auto_generated|ram_block1a10 )))

	.dataa(\cpu|cpuregs_rtl_1_bypass [23]),
	.datab(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a10 ),
	.datac(gnd),
	.datad(\cpu|cpuregs~7_combout ),
	.cin(gnd),
	.combout(\cpu|reg_op2[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[10]~9 .lut_mask = 16'hAACC;
defparam \cpu|reg_op2[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N1
dffeas \cpu|reg_op2[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[10]~9_combout ),
	.asdata(\cpu|decoded_imm [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|reg_op2[6]~39_combout ),
	.sload(\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[10] .is_wysiwyg = "true";
defparam \cpu|reg_op2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~21 (
// Equation(s):
// \cpu|pcpi_div|Add1~21_combout  = (\cpu|pcpi_div|Add1~20  & ((\cpu|reg_op2 [10] $ (\cpu|pcpi_div|divisor~2_combout )))) # (!\cpu|pcpi_div|Add1~20  & (\cpu|reg_op2 [10] $ (\cpu|pcpi_div|divisor~2_combout  $ (VCC))))
// \cpu|pcpi_div|Add1~22  = CARRY((!\cpu|pcpi_div|Add1~20  & (\cpu|reg_op2 [10] $ (\cpu|pcpi_div|divisor~2_combout ))))

	.dataa(\cpu|reg_op2 [10]),
	.datab(\cpu|pcpi_div|divisor~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~20 ),
	.combout(\cpu|pcpi_div|Add1~21_combout ),
	.cout(\cpu|pcpi_div|Add1~22 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~21 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y9_N27
dffeas \cpu|cpuregs_rtl_1_bypass[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector146~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N30
fiftyfivenm_lcell_comb \cpu|reg_op2[11]~10 (
// Equation(s):
// \cpu|reg_op2[11]~10_combout  = (\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1_bypass [24]))) # (!\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1|auto_generated|ram_block1a11 ))

	.dataa(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a11 ),
	.datab(\cpu|cpuregs_rtl_1_bypass [24]),
	.datac(gnd),
	.datad(\cpu|cpuregs~7_combout ),
	.cin(gnd),
	.combout(\cpu|reg_op2[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[11]~10 .lut_mask = 16'hCCAA;
defparam \cpu|reg_op2[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N31
dffeas \cpu|reg_op2[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[11]~10_combout ),
	.asdata(\cpu|decoded_imm [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|reg_op2[6]~39_combout ),
	.sload(\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[11] .is_wysiwyg = "true";
defparam \cpu|reg_op2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~23 (
// Equation(s):
// \cpu|pcpi_div|Add1~23_combout  = (\cpu|pcpi_div|Add1~22  & (\cpu|pcpi_div|divisor~2_combout  $ ((!\cpu|reg_op2 [11])))) # (!\cpu|pcpi_div|Add1~22  & ((\cpu|pcpi_div|divisor~2_combout  $ (\cpu|reg_op2 [11])) # (GND)))
// \cpu|pcpi_div|Add1~24  = CARRY((\cpu|pcpi_div|divisor~2_combout  $ (!\cpu|reg_op2 [11])) # (!\cpu|pcpi_div|Add1~22 ))

	.dataa(\cpu|pcpi_div|divisor~2_combout ),
	.datab(\cpu|reg_op2 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~22 ),
	.combout(\cpu|pcpi_div|Add1~23_combout ),
	.cout(\cpu|pcpi_div|Add1~24 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~23 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N5
dffeas \cpu|cpuregs_rtl_1_bypass[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector145~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
fiftyfivenm_lcell_comb \cpu|reg_op2[12]~11 (
// Equation(s):
// \cpu|reg_op2[12]~11_combout  = (\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1_bypass [25])) # (!\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1|auto_generated|ram_block1a12 )))

	.dataa(\cpu|cpuregs_rtl_1_bypass [25]),
	.datab(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a12 ),
	.datac(gnd),
	.datad(\cpu|cpuregs~7_combout ),
	.cin(gnd),
	.combout(\cpu|reg_op2[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[12]~11 .lut_mask = 16'hAACC;
defparam \cpu|reg_op2[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N23
dffeas \cpu|reg_op2[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[12]~11_combout ),
	.asdata(\cpu|decoded_imm [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|reg_op2[6]~39_combout ),
	.sload(\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[12] .is_wysiwyg = "true";
defparam \cpu|reg_op2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~25 (
// Equation(s):
// \cpu|pcpi_div|Add1~25_combout  = (\cpu|pcpi_div|Add1~24  & ((\cpu|reg_op2 [12] $ (\cpu|pcpi_div|divisor~2_combout )))) # (!\cpu|pcpi_div|Add1~24  & (\cpu|reg_op2 [12] $ (\cpu|pcpi_div|divisor~2_combout  $ (VCC))))
// \cpu|pcpi_div|Add1~26  = CARRY((!\cpu|pcpi_div|Add1~24  & (\cpu|reg_op2 [12] $ (\cpu|pcpi_div|divisor~2_combout ))))

	.dataa(\cpu|reg_op2 [12]),
	.datab(\cpu|pcpi_div|divisor~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~24 ),
	.combout(\cpu|pcpi_div|Add1~25_combout ),
	.cout(\cpu|pcpi_div|Add1~26 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~25 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~27 (
// Equation(s):
// \cpu|pcpi_div|Add1~27_combout  = (\cpu|pcpi_div|Add1~26  & (\cpu|reg_op2 [13] $ ((!\cpu|pcpi_div|divisor~2_combout )))) # (!\cpu|pcpi_div|Add1~26  & ((\cpu|reg_op2 [13] $ (\cpu|pcpi_div|divisor~2_combout )) # (GND)))
// \cpu|pcpi_div|Add1~28  = CARRY((\cpu|reg_op2 [13] $ (!\cpu|pcpi_div|divisor~2_combout )) # (!\cpu|pcpi_div|Add1~26 ))

	.dataa(\cpu|reg_op2 [13]),
	.datab(\cpu|pcpi_div|divisor~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~26 ),
	.combout(\cpu|pcpi_div|Add1~27_combout ),
	.cout(\cpu|pcpi_div|Add1~28 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~27 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N25
dffeas \cpu|cpuregs_rtl_1_bypass[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector143~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
fiftyfivenm_lcell_comb \cpu|reg_op2[14]~13 (
// Equation(s):
// \cpu|reg_op2[14]~13_combout  = (\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1_bypass [27]))) # (!\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1|auto_generated|ram_block1a14 ))

	.dataa(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a14 ),
	.datab(\cpu|cpuregs_rtl_1_bypass [27]),
	.datac(gnd),
	.datad(\cpu|cpuregs~7_combout ),
	.cin(gnd),
	.combout(\cpu|reg_op2[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[14]~13 .lut_mask = 16'hCCAA;
defparam \cpu|reg_op2[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N21
dffeas \cpu|reg_op2[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[14]~13_combout ),
	.asdata(\cpu|decoded_imm [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|reg_op2[6]~39_combout ),
	.sload(\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[14] .is_wysiwyg = "true";
defparam \cpu|reg_op2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~29 (
// Equation(s):
// \cpu|pcpi_div|Add1~29_combout  = (\cpu|pcpi_div|Add1~28  & ((\cpu|reg_op2 [14] $ (\cpu|pcpi_div|divisor~2_combout )))) # (!\cpu|pcpi_div|Add1~28  & (\cpu|reg_op2 [14] $ (\cpu|pcpi_div|divisor~2_combout  $ (VCC))))
// \cpu|pcpi_div|Add1~30  = CARRY((!\cpu|pcpi_div|Add1~28  & (\cpu|reg_op2 [14] $ (\cpu|pcpi_div|divisor~2_combout ))))

	.dataa(\cpu|reg_op2 [14]),
	.datab(\cpu|pcpi_div|divisor~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~28 ),
	.combout(\cpu|pcpi_div|Add1~29_combout ),
	.cout(\cpu|pcpi_div|Add1~30 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~29 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~31 (
// Equation(s):
// \cpu|pcpi_div|Add1~31_combout  = (\cpu|pcpi_div|Add1~30  & (\cpu|reg_op2 [15] $ ((!\cpu|pcpi_div|divisor~2_combout )))) # (!\cpu|pcpi_div|Add1~30  & ((\cpu|reg_op2 [15] $ (\cpu|pcpi_div|divisor~2_combout )) # (GND)))
// \cpu|pcpi_div|Add1~32  = CARRY((\cpu|reg_op2 [15] $ (!\cpu|pcpi_div|divisor~2_combout )) # (!\cpu|pcpi_div|Add1~30 ))

	.dataa(\cpu|reg_op2 [15]),
	.datab(\cpu|pcpi_div|divisor~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~30 ),
	.combout(\cpu|pcpi_div|Add1~31_combout ),
	.cout(\cpu|pcpi_div|Add1~32 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~31 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y8_N17
dffeas \cpu|cpuregs_rtl_1_bypass[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector141~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N26
fiftyfivenm_lcell_comb \cpu|reg_op2[16]~15 (
// Equation(s):
// \cpu|reg_op2[16]~15_combout  = (\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1_bypass [29]))) # (!\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1|auto_generated|ram_block1a16 ))

	.dataa(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a16 ),
	.datab(\cpu|cpuregs_rtl_1_bypass [29]),
	.datac(gnd),
	.datad(\cpu|cpuregs~7_combout ),
	.cin(gnd),
	.combout(\cpu|reg_op2[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[16]~15 .lut_mask = 16'hCCAA;
defparam \cpu|reg_op2[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N27
dffeas \cpu|reg_op2[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[16]~15_combout ),
	.asdata(\cpu|decoded_imm [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|reg_op2[6]~39_combout ),
	.sload(\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[16] .is_wysiwyg = "true";
defparam \cpu|reg_op2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~33 (
// Equation(s):
// \cpu|pcpi_div|Add1~33_combout  = (\cpu|pcpi_div|Add1~32  & ((\cpu|pcpi_div|divisor~2_combout  $ (\cpu|reg_op2 [16])))) # (!\cpu|pcpi_div|Add1~32  & (\cpu|pcpi_div|divisor~2_combout  $ (\cpu|reg_op2 [16] $ (VCC))))
// \cpu|pcpi_div|Add1~34  = CARRY((!\cpu|pcpi_div|Add1~32  & (\cpu|pcpi_div|divisor~2_combout  $ (\cpu|reg_op2 [16]))))

	.dataa(\cpu|pcpi_div|divisor~2_combout ),
	.datab(\cpu|reg_op2 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~32 ),
	.combout(\cpu|pcpi_div|Add1~33_combout ),
	.cout(\cpu|pcpi_div|Add1~34 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~33 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add1~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~35 (
// Equation(s):
// \cpu|pcpi_div|Add1~35_combout  = (\cpu|pcpi_div|Add1~34  & (\cpu|pcpi_div|divisor~2_combout  $ ((!\cpu|reg_op2 [17])))) # (!\cpu|pcpi_div|Add1~34  & ((\cpu|pcpi_div|divisor~2_combout  $ (\cpu|reg_op2 [17])) # (GND)))
// \cpu|pcpi_div|Add1~36  = CARRY((\cpu|pcpi_div|divisor~2_combout  $ (!\cpu|reg_op2 [17])) # (!\cpu|pcpi_div|Add1~34 ))

	.dataa(\cpu|pcpi_div|divisor~2_combout ),
	.datab(\cpu|reg_op2 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~34 ),
	.combout(\cpu|pcpi_div|Add1~35_combout ),
	.cout(\cpu|pcpi_div|Add1~36 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~35 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~37 (
// Equation(s):
// \cpu|pcpi_div|Add1~37_combout  = (\cpu|pcpi_div|Add1~36  & ((\cpu|pcpi_div|divisor~2_combout  $ (\cpu|reg_op2 [18])))) # (!\cpu|pcpi_div|Add1~36  & (\cpu|pcpi_div|divisor~2_combout  $ (\cpu|reg_op2 [18] $ (VCC))))
// \cpu|pcpi_div|Add1~38  = CARRY((!\cpu|pcpi_div|Add1~36  & (\cpu|pcpi_div|divisor~2_combout  $ (\cpu|reg_op2 [18]))))

	.dataa(\cpu|pcpi_div|divisor~2_combout ),
	.datab(\cpu|reg_op2 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~36 ),
	.combout(\cpu|pcpi_div|Add1~37_combout ),
	.cout(\cpu|pcpi_div|Add1~38 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~37 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add1~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y17_N5
dffeas \cpu|pcpi_div|divisor[49] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~37_combout ),
	.asdata(\cpu|pcpi_div|divisor [50]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [49]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[49] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[49] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N3
dffeas \cpu|pcpi_div|divisor[48] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~35_combout ),
	.asdata(\cpu|pcpi_div|divisor [49]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [48]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[48] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N1
dffeas \cpu|pcpi_div|divisor[47] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~33_combout ),
	.asdata(\cpu|pcpi_div|divisor [48]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [47]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[47] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[47] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N31
dffeas \cpu|pcpi_div|divisor[46] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~31_combout ),
	.asdata(\cpu|pcpi_div|divisor [47]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [46]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[46] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N29
dffeas \cpu|pcpi_div|divisor[45] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~29_combout ),
	.asdata(\cpu|pcpi_div|divisor [46]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [45]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[45] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[45] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N27
dffeas \cpu|pcpi_div|divisor[44] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~27_combout ),
	.asdata(\cpu|pcpi_div|divisor [45]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [44]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[44] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N25
dffeas \cpu|pcpi_div|divisor[43] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~25_combout ),
	.asdata(\cpu|pcpi_div|divisor [44]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [43]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[43] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N23
dffeas \cpu|pcpi_div|divisor[42] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~23_combout ),
	.asdata(\cpu|pcpi_div|divisor [43]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [42]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[42] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N21
dffeas \cpu|pcpi_div|divisor[41] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~21_combout ),
	.asdata(\cpu|pcpi_div|divisor [42]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [41]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[41] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N19
dffeas \cpu|pcpi_div|divisor[40] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~19_combout ),
	.asdata(\cpu|pcpi_div|divisor [41]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [40]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[40] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N17
dffeas \cpu|pcpi_div|divisor[39] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~17_combout ),
	.asdata(\cpu|pcpi_div|divisor [40]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [39]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[39] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N15
dffeas \cpu|pcpi_div|divisor[38] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~15_combout ),
	.asdata(\cpu|pcpi_div|divisor [39]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [38]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[38] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N13
dffeas \cpu|pcpi_div|divisor[37] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~13_combout ),
	.asdata(\cpu|pcpi_div|divisor [38]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [37]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[37] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N11
dffeas \cpu|pcpi_div|divisor[36] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~11_combout ),
	.asdata(\cpu|pcpi_div|divisor [37]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [36]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[36] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N9
dffeas \cpu|pcpi_div|divisor[35] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~9_combout ),
	.asdata(\cpu|pcpi_div|divisor [36]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [35]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[35] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N7
dffeas \cpu|pcpi_div|divisor[34] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~7_combout ),
	.asdata(\cpu|pcpi_div|divisor [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [34]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[34] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N5
dffeas \cpu|pcpi_div|divisor[33] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~5_combout ),
	.asdata(\cpu|pcpi_div|divisor [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [33]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[33] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N3
dffeas \cpu|pcpi_div|divisor[32] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~3_combout ),
	.asdata(\cpu|pcpi_div|divisor [33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [32]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[32] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N1
dffeas \cpu|pcpi_div|divisor[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~1_combout ),
	.asdata(\cpu|pcpi_div|divisor [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[31] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N12
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~3 (
// Equation(s):
// \cpu|pcpi_div|divisor~3_combout  = (\cpu|pcpi_div|divisor [31] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait~q ),
	.datab(\cpu|pcpi_div|divisor [31]),
	.datac(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~3 .lut_mask = 16'hC4C4;
defparam \cpu|pcpi_div|divisor~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N13
dffeas \cpu|pcpi_div|divisor[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[30] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N22
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~4 (
// Equation(s):
// \cpu|pcpi_div|divisor~4_combout  = (\cpu|pcpi_div|divisor [30] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait~q ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datad(\cpu|pcpi_div|divisor [30]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~4 .lut_mask = 16'hF500;
defparam \cpu|pcpi_div|divisor~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N23
dffeas \cpu|pcpi_div|divisor[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[29] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N0
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~5 (
// Equation(s):
// \cpu|pcpi_div|divisor~5_combout  = (\cpu|pcpi_div|divisor [29] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait~q ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datad(\cpu|pcpi_div|divisor [29]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~5 .lut_mask = 16'hF500;
defparam \cpu|pcpi_div|divisor~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N1
dffeas \cpu|pcpi_div|divisor[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[28] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N26
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~6 (
// Equation(s):
// \cpu|pcpi_div|divisor~6_combout  = (\cpu|pcpi_div|divisor [28] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait~q ),
	.datab(\cpu|pcpi_div|divisor [28]),
	.datac(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~6 .lut_mask = 16'hC4C4;
defparam \cpu|pcpi_div|divisor~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N27
dffeas \cpu|pcpi_div|divisor[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[27] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N28
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~7 (
// Equation(s):
// \cpu|pcpi_div|divisor~7_combout  = (\cpu|pcpi_div|divisor [27] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait~q ),
	.datab(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datac(\cpu|pcpi_div|divisor [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~7 .lut_mask = 16'hD0D0;
defparam \cpu|pcpi_div|divisor~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N29
dffeas \cpu|pcpi_div|divisor[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[26] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N0
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~8 (
// Equation(s):
// \cpu|pcpi_div|divisor~8_combout  = (\cpu|pcpi_div|divisor [26] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datab(\cpu|pcpi_div|pcpi_wait~q ),
	.datac(gnd),
	.datad(\cpu|pcpi_div|divisor [26]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~8 .lut_mask = 16'hBB00;
defparam \cpu|pcpi_div|divisor~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N1
dffeas \cpu|pcpi_div|divisor[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[25] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N26
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~9 (
// Equation(s):
// \cpu|pcpi_div|divisor~9_combout  = (\cpu|pcpi_div|divisor [25] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|divisor [25]),
	.datad(\cpu|pcpi_div|pcpi_wait~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~9 .lut_mask = 16'hA0F0;
defparam \cpu|pcpi_div|divisor~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N27
dffeas \cpu|pcpi_div|divisor[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[24] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N4
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~10 (
// Equation(s):
// \cpu|pcpi_div|divisor~10_combout  = (\cpu|pcpi_div|divisor [24] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|divisor [24]),
	.datad(\cpu|pcpi_div|pcpi_wait~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~10 .lut_mask = 16'hA0F0;
defparam \cpu|pcpi_div|divisor~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N5
dffeas \cpu|pcpi_div|divisor[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[23] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N22
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~11 (
// Equation(s):
// \cpu|pcpi_div|divisor~11_combout  = (\cpu|pcpi_div|divisor [23] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|divisor [23]),
	.datad(\cpu|pcpi_div|pcpi_wait~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~11 .lut_mask = 16'hA0F0;
defparam \cpu|pcpi_div|divisor~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N23
dffeas \cpu|pcpi_div|divisor[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[22] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N24
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~12 (
// Equation(s):
// \cpu|pcpi_div|divisor~12_combout  = (\cpu|pcpi_div|divisor [22] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|divisor [22]),
	.datad(\cpu|pcpi_div|pcpi_wait~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~12 .lut_mask = 16'hA0F0;
defparam \cpu|pcpi_div|divisor~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N25
dffeas \cpu|pcpi_div|divisor[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[21] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N18
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~13 (
// Equation(s):
// \cpu|pcpi_div|divisor~13_combout  = (\cpu|pcpi_div|divisor [21] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datab(\cpu|pcpi_div|divisor [21]),
	.datac(gnd),
	.datad(\cpu|pcpi_div|pcpi_wait~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~13 .lut_mask = 16'h88CC;
defparam \cpu|pcpi_div|divisor~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N19
dffeas \cpu|pcpi_div|divisor[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[20] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N12
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~14 (
// Equation(s):
// \cpu|pcpi_div|divisor~14_combout  = (\cpu|pcpi_div|divisor [20] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datab(\cpu|pcpi_div|divisor [20]),
	.datac(gnd),
	.datad(\cpu|pcpi_div|pcpi_wait~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~14 .lut_mask = 16'h88CC;
defparam \cpu|pcpi_div|divisor~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N13
dffeas \cpu|pcpi_div|divisor[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[19] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N14
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~15 (
// Equation(s):
// \cpu|pcpi_div|divisor~15_combout  = (\cpu|pcpi_div|divisor [19] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|divisor [19]),
	.datab(\cpu|pcpi_div|pcpi_wait~q ),
	.datac(gnd),
	.datad(\cpu|pcpi_div|pcpi_wait_q~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~15 .lut_mask = 16'hAA22;
defparam \cpu|pcpi_div|divisor~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N15
dffeas \cpu|pcpi_div|divisor[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[18] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N8
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~16 (
// Equation(s):
// \cpu|pcpi_div|divisor~16_combout  = (\cpu|pcpi_div|divisor [18] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|divisor [18]),
	.datad(\cpu|pcpi_div|pcpi_wait~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~16 .lut_mask = 16'hA0F0;
defparam \cpu|pcpi_div|divisor~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N9
dffeas \cpu|pcpi_div|divisor[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[17] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N2
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~17 (
// Equation(s):
// \cpu|pcpi_div|divisor~17_combout  = (\cpu|pcpi_div|divisor [17] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|divisor [17]),
	.datad(\cpu|pcpi_div|pcpi_wait~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~17 .lut_mask = 16'hA0F0;
defparam \cpu|pcpi_div|divisor~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N3
dffeas \cpu|pcpi_div|divisor[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[16] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N28
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~18 (
// Equation(s):
// \cpu|pcpi_div|divisor~18_combout  = (\cpu|pcpi_div|divisor [16] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|divisor [16]),
	.datad(\cpu|pcpi_div|pcpi_wait~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~18 .lut_mask = 16'hA0F0;
defparam \cpu|pcpi_div|divisor~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N29
dffeas \cpu|pcpi_div|divisor[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[15] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N6
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~19 (
// Equation(s):
// \cpu|pcpi_div|divisor~19_combout  = (\cpu|pcpi_div|divisor [15] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datab(\cpu|pcpi_div|divisor [15]),
	.datac(gnd),
	.datad(\cpu|pcpi_div|pcpi_wait~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~19 .lut_mask = 16'h88CC;
defparam \cpu|pcpi_div|divisor~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N7
dffeas \cpu|pcpi_div|divisor[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[14] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N16
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~20 (
// Equation(s):
// \cpu|pcpi_div|divisor~20_combout  = (\cpu|pcpi_div|divisor [14] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|divisor [14]),
	.datad(\cpu|pcpi_div|pcpi_wait~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~20 .lut_mask = 16'hA0F0;
defparam \cpu|pcpi_div|divisor~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N17
dffeas \cpu|pcpi_div|divisor[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[13] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N10
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~21 (
// Equation(s):
// \cpu|pcpi_div|divisor~21_combout  = (\cpu|pcpi_div|divisor [13] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|divisor [13]),
	.datad(\cpu|pcpi_div|pcpi_wait~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~21 .lut_mask = 16'hA0F0;
defparam \cpu|pcpi_div|divisor~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N11
dffeas \cpu|pcpi_div|divisor[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[12] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N20
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~22 (
// Equation(s):
// \cpu|pcpi_div|divisor~22_combout  = (\cpu|pcpi_div|divisor [12] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|divisor [12]),
	.datab(\cpu|pcpi_div|pcpi_wait~q ),
	.datac(gnd),
	.datad(\cpu|pcpi_div|pcpi_wait_q~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~22 .lut_mask = 16'hAA22;
defparam \cpu|pcpi_div|divisor~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N21
dffeas \cpu|pcpi_div|divisor[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[11] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N30
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~23 (
// Equation(s):
// \cpu|pcpi_div|divisor~23_combout  = (\cpu|pcpi_div|divisor [11] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datab(\cpu|pcpi_div|divisor [11]),
	.datac(gnd),
	.datad(\cpu|pcpi_div|pcpi_wait~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~23 .lut_mask = 16'h88CC;
defparam \cpu|pcpi_div|divisor~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N31
dffeas \cpu|pcpi_div|divisor[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[10] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N10
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~24 (
// Equation(s):
// \cpu|pcpi_div|divisor~24_combout  = (\cpu|pcpi_div|divisor [10] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|pcpi_wait~q ),
	.datac(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datad(\cpu|pcpi_div|divisor [10]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~24 .lut_mask = 16'hF300;
defparam \cpu|pcpi_div|divisor~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N11
dffeas \cpu|pcpi_div|divisor[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[9] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N28
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~25 (
// Equation(s):
// \cpu|pcpi_div|divisor~25_combout  = (\cpu|pcpi_div|divisor [9] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|divisor [9]),
	.datac(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datad(\cpu|pcpi_div|pcpi_wait~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~25 .lut_mask = 16'hC0CC;
defparam \cpu|pcpi_div|divisor~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N29
dffeas \cpu|pcpi_div|divisor[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[8] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N14
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~26 (
// Equation(s):
// \cpu|pcpi_div|divisor~26_combout  = (\cpu|pcpi_div|divisor [8] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|divisor [8]),
	.datac(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datad(\cpu|pcpi_div|pcpi_wait~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~26 .lut_mask = 16'hC0CC;
defparam \cpu|pcpi_div|divisor~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N15
dffeas \cpu|pcpi_div|divisor[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[7] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N0
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~27 (
// Equation(s):
// \cpu|pcpi_div|divisor~27_combout  = (\cpu|pcpi_div|divisor [7] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|divisor [7]),
	.datac(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datad(\cpu|pcpi_div|pcpi_wait~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~27 .lut_mask = 16'hC0CC;
defparam \cpu|pcpi_div|divisor~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N1
dffeas \cpu|pcpi_div|divisor[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[6] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N26
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~28 (
// Equation(s):
// \cpu|pcpi_div|divisor~28_combout  = (\cpu|pcpi_div|divisor [6] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|divisor [6]),
	.datac(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datad(\cpu|pcpi_div|pcpi_wait~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~28 .lut_mask = 16'hC0CC;
defparam \cpu|pcpi_div|divisor~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N27
dffeas \cpu|pcpi_div|divisor[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[5] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N4
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~29 (
// Equation(s):
// \cpu|pcpi_div|divisor~29_combout  = (\cpu|pcpi_div|divisor [5] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datac(\cpu|pcpi_div|divisor [5]),
	.datad(\cpu|pcpi_div|pcpi_wait~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~29 .lut_mask = 16'hC0F0;
defparam \cpu|pcpi_div|divisor~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N5
dffeas \cpu|pcpi_div|divisor[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[4] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N30
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~30 (
// Equation(s):
// \cpu|pcpi_div|divisor~30_combout  = (\cpu|pcpi_div|divisor [4] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|divisor [4]),
	.datac(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datad(\cpu|pcpi_div|pcpi_wait~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~30 .lut_mask = 16'hC0CC;
defparam \cpu|pcpi_div|divisor~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N31
dffeas \cpu|pcpi_div|divisor[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[3] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N16
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~31 (
// Equation(s):
// \cpu|pcpi_div|divisor~31_combout  = (\cpu|pcpi_div|divisor [3] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datac(\cpu|pcpi_div|divisor [3]),
	.datad(\cpu|pcpi_div|pcpi_wait~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~31 .lut_mask = 16'hC0F0;
defparam \cpu|pcpi_div|divisor~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N17
dffeas \cpu|pcpi_div|divisor[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[2] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N18
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~32 (
// Equation(s):
// \cpu|pcpi_div|divisor~32_combout  = (\cpu|pcpi_div|divisor [2] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|divisor [2]),
	.datac(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datad(\cpu|pcpi_div|pcpi_wait~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~32 .lut_mask = 16'hC0CC;
defparam \cpu|pcpi_div|divisor~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N19
dffeas \cpu|pcpi_div|divisor[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[1] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N20
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor~33 (
// Equation(s):
// \cpu|pcpi_div|divisor~33_combout  = (\cpu|pcpi_div|divisor [1] & ((\cpu|pcpi_div|pcpi_wait_q~q ) # (!\cpu|pcpi_div|pcpi_wait~q )))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|divisor [1]),
	.datac(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datad(\cpu|pcpi_div|pcpi_wait~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor~33 .lut_mask = 16'hC0CC;
defparam \cpu|pcpi_div|divisor~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N21
dffeas \cpu|pcpi_div|divisor[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[0] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N0
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[0]~32 (
// Equation(s):
// \cpu|pcpi_div|dividend[0]~32_combout  = (\cpu|pcpi_div|dividend [0] & ((GND) # (!\cpu|pcpi_div|divisor [0]))) # (!\cpu|pcpi_div|dividend [0] & (\cpu|pcpi_div|divisor [0] $ (GND)))
// \cpu|pcpi_div|dividend[0]~33  = CARRY((\cpu|pcpi_div|dividend [0]) # (!\cpu|pcpi_div|divisor [0]))

	.dataa(\cpu|pcpi_div|dividend [0]),
	.datab(\cpu|pcpi_div|divisor [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[0]~32_combout ),
	.cout(\cpu|pcpi_div|dividend[0]~33 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[0]~32 .lut_mask = 16'h66BB;
defparam \cpu|pcpi_div|dividend[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[0]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[0]~feeder_combout  = \cpu|pcpi_div|dividend[0]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend[0]~32_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_div|dividend[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N12
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend~36 (
// Equation(s):
// \cpu|pcpi_div|dividend~36_combout  = (\cpu|reg_op1 [31] & ((\cpu|pcpi_div|instr_rem~q ) # (\cpu|pcpi_div|instr_div~q )))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|instr_rem~q ),
	.datac(\cpu|reg_op1 [31]),
	.datad(\cpu|pcpi_div|instr_div~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend~36 .lut_mask = 16'hF0C0;
defparam \cpu|pcpi_div|dividend~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N30
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~0 (
// Equation(s):
// \cpu|pcpi_div|Add0~0_combout  = \cpu|reg_op1 [0] $ (((\cpu|reg_op1 [31] & ((\cpu|pcpi_div|instr_rem~q ) # (\cpu|pcpi_div|instr_div~q )))))

	.dataa(\cpu|reg_op1 [31]),
	.datab(\cpu|pcpi_div|instr_rem~q ),
	.datac(\cpu|reg_op1 [0]),
	.datad(\cpu|pcpi_div|instr_div~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~0 .lut_mask = 16'h5A78;
defparam \cpu|pcpi_div|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~1 (
// Equation(s):
// \cpu|pcpi_div|Add0~1_combout  = (\cpu|pcpi_div|dividend~36_combout  & (\cpu|pcpi_div|Add0~0_combout  $ (VCC))) # (!\cpu|pcpi_div|dividend~36_combout  & (\cpu|pcpi_div|Add0~0_combout  & VCC))
// \cpu|pcpi_div|Add0~2  = CARRY((\cpu|pcpi_div|dividend~36_combout  & \cpu|pcpi_div|Add0~0_combout ))

	.dataa(\cpu|pcpi_div|dividend~36_combout ),
	.datab(\cpu|pcpi_div|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add0~1_combout ),
	.cout(\cpu|pcpi_div|Add0~2 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~1 .lut_mask = 16'h6688;
defparam \cpu|pcpi_div|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N0
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[1]~37 (
// Equation(s):
// \cpu|pcpi_div|dividend[1]~37_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|pcpi_div|start~combout ) # ((!\cpu|pcpi_div|LessThan0~74_combout  & !\cpu|pcpi_div|always1~10_combout ))))

	.dataa(\cpu|pcpi_div|LessThan0~74_combout ),
	.datab(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datac(\cpu|pcpi_div|start~combout ),
	.datad(\cpu|pcpi_div|always1~10_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[1]~37 .lut_mask = 16'hC0C4;
defparam \cpu|pcpi_div|dividend[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N3
dffeas \cpu|pcpi_div|dividend[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[0]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[0] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N2
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[1]~34 (
// Equation(s):
// \cpu|pcpi_div|dividend[1]~34_combout  = (\cpu|pcpi_div|dividend [1] & ((\cpu|pcpi_div|divisor [1] & (!\cpu|pcpi_div|dividend[0]~33 )) # (!\cpu|pcpi_div|divisor [1] & (\cpu|pcpi_div|dividend[0]~33  & VCC)))) # (!\cpu|pcpi_div|dividend [1] & 
// ((\cpu|pcpi_div|divisor [1] & ((\cpu|pcpi_div|dividend[0]~33 ) # (GND))) # (!\cpu|pcpi_div|divisor [1] & (!\cpu|pcpi_div|dividend[0]~33 ))))
// \cpu|pcpi_div|dividend[1]~35  = CARRY((\cpu|pcpi_div|dividend [1] & (\cpu|pcpi_div|divisor [1] & !\cpu|pcpi_div|dividend[0]~33 )) # (!\cpu|pcpi_div|dividend [1] & ((\cpu|pcpi_div|divisor [1]) # (!\cpu|pcpi_div|dividend[0]~33 ))))

	.dataa(\cpu|pcpi_div|dividend [1]),
	.datab(\cpu|pcpi_div|divisor [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[0]~33 ),
	.combout(\cpu|pcpi_div|dividend[1]~34_combout ),
	.cout(\cpu|pcpi_div|dividend[1]~35 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[1]~34 .lut_mask = 16'h694D;
defparam \cpu|pcpi_div|dividend[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[1]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[1]~feeder_combout  = \cpu|pcpi_div|dividend[1]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend[1]~34_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_div|dividend[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~3 (
// Equation(s):
// \cpu|pcpi_div|Add0~3_combout  = (\cpu|pcpi_div|Add0~2  & (\cpu|pcpi_div|dividend~36_combout  $ ((!\cpu|reg_op1 [1])))) # (!\cpu|pcpi_div|Add0~2  & ((\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [1])) # (GND)))
// \cpu|pcpi_div|Add0~4  = CARRY((\cpu|pcpi_div|dividend~36_combout  $ (!\cpu|reg_op1 [1])) # (!\cpu|pcpi_div|Add0~2 ))

	.dataa(\cpu|pcpi_div|dividend~36_combout ),
	.datab(\cpu|reg_op1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~2 ),
	.combout(\cpu|pcpi_div|Add0~3_combout ),
	.cout(\cpu|pcpi_div|Add0~4 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~3 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N17
dffeas \cpu|pcpi_div|dividend[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[1]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[1] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N4
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[2]~38 (
// Equation(s):
// \cpu|pcpi_div|dividend[2]~38_combout  = ((\cpu|pcpi_div|dividend [2] $ (\cpu|pcpi_div|divisor [2] $ (\cpu|pcpi_div|dividend[1]~35 )))) # (GND)
// \cpu|pcpi_div|dividend[2]~39  = CARRY((\cpu|pcpi_div|dividend [2] & ((!\cpu|pcpi_div|dividend[1]~35 ) # (!\cpu|pcpi_div|divisor [2]))) # (!\cpu|pcpi_div|dividend [2] & (!\cpu|pcpi_div|divisor [2] & !\cpu|pcpi_div|dividend[1]~35 )))

	.dataa(\cpu|pcpi_div|dividend [2]),
	.datab(\cpu|pcpi_div|divisor [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[1]~35 ),
	.combout(\cpu|pcpi_div|dividend[2]~38_combout ),
	.cout(\cpu|pcpi_div|dividend[2]~39 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[2]~38 .lut_mask = 16'h962B;
defparam \cpu|pcpi_div|dividend[2]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[2]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[2]~feeder_combout  = \cpu|pcpi_div|dividend[2]~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend[2]~38_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_div|dividend[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~5 (
// Equation(s):
// \cpu|pcpi_div|Add0~5_combout  = (\cpu|pcpi_div|Add0~4  & ((\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [2])))) # (!\cpu|pcpi_div|Add0~4  & (\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [2] $ (VCC))))
// \cpu|pcpi_div|Add0~6  = CARRY((!\cpu|pcpi_div|Add0~4  & (\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [2]))))

	.dataa(\cpu|pcpi_div|dividend~36_combout ),
	.datab(\cpu|reg_op1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~4 ),
	.combout(\cpu|pcpi_div|Add0~5_combout ),
	.cout(\cpu|pcpi_div|Add0~6 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~5 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N7
dffeas \cpu|pcpi_div|dividend[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[2]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[2] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N6
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[3]~40 (
// Equation(s):
// \cpu|pcpi_div|dividend[3]~40_combout  = (\cpu|pcpi_div|divisor [3] & ((\cpu|pcpi_div|dividend [3] & (!\cpu|pcpi_div|dividend[2]~39 )) # (!\cpu|pcpi_div|dividend [3] & ((\cpu|pcpi_div|dividend[2]~39 ) # (GND))))) # (!\cpu|pcpi_div|divisor [3] & 
// ((\cpu|pcpi_div|dividend [3] & (\cpu|pcpi_div|dividend[2]~39  & VCC)) # (!\cpu|pcpi_div|dividend [3] & (!\cpu|pcpi_div|dividend[2]~39 ))))
// \cpu|pcpi_div|dividend[3]~41  = CARRY((\cpu|pcpi_div|divisor [3] & ((!\cpu|pcpi_div|dividend[2]~39 ) # (!\cpu|pcpi_div|dividend [3]))) # (!\cpu|pcpi_div|divisor [3] & (!\cpu|pcpi_div|dividend [3] & !\cpu|pcpi_div|dividend[2]~39 )))

	.dataa(\cpu|pcpi_div|divisor [3]),
	.datab(\cpu|pcpi_div|dividend [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[2]~39 ),
	.combout(\cpu|pcpi_div|dividend[3]~40_combout ),
	.cout(\cpu|pcpi_div|dividend[3]~41 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[3]~40 .lut_mask = 16'h692B;
defparam \cpu|pcpi_div|dividend[3]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[3]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[3]~feeder_combout  = \cpu|pcpi_div|dividend[3]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend[3]~40_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_div|dividend[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N6
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~7 (
// Equation(s):
// \cpu|pcpi_div|Add0~7_combout  = (\cpu|pcpi_div|Add0~6  & (\cpu|pcpi_div|dividend~36_combout  $ ((!\cpu|reg_op1 [3])))) # (!\cpu|pcpi_div|Add0~6  & ((\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [3])) # (GND)))
// \cpu|pcpi_div|Add0~8  = CARRY((\cpu|pcpi_div|dividend~36_combout  $ (!\cpu|reg_op1 [3])) # (!\cpu|pcpi_div|Add0~6 ))

	.dataa(\cpu|pcpi_div|dividend~36_combout ),
	.datab(\cpu|reg_op1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~6 ),
	.combout(\cpu|pcpi_div|Add0~7_combout ),
	.cout(\cpu|pcpi_div|Add0~8 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~7 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y21_N1
dffeas \cpu|pcpi_div|dividend[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[3]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[3] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N8
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[4]~42 (
// Equation(s):
// \cpu|pcpi_div|dividend[4]~42_combout  = ((\cpu|pcpi_div|divisor [4] $ (\cpu|pcpi_div|dividend [4] $ (\cpu|pcpi_div|dividend[3]~41 )))) # (GND)
// \cpu|pcpi_div|dividend[4]~43  = CARRY((\cpu|pcpi_div|divisor [4] & (\cpu|pcpi_div|dividend [4] & !\cpu|pcpi_div|dividend[3]~41 )) # (!\cpu|pcpi_div|divisor [4] & ((\cpu|pcpi_div|dividend [4]) # (!\cpu|pcpi_div|dividend[3]~41 ))))

	.dataa(\cpu|pcpi_div|divisor [4]),
	.datab(\cpu|pcpi_div|dividend [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[3]~41 ),
	.combout(\cpu|pcpi_div|dividend[4]~42_combout ),
	.cout(\cpu|pcpi_div|dividend[4]~43 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[4]~42 .lut_mask = 16'h964D;
defparam \cpu|pcpi_div|dividend[4]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[4]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[4]~feeder_combout  = \cpu|pcpi_div|dividend[4]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend[4]~42_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_div|dividend[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~9 (
// Equation(s):
// \cpu|pcpi_div|Add0~9_combout  = (\cpu|pcpi_div|Add0~8  & ((\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [4])))) # (!\cpu|pcpi_div|Add0~8  & (\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [4] $ (VCC))))
// \cpu|pcpi_div|Add0~10  = CARRY((!\cpu|pcpi_div|Add0~8  & (\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [4]))))

	.dataa(\cpu|pcpi_div|dividend~36_combout ),
	.datab(\cpu|reg_op1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~8 ),
	.combout(\cpu|pcpi_div|Add0~9_combout ),
	.cout(\cpu|pcpi_div|Add0~10 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~9 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y22_N29
dffeas \cpu|pcpi_div|dividend[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[4]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[4] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[5]~44 (
// Equation(s):
// \cpu|pcpi_div|dividend[5]~44_combout  = (\cpu|pcpi_div|divisor [5] & ((\cpu|pcpi_div|dividend [5] & (!\cpu|pcpi_div|dividend[4]~43 )) # (!\cpu|pcpi_div|dividend [5] & ((\cpu|pcpi_div|dividend[4]~43 ) # (GND))))) # (!\cpu|pcpi_div|divisor [5] & 
// ((\cpu|pcpi_div|dividend [5] & (\cpu|pcpi_div|dividend[4]~43  & VCC)) # (!\cpu|pcpi_div|dividend [5] & (!\cpu|pcpi_div|dividend[4]~43 ))))
// \cpu|pcpi_div|dividend[5]~45  = CARRY((\cpu|pcpi_div|divisor [5] & ((!\cpu|pcpi_div|dividend[4]~43 ) # (!\cpu|pcpi_div|dividend [5]))) # (!\cpu|pcpi_div|divisor [5] & (!\cpu|pcpi_div|dividend [5] & !\cpu|pcpi_div|dividend[4]~43 )))

	.dataa(\cpu|pcpi_div|divisor [5]),
	.datab(\cpu|pcpi_div|dividend [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[4]~43 ),
	.combout(\cpu|pcpi_div|dividend[5]~44_combout ),
	.cout(\cpu|pcpi_div|dividend[5]~45 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[5]~44 .lut_mask = 16'h692B;
defparam \cpu|pcpi_div|dividend[5]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[5]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[5]~feeder_combout  = \cpu|pcpi_div|dividend[5]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend[5]~44_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_div|dividend[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y6_N0
fiftyfivenm_ram_block \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\cpu|always16~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\cpu|always9~5_combout ),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\cpu|Selector126~3_combout ,\cpu|Selector127~3_combout ,\cpu|Selector128~3_combout ,\cpu|Selector129~3_combout ,\cpu|Selector130~3_combout ,\cpu|Selector131~2_combout ,\cpu|Selector132~2_combout ,\cpu|Selector133~2_combout ,\cpu|Selector134~2_combout ,
\cpu|Selector135~2_combout ,\cpu|Selector136~2_combout ,\cpu|Selector137~2_combout ,\cpu|Selector138~2_combout ,\cpu|Selector139~2_combout ,\cpu|Selector140~2_combout ,\cpu|Selector141~2_combout ,\cpu|Selector142~2_combout ,\cpu|Selector143~2_combout ,
\cpu|Selector144~2_combout ,\cpu|Selector145~2_combout ,\cpu|Selector146~2_combout ,\cpu|Selector147~2_combout ,\cpu|Selector148~2_combout ,\cpu|Selector149~2_combout ,\cpu|Selector150~2_combout ,\cpu|Selector151~2_combout ,\cpu|Selector152~2_combout ,
\cpu|Selector153~2_combout ,\cpu|Selector154~2_combout ,\cpu|Selector155~3_combout ,\cpu|Selector156~1_combout ,\cpu|Selector157~2_combout }),
	.portaaddr({\cpu|latched_rd [5],\cpu|latched_rd [4],\cpu|latched_rd [3],\cpu|latched_rd [2],\cpu|latched_rd [1],\cpu|latched_rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu|decoded_rs1~0_combout ,\cpu|decoded_rs1~4_combout ,\cpu|decoded_rs1~8_combout ,\cpu|decoded_rs1~12_combout ,\cpu|decoded_rs1~20_combout ,\cpu|decoded_rs1~27_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "picorv32:cpu|altsyncram:cpuregs_rtl_0|altsyncram_t6d1:auto_generated|ALTSYNCRAM";
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 36;
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 36;
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cpu|cpuregs_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X27_Y6_N13
dffeas \cpu|cpuregs_rtl_0_bypass[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector152~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N10
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[5]~40 (
// Equation(s):
// \cpu|cpuregs_rs1[5]~40_combout  = (\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [18]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a5 ))

	.dataa(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\cpu|cpuregs~3_combout ),
	.datac(gnd),
	.datad(\cpu|cpuregs_rtl_0_bypass [18]),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[5]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[5]~40 .lut_mask = 16'hEE22;
defparam \cpu|cpuregs_rs1[5]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N28
fiftyfivenm_lcell_comb \cpu|Selector501~0 (
// Equation(s):
// \cpu|Selector501~0_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|is_lui_auipc_jal~q ) # ((\cpu|WideOr22~combout  & \cpu|cpuregs_rs1[5]~40_combout ))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|is_lui_auipc_jal~q ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|cpuregs_rs1[5]~40_combout ),
	.cin(gnd),
	.combout(\cpu|Selector501~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector501~0 .lut_mask = 16'hE0C0;
defparam \cpu|Selector501~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N0
fiftyfivenm_lcell_comb \cpu|Add13~0 (
// Equation(s):
// \cpu|Add13~0_combout  = (\cpu|reg_op1 [0] & (\cpu|decoded_imm [0] $ (VCC))) # (!\cpu|reg_op1 [0] & (\cpu|decoded_imm [0] & VCC))
// \cpu|Add13~1  = CARRY((\cpu|reg_op1 [0] & \cpu|decoded_imm [0]))

	.dataa(\cpu|reg_op1 [0]),
	.datab(\cpu|decoded_imm [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Add13~0_combout ),
	.cout(\cpu|Add13~1 ));
// synopsys translate_off
defparam \cpu|Add13~0 .lut_mask = 16'h6688;
defparam \cpu|Add13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N2
fiftyfivenm_lcell_comb \cpu|Add13~2 (
// Equation(s):
// \cpu|Add13~2_combout  = (\cpu|decoded_imm [1] & ((\cpu|reg_op1 [1] & (\cpu|Add13~1  & VCC)) # (!\cpu|reg_op1 [1] & (!\cpu|Add13~1 )))) # (!\cpu|decoded_imm [1] & ((\cpu|reg_op1 [1] & (!\cpu|Add13~1 )) # (!\cpu|reg_op1 [1] & ((\cpu|Add13~1 ) # (GND)))))
// \cpu|Add13~3  = CARRY((\cpu|decoded_imm [1] & (!\cpu|reg_op1 [1] & !\cpu|Add13~1 )) # (!\cpu|decoded_imm [1] & ((!\cpu|Add13~1 ) # (!\cpu|reg_op1 [1]))))

	.dataa(\cpu|decoded_imm [1]),
	.datab(\cpu|reg_op1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~1 ),
	.combout(\cpu|Add13~2_combout ),
	.cout(\cpu|Add13~3 ));
// synopsys translate_off
defparam \cpu|Add13~2 .lut_mask = 16'h9617;
defparam \cpu|Add13~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N4
fiftyfivenm_lcell_comb \cpu|Add13~4 (
// Equation(s):
// \cpu|Add13~4_combout  = ((\cpu|reg_op1 [2] $ (\cpu|decoded_imm [2] $ (!\cpu|Add13~3 )))) # (GND)
// \cpu|Add13~5  = CARRY((\cpu|reg_op1 [2] & ((\cpu|decoded_imm [2]) # (!\cpu|Add13~3 ))) # (!\cpu|reg_op1 [2] & (\cpu|decoded_imm [2] & !\cpu|Add13~3 )))

	.dataa(\cpu|reg_op1 [2]),
	.datab(\cpu|decoded_imm [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~3 ),
	.combout(\cpu|Add13~4_combout ),
	.cout(\cpu|Add13~5 ));
// synopsys translate_off
defparam \cpu|Add13~4 .lut_mask = 16'h698E;
defparam \cpu|Add13~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N6
fiftyfivenm_lcell_comb \cpu|Add13~6 (
// Equation(s):
// \cpu|Add13~6_combout  = (\cpu|decoded_imm [3] & ((\cpu|reg_op1 [3] & (\cpu|Add13~5  & VCC)) # (!\cpu|reg_op1 [3] & (!\cpu|Add13~5 )))) # (!\cpu|decoded_imm [3] & ((\cpu|reg_op1 [3] & (!\cpu|Add13~5 )) # (!\cpu|reg_op1 [3] & ((\cpu|Add13~5 ) # (GND)))))
// \cpu|Add13~7  = CARRY((\cpu|decoded_imm [3] & (!\cpu|reg_op1 [3] & !\cpu|Add13~5 )) # (!\cpu|decoded_imm [3] & ((!\cpu|Add13~5 ) # (!\cpu|reg_op1 [3]))))

	.dataa(\cpu|decoded_imm [3]),
	.datab(\cpu|reg_op1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~5 ),
	.combout(\cpu|Add13~6_combout ),
	.cout(\cpu|Add13~7 ));
// synopsys translate_off
defparam \cpu|Add13~6 .lut_mask = 16'h9617;
defparam \cpu|Add13~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N8
fiftyfivenm_lcell_comb \cpu|Add13~8 (
// Equation(s):
// \cpu|Add13~8_combout  = ((\cpu|reg_op1 [4] $ (\cpu|decoded_imm [4] $ (!\cpu|Add13~7 )))) # (GND)
// \cpu|Add13~9  = CARRY((\cpu|reg_op1 [4] & ((\cpu|decoded_imm [4]) # (!\cpu|Add13~7 ))) # (!\cpu|reg_op1 [4] & (\cpu|decoded_imm [4] & !\cpu|Add13~7 )))

	.dataa(\cpu|reg_op1 [4]),
	.datab(\cpu|decoded_imm [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~7 ),
	.combout(\cpu|Add13~8_combout ),
	.cout(\cpu|Add13~9 ));
// synopsys translate_off
defparam \cpu|Add13~8 .lut_mask = 16'h698E;
defparam \cpu|Add13~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N10
fiftyfivenm_lcell_comb \cpu|Add13~10 (
// Equation(s):
// \cpu|Add13~10_combout  = (\cpu|reg_op1 [5] & ((\cpu|decoded_imm [5] & (\cpu|Add13~9  & VCC)) # (!\cpu|decoded_imm [5] & (!\cpu|Add13~9 )))) # (!\cpu|reg_op1 [5] & ((\cpu|decoded_imm [5] & (!\cpu|Add13~9 )) # (!\cpu|decoded_imm [5] & ((\cpu|Add13~9 ) # 
// (GND)))))
// \cpu|Add13~11  = CARRY((\cpu|reg_op1 [5] & (!\cpu|decoded_imm [5] & !\cpu|Add13~9 )) # (!\cpu|reg_op1 [5] & ((!\cpu|Add13~9 ) # (!\cpu|decoded_imm [5]))))

	.dataa(\cpu|reg_op1 [5]),
	.datab(\cpu|decoded_imm [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~9 ),
	.combout(\cpu|Add13~10_combout ),
	.cout(\cpu|Add13~11 ));
// synopsys translate_off
defparam \cpu|Add13~10 .lut_mask = 16'h9617;
defparam \cpu|Add13~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N2
fiftyfivenm_lcell_comb \cpu|Selector501~1 (
// Equation(s):
// \cpu|Selector501~1_combout  = (\cpu|Selector506~5_combout  & (\cpu|Selector501~0_combout )) # (!\cpu|Selector506~5_combout  & ((\cpu|Selector501~0_combout  & ((\cpu|reg_pc [5]))) # (!\cpu|Selector501~0_combout  & (\cpu|Add13~10_combout ))))

	.dataa(\cpu|Selector506~5_combout ),
	.datab(\cpu|Selector501~0_combout ),
	.datac(\cpu|Add13~10_combout ),
	.datad(\cpu|reg_pc [5]),
	.cin(gnd),
	.combout(\cpu|Selector501~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector501~1 .lut_mask = 16'hDC98;
defparam \cpu|Selector501~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N22
fiftyfivenm_lcell_comb \cpu|Selector501~2 (
// Equation(s):
// \cpu|Selector501~2_combout  = (\cpu|Selector501~1_combout  & (((!\cpu|instr_lui~q ) # (!\cpu|cpu_state.cpu_state_ld_rs1~q )) # (!\cpu|is_lui_auipc_jal~q )))

	.dataa(\cpu|is_lui_auipc_jal~q ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|Selector501~1_combout ),
	.datad(\cpu|instr_lui~q ),
	.cin(gnd),
	.combout(\cpu|Selector501~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector501~2 .lut_mask = 16'h70F0;
defparam \cpu|Selector501~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
fiftyfivenm_lcell_comb \cpu|reg_op1[1]~7 (
// Equation(s):
// \cpu|reg_op1[1]~7_combout  = (!\cpu|cpu_state.cpu_state_fetch~q  & (!\cpu|cpu_state.cpu_state_exec~q  & (!\cpu|cpu_state.cpu_state_trap~q  & \cpu|reg_op1[1]~6_combout )))

	.dataa(\cpu|cpu_state.cpu_state_fetch~q ),
	.datab(\cpu|cpu_state.cpu_state_exec~q ),
	.datac(\cpu|cpu_state.cpu_state_trap~q ),
	.datad(\cpu|reg_op1[1]~6_combout ),
	.cin(gnd),
	.combout(\cpu|reg_op1[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op1[1]~7 .lut_mask = 16'h0100;
defparam \cpu|reg_op1[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N23
dffeas \cpu|reg_op1[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector501~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[5] .is_wysiwyg = "true";
defparam \cpu|reg_op1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~11 (
// Equation(s):
// \cpu|pcpi_div|Add0~11_combout  = (\cpu|pcpi_div|Add0~10  & (\cpu|pcpi_div|dividend~36_combout  $ ((!\cpu|reg_op1 [5])))) # (!\cpu|pcpi_div|Add0~10  & ((\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [5])) # (GND)))
// \cpu|pcpi_div|Add0~12  = CARRY((\cpu|pcpi_div|dividend~36_combout  $ (!\cpu|reg_op1 [5])) # (!\cpu|pcpi_div|Add0~10 ))

	.dataa(\cpu|pcpi_div|dividend~36_combout ),
	.datab(\cpu|reg_op1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~10 ),
	.combout(\cpu|pcpi_div|Add0~11_combout ),
	.cout(\cpu|pcpi_div|Add0~12 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~11 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y22_N19
dffeas \cpu|pcpi_div|dividend[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[5]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[5] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N12
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[6]~46 (
// Equation(s):
// \cpu|pcpi_div|dividend[6]~46_combout  = ((\cpu|pcpi_div|divisor [6] $ (\cpu|pcpi_div|dividend [6] $ (\cpu|pcpi_div|dividend[5]~45 )))) # (GND)
// \cpu|pcpi_div|dividend[6]~47  = CARRY((\cpu|pcpi_div|divisor [6] & (\cpu|pcpi_div|dividend [6] & !\cpu|pcpi_div|dividend[5]~45 )) # (!\cpu|pcpi_div|divisor [6] & ((\cpu|pcpi_div|dividend [6]) # (!\cpu|pcpi_div|dividend[5]~45 ))))

	.dataa(\cpu|pcpi_div|divisor [6]),
	.datab(\cpu|pcpi_div|dividend [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[5]~45 ),
	.combout(\cpu|pcpi_div|dividend[6]~46_combout ),
	.cout(\cpu|pcpi_div|dividend[6]~47 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[6]~46 .lut_mask = 16'h964D;
defparam \cpu|pcpi_div|dividend[6]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[6]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[6]~feeder_combout  = \cpu|pcpi_div|dividend[6]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend[6]~46_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_div|dividend[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~13 (
// Equation(s):
// \cpu|pcpi_div|Add0~13_combout  = (\cpu|pcpi_div|Add0~12  & ((\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [6])))) # (!\cpu|pcpi_div|Add0~12  & (\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [6] $ (VCC))))
// \cpu|pcpi_div|Add0~14  = CARRY((!\cpu|pcpi_div|Add0~12  & (\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [6]))))

	.dataa(\cpu|pcpi_div|dividend~36_combout ),
	.datab(\cpu|reg_op1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~12 ),
	.combout(\cpu|pcpi_div|Add0~13_combout ),
	.cout(\cpu|pcpi_div|Add0~14 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~13 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y22_N17
dffeas \cpu|pcpi_div|dividend[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[6]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[6] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N14
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[7]~48 (
// Equation(s):
// \cpu|pcpi_div|dividend[7]~48_combout  = (\cpu|pcpi_div|dividend [7] & ((\cpu|pcpi_div|divisor [7] & (!\cpu|pcpi_div|dividend[6]~47 )) # (!\cpu|pcpi_div|divisor [7] & (\cpu|pcpi_div|dividend[6]~47  & VCC)))) # (!\cpu|pcpi_div|dividend [7] & 
// ((\cpu|pcpi_div|divisor [7] & ((\cpu|pcpi_div|dividend[6]~47 ) # (GND))) # (!\cpu|pcpi_div|divisor [7] & (!\cpu|pcpi_div|dividend[6]~47 ))))
// \cpu|pcpi_div|dividend[7]~49  = CARRY((\cpu|pcpi_div|dividend [7] & (\cpu|pcpi_div|divisor [7] & !\cpu|pcpi_div|dividend[6]~47 )) # (!\cpu|pcpi_div|dividend [7] & ((\cpu|pcpi_div|divisor [7]) # (!\cpu|pcpi_div|dividend[6]~47 ))))

	.dataa(\cpu|pcpi_div|dividend [7]),
	.datab(\cpu|pcpi_div|divisor [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[6]~47 ),
	.combout(\cpu|pcpi_div|dividend[7]~48_combout ),
	.cout(\cpu|pcpi_div|dividend[7]~49 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[7]~48 .lut_mask = 16'h694D;
defparam \cpu|pcpi_div|dividend[7]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[7]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[7]~feeder_combout  = \cpu|pcpi_div|dividend[7]~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend[7]~48_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_div|dividend[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~15 (
// Equation(s):
// \cpu|pcpi_div|Add0~15_combout  = (\cpu|pcpi_div|Add0~14  & (\cpu|pcpi_div|dividend~36_combout  $ ((!\cpu|reg_op1 [7])))) # (!\cpu|pcpi_div|Add0~14  & ((\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [7])) # (GND)))
// \cpu|pcpi_div|Add0~16  = CARRY((\cpu|pcpi_div|dividend~36_combout  $ (!\cpu|reg_op1 [7])) # (!\cpu|pcpi_div|Add0~14 ))

	.dataa(\cpu|pcpi_div|dividend~36_combout ),
	.datab(\cpu|reg_op1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~14 ),
	.combout(\cpu|pcpi_div|Add0~15_combout ),
	.cout(\cpu|pcpi_div|Add0~16 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~15 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N29
dffeas \cpu|pcpi_div|dividend[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[7]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[7] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N16
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[8]~50 (
// Equation(s):
// \cpu|pcpi_div|dividend[8]~50_combout  = ((\cpu|pcpi_div|divisor [8] $ (\cpu|pcpi_div|dividend [8] $ (\cpu|pcpi_div|dividend[7]~49 )))) # (GND)
// \cpu|pcpi_div|dividend[8]~51  = CARRY((\cpu|pcpi_div|divisor [8] & (\cpu|pcpi_div|dividend [8] & !\cpu|pcpi_div|dividend[7]~49 )) # (!\cpu|pcpi_div|divisor [8] & ((\cpu|pcpi_div|dividend [8]) # (!\cpu|pcpi_div|dividend[7]~49 ))))

	.dataa(\cpu|pcpi_div|divisor [8]),
	.datab(\cpu|pcpi_div|dividend [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[7]~49 ),
	.combout(\cpu|pcpi_div|dividend[8]~50_combout ),
	.cout(\cpu|pcpi_div|dividend[8]~51 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[8]~50 .lut_mask = 16'h964D;
defparam \cpu|pcpi_div|dividend[8]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[8]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[8]~feeder_combout  = \cpu|pcpi_div|dividend[8]~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend[8]~50_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[8]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_div|dividend[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~17 (
// Equation(s):
// \cpu|pcpi_div|Add0~17_combout  = (\cpu|pcpi_div|Add0~16  & ((\cpu|reg_op1 [8] $ (\cpu|pcpi_div|dividend~36_combout )))) # (!\cpu|pcpi_div|Add0~16  & (\cpu|reg_op1 [8] $ (\cpu|pcpi_div|dividend~36_combout  $ (VCC))))
// \cpu|pcpi_div|Add0~18  = CARRY((!\cpu|pcpi_div|Add0~16  & (\cpu|reg_op1 [8] $ (\cpu|pcpi_div|dividend~36_combout ))))

	.dataa(\cpu|reg_op1 [8]),
	.datab(\cpu|pcpi_div|dividend~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~16 ),
	.combout(\cpu|pcpi_div|Add0~17_combout ),
	.cout(\cpu|pcpi_div|Add0~18 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~17 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N27
dffeas \cpu|pcpi_div|dividend[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[8]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[8] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N18
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[9]~52 (
// Equation(s):
// \cpu|pcpi_div|dividend[9]~52_combout  = (\cpu|pcpi_div|dividend [9] & ((\cpu|pcpi_div|divisor [9] & (!\cpu|pcpi_div|dividend[8]~51 )) # (!\cpu|pcpi_div|divisor [9] & (\cpu|pcpi_div|dividend[8]~51  & VCC)))) # (!\cpu|pcpi_div|dividend [9] & 
// ((\cpu|pcpi_div|divisor [9] & ((\cpu|pcpi_div|dividend[8]~51 ) # (GND))) # (!\cpu|pcpi_div|divisor [9] & (!\cpu|pcpi_div|dividend[8]~51 ))))
// \cpu|pcpi_div|dividend[9]~53  = CARRY((\cpu|pcpi_div|dividend [9] & (\cpu|pcpi_div|divisor [9] & !\cpu|pcpi_div|dividend[8]~51 )) # (!\cpu|pcpi_div|dividend [9] & ((\cpu|pcpi_div|divisor [9]) # (!\cpu|pcpi_div|dividend[8]~51 ))))

	.dataa(\cpu|pcpi_div|dividend [9]),
	.datab(\cpu|pcpi_div|divisor [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[8]~51 ),
	.combout(\cpu|pcpi_div|dividend[9]~52_combout ),
	.cout(\cpu|pcpi_div|dividend[9]~53 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[9]~52 .lut_mask = 16'h694D;
defparam \cpu|pcpi_div|dividend[9]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N6
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[9]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[9]~feeder_combout  = \cpu|pcpi_div|dividend[9]~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend[9]~52_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[9]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_div|dividend[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~19 (
// Equation(s):
// \cpu|pcpi_div|Add0~19_combout  = (\cpu|pcpi_div|Add0~18  & (\cpu|reg_op1 [9] $ ((!\cpu|pcpi_div|dividend~36_combout )))) # (!\cpu|pcpi_div|Add0~18  & ((\cpu|reg_op1 [9] $ (\cpu|pcpi_div|dividend~36_combout )) # (GND)))
// \cpu|pcpi_div|Add0~20  = CARRY((\cpu|reg_op1 [9] $ (!\cpu|pcpi_div|dividend~36_combout )) # (!\cpu|pcpi_div|Add0~18 ))

	.dataa(\cpu|reg_op1 [9]),
	.datab(\cpu|pcpi_div|dividend~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~18 ),
	.combout(\cpu|pcpi_div|Add0~19_combout ),
	.cout(\cpu|pcpi_div|Add0~20 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~19 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y22_N7
dffeas \cpu|pcpi_div|dividend[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[9]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[9] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N20
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[10]~54 (
// Equation(s):
// \cpu|pcpi_div|dividend[10]~54_combout  = ((\cpu|pcpi_div|dividend [10] $ (\cpu|pcpi_div|divisor [10] $ (\cpu|pcpi_div|dividend[9]~53 )))) # (GND)
// \cpu|pcpi_div|dividend[10]~55  = CARRY((\cpu|pcpi_div|dividend [10] & ((!\cpu|pcpi_div|dividend[9]~53 ) # (!\cpu|pcpi_div|divisor [10]))) # (!\cpu|pcpi_div|dividend [10] & (!\cpu|pcpi_div|divisor [10] & !\cpu|pcpi_div|dividend[9]~53 )))

	.dataa(\cpu|pcpi_div|dividend [10]),
	.datab(\cpu|pcpi_div|divisor [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[9]~53 ),
	.combout(\cpu|pcpi_div|dividend[10]~54_combout ),
	.cout(\cpu|pcpi_div|dividend[10]~55 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[10]~54 .lut_mask = 16'h962B;
defparam \cpu|pcpi_div|dividend[10]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N20
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[10]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[10]~feeder_combout  = \cpu|pcpi_div|dividend[10]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend[10]~54_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[10]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_div|dividend[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~21 (
// Equation(s):
// \cpu|pcpi_div|Add0~21_combout  = (\cpu|pcpi_div|Add0~20  & ((\cpu|reg_op1 [10] $ (\cpu|pcpi_div|dividend~36_combout )))) # (!\cpu|pcpi_div|Add0~20  & (\cpu|reg_op1 [10] $ (\cpu|pcpi_div|dividend~36_combout  $ (VCC))))
// \cpu|pcpi_div|Add0~22  = CARRY((!\cpu|pcpi_div|Add0~20  & (\cpu|reg_op1 [10] $ (\cpu|pcpi_div|dividend~36_combout ))))

	.dataa(\cpu|reg_op1 [10]),
	.datab(\cpu|pcpi_div|dividend~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~20 ),
	.combout(\cpu|pcpi_div|Add0~21_combout ),
	.cout(\cpu|pcpi_div|Add0~22 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~21 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y22_N21
dffeas \cpu|pcpi_div|dividend[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[10]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[10] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N22
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[11]~56 (
// Equation(s):
// \cpu|pcpi_div|dividend[11]~56_combout  = (\cpu|pcpi_div|dividend [11] & ((\cpu|pcpi_div|divisor [11] & (!\cpu|pcpi_div|dividend[10]~55 )) # (!\cpu|pcpi_div|divisor [11] & (\cpu|pcpi_div|dividend[10]~55  & VCC)))) # (!\cpu|pcpi_div|dividend [11] & 
// ((\cpu|pcpi_div|divisor [11] & ((\cpu|pcpi_div|dividend[10]~55 ) # (GND))) # (!\cpu|pcpi_div|divisor [11] & (!\cpu|pcpi_div|dividend[10]~55 ))))
// \cpu|pcpi_div|dividend[11]~57  = CARRY((\cpu|pcpi_div|dividend [11] & (\cpu|pcpi_div|divisor [11] & !\cpu|pcpi_div|dividend[10]~55 )) # (!\cpu|pcpi_div|dividend [11] & ((\cpu|pcpi_div|divisor [11]) # (!\cpu|pcpi_div|dividend[10]~55 ))))

	.dataa(\cpu|pcpi_div|dividend [11]),
	.datab(\cpu|pcpi_div|divisor [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[10]~55 ),
	.combout(\cpu|pcpi_div|dividend[11]~56_combout ),
	.cout(\cpu|pcpi_div|dividend[11]~57 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[11]~56 .lut_mask = 16'h694D;
defparam \cpu|pcpi_div|dividend[11]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[11]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[11]~feeder_combout  = \cpu|pcpi_div|dividend[11]~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend[11]~56_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_div|dividend[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~23 (
// Equation(s):
// \cpu|pcpi_div|Add0~23_combout  = (\cpu|pcpi_div|Add0~22  & (\cpu|reg_op1 [11] $ ((!\cpu|pcpi_div|dividend~36_combout )))) # (!\cpu|pcpi_div|Add0~22  & ((\cpu|reg_op1 [11] $ (\cpu|pcpi_div|dividend~36_combout )) # (GND)))
// \cpu|pcpi_div|Add0~24  = CARRY((\cpu|reg_op1 [11] $ (!\cpu|pcpi_div|dividend~36_combout )) # (!\cpu|pcpi_div|Add0~22 ))

	.dataa(\cpu|reg_op1 [11]),
	.datab(\cpu|pcpi_div|dividend~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~22 ),
	.combout(\cpu|pcpi_div|Add0~23_combout ),
	.cout(\cpu|pcpi_div|Add0~24 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~23 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y22_N11
dffeas \cpu|pcpi_div|dividend[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[11]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[11] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[12]~58 (
// Equation(s):
// \cpu|pcpi_div|dividend[12]~58_combout  = ((\cpu|pcpi_div|dividend [12] $ (\cpu|pcpi_div|divisor [12] $ (\cpu|pcpi_div|dividend[11]~57 )))) # (GND)
// \cpu|pcpi_div|dividend[12]~59  = CARRY((\cpu|pcpi_div|dividend [12] & ((!\cpu|pcpi_div|dividend[11]~57 ) # (!\cpu|pcpi_div|divisor [12]))) # (!\cpu|pcpi_div|dividend [12] & (!\cpu|pcpi_div|divisor [12] & !\cpu|pcpi_div|dividend[11]~57 )))

	.dataa(\cpu|pcpi_div|dividend [12]),
	.datab(\cpu|pcpi_div|divisor [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[11]~57 ),
	.combout(\cpu|pcpi_div|dividend[12]~58_combout ),
	.cout(\cpu|pcpi_div|dividend[12]~59 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[12]~58 .lut_mask = 16'h962B;
defparam \cpu|pcpi_div|dividend[12]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[12]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[12]~feeder_combout  = \cpu|pcpi_div|dividend[12]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend[12]~58_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[12]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_div|dividend[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~25 (
// Equation(s):
// \cpu|pcpi_div|Add0~25_combout  = (\cpu|pcpi_div|Add0~24  & ((\cpu|reg_op1 [12] $ (\cpu|pcpi_div|dividend~36_combout )))) # (!\cpu|pcpi_div|Add0~24  & (\cpu|reg_op1 [12] $ (\cpu|pcpi_div|dividend~36_combout  $ (VCC))))
// \cpu|pcpi_div|Add0~26  = CARRY((!\cpu|pcpi_div|Add0~24  & (\cpu|reg_op1 [12] $ (\cpu|pcpi_div|dividend~36_combout ))))

	.dataa(\cpu|reg_op1 [12]),
	.datab(\cpu|pcpi_div|dividend~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~24 ),
	.combout(\cpu|pcpi_div|Add0~25_combout ),
	.cout(\cpu|pcpi_div|Add0~26 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~25 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N1
dffeas \cpu|pcpi_div|dividend[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[12]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[12] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N26
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[13]~60 (
// Equation(s):
// \cpu|pcpi_div|dividend[13]~60_combout  = (\cpu|pcpi_div|divisor [13] & ((\cpu|pcpi_div|dividend [13] & (!\cpu|pcpi_div|dividend[12]~59 )) # (!\cpu|pcpi_div|dividend [13] & ((\cpu|pcpi_div|dividend[12]~59 ) # (GND))))) # (!\cpu|pcpi_div|divisor [13] & 
// ((\cpu|pcpi_div|dividend [13] & (\cpu|pcpi_div|dividend[12]~59  & VCC)) # (!\cpu|pcpi_div|dividend [13] & (!\cpu|pcpi_div|dividend[12]~59 ))))
// \cpu|pcpi_div|dividend[13]~61  = CARRY((\cpu|pcpi_div|divisor [13] & ((!\cpu|pcpi_div|dividend[12]~59 ) # (!\cpu|pcpi_div|dividend [13]))) # (!\cpu|pcpi_div|divisor [13] & (!\cpu|pcpi_div|dividend [13] & !\cpu|pcpi_div|dividend[12]~59 )))

	.dataa(\cpu|pcpi_div|divisor [13]),
	.datab(\cpu|pcpi_div|dividend [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[12]~59 ),
	.combout(\cpu|pcpi_div|dividend[13]~60_combout ),
	.cout(\cpu|pcpi_div|dividend[13]~61 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[13]~60 .lut_mask = 16'h692B;
defparam \cpu|pcpi_div|dividend[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[13]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[13]~feeder_combout  = \cpu|pcpi_div|dividend[13]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend[13]~60_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[13]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_div|dividend[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~27 (
// Equation(s):
// \cpu|pcpi_div|Add0~27_combout  = (\cpu|pcpi_div|Add0~26  & (\cpu|reg_op1 [13] $ ((!\cpu|pcpi_div|dividend~36_combout )))) # (!\cpu|pcpi_div|Add0~26  & ((\cpu|reg_op1 [13] $ (\cpu|pcpi_div|dividend~36_combout )) # (GND)))
// \cpu|pcpi_div|Add0~28  = CARRY((\cpu|reg_op1 [13] $ (!\cpu|pcpi_div|dividend~36_combout )) # (!\cpu|pcpi_div|Add0~26 ))

	.dataa(\cpu|reg_op1 [13]),
	.datab(\cpu|pcpi_div|dividend~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~26 ),
	.combout(\cpu|pcpi_div|Add0~27_combout ),
	.cout(\cpu|pcpi_div|Add0~28 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~27 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N31
dffeas \cpu|pcpi_div|dividend[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[13]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[13] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N28
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[14]~62 (
// Equation(s):
// \cpu|pcpi_div|dividend[14]~62_combout  = ((\cpu|pcpi_div|dividend [14] $ (\cpu|pcpi_div|divisor [14] $ (\cpu|pcpi_div|dividend[13]~61 )))) # (GND)
// \cpu|pcpi_div|dividend[14]~63  = CARRY((\cpu|pcpi_div|dividend [14] & ((!\cpu|pcpi_div|dividend[13]~61 ) # (!\cpu|pcpi_div|divisor [14]))) # (!\cpu|pcpi_div|dividend [14] & (!\cpu|pcpi_div|divisor [14] & !\cpu|pcpi_div|dividend[13]~61 )))

	.dataa(\cpu|pcpi_div|dividend [14]),
	.datab(\cpu|pcpi_div|divisor [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[13]~61 ),
	.combout(\cpu|pcpi_div|dividend[14]~62_combout ),
	.cout(\cpu|pcpi_div|dividend[14]~63 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[14]~62 .lut_mask = 16'h962B;
defparam \cpu|pcpi_div|dividend[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[14]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[14]~feeder_combout  = \cpu|pcpi_div|dividend[14]~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend[14]~62_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[14]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_div|dividend[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N28
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~29 (
// Equation(s):
// \cpu|pcpi_div|Add0~29_combout  = (\cpu|pcpi_div|Add0~28  & ((\cpu|reg_op1 [14] $ (\cpu|pcpi_div|dividend~36_combout )))) # (!\cpu|pcpi_div|Add0~28  & (\cpu|reg_op1 [14] $ (\cpu|pcpi_div|dividend~36_combout  $ (VCC))))
// \cpu|pcpi_div|Add0~30  = CARRY((!\cpu|pcpi_div|Add0~28  & (\cpu|reg_op1 [14] $ (\cpu|pcpi_div|dividend~36_combout ))))

	.dataa(\cpu|reg_op1 [14]),
	.datab(\cpu|pcpi_div|dividend~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~28 ),
	.combout(\cpu|pcpi_div|Add0~29_combout ),
	.cout(\cpu|pcpi_div|Add0~30 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~29 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N5
dffeas \cpu|pcpi_div|dividend[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[14]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[14] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N30
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[15]~64 (
// Equation(s):
// \cpu|pcpi_div|dividend[15]~64_combout  = (\cpu|pcpi_div|divisor [15] & ((\cpu|pcpi_div|dividend [15] & (!\cpu|pcpi_div|dividend[14]~63 )) # (!\cpu|pcpi_div|dividend [15] & ((\cpu|pcpi_div|dividend[14]~63 ) # (GND))))) # (!\cpu|pcpi_div|divisor [15] & 
// ((\cpu|pcpi_div|dividend [15] & (\cpu|pcpi_div|dividend[14]~63  & VCC)) # (!\cpu|pcpi_div|dividend [15] & (!\cpu|pcpi_div|dividend[14]~63 ))))
// \cpu|pcpi_div|dividend[15]~65  = CARRY((\cpu|pcpi_div|divisor [15] & ((!\cpu|pcpi_div|dividend[14]~63 ) # (!\cpu|pcpi_div|dividend [15]))) # (!\cpu|pcpi_div|divisor [15] & (!\cpu|pcpi_div|dividend [15] & !\cpu|pcpi_div|dividend[14]~63 )))

	.dataa(\cpu|pcpi_div|divisor [15]),
	.datab(\cpu|pcpi_div|dividend [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[14]~63 ),
	.combout(\cpu|pcpi_div|dividend[15]~64_combout ),
	.cout(\cpu|pcpi_div|dividend[15]~65 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[15]~64 .lut_mask = 16'h692B;
defparam \cpu|pcpi_div|dividend[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[15]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[15]~feeder_combout  = \cpu|pcpi_div|dividend[15]~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend[15]~64_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[15]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_div|dividend[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~31 (
// Equation(s):
// \cpu|pcpi_div|Add0~31_combout  = (\cpu|pcpi_div|Add0~30  & (\cpu|reg_op1 [15] $ ((!\cpu|pcpi_div|dividend~36_combout )))) # (!\cpu|pcpi_div|Add0~30  & ((\cpu|reg_op1 [15] $ (\cpu|pcpi_div|dividend~36_combout )) # (GND)))
// \cpu|pcpi_div|Add0~32  = CARRY((\cpu|reg_op1 [15] $ (!\cpu|pcpi_div|dividend~36_combout )) # (!\cpu|pcpi_div|Add0~30 ))

	.dataa(\cpu|reg_op1 [15]),
	.datab(\cpu|pcpi_div|dividend~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~30 ),
	.combout(\cpu|pcpi_div|Add0~31_combout ),
	.cout(\cpu|pcpi_div|Add0~32 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~31 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y22_N9
dffeas \cpu|pcpi_div|dividend[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[15]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[15] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[16]~66 (
// Equation(s):
// \cpu|pcpi_div|dividend[16]~66_combout  = ((\cpu|pcpi_div|dividend [16] $ (\cpu|pcpi_div|divisor [16] $ (\cpu|pcpi_div|dividend[15]~65 )))) # (GND)
// \cpu|pcpi_div|dividend[16]~67  = CARRY((\cpu|pcpi_div|dividend [16] & ((!\cpu|pcpi_div|dividend[15]~65 ) # (!\cpu|pcpi_div|divisor [16]))) # (!\cpu|pcpi_div|dividend [16] & (!\cpu|pcpi_div|divisor [16] & !\cpu|pcpi_div|dividend[15]~65 )))

	.dataa(\cpu|pcpi_div|dividend [16]),
	.datab(\cpu|pcpi_div|divisor [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[15]~65 ),
	.combout(\cpu|pcpi_div|dividend[16]~66_combout ),
	.cout(\cpu|pcpi_div|dividend[16]~67 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[16]~66 .lut_mask = 16'h962B;
defparam \cpu|pcpi_div|dividend[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N22
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[16]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[16]~feeder_combout  = \cpu|pcpi_div|dividend[16]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend[16]~66_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[16]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_div|dividend[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~33 (
// Equation(s):
// \cpu|pcpi_div|Add0~33_combout  = (\cpu|pcpi_div|Add0~32  & ((\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [16])))) # (!\cpu|pcpi_div|Add0~32  & (\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [16] $ (VCC))))
// \cpu|pcpi_div|Add0~34  = CARRY((!\cpu|pcpi_div|Add0~32  & (\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [16]))))

	.dataa(\cpu|pcpi_div|dividend~36_combout ),
	.datab(\cpu|reg_op1 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~32 ),
	.combout(\cpu|pcpi_div|Add0~33_combout ),
	.cout(\cpu|pcpi_div|Add0~34 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~33 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y22_N23
dffeas \cpu|pcpi_div|dividend[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[16]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[16] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N2
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[17]~68 (
// Equation(s):
// \cpu|pcpi_div|dividend[17]~68_combout  = (\cpu|pcpi_div|divisor [17] & ((\cpu|pcpi_div|dividend [17] & (!\cpu|pcpi_div|dividend[16]~67 )) # (!\cpu|pcpi_div|dividend [17] & ((\cpu|pcpi_div|dividend[16]~67 ) # (GND))))) # (!\cpu|pcpi_div|divisor [17] & 
// ((\cpu|pcpi_div|dividend [17] & (\cpu|pcpi_div|dividend[16]~67  & VCC)) # (!\cpu|pcpi_div|dividend [17] & (!\cpu|pcpi_div|dividend[16]~67 ))))
// \cpu|pcpi_div|dividend[17]~69  = CARRY((\cpu|pcpi_div|divisor [17] & ((!\cpu|pcpi_div|dividend[16]~67 ) # (!\cpu|pcpi_div|dividend [17]))) # (!\cpu|pcpi_div|divisor [17] & (!\cpu|pcpi_div|dividend [17] & !\cpu|pcpi_div|dividend[16]~67 )))

	.dataa(\cpu|pcpi_div|divisor [17]),
	.datab(\cpu|pcpi_div|dividend [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[16]~67 ),
	.combout(\cpu|pcpi_div|dividend[17]~68_combout ),
	.cout(\cpu|pcpi_div|dividend[17]~69 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[17]~68 .lut_mask = 16'h692B;
defparam \cpu|pcpi_div|dividend[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[17]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[17]~feeder_combout  = \cpu|pcpi_div|dividend[17]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend[17]~68_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[17]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_div|dividend[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~35 (
// Equation(s):
// \cpu|pcpi_div|Add0~35_combout  = (\cpu|pcpi_div|Add0~34  & (\cpu|pcpi_div|dividend~36_combout  $ ((!\cpu|reg_op1 [17])))) # (!\cpu|pcpi_div|Add0~34  & ((\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [17])) # (GND)))
// \cpu|pcpi_div|Add0~36  = CARRY((\cpu|pcpi_div|dividend~36_combout  $ (!\cpu|reg_op1 [17])) # (!\cpu|pcpi_div|Add0~34 ))

	.dataa(\cpu|pcpi_div|dividend~36_combout ),
	.datab(\cpu|reg_op1 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~34 ),
	.combout(\cpu|pcpi_div|Add0~35_combout ),
	.cout(\cpu|pcpi_div|Add0~36 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~35 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y21_N27
dffeas \cpu|pcpi_div|dividend[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[17]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[17] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N4
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[18]~70 (
// Equation(s):
// \cpu|pcpi_div|dividend[18]~70_combout  = ((\cpu|pcpi_div|dividend [18] $ (\cpu|pcpi_div|divisor [18] $ (\cpu|pcpi_div|dividend[17]~69 )))) # (GND)
// \cpu|pcpi_div|dividend[18]~71  = CARRY((\cpu|pcpi_div|dividend [18] & ((!\cpu|pcpi_div|dividend[17]~69 ) # (!\cpu|pcpi_div|divisor [18]))) # (!\cpu|pcpi_div|dividend [18] & (!\cpu|pcpi_div|divisor [18] & !\cpu|pcpi_div|dividend[17]~69 )))

	.dataa(\cpu|pcpi_div|dividend [18]),
	.datab(\cpu|pcpi_div|divisor [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[17]~69 ),
	.combout(\cpu|pcpi_div|dividend[18]~70_combout ),
	.cout(\cpu|pcpi_div|dividend[18]~71 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[18]~70 .lut_mask = 16'h962B;
defparam \cpu|pcpi_div|dividend[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N0
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[18]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[18]~feeder_combout  = \cpu|pcpi_div|dividend[18]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend[18]~70_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[18]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_div|dividend[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~37 (
// Equation(s):
// \cpu|pcpi_div|Add0~37_combout  = (\cpu|pcpi_div|Add0~36  & ((\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [18])))) # (!\cpu|pcpi_div|Add0~36  & (\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [18] $ (VCC))))
// \cpu|pcpi_div|Add0~38  = CARRY((!\cpu|pcpi_div|Add0~36  & (\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [18]))))

	.dataa(\cpu|pcpi_div|dividend~36_combout ),
	.datab(\cpu|reg_op1 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~36 ),
	.combout(\cpu|pcpi_div|Add0~37_combout ),
	.cout(\cpu|pcpi_div|Add0~38 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~37 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y22_N1
dffeas \cpu|pcpi_div|dividend[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[18]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[18] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N6
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[19]~72 (
// Equation(s):
// \cpu|pcpi_div|dividend[19]~72_combout  = (\cpu|pcpi_div|divisor [19] & ((\cpu|pcpi_div|dividend [19] & (!\cpu|pcpi_div|dividend[18]~71 )) # (!\cpu|pcpi_div|dividend [19] & ((\cpu|pcpi_div|dividend[18]~71 ) # (GND))))) # (!\cpu|pcpi_div|divisor [19] & 
// ((\cpu|pcpi_div|dividend [19] & (\cpu|pcpi_div|dividend[18]~71  & VCC)) # (!\cpu|pcpi_div|dividend [19] & (!\cpu|pcpi_div|dividend[18]~71 ))))
// \cpu|pcpi_div|dividend[19]~73  = CARRY((\cpu|pcpi_div|divisor [19] & ((!\cpu|pcpi_div|dividend[18]~71 ) # (!\cpu|pcpi_div|dividend [19]))) # (!\cpu|pcpi_div|divisor [19] & (!\cpu|pcpi_div|dividend [19] & !\cpu|pcpi_div|dividend[18]~71 )))

	.dataa(\cpu|pcpi_div|divisor [19]),
	.datab(\cpu|pcpi_div|dividend [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[18]~71 ),
	.combout(\cpu|pcpi_div|dividend[19]~72_combout ),
	.cout(\cpu|pcpi_div|dividend[19]~73 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[19]~72 .lut_mask = 16'h692B;
defparam \cpu|pcpi_div|dividend[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[19]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[19]~feeder_combout  = \cpu|pcpi_div|dividend[19]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend[19]~72_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[19]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_div|dividend[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~39 (
// Equation(s):
// \cpu|pcpi_div|Add0~39_combout  = (\cpu|pcpi_div|Add0~38  & (\cpu|pcpi_div|dividend~36_combout  $ ((!\cpu|reg_op1 [19])))) # (!\cpu|pcpi_div|Add0~38  & ((\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [19])) # (GND)))
// \cpu|pcpi_div|Add0~40  = CARRY((\cpu|pcpi_div|dividend~36_combout  $ (!\cpu|reg_op1 [19])) # (!\cpu|pcpi_div|Add0~38 ))

	.dataa(\cpu|pcpi_div|dividend~36_combout ),
	.datab(\cpu|reg_op1 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~38 ),
	.combout(\cpu|pcpi_div|Add0~39_combout ),
	.cout(\cpu|pcpi_div|Add0~40 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~39 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y22_N27
dffeas \cpu|pcpi_div|dividend[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[19]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[19] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N8
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[20]~74 (
// Equation(s):
// \cpu|pcpi_div|dividend[20]~74_combout  = ((\cpu|pcpi_div|dividend [20] $ (\cpu|pcpi_div|divisor [20] $ (\cpu|pcpi_div|dividend[19]~73 )))) # (GND)
// \cpu|pcpi_div|dividend[20]~75  = CARRY((\cpu|pcpi_div|dividend [20] & ((!\cpu|pcpi_div|dividend[19]~73 ) # (!\cpu|pcpi_div|divisor [20]))) # (!\cpu|pcpi_div|dividend [20] & (!\cpu|pcpi_div|divisor [20] & !\cpu|pcpi_div|dividend[19]~73 )))

	.dataa(\cpu|pcpi_div|dividend [20]),
	.datab(\cpu|pcpi_div|divisor [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[19]~73 ),
	.combout(\cpu|pcpi_div|dividend[20]~74_combout ),
	.cout(\cpu|pcpi_div|dividend[20]~75 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[20]~74 .lut_mask = 16'h962B;
defparam \cpu|pcpi_div|dividend[20]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[20]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[20]~feeder_combout  = \cpu|pcpi_div|dividend[20]~74_combout 

	.dataa(gnd),
	.datab(\cpu|pcpi_div|dividend[20]~74_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[20]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|pcpi_div|dividend[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~41 (
// Equation(s):
// \cpu|pcpi_div|Add0~41_combout  = (\cpu|pcpi_div|Add0~40  & ((\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [20])))) # (!\cpu|pcpi_div|Add0~40  & (\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [20] $ (VCC))))
// \cpu|pcpi_div|Add0~42  = CARRY((!\cpu|pcpi_div|Add0~40  & (\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [20]))))

	.dataa(\cpu|pcpi_div|dividend~36_combout ),
	.datab(\cpu|reg_op1 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~40 ),
	.combout(\cpu|pcpi_div|Add0~41_combout ),
	.cout(\cpu|pcpi_div|Add0~42 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~41 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y22_N13
dffeas \cpu|pcpi_div|dividend[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[20]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[20] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[21]~76 (
// Equation(s):
// \cpu|pcpi_div|dividend[21]~76_combout  = (\cpu|pcpi_div|divisor [21] & ((\cpu|pcpi_div|dividend [21] & (!\cpu|pcpi_div|dividend[20]~75 )) # (!\cpu|pcpi_div|dividend [21] & ((\cpu|pcpi_div|dividend[20]~75 ) # (GND))))) # (!\cpu|pcpi_div|divisor [21] & 
// ((\cpu|pcpi_div|dividend [21] & (\cpu|pcpi_div|dividend[20]~75  & VCC)) # (!\cpu|pcpi_div|dividend [21] & (!\cpu|pcpi_div|dividend[20]~75 ))))
// \cpu|pcpi_div|dividend[21]~77  = CARRY((\cpu|pcpi_div|divisor [21] & ((!\cpu|pcpi_div|dividend[20]~75 ) # (!\cpu|pcpi_div|dividend [21]))) # (!\cpu|pcpi_div|divisor [21] & (!\cpu|pcpi_div|dividend [21] & !\cpu|pcpi_div|dividend[20]~75 )))

	.dataa(\cpu|pcpi_div|divisor [21]),
	.datab(\cpu|pcpi_div|dividend [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[20]~75 ),
	.combout(\cpu|pcpi_div|dividend[21]~76_combout ),
	.cout(\cpu|pcpi_div|dividend[21]~77 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[21]~76 .lut_mask = 16'h692B;
defparam \cpu|pcpi_div|dividend[21]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[21]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[21]~feeder_combout  = \cpu|pcpi_div|dividend[21]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend[21]~76_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[21]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_div|dividend[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~43 (
// Equation(s):
// \cpu|pcpi_div|Add0~43_combout  = (\cpu|pcpi_div|Add0~42  & (\cpu|pcpi_div|dividend~36_combout  $ ((!\cpu|reg_op1 [21])))) # (!\cpu|pcpi_div|Add0~42  & ((\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [21])) # (GND)))
// \cpu|pcpi_div|Add0~44  = CARRY((\cpu|pcpi_div|dividend~36_combout  $ (!\cpu|reg_op1 [21])) # (!\cpu|pcpi_div|Add0~42 ))

	.dataa(\cpu|pcpi_div|dividend~36_combout ),
	.datab(\cpu|reg_op1 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~42 ),
	.combout(\cpu|pcpi_div|Add0~43_combout ),
	.cout(\cpu|pcpi_div|Add0~44 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~43 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N9
dffeas \cpu|pcpi_div|dividend[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[21]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[21] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[22]~78 (
// Equation(s):
// \cpu|pcpi_div|dividend[22]~78_combout  = ((\cpu|pcpi_div|dividend [22] $ (\cpu|pcpi_div|divisor [22] $ (\cpu|pcpi_div|dividend[21]~77 )))) # (GND)
// \cpu|pcpi_div|dividend[22]~79  = CARRY((\cpu|pcpi_div|dividend [22] & ((!\cpu|pcpi_div|dividend[21]~77 ) # (!\cpu|pcpi_div|divisor [22]))) # (!\cpu|pcpi_div|dividend [22] & (!\cpu|pcpi_div|divisor [22] & !\cpu|pcpi_div|dividend[21]~77 )))

	.dataa(\cpu|pcpi_div|dividend [22]),
	.datab(\cpu|pcpi_div|divisor [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[21]~77 ),
	.combout(\cpu|pcpi_div|dividend[22]~78_combout ),
	.cout(\cpu|pcpi_div|dividend[22]~79 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[22]~78 .lut_mask = 16'h962B;
defparam \cpu|pcpi_div|dividend[22]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N4
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[22]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[22]~feeder_combout  = \cpu|pcpi_div|dividend[22]~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend[22]~78_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[22]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_div|dividend[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N6
fiftyfivenm_lcell_comb \cpu|Add13~38 (
// Equation(s):
// \cpu|Add13~38_combout  = (\cpu|decoded_imm [19] & ((\cpu|reg_op1 [19] & (\cpu|Add13~37  & VCC)) # (!\cpu|reg_op1 [19] & (!\cpu|Add13~37 )))) # (!\cpu|decoded_imm [19] & ((\cpu|reg_op1 [19] & (!\cpu|Add13~37 )) # (!\cpu|reg_op1 [19] & ((\cpu|Add13~37 ) # 
// (GND)))))
// \cpu|Add13~39  = CARRY((\cpu|decoded_imm [19] & (!\cpu|reg_op1 [19] & !\cpu|Add13~37 )) # (!\cpu|decoded_imm [19] & ((!\cpu|Add13~37 ) # (!\cpu|reg_op1 [19]))))

	.dataa(\cpu|decoded_imm [19]),
	.datab(\cpu|reg_op1 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~37 ),
	.combout(\cpu|Add13~38_combout ),
	.cout(\cpu|Add13~39 ));
// synopsys translate_off
defparam \cpu|Add13~38 .lut_mask = 16'h9617;
defparam \cpu|Add13~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N8
fiftyfivenm_lcell_comb \cpu|Add13~40 (
// Equation(s):
// \cpu|Add13~40_combout  = ((\cpu|reg_op1 [20] $ (\cpu|decoded_imm [20] $ (!\cpu|Add13~39 )))) # (GND)
// \cpu|Add13~41  = CARRY((\cpu|reg_op1 [20] & ((\cpu|decoded_imm [20]) # (!\cpu|Add13~39 ))) # (!\cpu|reg_op1 [20] & (\cpu|decoded_imm [20] & !\cpu|Add13~39 )))

	.dataa(\cpu|reg_op1 [20]),
	.datab(\cpu|decoded_imm [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~39 ),
	.combout(\cpu|Add13~40_combout ),
	.cout(\cpu|Add13~41 ));
// synopsys translate_off
defparam \cpu|Add13~40 .lut_mask = 16'h698E;
defparam \cpu|Add13~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N10
fiftyfivenm_lcell_comb \cpu|Add13~42 (
// Equation(s):
// \cpu|Add13~42_combout  = (\cpu|reg_op1 [21] & ((\cpu|decoded_imm [21] & (\cpu|Add13~41  & VCC)) # (!\cpu|decoded_imm [21] & (!\cpu|Add13~41 )))) # (!\cpu|reg_op1 [21] & ((\cpu|decoded_imm [21] & (!\cpu|Add13~41 )) # (!\cpu|decoded_imm [21] & 
// ((\cpu|Add13~41 ) # (GND)))))
// \cpu|Add13~43  = CARRY((\cpu|reg_op1 [21] & (!\cpu|decoded_imm [21] & !\cpu|Add13~41 )) # (!\cpu|reg_op1 [21] & ((!\cpu|Add13~41 ) # (!\cpu|decoded_imm [21]))))

	.dataa(\cpu|reg_op1 [21]),
	.datab(\cpu|decoded_imm [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~41 ),
	.combout(\cpu|Add13~42_combout ),
	.cout(\cpu|Add13~43 ));
// synopsys translate_off
defparam \cpu|Add13~42 .lut_mask = 16'h9617;
defparam \cpu|Add13~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N12
fiftyfivenm_lcell_comb \cpu|Add13~44 (
// Equation(s):
// \cpu|Add13~44_combout  = ((\cpu|decoded_imm [22] $ (\cpu|reg_op1 [22] $ (!\cpu|Add13~43 )))) # (GND)
// \cpu|Add13~45  = CARRY((\cpu|decoded_imm [22] & ((\cpu|reg_op1 [22]) # (!\cpu|Add13~43 ))) # (!\cpu|decoded_imm [22] & (\cpu|reg_op1 [22] & !\cpu|Add13~43 )))

	.dataa(\cpu|decoded_imm [22]),
	.datab(\cpu|reg_op1 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~43 ),
	.combout(\cpu|Add13~44_combout ),
	.cout(\cpu|Add13~45 ));
// synopsys translate_off
defparam \cpu|Add13~44 .lut_mask = 16'h698E;
defparam \cpu|Add13~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N31
dffeas \cpu|cpuregs_rtl_0_bypass[35] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector135~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N24
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[22]~29 (
// Equation(s):
// \cpu|cpuregs_rs1[22]~29_combout  = (\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [35]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a22 ))

	.dataa(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\cpu|cpuregs~3_combout ),
	.datac(\cpu|cpuregs_rtl_0_bypass [35]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[22]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[22]~29 .lut_mask = 16'hE2E2;
defparam \cpu|cpuregs_rs1[22]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N18
fiftyfivenm_lcell_comb \cpu|Selector484~0 (
// Equation(s):
// \cpu|Selector484~0_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|is_lui_auipc_jal~q ) # ((\cpu|WideOr22~combout  & \cpu|cpuregs_rs1[22]~29_combout ))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|is_lui_auipc_jal~q ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|cpuregs_rs1[22]~29_combout ),
	.cin(gnd),
	.combout(\cpu|Selector484~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector484~0 .lut_mask = 16'hE0C0;
defparam \cpu|Selector484~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N20
fiftyfivenm_lcell_comb \cpu|Selector484~1 (
// Equation(s):
// \cpu|Selector484~1_combout  = (\cpu|Selector506~5_combout  & (((\cpu|Selector484~0_combout )))) # (!\cpu|Selector506~5_combout  & ((\cpu|Selector484~0_combout  & ((\cpu|reg_pc [22]))) # (!\cpu|Selector484~0_combout  & (\cpu|Add13~44_combout ))))

	.dataa(\cpu|Add13~44_combout ),
	.datab(\cpu|reg_pc [22]),
	.datac(\cpu|Selector506~5_combout ),
	.datad(\cpu|Selector484~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector484~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector484~1 .lut_mask = 16'hFC0A;
defparam \cpu|Selector484~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N18
fiftyfivenm_lcell_comb \cpu|Selector484~2 (
// Equation(s):
// \cpu|Selector484~2_combout  = (\cpu|Selector484~1_combout  & (((!\cpu|instr_lui~q ) # (!\cpu|cpu_state.cpu_state_ld_rs1~q )) # (!\cpu|is_lui_auipc_jal~q )))

	.dataa(\cpu|is_lui_auipc_jal~q ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|Selector484~1_combout ),
	.datad(\cpu|instr_lui~q ),
	.cin(gnd),
	.combout(\cpu|Selector484~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector484~2 .lut_mask = 16'h70F0;
defparam \cpu|Selector484~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N19
dffeas \cpu|reg_op1[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector484~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[22] .is_wysiwyg = "true";
defparam \cpu|reg_op1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~45 (
// Equation(s):
// \cpu|pcpi_div|Add0~45_combout  = (\cpu|pcpi_div|Add0~44  & ((\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [22])))) # (!\cpu|pcpi_div|Add0~44  & (\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [22] $ (VCC))))
// \cpu|pcpi_div|Add0~46  = CARRY((!\cpu|pcpi_div|Add0~44  & (\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [22]))))

	.dataa(\cpu|pcpi_div|dividend~36_combout ),
	.datab(\cpu|reg_op1 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~44 ),
	.combout(\cpu|pcpi_div|Add0~45_combout ),
	.cout(\cpu|pcpi_div|Add0~46 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~45 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y21_N5
dffeas \cpu|pcpi_div|dividend[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[22]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[22] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N14
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[23]~80 (
// Equation(s):
// \cpu|pcpi_div|dividend[23]~80_combout  = (\cpu|pcpi_div|divisor [23] & ((\cpu|pcpi_div|dividend [23] & (!\cpu|pcpi_div|dividend[22]~79 )) # (!\cpu|pcpi_div|dividend [23] & ((\cpu|pcpi_div|dividend[22]~79 ) # (GND))))) # (!\cpu|pcpi_div|divisor [23] & 
// ((\cpu|pcpi_div|dividend [23] & (\cpu|pcpi_div|dividend[22]~79  & VCC)) # (!\cpu|pcpi_div|dividend [23] & (!\cpu|pcpi_div|dividend[22]~79 ))))
// \cpu|pcpi_div|dividend[23]~81  = CARRY((\cpu|pcpi_div|divisor [23] & ((!\cpu|pcpi_div|dividend[22]~79 ) # (!\cpu|pcpi_div|dividend [23]))) # (!\cpu|pcpi_div|divisor [23] & (!\cpu|pcpi_div|dividend [23] & !\cpu|pcpi_div|dividend[22]~79 )))

	.dataa(\cpu|pcpi_div|divisor [23]),
	.datab(\cpu|pcpi_div|dividend [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[22]~79 ),
	.combout(\cpu|pcpi_div|dividend[23]~80_combout ),
	.cout(\cpu|pcpi_div|dividend[23]~81 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[23]~80 .lut_mask = 16'h692B;
defparam \cpu|pcpi_div|dividend[23]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N30
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[23]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[23]~feeder_combout  = \cpu|pcpi_div|dividend[23]~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend[23]~80_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[23]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_div|dividend[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~47 (
// Equation(s):
// \cpu|pcpi_div|Add0~47_combout  = (\cpu|pcpi_div|Add0~46  & (\cpu|reg_op1 [23] $ ((!\cpu|pcpi_div|dividend~36_combout )))) # (!\cpu|pcpi_div|Add0~46  & ((\cpu|reg_op1 [23] $ (\cpu|pcpi_div|dividend~36_combout )) # (GND)))
// \cpu|pcpi_div|Add0~48  = CARRY((\cpu|reg_op1 [23] $ (!\cpu|pcpi_div|dividend~36_combout )) # (!\cpu|pcpi_div|Add0~46 ))

	.dataa(\cpu|reg_op1 [23]),
	.datab(\cpu|pcpi_div|dividend~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~46 ),
	.combout(\cpu|pcpi_div|Add0~47_combout ),
	.cout(\cpu|pcpi_div|Add0~48 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~47 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y22_N31
dffeas \cpu|pcpi_div|dividend[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[23]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[23] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[24]~82 (
// Equation(s):
// \cpu|pcpi_div|dividend[24]~82_combout  = ((\cpu|pcpi_div|divisor [24] $ (\cpu|pcpi_div|dividend [24] $ (\cpu|pcpi_div|dividend[23]~81 )))) # (GND)
// \cpu|pcpi_div|dividend[24]~83  = CARRY((\cpu|pcpi_div|divisor [24] & (\cpu|pcpi_div|dividend [24] & !\cpu|pcpi_div|dividend[23]~81 )) # (!\cpu|pcpi_div|divisor [24] & ((\cpu|pcpi_div|dividend [24]) # (!\cpu|pcpi_div|dividend[23]~81 ))))

	.dataa(\cpu|pcpi_div|divisor [24]),
	.datab(\cpu|pcpi_div|dividend [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[23]~81 ),
	.combout(\cpu|pcpi_div|dividend[24]~82_combout ),
	.cout(\cpu|pcpi_div|dividend[24]~83 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[24]~82 .lut_mask = 16'h964D;
defparam \cpu|pcpi_div|dividend[24]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N2
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[24]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[24]~feeder_combout  = \cpu|pcpi_div|dividend[24]~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend[24]~82_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[24]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_div|dividend[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~49 (
// Equation(s):
// \cpu|pcpi_div|Add0~49_combout  = (\cpu|pcpi_div|Add0~48  & ((\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [24])))) # (!\cpu|pcpi_div|Add0~48  & (\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [24] $ (VCC))))
// \cpu|pcpi_div|Add0~50  = CARRY((!\cpu|pcpi_div|Add0~48  & (\cpu|pcpi_div|dividend~36_combout  $ (\cpu|reg_op1 [24]))))

	.dataa(\cpu|pcpi_div|dividend~36_combout ),
	.datab(\cpu|reg_op1 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~48 ),
	.combout(\cpu|pcpi_div|Add0~49_combout ),
	.cout(\cpu|pcpi_div|Add0~50 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~49 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y22_N3
dffeas \cpu|pcpi_div|dividend[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[24]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[24] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N18
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[25]~84 (
// Equation(s):
// \cpu|pcpi_div|dividend[25]~84_combout  = (\cpu|pcpi_div|divisor [25] & ((\cpu|pcpi_div|dividend [25] & (!\cpu|pcpi_div|dividend[24]~83 )) # (!\cpu|pcpi_div|dividend [25] & ((\cpu|pcpi_div|dividend[24]~83 ) # (GND))))) # (!\cpu|pcpi_div|divisor [25] & 
// ((\cpu|pcpi_div|dividend [25] & (\cpu|pcpi_div|dividend[24]~83  & VCC)) # (!\cpu|pcpi_div|dividend [25] & (!\cpu|pcpi_div|dividend[24]~83 ))))
// \cpu|pcpi_div|dividend[25]~85  = CARRY((\cpu|pcpi_div|divisor [25] & ((!\cpu|pcpi_div|dividend[24]~83 ) # (!\cpu|pcpi_div|dividend [25]))) # (!\cpu|pcpi_div|divisor [25] & (!\cpu|pcpi_div|dividend [25] & !\cpu|pcpi_div|dividend[24]~83 )))

	.dataa(\cpu|pcpi_div|divisor [25]),
	.datab(\cpu|pcpi_div|dividend [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[24]~83 ),
	.combout(\cpu|pcpi_div|dividend[25]~84_combout ),
	.cout(\cpu|pcpi_div|dividend[25]~85 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[25]~84 .lut_mask = 16'h692B;
defparam \cpu|pcpi_div|dividend[25]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[25]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[25]~feeder_combout  = \cpu|pcpi_div|dividend[25]~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend[25]~84_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[25]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_div|dividend[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N14
fiftyfivenm_lcell_comb \cpu|Add13~46 (
// Equation(s):
// \cpu|Add13~46_combout  = (\cpu|reg_op1 [23] & ((\cpu|decoded_imm [23] & (\cpu|Add13~45  & VCC)) # (!\cpu|decoded_imm [23] & (!\cpu|Add13~45 )))) # (!\cpu|reg_op1 [23] & ((\cpu|decoded_imm [23] & (!\cpu|Add13~45 )) # (!\cpu|decoded_imm [23] & 
// ((\cpu|Add13~45 ) # (GND)))))
// \cpu|Add13~47  = CARRY((\cpu|reg_op1 [23] & (!\cpu|decoded_imm [23] & !\cpu|Add13~45 )) # (!\cpu|reg_op1 [23] & ((!\cpu|Add13~45 ) # (!\cpu|decoded_imm [23]))))

	.dataa(\cpu|reg_op1 [23]),
	.datab(\cpu|decoded_imm [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~45 ),
	.combout(\cpu|Add13~46_combout ),
	.cout(\cpu|Add13~47 ));
// synopsys translate_off
defparam \cpu|Add13~46 .lut_mask = 16'h9617;
defparam \cpu|Add13~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N16
fiftyfivenm_lcell_comb \cpu|Add13~48 (
// Equation(s):
// \cpu|Add13~48_combout  = ((\cpu|decoded_imm [24] $ (\cpu|reg_op1 [24] $ (!\cpu|Add13~47 )))) # (GND)
// \cpu|Add13~49  = CARRY((\cpu|decoded_imm [24] & ((\cpu|reg_op1 [24]) # (!\cpu|Add13~47 ))) # (!\cpu|decoded_imm [24] & (\cpu|reg_op1 [24] & !\cpu|Add13~47 )))

	.dataa(\cpu|decoded_imm [24]),
	.datab(\cpu|reg_op1 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~47 ),
	.combout(\cpu|Add13~48_combout ),
	.cout(\cpu|Add13~49 ));
// synopsys translate_off
defparam \cpu|Add13~48 .lut_mask = 16'h698E;
defparam \cpu|Add13~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N18
fiftyfivenm_lcell_comb \cpu|Add13~50 (
// Equation(s):
// \cpu|Add13~50_combout  = (\cpu|decoded_imm [25] & ((\cpu|reg_op1 [25] & (\cpu|Add13~49  & VCC)) # (!\cpu|reg_op1 [25] & (!\cpu|Add13~49 )))) # (!\cpu|decoded_imm [25] & ((\cpu|reg_op1 [25] & (!\cpu|Add13~49 )) # (!\cpu|reg_op1 [25] & ((\cpu|Add13~49 ) # 
// (GND)))))
// \cpu|Add13~51  = CARRY((\cpu|decoded_imm [25] & (!\cpu|reg_op1 [25] & !\cpu|Add13~49 )) # (!\cpu|decoded_imm [25] & ((!\cpu|Add13~49 ) # (!\cpu|reg_op1 [25]))))

	.dataa(\cpu|decoded_imm [25]),
	.datab(\cpu|reg_op1 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~49 ),
	.combout(\cpu|Add13~50_combout ),
	.cout(\cpu|Add13~51 ));
// synopsys translate_off
defparam \cpu|Add13~50 .lut_mask = 16'h9617;
defparam \cpu|Add13~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N20
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[25]~49 (
// Equation(s):
// \cpu|cpuregs_rs1[25]~49_combout  = (\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [38]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a25 ))

	.dataa(\cpu|cpuregs~3_combout ),
	.datab(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a25 ),
	.datac(gnd),
	.datad(\cpu|cpuregs_rtl_0_bypass [38]),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[25]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[25]~49 .lut_mask = 16'hEE44;
defparam \cpu|cpuregs_rs1[25]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N22
fiftyfivenm_lcell_comb \cpu|Selector481~0 (
// Equation(s):
// \cpu|Selector481~0_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|is_lui_auipc_jal~q ) # ((\cpu|WideOr22~combout  & \cpu|cpuregs_rs1[25]~49_combout ))))

	.dataa(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datab(\cpu|WideOr22~combout ),
	.datac(\cpu|is_lui_auipc_jal~q ),
	.datad(\cpu|cpuregs_rs1[25]~49_combout ),
	.cin(gnd),
	.combout(\cpu|Selector481~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector481~0 .lut_mask = 16'hA8A0;
defparam \cpu|Selector481~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N8
fiftyfivenm_lcell_comb \cpu|Selector481~1 (
// Equation(s):
// \cpu|Selector481~1_combout  = (\cpu|Selector506~5_combout  & (((\cpu|Selector481~0_combout )))) # (!\cpu|Selector506~5_combout  & ((\cpu|Selector481~0_combout  & ((\cpu|reg_pc [25]))) # (!\cpu|Selector481~0_combout  & (\cpu|Add13~50_combout ))))

	.dataa(\cpu|Selector506~5_combout ),
	.datab(\cpu|Add13~50_combout ),
	.datac(\cpu|Selector481~0_combout ),
	.datad(\cpu|reg_pc [25]),
	.cin(gnd),
	.combout(\cpu|Selector481~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector481~1 .lut_mask = 16'hF4A4;
defparam \cpu|Selector481~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N26
fiftyfivenm_lcell_comb \cpu|Selector481~2 (
// Equation(s):
// \cpu|Selector481~2_combout  = (\cpu|Selector481~1_combout  & (((!\cpu|instr_lui~q ) # (!\cpu|cpu_state.cpu_state_ld_rs1~q )) # (!\cpu|is_lui_auipc_jal~q )))

	.dataa(\cpu|is_lui_auipc_jal~q ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|Selector481~1_combout ),
	.datad(\cpu|instr_lui~q ),
	.cin(gnd),
	.combout(\cpu|Selector481~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector481~2 .lut_mask = 16'h70F0;
defparam \cpu|Selector481~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N27
dffeas \cpu|reg_op1[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector481~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[25] .is_wysiwyg = "true";
defparam \cpu|reg_op1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~51 (
// Equation(s):
// \cpu|pcpi_div|Add0~51_combout  = (\cpu|pcpi_div|Add0~50  & (\cpu|reg_op1 [25] $ ((!\cpu|pcpi_div|dividend~36_combout )))) # (!\cpu|pcpi_div|Add0~50  & ((\cpu|reg_op1 [25] $ (\cpu|pcpi_div|dividend~36_combout )) # (GND)))
// \cpu|pcpi_div|Add0~52  = CARRY((\cpu|reg_op1 [25] $ (!\cpu|pcpi_div|dividend~36_combout )) # (!\cpu|pcpi_div|Add0~50 ))

	.dataa(\cpu|reg_op1 [25]),
	.datab(\cpu|pcpi_div|dividend~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~50 ),
	.combout(\cpu|pcpi_div|Add0~51_combout ),
	.cout(\cpu|pcpi_div|Add0~52 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~51 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y21_N23
dffeas \cpu|pcpi_div|dividend[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[25]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[25] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N20
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[26]~86 (
// Equation(s):
// \cpu|pcpi_div|dividend[26]~86_combout  = ((\cpu|pcpi_div|divisor [26] $ (\cpu|pcpi_div|dividend [26] $ (\cpu|pcpi_div|dividend[25]~85 )))) # (GND)
// \cpu|pcpi_div|dividend[26]~87  = CARRY((\cpu|pcpi_div|divisor [26] & (\cpu|pcpi_div|dividend [26] & !\cpu|pcpi_div|dividend[25]~85 )) # (!\cpu|pcpi_div|divisor [26] & ((\cpu|pcpi_div|dividend [26]) # (!\cpu|pcpi_div|dividend[25]~85 ))))

	.dataa(\cpu|pcpi_div|divisor [26]),
	.datab(\cpu|pcpi_div|dividend [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[25]~85 ),
	.combout(\cpu|pcpi_div|dividend[26]~86_combout ),
	.cout(\cpu|pcpi_div|dividend[26]~87 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[26]~86 .lut_mask = 16'h964D;
defparam \cpu|pcpi_div|dividend[26]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[26]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[26]~feeder_combout  = \cpu|pcpi_div|dividend[26]~86_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend[26]~86_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[26]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_div|dividend[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y6_N23
dffeas \cpu|cpuregs_rtl_0_bypass[39] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector131~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N22
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[26]~33 (
// Equation(s):
// \cpu|cpuregs_rs1[26]~33_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0_bypass [39])) # (!\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0|auto_generated|ram_block1a26 )))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|cpuregs~3_combout ),
	.datac(\cpu|cpuregs_rtl_0_bypass [39]),
	.datad(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[26]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[26]~33 .lut_mask = 16'hA280;
defparam \cpu|cpuregs_rs1[26]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
fiftyfivenm_lcell_comb \cpu|Selector480~4 (
// Equation(s):
// \cpu|Selector480~4_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|cpuregs_rs1[26]~33_combout ) # (\cpu|is_lui_auipc_jal~q )))

	.dataa(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datab(gnd),
	.datac(\cpu|cpuregs_rs1[26]~33_combout ),
	.datad(\cpu|is_lui_auipc_jal~q ),
	.cin(gnd),
	.combout(\cpu|Selector480~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector480~4 .lut_mask = 16'hAAA0;
defparam \cpu|Selector480~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N20
fiftyfivenm_lcell_comb \cpu|Add13~52 (
// Equation(s):
// \cpu|Add13~52_combout  = ((\cpu|decoded_imm [26] $ (\cpu|reg_op1 [26] $ (!\cpu|Add13~51 )))) # (GND)
// \cpu|Add13~53  = CARRY((\cpu|decoded_imm [26] & ((\cpu|reg_op1 [26]) # (!\cpu|Add13~51 ))) # (!\cpu|decoded_imm [26] & (\cpu|reg_op1 [26] & !\cpu|Add13~51 )))

	.dataa(\cpu|decoded_imm [26]),
	.datab(\cpu|reg_op1 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~51 ),
	.combout(\cpu|Add13~52_combout ),
	.cout(\cpu|Add13~53 ));
// synopsys translate_off
defparam \cpu|Add13~52 .lut_mask = 16'h698E;
defparam \cpu|Add13~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
fiftyfivenm_lcell_comb \cpu|Selector480~6 (
// Equation(s):
// \cpu|Selector480~6_combout  = (\cpu|reg_pc [26] & (((!\cpu|is_lui_auipc_jal~q ) # (!\cpu|instr_lui~q )))) # (!\cpu|reg_pc [26] & (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((!\cpu|is_lui_auipc_jal~q ))))

	.dataa(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datab(\cpu|instr_lui~q ),
	.datac(\cpu|reg_pc [26]),
	.datad(\cpu|is_lui_auipc_jal~q ),
	.cin(gnd),
	.combout(\cpu|Selector480~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector480~6 .lut_mask = 16'h30FA;
defparam \cpu|Selector480~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
fiftyfivenm_lcell_comb \cpu|Selector480~7 (
// Equation(s):
// \cpu|Selector480~7_combout  = (\cpu|is_lui_auipc_jal~q  & (((\cpu|Selector480~6_combout )))) # (!\cpu|is_lui_auipc_jal~q  & ((\cpu|cpu_state.cpu_state_ld_rs1~q  & (\cpu|cpuregs_rs1[26]~33_combout )) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & 
// ((\cpu|Selector480~6_combout ) # (!\cpu|cpuregs_rs1[26]~33_combout )))))

	.dataa(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datab(\cpu|is_lui_auipc_jal~q ),
	.datac(\cpu|cpuregs_rs1[26]~33_combout ),
	.datad(\cpu|Selector480~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector480~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector480~7 .lut_mask = 16'hFD21;
defparam \cpu|Selector480~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
fiftyfivenm_lcell_comb \cpu|Selector480~5 (
// Equation(s):
// \cpu|Selector480~5_combout  = (\cpu|Selector480~4_combout  & (((\cpu|Selector480~7_combout )))) # (!\cpu|Selector480~4_combout  & (!\cpu|Selector506~5_combout  & (\cpu|Add13~52_combout )))

	.dataa(\cpu|Selector480~4_combout ),
	.datab(\cpu|Selector506~5_combout ),
	.datac(\cpu|Add13~52_combout ),
	.datad(\cpu|Selector480~7_combout ),
	.cin(gnd),
	.combout(\cpu|Selector480~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector480~5 .lut_mask = 16'hBA10;
defparam \cpu|Selector480~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N3
dffeas \cpu|reg_op1[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector480~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[26] .is_wysiwyg = "true";
defparam \cpu|reg_op1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~53 (
// Equation(s):
// \cpu|pcpi_div|Add0~53_combout  = (\cpu|pcpi_div|Add0~52  & ((\cpu|reg_op1 [26] $ (\cpu|pcpi_div|dividend~36_combout )))) # (!\cpu|pcpi_div|Add0~52  & (\cpu|reg_op1 [26] $ (\cpu|pcpi_div|dividend~36_combout  $ (VCC))))
// \cpu|pcpi_div|Add0~54  = CARRY((!\cpu|pcpi_div|Add0~52  & (\cpu|reg_op1 [26] $ (\cpu|pcpi_div|dividend~36_combout ))))

	.dataa(\cpu|reg_op1 [26]),
	.datab(\cpu|pcpi_div|dividend~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~52 ),
	.combout(\cpu|pcpi_div|Add0~53_combout ),
	.cout(\cpu|pcpi_div|Add0~54 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~53 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N19
dffeas \cpu|pcpi_div|dividend[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[26]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[26] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N22
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[27]~88 (
// Equation(s):
// \cpu|pcpi_div|dividend[27]~88_combout  = (\cpu|pcpi_div|divisor [27] & ((\cpu|pcpi_div|dividend [27] & (!\cpu|pcpi_div|dividend[26]~87 )) # (!\cpu|pcpi_div|dividend [27] & ((\cpu|pcpi_div|dividend[26]~87 ) # (GND))))) # (!\cpu|pcpi_div|divisor [27] & 
// ((\cpu|pcpi_div|dividend [27] & (\cpu|pcpi_div|dividend[26]~87  & VCC)) # (!\cpu|pcpi_div|dividend [27] & (!\cpu|pcpi_div|dividend[26]~87 ))))
// \cpu|pcpi_div|dividend[27]~89  = CARRY((\cpu|pcpi_div|divisor [27] & ((!\cpu|pcpi_div|dividend[26]~87 ) # (!\cpu|pcpi_div|dividend [27]))) # (!\cpu|pcpi_div|divisor [27] & (!\cpu|pcpi_div|dividend [27] & !\cpu|pcpi_div|dividend[26]~87 )))

	.dataa(\cpu|pcpi_div|divisor [27]),
	.datab(\cpu|pcpi_div|dividend [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[26]~87 ),
	.combout(\cpu|pcpi_div|dividend[27]~88_combout ),
	.cout(\cpu|pcpi_div|dividend[27]~89 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[27]~88 .lut_mask = 16'h692B;
defparam \cpu|pcpi_div|dividend[27]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N24
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[27]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[27]~feeder_combout  = \cpu|pcpi_div|dividend[27]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend[27]~88_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[27]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_div|dividend[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N22
fiftyfivenm_lcell_comb \cpu|Add13~54 (
// Equation(s):
// \cpu|Add13~54_combout  = (\cpu|decoded_imm [27] & ((\cpu|reg_op1 [27] & (\cpu|Add13~53  & VCC)) # (!\cpu|reg_op1 [27] & (!\cpu|Add13~53 )))) # (!\cpu|decoded_imm [27] & ((\cpu|reg_op1 [27] & (!\cpu|Add13~53 )) # (!\cpu|reg_op1 [27] & ((\cpu|Add13~53 ) # 
// (GND)))))
// \cpu|Add13~55  = CARRY((\cpu|decoded_imm [27] & (!\cpu|reg_op1 [27] & !\cpu|Add13~53 )) # (!\cpu|decoded_imm [27] & ((!\cpu|Add13~53 ) # (!\cpu|reg_op1 [27]))))

	.dataa(\cpu|decoded_imm [27]),
	.datab(\cpu|reg_op1 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~53 ),
	.combout(\cpu|Add13~54_combout ),
	.cout(\cpu|Add13~55 ));
// synopsys translate_off
defparam \cpu|Add13~54 .lut_mask = 16'h9617;
defparam \cpu|Add13~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N17
dffeas \cpu|cpuregs_rtl_0_bypass[40] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector130~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N16
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[27]~32 (
// Equation(s):
// \cpu|cpuregs_rs1[27]~32_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [40]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a27 ))))

	.dataa(\cpu|cpuregs~3_combout ),
	.datab(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\cpu|cpuregs_rtl_0_bypass [40]),
	.datad(\cpu|WideOr22~combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[27]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[27]~32 .lut_mask = 16'hE400;
defparam \cpu|cpuregs_rs1[27]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
fiftyfivenm_lcell_comb \cpu|Selector479~4 (
// Equation(s):
// \cpu|Selector479~4_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|is_lui_auipc_jal~q ) # (\cpu|cpuregs_rs1[27]~32_combout )))

	.dataa(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datab(\cpu|is_lui_auipc_jal~q ),
	.datac(gnd),
	.datad(\cpu|cpuregs_rs1[27]~32_combout ),
	.cin(gnd),
	.combout(\cpu|Selector479~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector479~4 .lut_mask = 16'hAA88;
defparam \cpu|Selector479~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
fiftyfivenm_lcell_comb \cpu|Selector479~6 (
// Equation(s):
// \cpu|Selector479~6_combout  = (\cpu|reg_pc [27] & (((!\cpu|is_lui_auipc_jal~q ) # (!\cpu|instr_lui~q )))) # (!\cpu|reg_pc [27] & (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((!\cpu|is_lui_auipc_jal~q ))))

	.dataa(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datab(\cpu|instr_lui~q ),
	.datac(\cpu|reg_pc [27]),
	.datad(\cpu|is_lui_auipc_jal~q ),
	.cin(gnd),
	.combout(\cpu|Selector479~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector479~6 .lut_mask = 16'h30FA;
defparam \cpu|Selector479~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
fiftyfivenm_lcell_comb \cpu|Selector479~7 (
// Equation(s):
// \cpu|Selector479~7_combout  = (\cpu|is_lui_auipc_jal~q  & (((\cpu|Selector479~6_combout )))) # (!\cpu|is_lui_auipc_jal~q  & ((\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|cpuregs_rs1[27]~32_combout ))) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & 
// ((\cpu|Selector479~6_combout ) # (!\cpu|cpuregs_rs1[27]~32_combout )))))

	.dataa(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datab(\cpu|is_lui_auipc_jal~q ),
	.datac(\cpu|Selector479~6_combout ),
	.datad(\cpu|cpuregs_rs1[27]~32_combout ),
	.cin(gnd),
	.combout(\cpu|Selector479~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector479~7 .lut_mask = 16'hF2D1;
defparam \cpu|Selector479~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
fiftyfivenm_lcell_comb \cpu|Selector479~5 (
// Equation(s):
// \cpu|Selector479~5_combout  = (\cpu|Selector479~4_combout  & (((\cpu|Selector479~7_combout )))) # (!\cpu|Selector479~4_combout  & (!\cpu|Selector506~5_combout  & (\cpu|Add13~54_combout )))

	.dataa(\cpu|Selector506~5_combout ),
	.datab(\cpu|Add13~54_combout ),
	.datac(\cpu|Selector479~4_combout ),
	.datad(\cpu|Selector479~7_combout ),
	.cin(gnd),
	.combout(\cpu|Selector479~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector479~5 .lut_mask = 16'hF404;
defparam \cpu|Selector479~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N1
dffeas \cpu|reg_op1[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector479~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[27] .is_wysiwyg = "true";
defparam \cpu|reg_op1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~55 (
// Equation(s):
// \cpu|pcpi_div|Add0~55_combout  = (\cpu|pcpi_div|Add0~54  & (\cpu|reg_op1 [27] $ ((!\cpu|pcpi_div|dividend~36_combout )))) # (!\cpu|pcpi_div|Add0~54  & ((\cpu|reg_op1 [27] $ (\cpu|pcpi_div|dividend~36_combout )) # (GND)))
// \cpu|pcpi_div|Add0~56  = CARRY((\cpu|reg_op1 [27] $ (!\cpu|pcpi_div|dividend~36_combout )) # (!\cpu|pcpi_div|Add0~54 ))

	.dataa(\cpu|reg_op1 [27]),
	.datab(\cpu|pcpi_div|dividend~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~54 ),
	.combout(\cpu|pcpi_div|Add0~55_combout ),
	.cout(\cpu|pcpi_div|Add0~56 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~55 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y22_N25
dffeas \cpu|pcpi_div|dividend[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[27]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[27] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N8
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~66 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~66_combout  = (\cpu|pcpi_div|divisor [33]) # (\cpu|pcpi_div|divisor [34])

	.dataa(\cpu|pcpi_div|divisor [33]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|divisor [34]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|LessThan0~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~66 .lut_mask = 16'hFFAA;
defparam \cpu|pcpi_div|LessThan0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N24
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[28]~90 (
// Equation(s):
// \cpu|pcpi_div|dividend[28]~90_combout  = ((\cpu|pcpi_div|dividend [28] $ (\cpu|pcpi_div|divisor [28] $ (\cpu|pcpi_div|dividend[27]~89 )))) # (GND)
// \cpu|pcpi_div|dividend[28]~91  = CARRY((\cpu|pcpi_div|dividend [28] & ((!\cpu|pcpi_div|dividend[27]~89 ) # (!\cpu|pcpi_div|divisor [28]))) # (!\cpu|pcpi_div|dividend [28] & (!\cpu|pcpi_div|divisor [28] & !\cpu|pcpi_div|dividend[27]~89 )))

	.dataa(\cpu|pcpi_div|dividend [28]),
	.datab(\cpu|pcpi_div|divisor [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[27]~89 ),
	.combout(\cpu|pcpi_div|dividend[28]~90_combout ),
	.cout(\cpu|pcpi_div|dividend[28]~91 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[28]~90 .lut_mask = 16'h962B;
defparam \cpu|pcpi_div|dividend[28]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[28]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[28]~feeder_combout  = \cpu|pcpi_div|dividend[28]~90_combout 

	.dataa(\cpu|pcpi_div|dividend[28]~90_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[28]~feeder .lut_mask = 16'hAAAA;
defparam \cpu|pcpi_div|dividend[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N29
dffeas \cpu|cpuregs_rtl_0_bypass[41] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector129~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N24
fiftyfivenm_lcell_comb \cpu|Selector478~0 (
// Equation(s):
// \cpu|Selector478~0_combout  = (!\cpu|is_lui_auipc_jal~q  & ((\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [41]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a28 ))))

	.dataa(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a28 ),
	.datab(\cpu|cpuregs_rtl_0_bypass [41]),
	.datac(\cpu|is_lui_auipc_jal~q ),
	.datad(\cpu|cpuregs~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector478~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector478~0 .lut_mask = 16'h0C0A;
defparam \cpu|Selector478~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N26
fiftyfivenm_lcell_comb \cpu|Selector478~1 (
// Equation(s):
// \cpu|Selector478~1_combout  = (\cpu|Selector505~0_combout  & ((\cpu|Selector478~0_combout ) # ((\cpu|is_lui_auipc_jal~q  & \cpu|reg_pc [28]))))

	.dataa(\cpu|is_lui_auipc_jal~q ),
	.datab(\cpu|Selector478~0_combout ),
	.datac(\cpu|reg_pc [28]),
	.datad(\cpu|Selector505~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector478~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector478~1 .lut_mask = 16'hEC00;
defparam \cpu|Selector478~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N2
fiftyfivenm_lcell_comb \cpu|reg_op1[28]~feeder (
// Equation(s):
// \cpu|reg_op1[28]~feeder_combout  = \cpu|Selector478~1_combout 

	.dataa(\cpu|Selector478~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|reg_op1[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op1[28]~feeder .lut_mask = 16'hAAAA;
defparam \cpu|reg_op1[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N24
fiftyfivenm_lcell_comb \cpu|Add13~56 (
// Equation(s):
// \cpu|Add13~56_combout  = ((\cpu|decoded_imm [28] $ (\cpu|reg_op1 [28] $ (!\cpu|Add13~55 )))) # (GND)
// \cpu|Add13~57  = CARRY((\cpu|decoded_imm [28] & ((\cpu|reg_op1 [28]) # (!\cpu|Add13~55 ))) # (!\cpu|decoded_imm [28] & (\cpu|reg_op1 [28] & !\cpu|Add13~55 )))

	.dataa(\cpu|decoded_imm [28]),
	.datab(\cpu|reg_op1 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~55 ),
	.combout(\cpu|Add13~56_combout ),
	.cout(\cpu|Add13~57 ));
// synopsys translate_off
defparam \cpu|Add13~56 .lut_mask = 16'h698E;
defparam \cpu|Add13~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y11_N3
dffeas \cpu|reg_op1[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op1[28]~feeder_combout ),
	.asdata(\cpu|Add13~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[28] .is_wysiwyg = "true";
defparam \cpu|reg_op1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~57 (
// Equation(s):
// \cpu|pcpi_div|Add0~57_combout  = (\cpu|pcpi_div|Add0~56  & ((\cpu|reg_op1 [28] $ (\cpu|pcpi_div|dividend~36_combout )))) # (!\cpu|pcpi_div|Add0~56  & (\cpu|reg_op1 [28] $ (\cpu|pcpi_div|dividend~36_combout  $ (VCC))))
// \cpu|pcpi_div|Add0~58  = CARRY((!\cpu|pcpi_div|Add0~56  & (\cpu|reg_op1 [28] $ (\cpu|pcpi_div|dividend~36_combout ))))

	.dataa(\cpu|reg_op1 [28]),
	.datab(\cpu|pcpi_div|dividend~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~56 ),
	.combout(\cpu|pcpi_div|Add0~57_combout ),
	.cout(\cpu|pcpi_div|Add0~58 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~57 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N13
dffeas \cpu|pcpi_div|dividend[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[28]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[28] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[29]~92 (
// Equation(s):
// \cpu|pcpi_div|dividend[29]~92_combout  = (\cpu|pcpi_div|dividend [29] & ((\cpu|pcpi_div|divisor [29] & (!\cpu|pcpi_div|dividend[28]~91 )) # (!\cpu|pcpi_div|divisor [29] & (\cpu|pcpi_div|dividend[28]~91  & VCC)))) # (!\cpu|pcpi_div|dividend [29] & 
// ((\cpu|pcpi_div|divisor [29] & ((\cpu|pcpi_div|dividend[28]~91 ) # (GND))) # (!\cpu|pcpi_div|divisor [29] & (!\cpu|pcpi_div|dividend[28]~91 ))))
// \cpu|pcpi_div|dividend[29]~93  = CARRY((\cpu|pcpi_div|dividend [29] & (\cpu|pcpi_div|divisor [29] & !\cpu|pcpi_div|dividend[28]~91 )) # (!\cpu|pcpi_div|dividend [29] & ((\cpu|pcpi_div|divisor [29]) # (!\cpu|pcpi_div|dividend[28]~91 ))))

	.dataa(\cpu|pcpi_div|dividend [29]),
	.datab(\cpu|pcpi_div|divisor [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[28]~91 ),
	.combout(\cpu|pcpi_div|dividend[29]~92_combout ),
	.cout(\cpu|pcpi_div|dividend[29]~93 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[29]~92 .lut_mask = 16'h694D;
defparam \cpu|pcpi_div|dividend[29]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[29]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[29]~feeder_combout  = \cpu|pcpi_div|dividend[29]~92_combout 

	.dataa(\cpu|pcpi_div|dividend[29]~92_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[29]~feeder .lut_mask = 16'hAAAA;
defparam \cpu|pcpi_div|dividend[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~59 (
// Equation(s):
// \cpu|pcpi_div|Add0~59_combout  = (\cpu|pcpi_div|Add0~58  & (\cpu|reg_op1 [29] $ ((!\cpu|pcpi_div|dividend~36_combout )))) # (!\cpu|pcpi_div|Add0~58  & ((\cpu|reg_op1 [29] $ (\cpu|pcpi_div|dividend~36_combout )) # (GND)))
// \cpu|pcpi_div|Add0~60  = CARRY((\cpu|reg_op1 [29] $ (!\cpu|pcpi_div|dividend~36_combout )) # (!\cpu|pcpi_div|Add0~58 ))

	.dataa(\cpu|reg_op1 [29]),
	.datab(\cpu|pcpi_div|dividend~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~58 ),
	.combout(\cpu|pcpi_div|Add0~59_combout ),
	.cout(\cpu|pcpi_div|Add0~60 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~59 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y21_N17
dffeas \cpu|pcpi_div|dividend[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[29]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[29] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[30]~94 (
// Equation(s):
// \cpu|pcpi_div|dividend[30]~94_combout  = ((\cpu|pcpi_div|dividend [30] $ (\cpu|pcpi_div|divisor [30] $ (\cpu|pcpi_div|dividend[29]~93 )))) # (GND)
// \cpu|pcpi_div|dividend[30]~95  = CARRY((\cpu|pcpi_div|dividend [30] & ((!\cpu|pcpi_div|dividend[29]~93 ) # (!\cpu|pcpi_div|divisor [30]))) # (!\cpu|pcpi_div|dividend [30] & (!\cpu|pcpi_div|divisor [30] & !\cpu|pcpi_div|dividend[29]~93 )))

	.dataa(\cpu|pcpi_div|dividend [30]),
	.datab(\cpu|pcpi_div|divisor [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|dividend[29]~93 ),
	.combout(\cpu|pcpi_div|dividend[30]~94_combout ),
	.cout(\cpu|pcpi_div|dividend[30]~95 ));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[30]~94 .lut_mask = 16'h962B;
defparam \cpu|pcpi_div|dividend[30]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[30]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[30]~feeder_combout  = \cpu|pcpi_div|dividend[30]~94_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend[30]~94_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[30]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_div|dividend[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~61 (
// Equation(s):
// \cpu|pcpi_div|Add0~61_combout  = (\cpu|pcpi_div|Add0~60  & ((\cpu|reg_op1 [30] $ (\cpu|pcpi_div|dividend~36_combout )))) # (!\cpu|pcpi_div|Add0~60  & (\cpu|reg_op1 [30] $ (\cpu|pcpi_div|dividend~36_combout  $ (VCC))))
// \cpu|pcpi_div|Add0~62  = CARRY((!\cpu|pcpi_div|Add0~60  & (\cpu|reg_op1 [30] $ (\cpu|pcpi_div|dividend~36_combout ))))

	.dataa(\cpu|reg_op1 [30]),
	.datab(\cpu|pcpi_div|dividend~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add0~60 ),
	.combout(\cpu|pcpi_div|Add0~61_combout ),
	.cout(\cpu|pcpi_div|Add0~62 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~61 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y21_N19
dffeas \cpu|pcpi_div|dividend[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[30]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[30] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N30
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[31]~96 (
// Equation(s):
// \cpu|pcpi_div|dividend[31]~96_combout  = \cpu|pcpi_div|divisor [31] $ (\cpu|pcpi_div|dividend[30]~95  $ (!\cpu|pcpi_div|dividend [31]))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|divisor [31]),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend [31]),
	.cin(\cpu|pcpi_div|dividend[30]~95 ),
	.combout(\cpu|pcpi_div|dividend[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[31]~96 .lut_mask = 16'h3CC3;
defparam \cpu|pcpi_div|dividend[31]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
fiftyfivenm_lcell_comb \cpu|pcpi_div|dividend[31]~feeder (
// Equation(s):
// \cpu|pcpi_div|dividend[31]~feeder_combout  = \cpu|pcpi_div|dividend[31]~96_combout 

	.dataa(\cpu|pcpi_div|dividend[31]~96_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|dividend[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[31]~feeder .lut_mask = 16'hAAAA;
defparam \cpu|pcpi_div|dividend[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add0~63 (
// Equation(s):
// \cpu|pcpi_div|Add0~63_combout  = \cpu|reg_op1 [31] $ (\cpu|pcpi_div|Add0~62  $ (\cpu|pcpi_div|dividend~36_combout ))

	.dataa(gnd),
	.datab(\cpu|reg_op1 [31]),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend~36_combout ),
	.cin(\cpu|pcpi_div|Add0~62 ),
	.combout(\cpu|pcpi_div|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add0~63 .lut_mask = 16'hC33C;
defparam \cpu|pcpi_div|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N23
dffeas \cpu|pcpi_div|dividend[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|dividend[31]~feeder_combout ),
	.asdata(\cpu|pcpi_div|Add0~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|dividend[1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|dividend [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|dividend[31] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|dividend[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N0
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~3 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~3_cout  = CARRY((\cpu|pcpi_div|divisor [0] & !\cpu|pcpi_div|dividend [0]))

	.dataa(\cpu|pcpi_div|divisor [0]),
	.datab(\cpu|pcpi_div|dividend [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~3_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~3 .lut_mask = 16'h0022;
defparam \cpu|pcpi_div|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N2
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~5 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~5_cout  = CARRY((\cpu|pcpi_div|dividend [1] & ((!\cpu|pcpi_div|LessThan0~3_cout ) # (!\cpu|pcpi_div|divisor [1]))) # (!\cpu|pcpi_div|dividend [1] & (!\cpu|pcpi_div|divisor [1] & !\cpu|pcpi_div|LessThan0~3_cout )))

	.dataa(\cpu|pcpi_div|dividend [1]),
	.datab(\cpu|pcpi_div|divisor [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~3_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~5_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~5 .lut_mask = 16'h002B;
defparam \cpu|pcpi_div|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N4
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~7 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~7_cout  = CARRY((\cpu|pcpi_div|divisor [2] & ((!\cpu|pcpi_div|LessThan0~5_cout ) # (!\cpu|pcpi_div|dividend [2]))) # (!\cpu|pcpi_div|divisor [2] & (!\cpu|pcpi_div|dividend [2] & !\cpu|pcpi_div|LessThan0~5_cout )))

	.dataa(\cpu|pcpi_div|divisor [2]),
	.datab(\cpu|pcpi_div|dividend [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~5_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~7_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~7 .lut_mask = 16'h002B;
defparam \cpu|pcpi_div|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N6
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~9 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~9_cout  = CARRY((\cpu|pcpi_div|divisor [3] & (\cpu|pcpi_div|dividend [3] & !\cpu|pcpi_div|LessThan0~7_cout )) # (!\cpu|pcpi_div|divisor [3] & ((\cpu|pcpi_div|dividend [3]) # (!\cpu|pcpi_div|LessThan0~7_cout ))))

	.dataa(\cpu|pcpi_div|divisor [3]),
	.datab(\cpu|pcpi_div|dividend [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~7_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~9_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~9 .lut_mask = 16'h004D;
defparam \cpu|pcpi_div|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N8
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~11 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~11_cout  = CARRY((\cpu|pcpi_div|dividend [4] & (\cpu|pcpi_div|divisor [4] & !\cpu|pcpi_div|LessThan0~9_cout )) # (!\cpu|pcpi_div|dividend [4] & ((\cpu|pcpi_div|divisor [4]) # (!\cpu|pcpi_div|LessThan0~9_cout ))))

	.dataa(\cpu|pcpi_div|dividend [4]),
	.datab(\cpu|pcpi_div|divisor [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~9_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~11_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~11 .lut_mask = 16'h004D;
defparam \cpu|pcpi_div|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N10
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~13 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~13_cout  = CARRY((\cpu|pcpi_div|divisor [5] & (\cpu|pcpi_div|dividend [5] & !\cpu|pcpi_div|LessThan0~11_cout )) # (!\cpu|pcpi_div|divisor [5] & ((\cpu|pcpi_div|dividend [5]) # (!\cpu|pcpi_div|LessThan0~11_cout ))))

	.dataa(\cpu|pcpi_div|divisor [5]),
	.datab(\cpu|pcpi_div|dividend [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~11_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~13_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~13 .lut_mask = 16'h004D;
defparam \cpu|pcpi_div|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N12
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~15 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~15_cout  = CARRY((\cpu|pcpi_div|dividend [6] & (\cpu|pcpi_div|divisor [6] & !\cpu|pcpi_div|LessThan0~13_cout )) # (!\cpu|pcpi_div|dividend [6] & ((\cpu|pcpi_div|divisor [6]) # (!\cpu|pcpi_div|LessThan0~13_cout ))))

	.dataa(\cpu|pcpi_div|dividend [6]),
	.datab(\cpu|pcpi_div|divisor [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~13_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~15_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~15 .lut_mask = 16'h004D;
defparam \cpu|pcpi_div|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N14
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~17 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~17_cout  = CARRY((\cpu|pcpi_div|dividend [7] & ((!\cpu|pcpi_div|LessThan0~15_cout ) # (!\cpu|pcpi_div|divisor [7]))) # (!\cpu|pcpi_div|dividend [7] & (!\cpu|pcpi_div|divisor [7] & !\cpu|pcpi_div|LessThan0~15_cout )))

	.dataa(\cpu|pcpi_div|dividend [7]),
	.datab(\cpu|pcpi_div|divisor [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~15_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~17_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~17 .lut_mask = 16'h002B;
defparam \cpu|pcpi_div|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N16
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~19 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~19_cout  = CARRY((\cpu|pcpi_div|divisor [8] & ((!\cpu|pcpi_div|LessThan0~17_cout ) # (!\cpu|pcpi_div|dividend [8]))) # (!\cpu|pcpi_div|divisor [8] & (!\cpu|pcpi_div|dividend [8] & !\cpu|pcpi_div|LessThan0~17_cout )))

	.dataa(\cpu|pcpi_div|divisor [8]),
	.datab(\cpu|pcpi_div|dividend [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~17_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~19_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~19 .lut_mask = 16'h002B;
defparam \cpu|pcpi_div|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N18
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~21 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~21_cout  = CARRY((\cpu|pcpi_div|dividend [9] & ((!\cpu|pcpi_div|LessThan0~19_cout ) # (!\cpu|pcpi_div|divisor [9]))) # (!\cpu|pcpi_div|dividend [9] & (!\cpu|pcpi_div|divisor [9] & !\cpu|pcpi_div|LessThan0~19_cout )))

	.dataa(\cpu|pcpi_div|dividend [9]),
	.datab(\cpu|pcpi_div|divisor [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~19_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~21_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~21 .lut_mask = 16'h002B;
defparam \cpu|pcpi_div|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N20
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~23 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~23_cout  = CARRY((\cpu|pcpi_div|divisor [10] & ((!\cpu|pcpi_div|LessThan0~21_cout ) # (!\cpu|pcpi_div|dividend [10]))) # (!\cpu|pcpi_div|divisor [10] & (!\cpu|pcpi_div|dividend [10] & !\cpu|pcpi_div|LessThan0~21_cout )))

	.dataa(\cpu|pcpi_div|divisor [10]),
	.datab(\cpu|pcpi_div|dividend [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~21_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~23_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~23 .lut_mask = 16'h002B;
defparam \cpu|pcpi_div|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N22
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~25 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~25_cout  = CARRY((\cpu|pcpi_div|divisor [11] & (\cpu|pcpi_div|dividend [11] & !\cpu|pcpi_div|LessThan0~23_cout )) # (!\cpu|pcpi_div|divisor [11] & ((\cpu|pcpi_div|dividend [11]) # (!\cpu|pcpi_div|LessThan0~23_cout ))))

	.dataa(\cpu|pcpi_div|divisor [11]),
	.datab(\cpu|pcpi_div|dividend [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~23_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~25_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~25 .lut_mask = 16'h004D;
defparam \cpu|pcpi_div|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N24
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~27 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~27_cout  = CARRY((\cpu|pcpi_div|dividend [12] & (\cpu|pcpi_div|divisor [12] & !\cpu|pcpi_div|LessThan0~25_cout )) # (!\cpu|pcpi_div|dividend [12] & ((\cpu|pcpi_div|divisor [12]) # (!\cpu|pcpi_div|LessThan0~25_cout ))))

	.dataa(\cpu|pcpi_div|dividend [12]),
	.datab(\cpu|pcpi_div|divisor [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~25_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~27_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~27 .lut_mask = 16'h004D;
defparam \cpu|pcpi_div|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N26
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~29 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~29_cout  = CARRY((\cpu|pcpi_div|divisor [13] & (\cpu|pcpi_div|dividend [13] & !\cpu|pcpi_div|LessThan0~27_cout )) # (!\cpu|pcpi_div|divisor [13] & ((\cpu|pcpi_div|dividend [13]) # (!\cpu|pcpi_div|LessThan0~27_cout ))))

	.dataa(\cpu|pcpi_div|divisor [13]),
	.datab(\cpu|pcpi_div|dividend [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~27_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~29_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~29 .lut_mask = 16'h004D;
defparam \cpu|pcpi_div|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N28
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~31 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~31_cout  = CARRY((\cpu|pcpi_div|divisor [14] & ((!\cpu|pcpi_div|LessThan0~29_cout ) # (!\cpu|pcpi_div|dividend [14]))) # (!\cpu|pcpi_div|divisor [14] & (!\cpu|pcpi_div|dividend [14] & !\cpu|pcpi_div|LessThan0~29_cout )))

	.dataa(\cpu|pcpi_div|divisor [14]),
	.datab(\cpu|pcpi_div|dividend [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~29_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~31_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~31 .lut_mask = 16'h002B;
defparam \cpu|pcpi_div|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N30
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~33 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~33_cout  = CARRY((\cpu|pcpi_div|divisor [15] & (\cpu|pcpi_div|dividend [15] & !\cpu|pcpi_div|LessThan0~31_cout )) # (!\cpu|pcpi_div|divisor [15] & ((\cpu|pcpi_div|dividend [15]) # (!\cpu|pcpi_div|LessThan0~31_cout ))))

	.dataa(\cpu|pcpi_div|divisor [15]),
	.datab(\cpu|pcpi_div|dividend [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~31_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~33_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~33 .lut_mask = 16'h004D;
defparam \cpu|pcpi_div|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N0
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~35 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~35_cout  = CARRY((\cpu|pcpi_div|divisor [16] & ((!\cpu|pcpi_div|LessThan0~33_cout ) # (!\cpu|pcpi_div|dividend [16]))) # (!\cpu|pcpi_div|divisor [16] & (!\cpu|pcpi_div|dividend [16] & !\cpu|pcpi_div|LessThan0~33_cout )))

	.dataa(\cpu|pcpi_div|divisor [16]),
	.datab(\cpu|pcpi_div|dividend [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~33_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~35_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~35 .lut_mask = 16'h002B;
defparam \cpu|pcpi_div|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N2
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~37 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~37_cout  = CARRY((\cpu|pcpi_div|dividend [17] & ((!\cpu|pcpi_div|LessThan0~35_cout ) # (!\cpu|pcpi_div|divisor [17]))) # (!\cpu|pcpi_div|dividend [17] & (!\cpu|pcpi_div|divisor [17] & !\cpu|pcpi_div|LessThan0~35_cout )))

	.dataa(\cpu|pcpi_div|dividend [17]),
	.datab(\cpu|pcpi_div|divisor [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~35_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~37_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~37 .lut_mask = 16'h002B;
defparam \cpu|pcpi_div|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N4
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~39 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~39_cout  = CARRY((\cpu|pcpi_div|dividend [18] & (\cpu|pcpi_div|divisor [18] & !\cpu|pcpi_div|LessThan0~37_cout )) # (!\cpu|pcpi_div|dividend [18] & ((\cpu|pcpi_div|divisor [18]) # (!\cpu|pcpi_div|LessThan0~37_cout ))))

	.dataa(\cpu|pcpi_div|dividend [18]),
	.datab(\cpu|pcpi_div|divisor [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~37_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~39_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~39 .lut_mask = 16'h004D;
defparam \cpu|pcpi_div|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N6
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~41 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~41_cout  = CARRY((\cpu|pcpi_div|dividend [19] & ((!\cpu|pcpi_div|LessThan0~39_cout ) # (!\cpu|pcpi_div|divisor [19]))) # (!\cpu|pcpi_div|dividend [19] & (!\cpu|pcpi_div|divisor [19] & !\cpu|pcpi_div|LessThan0~39_cout )))

	.dataa(\cpu|pcpi_div|dividend [19]),
	.datab(\cpu|pcpi_div|divisor [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~39_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~41_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~41 .lut_mask = 16'h002B;
defparam \cpu|pcpi_div|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N8
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~43 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~43_cout  = CARRY((\cpu|pcpi_div|divisor [20] & ((!\cpu|pcpi_div|LessThan0~41_cout ) # (!\cpu|pcpi_div|dividend [20]))) # (!\cpu|pcpi_div|divisor [20] & (!\cpu|pcpi_div|dividend [20] & !\cpu|pcpi_div|LessThan0~41_cout )))

	.dataa(\cpu|pcpi_div|divisor [20]),
	.datab(\cpu|pcpi_div|dividend [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~41_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~43_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~43 .lut_mask = 16'h002B;
defparam \cpu|pcpi_div|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N10
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~45 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~45_cout  = CARRY((\cpu|pcpi_div|dividend [21] & ((!\cpu|pcpi_div|LessThan0~43_cout ) # (!\cpu|pcpi_div|divisor [21]))) # (!\cpu|pcpi_div|dividend [21] & (!\cpu|pcpi_div|divisor [21] & !\cpu|pcpi_div|LessThan0~43_cout )))

	.dataa(\cpu|pcpi_div|dividend [21]),
	.datab(\cpu|pcpi_div|divisor [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~43_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~45_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~45 .lut_mask = 16'h002B;
defparam \cpu|pcpi_div|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N12
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~47 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~47_cout  = CARRY((\cpu|pcpi_div|divisor [22] & ((!\cpu|pcpi_div|LessThan0~45_cout ) # (!\cpu|pcpi_div|dividend [22]))) # (!\cpu|pcpi_div|divisor [22] & (!\cpu|pcpi_div|dividend [22] & !\cpu|pcpi_div|LessThan0~45_cout )))

	.dataa(\cpu|pcpi_div|divisor [22]),
	.datab(\cpu|pcpi_div|dividend [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~45_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~47_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~47 .lut_mask = 16'h002B;
defparam \cpu|pcpi_div|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N14
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~49 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~49_cout  = CARRY((\cpu|pcpi_div|dividend [23] & ((!\cpu|pcpi_div|LessThan0~47_cout ) # (!\cpu|pcpi_div|divisor [23]))) # (!\cpu|pcpi_div|dividend [23] & (!\cpu|pcpi_div|divisor [23] & !\cpu|pcpi_div|LessThan0~47_cout )))

	.dataa(\cpu|pcpi_div|dividend [23]),
	.datab(\cpu|pcpi_div|divisor [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~47_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~49_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~49 .lut_mask = 16'h002B;
defparam \cpu|pcpi_div|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N16
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~51 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~51_cout  = CARRY((\cpu|pcpi_div|divisor [24] & ((!\cpu|pcpi_div|LessThan0~49_cout ) # (!\cpu|pcpi_div|dividend [24]))) # (!\cpu|pcpi_div|divisor [24] & (!\cpu|pcpi_div|dividend [24] & !\cpu|pcpi_div|LessThan0~49_cout )))

	.dataa(\cpu|pcpi_div|divisor [24]),
	.datab(\cpu|pcpi_div|dividend [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~49_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~51_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~51 .lut_mask = 16'h002B;
defparam \cpu|pcpi_div|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N18
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~53 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~53_cout  = CARRY((\cpu|pcpi_div|divisor [25] & (\cpu|pcpi_div|dividend [25] & !\cpu|pcpi_div|LessThan0~51_cout )) # (!\cpu|pcpi_div|divisor [25] & ((\cpu|pcpi_div|dividend [25]) # (!\cpu|pcpi_div|LessThan0~51_cout ))))

	.dataa(\cpu|pcpi_div|divisor [25]),
	.datab(\cpu|pcpi_div|dividend [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~51_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~53_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~53 .lut_mask = 16'h004D;
defparam \cpu|pcpi_div|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N20
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~55 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~55_cout  = CARRY((\cpu|pcpi_div|dividend [26] & (\cpu|pcpi_div|divisor [26] & !\cpu|pcpi_div|LessThan0~53_cout )) # (!\cpu|pcpi_div|dividend [26] & ((\cpu|pcpi_div|divisor [26]) # (!\cpu|pcpi_div|LessThan0~53_cout ))))

	.dataa(\cpu|pcpi_div|dividend [26]),
	.datab(\cpu|pcpi_div|divisor [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~53_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~55_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~55 .lut_mask = 16'h004D;
defparam \cpu|pcpi_div|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N22
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~57 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~57_cout  = CARRY((\cpu|pcpi_div|dividend [27] & ((!\cpu|pcpi_div|LessThan0~55_cout ) # (!\cpu|pcpi_div|divisor [27]))) # (!\cpu|pcpi_div|dividend [27] & (!\cpu|pcpi_div|divisor [27] & !\cpu|pcpi_div|LessThan0~55_cout )))

	.dataa(\cpu|pcpi_div|dividend [27]),
	.datab(\cpu|pcpi_div|divisor [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~55_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~57_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~57 .lut_mask = 16'h002B;
defparam \cpu|pcpi_div|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N24
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~59 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~59_cout  = CARRY((\cpu|pcpi_div|divisor [28] & ((!\cpu|pcpi_div|LessThan0~57_cout ) # (!\cpu|pcpi_div|dividend [28]))) # (!\cpu|pcpi_div|divisor [28] & (!\cpu|pcpi_div|dividend [28] & !\cpu|pcpi_div|LessThan0~57_cout )))

	.dataa(\cpu|pcpi_div|divisor [28]),
	.datab(\cpu|pcpi_div|dividend [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~57_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~59_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~59 .lut_mask = 16'h002B;
defparam \cpu|pcpi_div|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N26
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~61 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~61_cout  = CARRY((\cpu|pcpi_div|dividend [29] & ((!\cpu|pcpi_div|LessThan0~59_cout ) # (!\cpu|pcpi_div|divisor [29]))) # (!\cpu|pcpi_div|dividend [29] & (!\cpu|pcpi_div|divisor [29] & !\cpu|pcpi_div|LessThan0~59_cout )))

	.dataa(\cpu|pcpi_div|dividend [29]),
	.datab(\cpu|pcpi_div|divisor [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~59_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~61_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~61 .lut_mask = 16'h002B;
defparam \cpu|pcpi_div|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N28
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~63 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~63_cout  = CARRY((\cpu|pcpi_div|divisor [30] & ((!\cpu|pcpi_div|LessThan0~61_cout ) # (!\cpu|pcpi_div|dividend [30]))) # (!\cpu|pcpi_div|divisor [30] & (!\cpu|pcpi_div|dividend [30] & !\cpu|pcpi_div|LessThan0~61_cout )))

	.dataa(\cpu|pcpi_div|divisor [30]),
	.datab(\cpu|pcpi_div|dividend [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|LessThan0~61_cout ),
	.combout(),
	.cout(\cpu|pcpi_div|LessThan0~63_cout ));
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~63 .lut_mask = 16'h002B;
defparam \cpu|pcpi_div|LessThan0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N30
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~64 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~64_combout  = (\cpu|pcpi_div|divisor [31] & ((\cpu|pcpi_div|LessThan0~63_cout ) # (!\cpu|pcpi_div|dividend [31]))) # (!\cpu|pcpi_div|divisor [31] & (\cpu|pcpi_div|LessThan0~63_cout  & !\cpu|pcpi_div|dividend [31]))

	.dataa(\cpu|pcpi_div|divisor [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|dividend [31]),
	.cin(\cpu|pcpi_div|LessThan0~63_cout ),
	.combout(\cpu|pcpi_div|LessThan0~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~64 .lut_mask = 16'hA0FA;
defparam \cpu|pcpi_div|LessThan0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N16
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~1 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~1_combout  = (\cpu|pcpi_div|divisor [37]) # ((\cpu|pcpi_div|divisor [36]) # ((\cpu|pcpi_div|divisor [38]) # (\cpu|pcpi_div|divisor [35])))

	.dataa(\cpu|pcpi_div|divisor [37]),
	.datab(\cpu|pcpi_div|divisor [36]),
	.datac(\cpu|pcpi_div|divisor [38]),
	.datad(\cpu|pcpi_div|divisor [35]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \cpu|pcpi_div|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N18
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~76 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~76_combout  = (\cpu|pcpi_div|LessThan0~66_combout ) # ((\cpu|pcpi_div|LessThan0~64_combout ) # ((\cpu|pcpi_div|divisor [32]) # (\cpu|pcpi_div|LessThan0~1_combout )))

	.dataa(\cpu|pcpi_div|LessThan0~66_combout ),
	.datab(\cpu|pcpi_div|LessThan0~64_combout ),
	.datac(\cpu|pcpi_div|divisor [32]),
	.datad(\cpu|pcpi_div|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|LessThan0~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~76 .lut_mask = 16'hFFFE;
defparam \cpu|pcpi_div|LessThan0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N8
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~71 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~71_combout  = (\cpu|pcpi_div|divisor [40]) # ((\cpu|pcpi_div|divisor [42]) # ((\cpu|pcpi_div|divisor [41]) # (\cpu|pcpi_div|divisor [39])))

	.dataa(\cpu|pcpi_div|divisor [40]),
	.datab(\cpu|pcpi_div|divisor [42]),
	.datac(\cpu|pcpi_div|divisor [41]),
	.datad(\cpu|pcpi_div|divisor [39]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|LessThan0~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~71 .lut_mask = 16'hFFFE;
defparam \cpu|pcpi_div|LessThan0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N0
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~0 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~0_combout  = (\cpu|pcpi_div|divisor [43]) # ((\cpu|pcpi_div|divisor [44]) # ((\cpu|pcpi_div|divisor [46]) # (\cpu|pcpi_div|divisor [45])))

	.dataa(\cpu|pcpi_div|divisor [43]),
	.datab(\cpu|pcpi_div|divisor [44]),
	.datac(\cpu|pcpi_div|divisor [46]),
	.datad(\cpu|pcpi_div|divisor [45]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \cpu|pcpi_div|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N28
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~35 (
// Equation(s):
// \cpu|pcpi_div|quotient~35_combout  = (!\cpu|pcpi_div|LessThan0~71_combout  & (!\cpu|pcpi_div|LessThan0~0_combout  & \cpu|pcpi_div|quotient_msk [27]))

	.dataa(\cpu|pcpi_div|LessThan0~71_combout ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|LessThan0~0_combout ),
	.datad(\cpu|pcpi_div|quotient_msk [27]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~35 .lut_mask = 16'h0500;
defparam \cpu|pcpi_div|quotient~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N6
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~36 (
// Equation(s):
// \cpu|pcpi_div|quotient~36_combout  = (\cpu|pcpi_div|quotient [27]) # ((!\cpu|pcpi_div|LessThan0~75_combout  & (!\cpu|pcpi_div|LessThan0~76_combout  & \cpu|pcpi_div|quotient~35_combout )))

	.dataa(\cpu|pcpi_div|LessThan0~75_combout ),
	.datab(\cpu|pcpi_div|LessThan0~76_combout ),
	.datac(\cpu|pcpi_div|quotient [27]),
	.datad(\cpu|pcpi_div|quotient~35_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~36 .lut_mask = 16'hF1F0;
defparam \cpu|pcpi_div|quotient~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N7
dffeas \cpu|pcpi_div|quotient[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[27] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~23 (
// Equation(s):
// \cpu|pcpi_div|Add2~23_combout  = (\cpu|pcpi_div|instr_divu~q  & (((\cpu|pcpi_div|quotient [27])))) # (!\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|quotient [27]))) # (!\cpu|pcpi_div|instr_div~q  & (\cpu|pcpi_div|dividend 
// [27]))))

	.dataa(\cpu|pcpi_div|instr_divu~q ),
	.datab(\cpu|pcpi_div|dividend [27]),
	.datac(\cpu|pcpi_div|instr_div~q ),
	.datad(\cpu|pcpi_div|quotient [27]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~23 .lut_mask = 16'hFE04;
defparam \cpu|pcpi_div|Add2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~37 (
// Equation(s):
// \cpu|pcpi_div|quotient~37_combout  = (\cpu|pcpi_div|quotient [26]) # ((!\cpu|pcpi_div|LessThan0~74_combout  & \cpu|pcpi_div|quotient_msk [26]))

	.dataa(\cpu|pcpi_div|LessThan0~74_combout ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|quotient [26]),
	.datad(\cpu|pcpi_div|quotient_msk [26]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~37 .lut_mask = 16'hF5F0;
defparam \cpu|pcpi_div|quotient~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N17
dffeas \cpu|pcpi_div|quotient[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[26] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N4
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~24 (
// Equation(s):
// \cpu|pcpi_div|Add2~24_combout  = (\cpu|pcpi_div|instr_div~q  & (((\cpu|pcpi_div|quotient [26])))) # (!\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|quotient [26]))) # (!\cpu|pcpi_div|instr_divu~q  & (\cpu|pcpi_div|dividend 
// [26]))))

	.dataa(\cpu|pcpi_div|instr_div~q ),
	.datab(\cpu|pcpi_div|dividend [26]),
	.datac(\cpu|pcpi_div|instr_divu~q ),
	.datad(\cpu|pcpi_div|quotient [26]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~24 .lut_mask = 16'hFE04;
defparam \cpu|pcpi_div|Add2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~38 (
// Equation(s):
// \cpu|pcpi_div|quotient~38_combout  = (!\cpu|pcpi_div|LessThan0~0_combout  & (!\cpu|pcpi_div|LessThan0~71_combout  & \cpu|pcpi_div|quotient_msk [25]))

	.dataa(\cpu|pcpi_div|LessThan0~0_combout ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|LessThan0~71_combout ),
	.datad(\cpu|pcpi_div|quotient_msk [25]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~38 .lut_mask = 16'h0500;
defparam \cpu|pcpi_div|quotient~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~39 (
// Equation(s):
// \cpu|pcpi_div|quotient~39_combout  = (\cpu|pcpi_div|quotient [25]) # ((!\cpu|pcpi_div|LessThan0~75_combout  & (!\cpu|pcpi_div|LessThan0~76_combout  & \cpu|pcpi_div|quotient~38_combout )))

	.dataa(\cpu|pcpi_div|LessThan0~75_combout ),
	.datab(\cpu|pcpi_div|LessThan0~76_combout ),
	.datac(\cpu|pcpi_div|quotient [25]),
	.datad(\cpu|pcpi_div|quotient~38_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~39 .lut_mask = 16'hF1F0;
defparam \cpu|pcpi_div|quotient~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N9
dffeas \cpu|pcpi_div|quotient[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[25] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N28
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~25 (
// Equation(s):
// \cpu|pcpi_div|Add2~25_combout  = (\cpu|pcpi_div|instr_div~q  & (((\cpu|pcpi_div|quotient [25])))) # (!\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|quotient [25]))) # (!\cpu|pcpi_div|instr_divu~q  & (\cpu|pcpi_div|dividend 
// [25]))))

	.dataa(\cpu|pcpi_div|instr_div~q ),
	.datab(\cpu|pcpi_div|dividend [25]),
	.datac(\cpu|pcpi_div|quotient [25]),
	.datad(\cpu|pcpi_div|instr_divu~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~25 .lut_mask = 16'hF0E4;
defparam \cpu|pcpi_div|Add2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~40 (
// Equation(s):
// \cpu|pcpi_div|quotient~40_combout  = (!\cpu|pcpi_div|LessThan0~0_combout  & (!\cpu|pcpi_div|LessThan0~71_combout  & \cpu|pcpi_div|quotient_msk [24]))

	.dataa(\cpu|pcpi_div|LessThan0~0_combout ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|LessThan0~71_combout ),
	.datad(\cpu|pcpi_div|quotient_msk [24]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~40 .lut_mask = 16'h0500;
defparam \cpu|pcpi_div|quotient~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~41 (
// Equation(s):
// \cpu|pcpi_div|quotient~41_combout  = (\cpu|pcpi_div|quotient [24]) # ((\cpu|pcpi_div|quotient~40_combout  & (!\cpu|pcpi_div|LessThan0~76_combout  & !\cpu|pcpi_div|LessThan0~75_combout )))

	.dataa(\cpu|pcpi_div|quotient~40_combout ),
	.datab(\cpu|pcpi_div|LessThan0~76_combout ),
	.datac(\cpu|pcpi_div|quotient [24]),
	.datad(\cpu|pcpi_div|LessThan0~75_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~41 .lut_mask = 16'hF0F2;
defparam \cpu|pcpi_div|quotient~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N27
dffeas \cpu|pcpi_div|quotient[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[24] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~26 (
// Equation(s):
// \cpu|pcpi_div|Add2~26_combout  = (\cpu|pcpi_div|instr_div~q  & (((\cpu|pcpi_div|quotient [24])))) # (!\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|quotient [24]))) # (!\cpu|pcpi_div|instr_divu~q  & (\cpu|pcpi_div|dividend 
// [24]))))

	.dataa(\cpu|pcpi_div|instr_div~q ),
	.datab(\cpu|pcpi_div|dividend [24]),
	.datac(\cpu|pcpi_div|quotient [24]),
	.datad(\cpu|pcpi_div|instr_divu~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~26 .lut_mask = 16'hF0E4;
defparam \cpu|pcpi_div|Add2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N12
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~34 (
// Equation(s):
// \cpu|pcpi_div|quotient~34_combout  = (\cpu|pcpi_div|quotient [23]) # ((!\cpu|pcpi_div|LessThan0~74_combout  & \cpu|pcpi_div|quotient_msk [23]))

	.dataa(\cpu|pcpi_div|LessThan0~74_combout ),
	.datab(\cpu|pcpi_div|quotient_msk [23]),
	.datac(\cpu|pcpi_div|quotient [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~34 .lut_mask = 16'hF4F4;
defparam \cpu|pcpi_div|quotient~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N13
dffeas \cpu|pcpi_div|quotient[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[23] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N30
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~22 (
// Equation(s):
// \cpu|pcpi_div|Add2~22_combout  = (\cpu|pcpi_div|instr_div~q  & (\cpu|pcpi_div|quotient [23])) # (!\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|instr_divu~q  & (\cpu|pcpi_div|quotient [23])) # (!\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|dividend 
// [23])))))

	.dataa(\cpu|pcpi_div|quotient [23]),
	.datab(\cpu|pcpi_div|instr_div~q ),
	.datac(\cpu|pcpi_div|instr_divu~q ),
	.datad(\cpu|pcpi_div|dividend [23]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~22 .lut_mask = 16'hABA8;
defparam \cpu|pcpi_div|Add2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~32 (
// Equation(s):
// \cpu|pcpi_div|quotient~32_combout  = (!\cpu|pcpi_div|LessThan0~0_combout  & (!\cpu|pcpi_div|LessThan0~71_combout  & \cpu|pcpi_div|quotient_msk [22]))

	.dataa(\cpu|pcpi_div|LessThan0~0_combout ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|LessThan0~71_combout ),
	.datad(\cpu|pcpi_div|quotient_msk [22]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~32 .lut_mask = 16'h0500;
defparam \cpu|pcpi_div|quotient~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~33 (
// Equation(s):
// \cpu|pcpi_div|quotient~33_combout  = (\cpu|pcpi_div|quotient [22]) # ((!\cpu|pcpi_div|LessThan0~75_combout  & (!\cpu|pcpi_div|LessThan0~76_combout  & \cpu|pcpi_div|quotient~32_combout )))

	.dataa(\cpu|pcpi_div|LessThan0~75_combout ),
	.datab(\cpu|pcpi_div|LessThan0~76_combout ),
	.datac(\cpu|pcpi_div|quotient [22]),
	.datad(\cpu|pcpi_div|quotient~32_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~33 .lut_mask = 16'hF1F0;
defparam \cpu|pcpi_div|quotient~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N13
dffeas \cpu|pcpi_div|quotient[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[22] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~21 (
// Equation(s):
// \cpu|pcpi_div|Add2~21_combout  = (\cpu|pcpi_div|instr_divu~q  & (((\cpu|pcpi_div|quotient [22])))) # (!\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|quotient [22]))) # (!\cpu|pcpi_div|instr_div~q  & (\cpu|pcpi_div|dividend 
// [22]))))

	.dataa(\cpu|pcpi_div|instr_divu~q ),
	.datab(\cpu|pcpi_div|dividend [22]),
	.datac(\cpu|pcpi_div|instr_div~q ),
	.datad(\cpu|pcpi_div|quotient [22]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~21 .lut_mask = 16'hFE04;
defparam \cpu|pcpi_div|Add2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N26
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~30 (
// Equation(s):
// \cpu|pcpi_div|quotient~30_combout  = (!\cpu|pcpi_div|LessThan0~71_combout  & (!\cpu|pcpi_div|LessThan0~0_combout  & \cpu|pcpi_div|quotient_msk [21]))

	.dataa(\cpu|pcpi_div|LessThan0~71_combout ),
	.datab(\cpu|pcpi_div|LessThan0~0_combout ),
	.datac(\cpu|pcpi_div|quotient_msk [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~30 .lut_mask = 16'h1010;
defparam \cpu|pcpi_div|quotient~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~31 (
// Equation(s):
// \cpu|pcpi_div|quotient~31_combout  = (\cpu|pcpi_div|quotient [21]) # ((!\cpu|pcpi_div|LessThan0~75_combout  & (!\cpu|pcpi_div|LessThan0~76_combout  & \cpu|pcpi_div|quotient~30_combout )))

	.dataa(\cpu|pcpi_div|LessThan0~75_combout ),
	.datab(\cpu|pcpi_div|LessThan0~76_combout ),
	.datac(\cpu|pcpi_div|quotient [21]),
	.datad(\cpu|pcpi_div|quotient~30_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~31 .lut_mask = 16'hF1F0;
defparam \cpu|pcpi_div|quotient~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N11
dffeas \cpu|pcpi_div|quotient[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[21] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N22
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~20 (
// Equation(s):
// \cpu|pcpi_div|Add2~20_combout  = (\cpu|pcpi_div|instr_div~q  & (((\cpu|pcpi_div|quotient [21])))) # (!\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|quotient [21]))) # (!\cpu|pcpi_div|instr_divu~q  & (\cpu|pcpi_div|dividend 
// [21]))))

	.dataa(\cpu|pcpi_div|instr_div~q ),
	.datab(\cpu|pcpi_div|dividend [21]),
	.datac(\cpu|pcpi_div|instr_divu~q ),
	.datad(\cpu|pcpi_div|quotient [21]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~20 .lut_mask = 16'hFE04;
defparam \cpu|pcpi_div|Add2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~28 (
// Equation(s):
// \cpu|pcpi_div|quotient~28_combout  = (!\cpu|pcpi_div|LessThan0~0_combout  & (!\cpu|pcpi_div|LessThan0~71_combout  & \cpu|pcpi_div|quotient_msk [20]))

	.dataa(\cpu|pcpi_div|LessThan0~0_combout ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|LessThan0~71_combout ),
	.datad(\cpu|pcpi_div|quotient_msk [20]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~28 .lut_mask = 16'h0500;
defparam \cpu|pcpi_div|quotient~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~29 (
// Equation(s):
// \cpu|pcpi_div|quotient~29_combout  = (\cpu|pcpi_div|quotient [20]) # ((!\cpu|pcpi_div|LessThan0~75_combout  & (!\cpu|pcpi_div|LessThan0~76_combout  & \cpu|pcpi_div|quotient~28_combout )))

	.dataa(\cpu|pcpi_div|LessThan0~75_combout ),
	.datab(\cpu|pcpi_div|LessThan0~76_combout ),
	.datac(\cpu|pcpi_div|quotient [20]),
	.datad(\cpu|pcpi_div|quotient~28_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~29 .lut_mask = 16'hF1F0;
defparam \cpu|pcpi_div|quotient~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N25
dffeas \cpu|pcpi_div|quotient[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[20] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~19 (
// Equation(s):
// \cpu|pcpi_div|Add2~19_combout  = (\cpu|pcpi_div|instr_divu~q  & (((\cpu|pcpi_div|quotient [20])))) # (!\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|quotient [20]))) # (!\cpu|pcpi_div|instr_div~q  & (\cpu|pcpi_div|dividend 
// [20]))))

	.dataa(\cpu|pcpi_div|instr_divu~q ),
	.datab(\cpu|pcpi_div|dividend [20]),
	.datac(\cpu|pcpi_div|instr_div~q ),
	.datad(\cpu|pcpi_div|quotient [20]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~19 .lut_mask = 16'hFE04;
defparam \cpu|pcpi_div|Add2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N2
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~27 (
// Equation(s):
// \cpu|pcpi_div|quotient~27_combout  = (\cpu|pcpi_div|quotient [19]) # ((!\cpu|pcpi_div|LessThan0~74_combout  & \cpu|pcpi_div|quotient_msk [19]))

	.dataa(\cpu|pcpi_div|LessThan0~74_combout ),
	.datab(\cpu|pcpi_div|quotient_msk [19]),
	.datac(\cpu|pcpi_div|quotient [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~27 .lut_mask = 16'hF4F4;
defparam \cpu|pcpi_div|quotient~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N3
dffeas \cpu|pcpi_div|quotient[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[19] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N4
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~18 (
// Equation(s):
// \cpu|pcpi_div|Add2~18_combout  = (\cpu|pcpi_div|instr_div~q  & (((\cpu|pcpi_div|quotient [19])))) # (!\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|quotient [19]))) # (!\cpu|pcpi_div|instr_divu~q  & (\cpu|pcpi_div|dividend 
// [19]))))

	.dataa(\cpu|pcpi_div|dividend [19]),
	.datab(\cpu|pcpi_div|instr_div~q ),
	.datac(\cpu|pcpi_div|instr_divu~q ),
	.datad(\cpu|pcpi_div|quotient [19]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~18 .lut_mask = 16'hFE02;
defparam \cpu|pcpi_div|Add2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N14
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~23 (
// Equation(s):
// \cpu|pcpi_div|quotient~23_combout  = (!\cpu|pcpi_div|LessThan0~71_combout  & (!\cpu|pcpi_div|LessThan0~0_combout  & \cpu|pcpi_div|quotient_msk [17]))

	.dataa(\cpu|pcpi_div|LessThan0~71_combout ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|LessThan0~0_combout ),
	.datad(\cpu|pcpi_div|quotient_msk [17]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~23 .lut_mask = 16'h0500;
defparam \cpu|pcpi_div|quotient~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N4
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~24 (
// Equation(s):
// \cpu|pcpi_div|quotient~24_combout  = (\cpu|pcpi_div|quotient [17]) # ((!\cpu|pcpi_div|LessThan0~75_combout  & (!\cpu|pcpi_div|LessThan0~76_combout  & \cpu|pcpi_div|quotient~23_combout )))

	.dataa(\cpu|pcpi_div|LessThan0~75_combout ),
	.datab(\cpu|pcpi_div|LessThan0~76_combout ),
	.datac(\cpu|pcpi_div|quotient [17]),
	.datad(\cpu|pcpi_div|quotient~23_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~24 .lut_mask = 16'hF1F0;
defparam \cpu|pcpi_div|quotient~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N5
dffeas \cpu|pcpi_div|quotient[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[17] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N26
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~16 (
// Equation(s):
// \cpu|pcpi_div|Add2~16_combout  = (\cpu|pcpi_div|instr_divu~q  & (((\cpu|pcpi_div|quotient [17])))) # (!\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|instr_div~q  & (\cpu|pcpi_div|quotient [17])) # (!\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|dividend 
// [17])))))

	.dataa(\cpu|pcpi_div|instr_divu~q ),
	.datab(\cpu|pcpi_div|instr_div~q ),
	.datac(\cpu|pcpi_div|quotient [17]),
	.datad(\cpu|pcpi_div|dividend [17]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~16 .lut_mask = 16'hF1E0;
defparam \cpu|pcpi_div|Add2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N24
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~22 (
// Equation(s):
// \cpu|pcpi_div|quotient~22_combout  = (\cpu|pcpi_div|quotient [16]) # ((!\cpu|pcpi_div|LessThan0~74_combout  & \cpu|pcpi_div|quotient_msk [16]))

	.dataa(\cpu|pcpi_div|LessThan0~74_combout ),
	.datab(\cpu|pcpi_div|quotient_msk [16]),
	.datac(\cpu|pcpi_div|quotient [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~22 .lut_mask = 16'hF4F4;
defparam \cpu|pcpi_div|quotient~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N25
dffeas \cpu|pcpi_div|quotient[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[16] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N10
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~15 (
// Equation(s):
// \cpu|pcpi_div|Add2~15_combout  = (\cpu|pcpi_div|instr_div~q  & (\cpu|pcpi_div|quotient [16])) # (!\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|instr_divu~q  & (\cpu|pcpi_div|quotient [16])) # (!\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|dividend 
// [16])))))

	.dataa(\cpu|pcpi_div|instr_div~q ),
	.datab(\cpu|pcpi_div|quotient [16]),
	.datac(\cpu|pcpi_div|instr_divu~q ),
	.datad(\cpu|pcpi_div|dividend [16]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~15 .lut_mask = 16'hCDC8;
defparam \cpu|pcpi_div|Add2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~2 (
// Equation(s):
// \cpu|pcpi_div|quotient~2_combout  = (\cpu|pcpi_div|quotient [15]) # ((\cpu|pcpi_div|quotient_msk [15] & !\cpu|pcpi_div|LessThan0~74_combout ))

	.dataa(\cpu|pcpi_div|quotient_msk [15]),
	.datab(gnd),
	.datac(\cpu|pcpi_div|quotient [15]),
	.datad(\cpu|pcpi_div|LessThan0~74_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~2 .lut_mask = 16'hF0FA;
defparam \cpu|pcpi_div|quotient~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N5
dffeas \cpu|pcpi_div|quotient[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[15] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N4
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~1 (
// Equation(s):
// \cpu|pcpi_div|Add2~1_combout  = (\cpu|pcpi_div|instr_div~q  & (\cpu|pcpi_div|quotient [15])) # (!\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|instr_divu~q  & (\cpu|pcpi_div|quotient [15])) # (!\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|dividend 
// [15])))))

	.dataa(\cpu|pcpi_div|quotient [15]),
	.datab(\cpu|pcpi_div|instr_div~q ),
	.datac(\cpu|pcpi_div|instr_divu~q ),
	.datad(\cpu|pcpi_div|dividend [15]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~1 .lut_mask = 16'hABA8;
defparam \cpu|pcpi_div|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N4
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~3 (
// Equation(s):
// \cpu|pcpi_div|quotient~3_combout  = (!\cpu|pcpi_div|LessThan0~71_combout  & (!\cpu|pcpi_div|LessThan0~0_combout  & \cpu|pcpi_div|quotient_msk [14]))

	.dataa(\cpu|pcpi_div|LessThan0~71_combout ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|LessThan0~0_combout ),
	.datad(\cpu|pcpi_div|quotient_msk [14]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~3 .lut_mask = 16'h0500;
defparam \cpu|pcpi_div|quotient~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N0
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~4 (
// Equation(s):
// \cpu|pcpi_div|quotient~4_combout  = (\cpu|pcpi_div|quotient [14]) # ((!\cpu|pcpi_div|LessThan0~75_combout  & (!\cpu|pcpi_div|LessThan0~76_combout  & \cpu|pcpi_div|quotient~3_combout )))

	.dataa(\cpu|pcpi_div|LessThan0~75_combout ),
	.datab(\cpu|pcpi_div|LessThan0~76_combout ),
	.datac(\cpu|pcpi_div|quotient [14]),
	.datad(\cpu|pcpi_div|quotient~3_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~4 .lut_mask = 16'hF1F0;
defparam \cpu|pcpi_div|quotient~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N1
dffeas \cpu|pcpi_div|quotient[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[14] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N8
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~2 (
// Equation(s):
// \cpu|pcpi_div|Add2~2_combout  = (\cpu|pcpi_div|instr_div~q  & (((\cpu|pcpi_div|quotient [14])))) # (!\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|quotient [14]))) # (!\cpu|pcpi_div|instr_divu~q  & (\cpu|pcpi_div|dividend 
// [14]))))

	.dataa(\cpu|pcpi_div|dividend [14]),
	.datab(\cpu|pcpi_div|instr_div~q ),
	.datac(\cpu|pcpi_div|instr_divu~q ),
	.datad(\cpu|pcpi_div|quotient [14]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~2 .lut_mask = 16'hFE02;
defparam \cpu|pcpi_div|Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N22
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~5 (
// Equation(s):
// \cpu|pcpi_div|quotient~5_combout  = (!\cpu|pcpi_div|LessThan0~71_combout  & (\cpu|pcpi_div|quotient_msk [13] & !\cpu|pcpi_div|LessThan0~0_combout ))

	.dataa(\cpu|pcpi_div|LessThan0~71_combout ),
	.datab(\cpu|pcpi_div|quotient_msk [13]),
	.datac(\cpu|pcpi_div|LessThan0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~5 .lut_mask = 16'h0404;
defparam \cpu|pcpi_div|quotient~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N10
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~6 (
// Equation(s):
// \cpu|pcpi_div|quotient~6_combout  = (\cpu|pcpi_div|quotient [13]) # ((!\cpu|pcpi_div|LessThan0~75_combout  & (!\cpu|pcpi_div|LessThan0~76_combout  & \cpu|pcpi_div|quotient~5_combout )))

	.dataa(\cpu|pcpi_div|LessThan0~75_combout ),
	.datab(\cpu|pcpi_div|LessThan0~76_combout ),
	.datac(\cpu|pcpi_div|quotient [13]),
	.datad(\cpu|pcpi_div|quotient~5_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~6 .lut_mask = 16'hF1F0;
defparam \cpu|pcpi_div|quotient~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N11
dffeas \cpu|pcpi_div|quotient[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[13] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N2
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~3 (
// Equation(s):
// \cpu|pcpi_div|Add2~3_combout  = (\cpu|pcpi_div|instr_divu~q  & (((\cpu|pcpi_div|quotient [13])))) # (!\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|quotient [13]))) # (!\cpu|pcpi_div|instr_div~q  & (\cpu|pcpi_div|dividend 
// [13]))))

	.dataa(\cpu|pcpi_div|instr_divu~q ),
	.datab(\cpu|pcpi_div|instr_div~q ),
	.datac(\cpu|pcpi_div|dividend [13]),
	.datad(\cpu|pcpi_div|quotient [13]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~3 .lut_mask = 16'hFE10;
defparam \cpu|pcpi_div|Add2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N22
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~7 (
// Equation(s):
// \cpu|pcpi_div|quotient~7_combout  = (\cpu|pcpi_div|quotient_msk [12] & (!\cpu|pcpi_div|LessThan0~71_combout  & !\cpu|pcpi_div|LessThan0~0_combout ))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|quotient_msk [12]),
	.datac(\cpu|pcpi_div|LessThan0~71_combout ),
	.datad(\cpu|pcpi_div|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~7 .lut_mask = 16'h000C;
defparam \cpu|pcpi_div|quotient~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N12
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~8 (
// Equation(s):
// \cpu|pcpi_div|quotient~8_combout  = (\cpu|pcpi_div|quotient [12]) # ((!\cpu|pcpi_div|LessThan0~75_combout  & (!\cpu|pcpi_div|LessThan0~76_combout  & \cpu|pcpi_div|quotient~7_combout )))

	.dataa(\cpu|pcpi_div|LessThan0~75_combout ),
	.datab(\cpu|pcpi_div|LessThan0~76_combout ),
	.datac(\cpu|pcpi_div|quotient [12]),
	.datad(\cpu|pcpi_div|quotient~7_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~8 .lut_mask = 16'hF1F0;
defparam \cpu|pcpi_div|quotient~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N13
dffeas \cpu|pcpi_div|quotient[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[12] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N28
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~4 (
// Equation(s):
// \cpu|pcpi_div|Add2~4_combout  = (\cpu|pcpi_div|instr_div~q  & (((\cpu|pcpi_div|quotient [12])))) # (!\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|quotient [12]))) # (!\cpu|pcpi_div|instr_divu~q  & (\cpu|pcpi_div|dividend 
// [12]))))

	.dataa(\cpu|pcpi_div|dividend [12]),
	.datab(\cpu|pcpi_div|instr_div~q ),
	.datac(\cpu|pcpi_div|instr_divu~q ),
	.datad(\cpu|pcpi_div|quotient [12]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~4 .lut_mask = 16'hFE02;
defparam \cpu|pcpi_div|Add2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N8
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~9 (
// Equation(s):
// \cpu|pcpi_div|quotient~9_combout  = (!\cpu|pcpi_div|LessThan0~71_combout  & (!\cpu|pcpi_div|LessThan0~0_combout  & \cpu|pcpi_div|quotient_msk [11]))

	.dataa(\cpu|pcpi_div|LessThan0~71_combout ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|LessThan0~0_combout ),
	.datad(\cpu|pcpi_div|quotient_msk [11]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~9 .lut_mask = 16'h0500;
defparam \cpu|pcpi_div|quotient~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N6
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~10 (
// Equation(s):
// \cpu|pcpi_div|quotient~10_combout  = (\cpu|pcpi_div|quotient [11]) # ((!\cpu|pcpi_div|LessThan0~75_combout  & (!\cpu|pcpi_div|LessThan0~76_combout  & \cpu|pcpi_div|quotient~9_combout )))

	.dataa(\cpu|pcpi_div|LessThan0~75_combout ),
	.datab(\cpu|pcpi_div|LessThan0~76_combout ),
	.datac(\cpu|pcpi_div|quotient [11]),
	.datad(\cpu|pcpi_div|quotient~9_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~10 .lut_mask = 16'hF1F0;
defparam \cpu|pcpi_div|quotient~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N7
dffeas \cpu|pcpi_div|quotient[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[11] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N14
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~5 (
// Equation(s):
// \cpu|pcpi_div|Add2~5_combout  = (\cpu|pcpi_div|instr_div~q  & (((\cpu|pcpi_div|quotient [11])))) # (!\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|quotient [11]))) # (!\cpu|pcpi_div|instr_divu~q  & (\cpu|pcpi_div|dividend 
// [11]))))

	.dataa(\cpu|pcpi_div|dividend [11]),
	.datab(\cpu|pcpi_div|instr_div~q ),
	.datac(\cpu|pcpi_div|instr_divu~q ),
	.datad(\cpu|pcpi_div|quotient [11]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~5 .lut_mask = 16'hFE02;
defparam \cpu|pcpi_div|Add2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N2
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~11 (
// Equation(s):
// \cpu|pcpi_div|quotient~11_combout  = (!\cpu|pcpi_div|LessThan0~71_combout  & (\cpu|pcpi_div|quotient_msk [10] & !\cpu|pcpi_div|LessThan0~0_combout ))

	.dataa(\cpu|pcpi_div|LessThan0~71_combout ),
	.datab(\cpu|pcpi_div|quotient_msk [10]),
	.datac(\cpu|pcpi_div|LessThan0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~11 .lut_mask = 16'h0404;
defparam \cpu|pcpi_div|quotient~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N16
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~12 (
// Equation(s):
// \cpu|pcpi_div|quotient~12_combout  = (\cpu|pcpi_div|quotient [10]) # ((!\cpu|pcpi_div|LessThan0~75_combout  & (!\cpu|pcpi_div|LessThan0~76_combout  & \cpu|pcpi_div|quotient~11_combout )))

	.dataa(\cpu|pcpi_div|LessThan0~75_combout ),
	.datab(\cpu|pcpi_div|LessThan0~76_combout ),
	.datac(\cpu|pcpi_div|quotient [10]),
	.datad(\cpu|pcpi_div|quotient~11_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~12 .lut_mask = 16'hF1F0;
defparam \cpu|pcpi_div|quotient~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N17
dffeas \cpu|pcpi_div|quotient[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[10] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N16
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~6 (
// Equation(s):
// \cpu|pcpi_div|Add2~6_combout  = (\cpu|pcpi_div|instr_divu~q  & (\cpu|pcpi_div|quotient [10])) # (!\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|instr_div~q  & (\cpu|pcpi_div|quotient [10])) # (!\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|dividend 
// [10])))))

	.dataa(\cpu|pcpi_div|quotient [10]),
	.datab(\cpu|pcpi_div|instr_divu~q ),
	.datac(\cpu|pcpi_div|instr_div~q ),
	.datad(\cpu|pcpi_div|dividend [10]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~6 .lut_mask = 16'hABA8;
defparam \cpu|pcpi_div|Add2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~13 (
// Equation(s):
// \cpu|pcpi_div|quotient~13_combout  = (\cpu|pcpi_div|quotient [9]) # ((!\cpu|pcpi_div|LessThan0~74_combout  & \cpu|pcpi_div|quotient_msk [9]))

	.dataa(\cpu|pcpi_div|LessThan0~74_combout ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|quotient [9]),
	.datad(\cpu|pcpi_div|quotient_msk [9]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~13 .lut_mask = 16'hF5F0;
defparam \cpu|pcpi_div|quotient~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N25
dffeas \cpu|pcpi_div|quotient[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[9] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~7 (
// Equation(s):
// \cpu|pcpi_div|Add2~7_combout  = (\cpu|pcpi_div|instr_div~q  & (((\cpu|pcpi_div|quotient [9])))) # (!\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|quotient [9]))) # (!\cpu|pcpi_div|instr_divu~q  & (\cpu|pcpi_div|dividend 
// [9]))))

	.dataa(\cpu|pcpi_div|dividend [9]),
	.datab(\cpu|pcpi_div|instr_div~q ),
	.datac(\cpu|pcpi_div|quotient [9]),
	.datad(\cpu|pcpi_div|instr_divu~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~7 .lut_mask = 16'hF0E2;
defparam \cpu|pcpi_div|Add2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~14 (
// Equation(s):
// \cpu|pcpi_div|quotient~14_combout  = (\cpu|pcpi_div|quotient [8]) # ((!\cpu|pcpi_div|LessThan0~74_combout  & \cpu|pcpi_div|quotient_msk [8]))

	.dataa(\cpu|pcpi_div|LessThan0~74_combout ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|quotient [8]),
	.datad(\cpu|pcpi_div|quotient_msk [8]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~14 .lut_mask = 16'hF5F0;
defparam \cpu|pcpi_div|quotient~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N11
dffeas \cpu|pcpi_div|quotient[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[8] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~8 (
// Equation(s):
// \cpu|pcpi_div|Add2~8_combout  = (\cpu|pcpi_div|instr_div~q  & (\cpu|pcpi_div|quotient [8])) # (!\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|instr_divu~q  & (\cpu|pcpi_div|quotient [8])) # (!\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|dividend [8])))))

	.dataa(\cpu|pcpi_div|quotient [8]),
	.datab(\cpu|pcpi_div|instr_div~q ),
	.datac(\cpu|pcpi_div|dividend [8]),
	.datad(\cpu|pcpi_div|instr_divu~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~8 .lut_mask = 16'hAAB8;
defparam \cpu|pcpi_div|Add2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~15 (
// Equation(s):
// \cpu|pcpi_div|quotient~15_combout  = (\cpu|pcpi_div|quotient [7]) # ((!\cpu|pcpi_div|LessThan0~74_combout  & \cpu|pcpi_div|quotient_msk [7]))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|LessThan0~74_combout ),
	.datac(\cpu|pcpi_div|quotient [7]),
	.datad(\cpu|pcpi_div|quotient_msk [7]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~15 .lut_mask = 16'hF3F0;
defparam \cpu|pcpi_div|quotient~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N23
dffeas \cpu|pcpi_div|quotient[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[7] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N14
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~9 (
// Equation(s):
// \cpu|pcpi_div|Add2~9_combout  = (\cpu|pcpi_div|instr_divu~q  & (((\cpu|pcpi_div|quotient [7])))) # (!\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|instr_div~q  & (\cpu|pcpi_div|quotient [7])) # (!\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|dividend 
// [7])))))

	.dataa(\cpu|pcpi_div|instr_divu~q ),
	.datab(\cpu|pcpi_div|instr_div~q ),
	.datac(\cpu|pcpi_div|quotient [7]),
	.datad(\cpu|pcpi_div|dividend [7]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~9 .lut_mask = 16'hF1E0;
defparam \cpu|pcpi_div|Add2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~16 (
// Equation(s):
// \cpu|pcpi_div|quotient~16_combout  = (\cpu|pcpi_div|quotient [6]) # ((\cpu|pcpi_div|quotient_msk [6] & !\cpu|pcpi_div|LessThan0~74_combout ))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|quotient_msk [6]),
	.datac(\cpu|pcpi_div|quotient [6]),
	.datad(\cpu|pcpi_div|LessThan0~74_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~16 .lut_mask = 16'hF0FC;
defparam \cpu|pcpi_div|quotient~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N1
dffeas \cpu|pcpi_div|quotient[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[6] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~10 (
// Equation(s):
// \cpu|pcpi_div|Add2~10_combout  = (\cpu|pcpi_div|instr_div~q  & (((\cpu|pcpi_div|quotient [6])))) # (!\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|quotient [6]))) # (!\cpu|pcpi_div|instr_divu~q  & (\cpu|pcpi_div|dividend 
// [6]))))

	.dataa(\cpu|pcpi_div|instr_div~q ),
	.datab(\cpu|pcpi_div|dividend [6]),
	.datac(\cpu|pcpi_div|instr_divu~q ),
	.datad(\cpu|pcpi_div|quotient [6]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~10 .lut_mask = 16'hFE04;
defparam \cpu|pcpi_div|Add2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N20
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~17 (
// Equation(s):
// \cpu|pcpi_div|quotient~17_combout  = (!\cpu|pcpi_div|LessThan0~71_combout  & (!\cpu|pcpi_div|LessThan0~0_combout  & \cpu|pcpi_div|quotient_msk [5]))

	.dataa(\cpu|pcpi_div|LessThan0~71_combout ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|LessThan0~0_combout ),
	.datad(\cpu|pcpi_div|quotient_msk [5]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~17 .lut_mask = 16'h0500;
defparam \cpu|pcpi_div|quotient~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N18
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~18 (
// Equation(s):
// \cpu|pcpi_div|quotient~18_combout  = (\cpu|pcpi_div|quotient [5]) # ((!\cpu|pcpi_div|LessThan0~75_combout  & (!\cpu|pcpi_div|LessThan0~76_combout  & \cpu|pcpi_div|quotient~17_combout )))

	.dataa(\cpu|pcpi_div|LessThan0~75_combout ),
	.datab(\cpu|pcpi_div|LessThan0~76_combout ),
	.datac(\cpu|pcpi_div|quotient [5]),
	.datad(\cpu|pcpi_div|quotient~17_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~18 .lut_mask = 16'hF1F0;
defparam \cpu|pcpi_div|quotient~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N19
dffeas \cpu|pcpi_div|quotient[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[5] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N24
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~11 (
// Equation(s):
// \cpu|pcpi_div|Add2~11_combout  = (\cpu|pcpi_div|instr_divu~q  & (\cpu|pcpi_div|quotient [5])) # (!\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|instr_div~q  & (\cpu|pcpi_div|quotient [5])) # (!\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|dividend [5])))))

	.dataa(\cpu|pcpi_div|instr_divu~q ),
	.datab(\cpu|pcpi_div|quotient [5]),
	.datac(\cpu|pcpi_div|instr_div~q ),
	.datad(\cpu|pcpi_div|dividend [5]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~11 .lut_mask = 16'hCDC8;
defparam \cpu|pcpi_div|Add2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~19 (
// Equation(s):
// \cpu|pcpi_div|quotient~19_combout  = (\cpu|pcpi_div|quotient [4]) # ((!\cpu|pcpi_div|LessThan0~74_combout  & \cpu|pcpi_div|quotient_msk [4]))

	.dataa(\cpu|pcpi_div|LessThan0~74_combout ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|quotient [4]),
	.datad(\cpu|pcpi_div|quotient_msk [4]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~19 .lut_mask = 16'hF5F0;
defparam \cpu|pcpi_div|quotient~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N29
dffeas \cpu|pcpi_div|quotient[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[4] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~12 (
// Equation(s):
// \cpu|pcpi_div|Add2~12_combout  = (\cpu|pcpi_div|instr_divu~q  & (((\cpu|pcpi_div|quotient [4])))) # (!\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|quotient [4]))) # (!\cpu|pcpi_div|instr_div~q  & (\cpu|pcpi_div|dividend 
// [4]))))

	.dataa(\cpu|pcpi_div|instr_divu~q ),
	.datab(\cpu|pcpi_div|instr_div~q ),
	.datac(\cpu|pcpi_div|dividend [4]),
	.datad(\cpu|pcpi_div|quotient [4]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~12 .lut_mask = 16'hFE10;
defparam \cpu|pcpi_div|Add2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~20 (
// Equation(s):
// \cpu|pcpi_div|quotient~20_combout  = (\cpu|pcpi_div|quotient [3]) # ((!\cpu|pcpi_div|LessThan0~74_combout  & \cpu|pcpi_div|quotient_msk [3]))

	.dataa(\cpu|pcpi_div|LessThan0~74_combout ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|quotient [3]),
	.datad(\cpu|pcpi_div|quotient_msk [3]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~20 .lut_mask = 16'hF5F0;
defparam \cpu|pcpi_div|quotient~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N15
dffeas \cpu|pcpi_div|quotient[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[3] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~13 (
// Equation(s):
// \cpu|pcpi_div|Add2~13_combout  = (\cpu|pcpi_div|instr_div~q  & (((\cpu|pcpi_div|quotient [3])))) # (!\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|quotient [3]))) # (!\cpu|pcpi_div|instr_divu~q  & (\cpu|pcpi_div|dividend 
// [3]))))

	.dataa(\cpu|pcpi_div|dividend [3]),
	.datab(\cpu|pcpi_div|instr_div~q ),
	.datac(\cpu|pcpi_div|quotient [3]),
	.datad(\cpu|pcpi_div|instr_divu~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~13 .lut_mask = 16'hF0E2;
defparam \cpu|pcpi_div|Add2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~0 (
// Equation(s):
// \cpu|pcpi_div|quotient~0_combout  = (\cpu|pcpi_div|quotient [1]) # ((!\cpu|pcpi_div|LessThan0~74_combout  & \cpu|pcpi_div|quotient_msk [1]))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|LessThan0~74_combout ),
	.datac(\cpu|pcpi_div|quotient [1]),
	.datad(\cpu|pcpi_div|quotient_msk [1]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~0 .lut_mask = 16'hF3F0;
defparam \cpu|pcpi_div|quotient~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N17
dffeas \cpu|pcpi_div|quotient[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[1] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N22
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~0 (
// Equation(s):
// \cpu|pcpi_div|Add2~0_combout  = (\cpu|pcpi_div|instr_div~q  & (\cpu|pcpi_div|quotient [1])) # (!\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|instr_divu~q  & (\cpu|pcpi_div|quotient [1])) # (!\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|dividend [1])))))

	.dataa(\cpu|pcpi_div|quotient [1]),
	.datab(\cpu|pcpi_div|instr_div~q ),
	.datac(\cpu|pcpi_div|instr_divu~q ),
	.datad(\cpu|pcpi_div|dividend [1]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~0 .lut_mask = 16'hABA8;
defparam \cpu|pcpi_div|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~1 (
// Equation(s):
// \cpu|pcpi_div|quotient~1_combout  = (\cpu|pcpi_div|quotient [0]) # ((!\cpu|pcpi_div|LessThan0~74_combout  & \cpu|pcpi_div|quotient_msk [0]))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|LessThan0~74_combout ),
	.datac(\cpu|pcpi_div|quotient [0]),
	.datad(\cpu|pcpi_div|quotient_msk [0]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~1 .lut_mask = 16'hF3F0;
defparam \cpu|pcpi_div|quotient~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N19
dffeas \cpu|pcpi_div|quotient[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[0] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N0
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd~32 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd~32_combout  = (\cpu|pcpi_div|instr_div~q  & (\cpu|pcpi_div|quotient [0])) # (!\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|instr_divu~q  & (\cpu|pcpi_div|quotient [0])) # (!\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|dividend 
// [0])))))

	.dataa(\cpu|pcpi_div|quotient [0]),
	.datab(\cpu|pcpi_div|instr_div~q ),
	.datac(\cpu|pcpi_div|dividend [0]),
	.datad(\cpu|pcpi_div|instr_divu~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|pcpi_rd~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd~32 .lut_mask = 16'hAAB8;
defparam \cpu|pcpi_div|pcpi_rd~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[0]~33 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[0]~33_combout  = \cpu|pcpi_div|pcpi_rd~32_combout  $ (GND)
// \cpu|pcpi_div|pcpi_rd[0]~34  = CARRY(!\cpu|pcpi_div|pcpi_rd~32_combout )

	.dataa(gnd),
	.datab(\cpu|pcpi_div|pcpi_rd~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_div|pcpi_rd[0]~33_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[0]~34 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[0]~33 .lut_mask = 16'hCC33;
defparam \cpu|pcpi_div|pcpi_rd[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[1]~35 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[1]~35_combout  = (\cpu|pcpi_div|Add2~0_combout  & ((\cpu|pcpi_div|pcpi_rd[0]~34 ) # (GND))) # (!\cpu|pcpi_div|Add2~0_combout  & (!\cpu|pcpi_div|pcpi_rd[0]~34 ))
// \cpu|pcpi_div|pcpi_rd[1]~36  = CARRY((\cpu|pcpi_div|Add2~0_combout ) # (!\cpu|pcpi_div|pcpi_rd[0]~34 ))

	.dataa(\cpu|pcpi_div|Add2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[0]~34 ),
	.combout(\cpu|pcpi_div|pcpi_rd[1]~35_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[1]~36 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[1]~35 .lut_mask = 16'hA5AF;
defparam \cpu|pcpi_div|pcpi_rd[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[2]~37 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[2]~37_combout  = (\cpu|pcpi_div|Add2~14_combout  & (!\cpu|pcpi_div|pcpi_rd[1]~36  & VCC)) # (!\cpu|pcpi_div|Add2~14_combout  & (\cpu|pcpi_div|pcpi_rd[1]~36  $ (GND)))
// \cpu|pcpi_div|pcpi_rd[2]~38  = CARRY((!\cpu|pcpi_div|Add2~14_combout  & !\cpu|pcpi_div|pcpi_rd[1]~36 ))

	.dataa(\cpu|pcpi_div|Add2~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[1]~36 ),
	.combout(\cpu|pcpi_div|pcpi_rd[2]~37_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[2]~38 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[2]~37 .lut_mask = 16'h5A05;
defparam \cpu|pcpi_div|pcpi_rd[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[3]~39 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[3]~39_combout  = (\cpu|pcpi_div|Add2~13_combout  & ((\cpu|pcpi_div|pcpi_rd[2]~38 ) # (GND))) # (!\cpu|pcpi_div|Add2~13_combout  & (!\cpu|pcpi_div|pcpi_rd[2]~38 ))
// \cpu|pcpi_div|pcpi_rd[3]~40  = CARRY((\cpu|pcpi_div|Add2~13_combout ) # (!\cpu|pcpi_div|pcpi_rd[2]~38 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|Add2~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[2]~38 ),
	.combout(\cpu|pcpi_div|pcpi_rd[3]~39_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[3]~40 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[3]~39 .lut_mask = 16'hC3CF;
defparam \cpu|pcpi_div|pcpi_rd[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[4]~41 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[4]~41_combout  = (\cpu|pcpi_div|Add2~12_combout  & (!\cpu|pcpi_div|pcpi_rd[3]~40  & VCC)) # (!\cpu|pcpi_div|Add2~12_combout  & (\cpu|pcpi_div|pcpi_rd[3]~40  $ (GND)))
// \cpu|pcpi_div|pcpi_rd[4]~42  = CARRY((!\cpu|pcpi_div|Add2~12_combout  & !\cpu|pcpi_div|pcpi_rd[3]~40 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[3]~40 ),
	.combout(\cpu|pcpi_div|pcpi_rd[4]~41_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[4]~42 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[4]~41 .lut_mask = 16'h3C03;
defparam \cpu|pcpi_div|pcpi_rd[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[5]~43 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[5]~43_combout  = (\cpu|pcpi_div|Add2~11_combout  & ((\cpu|pcpi_div|pcpi_rd[4]~42 ) # (GND))) # (!\cpu|pcpi_div|Add2~11_combout  & (!\cpu|pcpi_div|pcpi_rd[4]~42 ))
// \cpu|pcpi_div|pcpi_rd[5]~44  = CARRY((\cpu|pcpi_div|Add2~11_combout ) # (!\cpu|pcpi_div|pcpi_rd[4]~42 ))

	.dataa(\cpu|pcpi_div|Add2~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[4]~42 ),
	.combout(\cpu|pcpi_div|pcpi_rd[5]~43_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[5]~44 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[5]~43 .lut_mask = 16'hA5AF;
defparam \cpu|pcpi_div|pcpi_rd[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[6]~45 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[6]~45_combout  = (\cpu|pcpi_div|Add2~10_combout  & (!\cpu|pcpi_div|pcpi_rd[5]~44  & VCC)) # (!\cpu|pcpi_div|Add2~10_combout  & (\cpu|pcpi_div|pcpi_rd[5]~44  $ (GND)))
// \cpu|pcpi_div|pcpi_rd[6]~46  = CARRY((!\cpu|pcpi_div|Add2~10_combout  & !\cpu|pcpi_div|pcpi_rd[5]~44 ))

	.dataa(\cpu|pcpi_div|Add2~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[5]~44 ),
	.combout(\cpu|pcpi_div|pcpi_rd[6]~45_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[6]~46 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[6]~45 .lut_mask = 16'h5A05;
defparam \cpu|pcpi_div|pcpi_rd[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[7]~47 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[7]~47_combout  = (\cpu|pcpi_div|Add2~9_combout  & ((\cpu|pcpi_div|pcpi_rd[6]~46 ) # (GND))) # (!\cpu|pcpi_div|Add2~9_combout  & (!\cpu|pcpi_div|pcpi_rd[6]~46 ))
// \cpu|pcpi_div|pcpi_rd[7]~48  = CARRY((\cpu|pcpi_div|Add2~9_combout ) # (!\cpu|pcpi_div|pcpi_rd[6]~46 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|Add2~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[6]~46 ),
	.combout(\cpu|pcpi_div|pcpi_rd[7]~47_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[7]~48 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[7]~47 .lut_mask = 16'hC3CF;
defparam \cpu|pcpi_div|pcpi_rd[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[8]~49 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[8]~49_combout  = (\cpu|pcpi_div|Add2~8_combout  & (!\cpu|pcpi_div|pcpi_rd[7]~48  & VCC)) # (!\cpu|pcpi_div|Add2~8_combout  & (\cpu|pcpi_div|pcpi_rd[7]~48  $ (GND)))
// \cpu|pcpi_div|pcpi_rd[8]~50  = CARRY((!\cpu|pcpi_div|Add2~8_combout  & !\cpu|pcpi_div|pcpi_rd[7]~48 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[7]~48 ),
	.combout(\cpu|pcpi_div|pcpi_rd[8]~49_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[8]~50 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[8]~49 .lut_mask = 16'h3C03;
defparam \cpu|pcpi_div|pcpi_rd[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[9]~51 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[9]~51_combout  = (\cpu|pcpi_div|Add2~7_combout  & ((\cpu|pcpi_div|pcpi_rd[8]~50 ) # (GND))) # (!\cpu|pcpi_div|Add2~7_combout  & (!\cpu|pcpi_div|pcpi_rd[8]~50 ))
// \cpu|pcpi_div|pcpi_rd[9]~52  = CARRY((\cpu|pcpi_div|Add2~7_combout ) # (!\cpu|pcpi_div|pcpi_rd[8]~50 ))

	.dataa(\cpu|pcpi_div|Add2~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[8]~50 ),
	.combout(\cpu|pcpi_div|pcpi_rd[9]~51_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[9]~52 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[9]~51 .lut_mask = 16'hA5AF;
defparam \cpu|pcpi_div|pcpi_rd[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[10]~53 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[10]~53_combout  = (\cpu|pcpi_div|Add2~6_combout  & (!\cpu|pcpi_div|pcpi_rd[9]~52  & VCC)) # (!\cpu|pcpi_div|Add2~6_combout  & (\cpu|pcpi_div|pcpi_rd[9]~52  $ (GND)))
// \cpu|pcpi_div|pcpi_rd[10]~54  = CARRY((!\cpu|pcpi_div|Add2~6_combout  & !\cpu|pcpi_div|pcpi_rd[9]~52 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[9]~52 ),
	.combout(\cpu|pcpi_div|pcpi_rd[10]~53_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[10]~54 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[10]~53 .lut_mask = 16'h3C03;
defparam \cpu|pcpi_div|pcpi_rd[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[11]~55 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[11]~55_combout  = (\cpu|pcpi_div|Add2~5_combout  & ((\cpu|pcpi_div|pcpi_rd[10]~54 ) # (GND))) # (!\cpu|pcpi_div|Add2~5_combout  & (!\cpu|pcpi_div|pcpi_rd[10]~54 ))
// \cpu|pcpi_div|pcpi_rd[11]~56  = CARRY((\cpu|pcpi_div|Add2~5_combout ) # (!\cpu|pcpi_div|pcpi_rd[10]~54 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|Add2~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[10]~54 ),
	.combout(\cpu|pcpi_div|pcpi_rd[11]~55_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[11]~56 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[11]~55 .lut_mask = 16'hC3CF;
defparam \cpu|pcpi_div|pcpi_rd[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[12]~57 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[12]~57_combout  = (\cpu|pcpi_div|Add2~4_combout  & (!\cpu|pcpi_div|pcpi_rd[11]~56  & VCC)) # (!\cpu|pcpi_div|Add2~4_combout  & (\cpu|pcpi_div|pcpi_rd[11]~56  $ (GND)))
// \cpu|pcpi_div|pcpi_rd[12]~58  = CARRY((!\cpu|pcpi_div|Add2~4_combout  & !\cpu|pcpi_div|pcpi_rd[11]~56 ))

	.dataa(\cpu|pcpi_div|Add2~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[11]~56 ),
	.combout(\cpu|pcpi_div|pcpi_rd[12]~57_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[12]~58 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[12]~57 .lut_mask = 16'h5A05;
defparam \cpu|pcpi_div|pcpi_rd[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[13]~59 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[13]~59_combout  = (\cpu|pcpi_div|Add2~3_combout  & ((\cpu|pcpi_div|pcpi_rd[12]~58 ) # (GND))) # (!\cpu|pcpi_div|Add2~3_combout  & (!\cpu|pcpi_div|pcpi_rd[12]~58 ))
// \cpu|pcpi_div|pcpi_rd[13]~60  = CARRY((\cpu|pcpi_div|Add2~3_combout ) # (!\cpu|pcpi_div|pcpi_rd[12]~58 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|Add2~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[12]~58 ),
	.combout(\cpu|pcpi_div|pcpi_rd[13]~59_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[13]~60 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[13]~59 .lut_mask = 16'hC3CF;
defparam \cpu|pcpi_div|pcpi_rd[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[14]~61 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[14]~61_combout  = (\cpu|pcpi_div|Add2~2_combout  & (!\cpu|pcpi_div|pcpi_rd[13]~60  & VCC)) # (!\cpu|pcpi_div|Add2~2_combout  & (\cpu|pcpi_div|pcpi_rd[13]~60  $ (GND)))
// \cpu|pcpi_div|pcpi_rd[14]~62  = CARRY((!\cpu|pcpi_div|Add2~2_combout  & !\cpu|pcpi_div|pcpi_rd[13]~60 ))

	.dataa(\cpu|pcpi_div|Add2~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[13]~60 ),
	.combout(\cpu|pcpi_div|pcpi_rd[14]~61_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[14]~62 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[14]~61 .lut_mask = 16'h5A05;
defparam \cpu|pcpi_div|pcpi_rd[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[15]~63 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[15]~63_combout  = (\cpu|pcpi_div|Add2~1_combout  & ((\cpu|pcpi_div|pcpi_rd[14]~62 ) # (GND))) # (!\cpu|pcpi_div|Add2~1_combout  & (!\cpu|pcpi_div|pcpi_rd[14]~62 ))
// \cpu|pcpi_div|pcpi_rd[15]~64  = CARRY((\cpu|pcpi_div|Add2~1_combout ) # (!\cpu|pcpi_div|pcpi_rd[14]~62 ))

	.dataa(\cpu|pcpi_div|Add2~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[14]~62 ),
	.combout(\cpu|pcpi_div|pcpi_rd[15]~63_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[15]~64 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[15]~63 .lut_mask = 16'hA5AF;
defparam \cpu|pcpi_div|pcpi_rd[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[16]~65 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[16]~65_combout  = (\cpu|pcpi_div|Add2~15_combout  & (!\cpu|pcpi_div|pcpi_rd[15]~64  & VCC)) # (!\cpu|pcpi_div|Add2~15_combout  & (\cpu|pcpi_div|pcpi_rd[15]~64  $ (GND)))
// \cpu|pcpi_div|pcpi_rd[16]~66  = CARRY((!\cpu|pcpi_div|Add2~15_combout  & !\cpu|pcpi_div|pcpi_rd[15]~64 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|Add2~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[15]~64 ),
	.combout(\cpu|pcpi_div|pcpi_rd[16]~65_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[16]~66 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[16]~65 .lut_mask = 16'h3C03;
defparam \cpu|pcpi_div|pcpi_rd[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[17]~67 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[17]~67_combout  = (\cpu|pcpi_div|Add2~16_combout  & ((\cpu|pcpi_div|pcpi_rd[16]~66 ) # (GND))) # (!\cpu|pcpi_div|Add2~16_combout  & (!\cpu|pcpi_div|pcpi_rd[16]~66 ))
// \cpu|pcpi_div|pcpi_rd[17]~68  = CARRY((\cpu|pcpi_div|Add2~16_combout ) # (!\cpu|pcpi_div|pcpi_rd[16]~66 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|Add2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[16]~66 ),
	.combout(\cpu|pcpi_div|pcpi_rd[17]~67_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[17]~68 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[17]~67 .lut_mask = 16'hC3CF;
defparam \cpu|pcpi_div|pcpi_rd[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[18]~69 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[18]~69_combout  = (\cpu|pcpi_div|Add2~17_combout  & (!\cpu|pcpi_div|pcpi_rd[17]~68  & VCC)) # (!\cpu|pcpi_div|Add2~17_combout  & (\cpu|pcpi_div|pcpi_rd[17]~68  $ (GND)))
// \cpu|pcpi_div|pcpi_rd[18]~70  = CARRY((!\cpu|pcpi_div|Add2~17_combout  & !\cpu|pcpi_div|pcpi_rd[17]~68 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|Add2~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[17]~68 ),
	.combout(\cpu|pcpi_div|pcpi_rd[18]~69_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[18]~70 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[18]~69 .lut_mask = 16'h3C03;
defparam \cpu|pcpi_div|pcpi_rd[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[19]~71 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[19]~71_combout  = (\cpu|pcpi_div|Add2~18_combout  & ((\cpu|pcpi_div|pcpi_rd[18]~70 ) # (GND))) # (!\cpu|pcpi_div|Add2~18_combout  & (!\cpu|pcpi_div|pcpi_rd[18]~70 ))
// \cpu|pcpi_div|pcpi_rd[19]~72  = CARRY((\cpu|pcpi_div|Add2~18_combout ) # (!\cpu|pcpi_div|pcpi_rd[18]~70 ))

	.dataa(\cpu|pcpi_div|Add2~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[18]~70 ),
	.combout(\cpu|pcpi_div|pcpi_rd[19]~71_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[19]~72 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[19]~71 .lut_mask = 16'hA5AF;
defparam \cpu|pcpi_div|pcpi_rd[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[20]~73 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[20]~73_combout  = (\cpu|pcpi_div|Add2~19_combout  & (!\cpu|pcpi_div|pcpi_rd[19]~72  & VCC)) # (!\cpu|pcpi_div|Add2~19_combout  & (\cpu|pcpi_div|pcpi_rd[19]~72  $ (GND)))
// \cpu|pcpi_div|pcpi_rd[20]~74  = CARRY((!\cpu|pcpi_div|Add2~19_combout  & !\cpu|pcpi_div|pcpi_rd[19]~72 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|Add2~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[19]~72 ),
	.combout(\cpu|pcpi_div|pcpi_rd[20]~73_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[20]~74 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[20]~73 .lut_mask = 16'h3C03;
defparam \cpu|pcpi_div|pcpi_rd[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[21]~75 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[21]~75_combout  = (\cpu|pcpi_div|Add2~20_combout  & ((\cpu|pcpi_div|pcpi_rd[20]~74 ) # (GND))) # (!\cpu|pcpi_div|Add2~20_combout  & (!\cpu|pcpi_div|pcpi_rd[20]~74 ))
// \cpu|pcpi_div|pcpi_rd[21]~76  = CARRY((\cpu|pcpi_div|Add2~20_combout ) # (!\cpu|pcpi_div|pcpi_rd[20]~74 ))

	.dataa(\cpu|pcpi_div|Add2~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[20]~74 ),
	.combout(\cpu|pcpi_div|pcpi_rd[21]~75_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[21]~76 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[21]~75 .lut_mask = 16'hA5AF;
defparam \cpu|pcpi_div|pcpi_rd[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[22]~77 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[22]~77_combout  = (\cpu|pcpi_div|Add2~21_combout  & (!\cpu|pcpi_div|pcpi_rd[21]~76  & VCC)) # (!\cpu|pcpi_div|Add2~21_combout  & (\cpu|pcpi_div|pcpi_rd[21]~76  $ (GND)))
// \cpu|pcpi_div|pcpi_rd[22]~78  = CARRY((!\cpu|pcpi_div|Add2~21_combout  & !\cpu|pcpi_div|pcpi_rd[21]~76 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|Add2~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[21]~76 ),
	.combout(\cpu|pcpi_div|pcpi_rd[22]~77_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[22]~78 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[22]~77 .lut_mask = 16'h3C03;
defparam \cpu|pcpi_div|pcpi_rd[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[23]~79 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[23]~79_combout  = (\cpu|pcpi_div|Add2~22_combout  & ((\cpu|pcpi_div|pcpi_rd[22]~78 ) # (GND))) # (!\cpu|pcpi_div|Add2~22_combout  & (!\cpu|pcpi_div|pcpi_rd[22]~78 ))
// \cpu|pcpi_div|pcpi_rd[23]~80  = CARRY((\cpu|pcpi_div|Add2~22_combout ) # (!\cpu|pcpi_div|pcpi_rd[22]~78 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|Add2~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[22]~78 ),
	.combout(\cpu|pcpi_div|pcpi_rd[23]~79_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[23]~80 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[23]~79 .lut_mask = 16'hC3CF;
defparam \cpu|pcpi_div|pcpi_rd[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[24]~81 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[24]~81_combout  = (\cpu|pcpi_div|Add2~26_combout  & (!\cpu|pcpi_div|pcpi_rd[23]~80  & VCC)) # (!\cpu|pcpi_div|Add2~26_combout  & (\cpu|pcpi_div|pcpi_rd[23]~80  $ (GND)))
// \cpu|pcpi_div|pcpi_rd[24]~82  = CARRY((!\cpu|pcpi_div|Add2~26_combout  & !\cpu|pcpi_div|pcpi_rd[23]~80 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|Add2~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[23]~80 ),
	.combout(\cpu|pcpi_div|pcpi_rd[24]~81_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[24]~82 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[24]~81 .lut_mask = 16'h3C03;
defparam \cpu|pcpi_div|pcpi_rd[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[25]~83 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[25]~83_combout  = (\cpu|pcpi_div|Add2~25_combout  & ((\cpu|pcpi_div|pcpi_rd[24]~82 ) # (GND))) # (!\cpu|pcpi_div|Add2~25_combout  & (!\cpu|pcpi_div|pcpi_rd[24]~82 ))
// \cpu|pcpi_div|pcpi_rd[25]~84  = CARRY((\cpu|pcpi_div|Add2~25_combout ) # (!\cpu|pcpi_div|pcpi_rd[24]~82 ))

	.dataa(\cpu|pcpi_div|Add2~25_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[24]~82 ),
	.combout(\cpu|pcpi_div|pcpi_rd[25]~83_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[25]~84 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[25]~83 .lut_mask = 16'hA5AF;
defparam \cpu|pcpi_div|pcpi_rd[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[26]~85 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[26]~85_combout  = (\cpu|pcpi_div|Add2~24_combout  & (!\cpu|pcpi_div|pcpi_rd[25]~84  & VCC)) # (!\cpu|pcpi_div|Add2~24_combout  & (\cpu|pcpi_div|pcpi_rd[25]~84  $ (GND)))
// \cpu|pcpi_div|pcpi_rd[26]~86  = CARRY((!\cpu|pcpi_div|Add2~24_combout  & !\cpu|pcpi_div|pcpi_rd[25]~84 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|Add2~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[25]~84 ),
	.combout(\cpu|pcpi_div|pcpi_rd[26]~85_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[26]~86 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[26]~85 .lut_mask = 16'h3C03;
defparam \cpu|pcpi_div|pcpi_rd[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[27]~87 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[27]~87_combout  = (\cpu|pcpi_div|Add2~23_combout  & ((\cpu|pcpi_div|pcpi_rd[26]~86 ) # (GND))) # (!\cpu|pcpi_div|Add2~23_combout  & (!\cpu|pcpi_div|pcpi_rd[26]~86 ))
// \cpu|pcpi_div|pcpi_rd[27]~88  = CARRY((\cpu|pcpi_div|Add2~23_combout ) # (!\cpu|pcpi_div|pcpi_rd[26]~86 ))

	.dataa(\cpu|pcpi_div|Add2~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[26]~86 ),
	.combout(\cpu|pcpi_div|pcpi_rd[27]~87_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[27]~88 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[27]~87 .lut_mask = 16'hA5AF;
defparam \cpu|pcpi_div|pcpi_rd[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
fiftyfivenm_lcell_comb \cpu|pcpi_div|WideOr1~5 (
// Equation(s):
// \cpu|pcpi_div|WideOr1~5_combout  = (\cpu|reg_op2 [8]) # ((\cpu|reg_op2 [10]) # ((\cpu|reg_op2 [9]) # (\cpu|reg_op2 [11])))

	.dataa(\cpu|reg_op2 [8]),
	.datab(\cpu|reg_op2 [10]),
	.datac(\cpu|reg_op2 [9]),
	.datad(\cpu|reg_op2 [11]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|WideOr1~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|WideOr1~5 .lut_mask = 16'hFFFE;
defparam \cpu|pcpi_div|WideOr1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
fiftyfivenm_lcell_comb \cpu|pcpi_div|WideOr1~6 (
// Equation(s):
// \cpu|pcpi_div|WideOr1~6_combout  = (\cpu|reg_op2 [14]) # ((\cpu|reg_op2 [15]) # ((\cpu|reg_op2 [13]) # (\cpu|reg_op2 [12])))

	.dataa(\cpu|reg_op2 [14]),
	.datab(\cpu|reg_op2 [15]),
	.datac(\cpu|reg_op2 [13]),
	.datad(\cpu|reg_op2 [12]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|WideOr1~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|WideOr1~6 .lut_mask = 16'hFFFE;
defparam \cpu|pcpi_div|WideOr1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
fiftyfivenm_lcell_comb \cpu|pcpi_div|WideOr1~10 (
// Equation(s):
// \cpu|pcpi_div|WideOr1~10_combout  = (\cpu|reg_op2 [30]) # ((\cpu|reg_op2 [29]) # ((\cpu|reg_op2 [31]) # (\cpu|reg_op2 [28])))

	.dataa(\cpu|reg_op2 [30]),
	.datab(\cpu|reg_op2 [29]),
	.datac(\cpu|reg_op2 [31]),
	.datad(\cpu|reg_op2 [28]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|WideOr1~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|WideOr1~10 .lut_mask = 16'hFFFE;
defparam \cpu|pcpi_div|WideOr1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N23
dffeas \cpu|cpuregs_rtl_1_bypass[33] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector137~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N18
fiftyfivenm_lcell_comb \cpu|reg_op2[20]~19 (
// Equation(s):
// \cpu|reg_op2[20]~19_combout  = (\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1_bypass [33]))) # (!\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1|auto_generated|ram_block1a20 ))

	.dataa(\cpu|cpuregs~7_combout ),
	.datab(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a20 ),
	.datac(gnd),
	.datad(\cpu|cpuregs_rtl_1_bypass [33]),
	.cin(gnd),
	.combout(\cpu|reg_op2[20]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[20]~19 .lut_mask = 16'hEE44;
defparam \cpu|reg_op2[20]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N19
dffeas \cpu|reg_op2[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[20]~19_combout ),
	.asdata(\cpu|decoded_imm [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|reg_op2[6]~39_combout ),
	.sload(\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[20] .is_wysiwyg = "true";
defparam \cpu|reg_op2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N24
fiftyfivenm_lcell_comb \cpu|cpuregs_rtl_1_bypass[35]~feeder (
// Equation(s):
// \cpu|cpuregs_rtl_1_bypass[35]~feeder_combout  = \cpu|Selector135~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Selector135~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpuregs_rtl_1_bypass[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[35]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpuregs_rtl_1_bypass[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N25
dffeas \cpu|cpuregs_rtl_1_bypass[35] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|cpuregs_rtl_1_bypass[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
fiftyfivenm_lcell_comb \cpu|reg_op2[22]~21 (
// Equation(s):
// \cpu|reg_op2[22]~21_combout  = (\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1_bypass [35])) # (!\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1|auto_generated|ram_block1a22 )))

	.dataa(\cpu|cpuregs_rtl_1_bypass [35]),
	.datab(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a22 ),
	.datac(gnd),
	.datad(\cpu|cpuregs~7_combout ),
	.cin(gnd),
	.combout(\cpu|reg_op2[22]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[22]~21 .lut_mask = 16'hAACC;
defparam \cpu|reg_op2[22]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N9
dffeas \cpu|reg_op2[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[22]~21_combout ),
	.asdata(\cpu|decoded_imm [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|reg_op2[6]~39_combout ),
	.sload(\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[22] .is_wysiwyg = "true";
defparam \cpu|reg_op2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N22
fiftyfivenm_lcell_comb \cpu|pcpi_div|WideOr1~8 (
// Equation(s):
// \cpu|pcpi_div|WideOr1~8_combout  = (\cpu|reg_op2 [23]) # ((\cpu|reg_op2 [20]) # ((\cpu|reg_op2 [21]) # (\cpu|reg_op2 [22])))

	.dataa(\cpu|reg_op2 [23]),
	.datab(\cpu|reg_op2 [20]),
	.datac(\cpu|reg_op2 [21]),
	.datad(\cpu|reg_op2 [22]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|WideOr1~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|WideOr1~8 .lut_mask = 16'hFFFE;
defparam \cpu|pcpi_div|WideOr1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N20
fiftyfivenm_lcell_comb \cpu|pcpi_div|WideOr1~7 (
// Equation(s):
// \cpu|pcpi_div|WideOr1~7_combout  = (\cpu|reg_op2 [18]) # ((\cpu|reg_op2 [19]) # ((\cpu|reg_op2 [16]) # (\cpu|reg_op2 [17])))

	.dataa(\cpu|reg_op2 [18]),
	.datab(\cpu|reg_op2 [19]),
	.datac(\cpu|reg_op2 [16]),
	.datad(\cpu|reg_op2 [17]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|WideOr1~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|WideOr1~7 .lut_mask = 16'hFFFE;
defparam \cpu|pcpi_div|WideOr1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
fiftyfivenm_lcell_comb \cpu|cpuregs_rtl_1_bypass[39]~feeder (
// Equation(s):
// \cpu|cpuregs_rtl_1_bypass[39]~feeder_combout  = \cpu|Selector131~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Selector131~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rtl_1_bypass[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[39]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpuregs_rtl_1_bypass[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N29
dffeas \cpu|cpuregs_rtl_1_bypass[39] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|cpuregs_rtl_1_bypass[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[39] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N22
fiftyfivenm_lcell_comb \cpu|reg_op2[26]~25 (
// Equation(s):
// \cpu|reg_op2[26]~25_combout  = (\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1_bypass [39])) # (!\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1|auto_generated|ram_block1a26 )))

	.dataa(\cpu|cpuregs_rtl_1_bypass [39]),
	.datab(\cpu|cpuregs~7_combout ),
	.datac(gnd),
	.datad(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\cpu|reg_op2[26]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[26]~25 .lut_mask = 16'hBB88;
defparam \cpu|reg_op2[26]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N23
dffeas \cpu|reg_op2[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[26]~25_combout ),
	.asdata(\cpu|decoded_imm [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|reg_op2[6]~39_combout ),
	.sload(\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[26] .is_wysiwyg = "true";
defparam \cpu|reg_op2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
fiftyfivenm_lcell_comb \cpu|pcpi_div|WideOr1~9 (
// Equation(s):
// \cpu|pcpi_div|WideOr1~9_combout  = (\cpu|reg_op2 [25]) # ((\cpu|reg_op2 [26]) # ((\cpu|reg_op2 [24]) # (\cpu|reg_op2 [27])))

	.dataa(\cpu|reg_op2 [25]),
	.datab(\cpu|reg_op2 [26]),
	.datac(\cpu|reg_op2 [24]),
	.datad(\cpu|reg_op2 [27]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|WideOr1~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|WideOr1~9 .lut_mask = 16'hFFFE;
defparam \cpu|pcpi_div|WideOr1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
fiftyfivenm_lcell_comb \cpu|pcpi_div|WideOr1~11 (
// Equation(s):
// \cpu|pcpi_div|WideOr1~11_combout  = (\cpu|pcpi_div|WideOr1~10_combout ) # ((\cpu|pcpi_div|WideOr1~8_combout ) # ((\cpu|pcpi_div|WideOr1~7_combout ) # (\cpu|pcpi_div|WideOr1~9_combout )))

	.dataa(\cpu|pcpi_div|WideOr1~10_combout ),
	.datab(\cpu|pcpi_div|WideOr1~8_combout ),
	.datac(\cpu|pcpi_div|WideOr1~7_combout ),
	.datad(\cpu|pcpi_div|WideOr1~9_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|WideOr1~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|WideOr1~11 .lut_mask = 16'hFFFE;
defparam \cpu|pcpi_div|WideOr1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
fiftyfivenm_lcell_comb \cpu|pcpi_div|WideOr1~4 (
// Equation(s):
// \cpu|pcpi_div|WideOr1~4_combout  = (\cpu|reg_op2 [6]) # ((\cpu|reg_op2 [5]) # ((\cpu|reg_op2 [7]) # (\cpu|reg_op2 [4])))

	.dataa(\cpu|reg_op2 [6]),
	.datab(\cpu|reg_op2 [5]),
	.datac(\cpu|reg_op2 [7]),
	.datad(\cpu|reg_op2 [4]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|WideOr1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|WideOr1~4 .lut_mask = 16'hFFFE;
defparam \cpu|pcpi_div|WideOr1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
fiftyfivenm_lcell_comb \cpu|alu_out_q[3]~4 (
// Equation(s):
// \cpu|alu_out_q[3]~4_combout  = (!\cpu|reg_op2 [3] & !\cpu|reg_op2 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|reg_op2 [2]),
	.cin(gnd),
	.combout(\cpu|alu_out_q[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_out_q[3]~4 .lut_mask = 16'h000F;
defparam \cpu|alu_out_q[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
fiftyfivenm_lcell_comb \cpu|pcpi_div|WideOr1~12 (
// Equation(s):
// \cpu|pcpi_div|WideOr1~12_combout  = (\cpu|reg_op2 [1]) # ((\cpu|reg_op2 [0]) # ((\cpu|pcpi_div|WideOr1~4_combout ) # (!\cpu|alu_out_q[3]~4_combout )))

	.dataa(\cpu|reg_op2 [1]),
	.datab(\cpu|reg_op2 [0]),
	.datac(\cpu|pcpi_div|WideOr1~4_combout ),
	.datad(\cpu|alu_out_q[3]~4_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|WideOr1~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|WideOr1~12 .lut_mask = 16'hFEFF;
defparam \cpu|pcpi_div|WideOr1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
fiftyfivenm_lcell_comb \cpu|pcpi_div|WideOr1 (
// Equation(s):
// \cpu|pcpi_div|WideOr1~combout  = (\cpu|pcpi_div|WideOr1~5_combout ) # ((\cpu|pcpi_div|WideOr1~6_combout ) # ((\cpu|pcpi_div|WideOr1~11_combout ) # (\cpu|pcpi_div|WideOr1~12_combout )))

	.dataa(\cpu|pcpi_div|WideOr1~5_combout ),
	.datab(\cpu|pcpi_div|WideOr1~6_combout ),
	.datac(\cpu|pcpi_div|WideOr1~11_combout ),
	.datad(\cpu|pcpi_div|WideOr1~12_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|WideOr1 .lut_mask = 16'hFFFE;
defparam \cpu|pcpi_div|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
fiftyfivenm_lcell_comb \cpu|pcpi_div|outsign~0 (
// Equation(s):
// \cpu|pcpi_div|outsign~0_combout  = (\cpu|pcpi_div|instr_div~q  & (\cpu|reg_op2 [31] $ (\cpu|reg_op1 [31])))

	.dataa(\cpu|reg_op2 [31]),
	.datab(\cpu|reg_op1 [31]),
	.datac(gnd),
	.datad(\cpu|pcpi_div|instr_div~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|outsign~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|outsign~0 .lut_mask = 16'h6600;
defparam \cpu|pcpi_div|outsign~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N24
fiftyfivenm_lcell_comb \cpu|pcpi_div|outsign~1 (
// Equation(s):
// \cpu|pcpi_div|outsign~1_combout  = (\cpu|reg_op1 [31] & ((\cpu|pcpi_div|instr_rem~q ) # ((\cpu|pcpi_div|WideOr1~combout  & \cpu|pcpi_div|outsign~0_combout )))) # (!\cpu|reg_op1 [31] & (\cpu|pcpi_div|WideOr1~combout  & (\cpu|pcpi_div|outsign~0_combout )))

	.dataa(\cpu|reg_op1 [31]),
	.datab(\cpu|pcpi_div|WideOr1~combout ),
	.datac(\cpu|pcpi_div|outsign~0_combout ),
	.datad(\cpu|pcpi_div|instr_rem~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|outsign~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|outsign~1 .lut_mask = 16'hEAC0;
defparam \cpu|pcpi_div|outsign~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N2
fiftyfivenm_lcell_comb \cpu|pcpi_div|outsign~2 (
// Equation(s):
// \cpu|pcpi_div|outsign~2_combout  = (\cpu|pcpi_div|start~combout  & ((\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|pcpi_div|outsign~1_combout ))) # (!\pll_inst|altpll_component|auto_generated|locked~0_combout  & 
// (\cpu|pcpi_div|outsign~q )))) # (!\cpu|pcpi_div|start~combout  & (((\cpu|pcpi_div|outsign~q ))))

	.dataa(\cpu|pcpi_div|start~combout ),
	.datab(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datac(\cpu|pcpi_div|outsign~q ),
	.datad(\cpu|pcpi_div|outsign~1_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|outsign~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|outsign~2 .lut_mask = 16'hF870;
defparam \cpu|pcpi_div|outsign~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N3
dffeas \cpu|pcpi_div|outsign (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|outsign~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|outsign~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|outsign .is_wysiwyg = "true";
defparam \cpu|pcpi_div|outsign .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N23
dffeas \cpu|pcpi_div|pcpi_rd[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[27]~87_combout ),
	.asdata(\cpu|pcpi_div|Add2~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[27] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
fiftyfivenm_lcell_comb \cpu|Selector439~2 (
// Equation(s):
// \cpu|Selector439~2_combout  = (\cpu|reg_out[2]~10_combout  & ((\cpu|pcpi_div|pcpi_rd [27]) # ((\cpu|pcpi_mul|pcpi_rd [27] & !\cpu|reg_out[2]~9_combout )))) # (!\cpu|reg_out[2]~10_combout  & (\cpu|pcpi_mul|pcpi_rd [27] & (!\cpu|reg_out[2]~9_combout )))

	.dataa(\cpu|reg_out[2]~10_combout ),
	.datab(\cpu|pcpi_mul|pcpi_rd [27]),
	.datac(\cpu|reg_out[2]~9_combout ),
	.datad(\cpu|pcpi_div|pcpi_rd [27]),
	.cin(gnd),
	.combout(\cpu|Selector439~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector439~2 .lut_mask = 16'hAE0C;
defparam \cpu|Selector439~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N8
fiftyfivenm_lcell_comb \cpu|Selector439~3 (
// Equation(s):
// \cpu|Selector439~3_combout  = (\cpu|Selector439~2_combout ) # ((!\cpu|reg_out[16]~13_combout  & mem_rdata[27]))

	.dataa(\cpu|reg_out[16]~13_combout ),
	.datab(gnd),
	.datac(mem_rdata[27]),
	.datad(\cpu|Selector439~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector439~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector439~3 .lut_mask = 16'hFF50;
defparam \cpu|Selector439~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N25
dffeas \cpu|cpuregs_rtl_0_bypass[36] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector134~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N24
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[23]~30 (
// Equation(s):
// \cpu|cpuregs_rs1[23]~30_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [36]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\cpu|cpuregs~3_combout ),
	.datab(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\cpu|cpuregs_rtl_0_bypass [36]),
	.datad(\cpu|WideOr22~combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[23]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[23]~30 .lut_mask = 16'hE400;
defparam \cpu|cpuregs_rs1[23]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N12
fiftyfivenm_lcell_comb \cpu|Add6~44 (
// Equation(s):
// \cpu|Add6~44_combout  = (\cpu|timer [22] & ((GND) # (!\cpu|Add6~43 ))) # (!\cpu|timer [22] & (\cpu|Add6~43  $ (GND)))
// \cpu|Add6~45  = CARRY((\cpu|timer [22]) # (!\cpu|Add6~43 ))

	.dataa(gnd),
	.datab(\cpu|timer [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~43 ),
	.combout(\cpu|Add6~44_combout ),
	.cout(\cpu|Add6~45 ));
// synopsys translate_off
defparam \cpu|Add6~44 .lut_mask = 16'h3CCF;
defparam \cpu|Add6~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N14
fiftyfivenm_lcell_comb \cpu|Add6~46 (
// Equation(s):
// \cpu|Add6~46_combout  = (\cpu|timer [23] & (\cpu|Add6~45  & VCC)) # (!\cpu|timer [23] & (!\cpu|Add6~45 ))
// \cpu|Add6~47  = CARRY((!\cpu|timer [23] & !\cpu|Add6~45 ))

	.dataa(gnd),
	.datab(\cpu|timer [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~45 ),
	.combout(\cpu|Add6~46_combout ),
	.cout(\cpu|Add6~47 ));
// synopsys translate_off
defparam \cpu|Add6~46 .lut_mask = 16'hC303;
defparam \cpu|Add6~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
fiftyfivenm_lcell_comb \cpu|timer~90 (
// Equation(s):
// \cpu|timer~90_combout  = (\cpu|instr_timer~q  & ((\cpu|cpu_state.cpu_state_ld_rs1~q  & (\cpu|cpuregs_rs1[23]~30_combout )) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|Add6~46_combout ))))) # (!\cpu|instr_timer~q  & (((\cpu|Add6~46_combout ))))

	.dataa(\cpu|instr_timer~q ),
	.datab(\cpu|cpuregs_rs1[23]~30_combout ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|Add6~46_combout ),
	.cin(gnd),
	.combout(\cpu|timer~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~90 .lut_mask = 16'hDF80;
defparam \cpu|timer~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
fiftyfivenm_lcell_comb \cpu|timer~66 (
// Equation(s):
// \cpu|timer~66_combout  = (\cpu|instr_timer~q  & \cpu|cpu_state.cpu_state_ld_rs1~q )

	.dataa(\cpu|instr_timer~q ),
	.datab(gnd),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|timer~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~66 .lut_mask = 16'hA0A0;
defparam \cpu|timer~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
fiftyfivenm_lcell_comb \cpu|timer[0]~69 (
// Equation(s):
// \cpu|timer[0]~69_combout  = (((\cpu|timer~66_combout ) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\cpu|WideOr25~combout )

	.dataa(\cpu|WideOr25~combout ),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\cpu|timer~66_combout ),
	.cin(gnd),
	.combout(\cpu|timer[0]~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer[0]~69 .lut_mask = 16'hFF7F;
defparam \cpu|timer[0]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N7
dffeas \cpu|timer[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[23] .is_wysiwyg = "true";
defparam \cpu|timer[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N16
fiftyfivenm_lcell_comb \cpu|Add6~48 (
// Equation(s):
// \cpu|Add6~48_combout  = (\cpu|timer [24] & ((GND) # (!\cpu|Add6~47 ))) # (!\cpu|timer [24] & (\cpu|Add6~47  $ (GND)))
// \cpu|Add6~49  = CARRY((\cpu|timer [24]) # (!\cpu|Add6~47 ))

	.dataa(gnd),
	.datab(\cpu|timer [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~47 ),
	.combout(\cpu|Add6~48_combout ),
	.cout(\cpu|Add6~49 ));
// synopsys translate_off
defparam \cpu|Add6~48 .lut_mask = 16'h3CCF;
defparam \cpu|Add6~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y6_N17
dffeas \cpu|cpuregs_rtl_0_bypass[37] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector133~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N16
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[24]~35 (
// Equation(s):
// \cpu|cpuregs_rs1[24]~35_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0_bypass [37])) # (!\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0|auto_generated|ram_block1a24 )))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|cpuregs~3_combout ),
	.datac(\cpu|cpuregs_rtl_0_bypass [37]),
	.datad(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[24]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[24]~35 .lut_mask = 16'hA280;
defparam \cpu|cpuregs_rs1[24]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
fiftyfivenm_lcell_comb \cpu|timer~94 (
// Equation(s):
// \cpu|timer~94_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|instr_timer~q  & ((\cpu|cpuregs_rs1[24]~35_combout ))) # (!\cpu|instr_timer~q  & (\cpu|Add6~48_combout )))) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (\cpu|Add6~48_combout ))

	.dataa(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datab(\cpu|Add6~48_combout ),
	.datac(\cpu|cpuregs_rs1[24]~35_combout ),
	.datad(\cpu|instr_timer~q ),
	.cin(gnd),
	.combout(\cpu|timer~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~94 .lut_mask = 16'hE4CC;
defparam \cpu|timer~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N31
dffeas \cpu|timer[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[24] .is_wysiwyg = "true";
defparam \cpu|timer[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N18
fiftyfivenm_lcell_comb \cpu|Add6~50 (
// Equation(s):
// \cpu|Add6~50_combout  = (\cpu|timer [25] & (\cpu|Add6~49  & VCC)) # (!\cpu|timer [25] & (!\cpu|Add6~49 ))
// \cpu|Add6~51  = CARRY((!\cpu|timer [25] & !\cpu|Add6~49 ))

	.dataa(\cpu|timer [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~49 ),
	.combout(\cpu|Add6~50_combout ),
	.cout(\cpu|Add6~51 ));
// synopsys translate_off
defparam \cpu|Add6~50 .lut_mask = 16'hA505;
defparam \cpu|Add6~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N20
fiftyfivenm_lcell_comb \cpu|Add6~52 (
// Equation(s):
// \cpu|Add6~52_combout  = (\cpu|timer [26] & ((GND) # (!\cpu|Add6~51 ))) # (!\cpu|timer [26] & (\cpu|Add6~51  $ (GND)))
// \cpu|Add6~53  = CARRY((\cpu|timer [26]) # (!\cpu|Add6~51 ))

	.dataa(\cpu|timer [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~51 ),
	.combout(\cpu|Add6~52_combout ),
	.cout(\cpu|Add6~53 ));
// synopsys translate_off
defparam \cpu|Add6~52 .lut_mask = 16'h5AAF;
defparam \cpu|Add6~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
fiftyfivenm_lcell_comb \cpu|timer~92 (
// Equation(s):
// \cpu|timer~92_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|instr_timer~q  & (\cpu|cpuregs_rs1[26]~33_combout )) # (!\cpu|instr_timer~q  & ((\cpu|Add6~52_combout ))))) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (((\cpu|Add6~52_combout ))))

	.dataa(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datab(\cpu|cpuregs_rs1[26]~33_combout ),
	.datac(\cpu|Add6~52_combout ),
	.datad(\cpu|instr_timer~q ),
	.cin(gnd),
	.combout(\cpu|timer~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~92 .lut_mask = 16'hD8F0;
defparam \cpu|timer~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N11
dffeas \cpu|timer[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[26] .is_wysiwyg = "true";
defparam \cpu|timer[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N22
fiftyfivenm_lcell_comb \cpu|Add6~54 (
// Equation(s):
// \cpu|Add6~54_combout  = (\cpu|timer [27] & (\cpu|Add6~53  & VCC)) # (!\cpu|timer [27] & (!\cpu|Add6~53 ))
// \cpu|Add6~55  = CARRY((!\cpu|timer [27] & !\cpu|Add6~53 ))

	.dataa(gnd),
	.datab(\cpu|timer [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~53 ),
	.combout(\cpu|Add6~54_combout ),
	.cout(\cpu|Add6~55 ));
// synopsys translate_off
defparam \cpu|Add6~54 .lut_mask = 16'hC303;
defparam \cpu|Add6~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
fiftyfivenm_lcell_comb \cpu|timer~91 (
// Equation(s):
// \cpu|timer~91_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|instr_timer~q  & ((\cpu|cpuregs_rs1[27]~32_combout ))) # (!\cpu|instr_timer~q  & (\cpu|Add6~54_combout )))) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (((\cpu|Add6~54_combout ))))

	.dataa(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datab(\cpu|instr_timer~q ),
	.datac(\cpu|Add6~54_combout ),
	.datad(\cpu|cpuregs_rs1[27]~32_combout ),
	.cin(gnd),
	.combout(\cpu|timer~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~91 .lut_mask = 16'hF870;
defparam \cpu|timer~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N17
dffeas \cpu|timer[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[27] .is_wysiwyg = "true";
defparam \cpu|timer[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N5
dffeas \cpu|mem_rdata_q[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_rdata_latched[0]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_xfer~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[0] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N22
fiftyfivenm_lcell_comb \cpu|Equal44~0 (
// Equation(s):
// \cpu|Equal44~0_combout  = (!\cpu|mem_rdata_q [2] & \cpu|mem_rdata_q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|mem_rdata_q [2]),
	.datad(\cpu|mem_rdata_q [1]),
	.cin(gnd),
	.combout(\cpu|Equal44~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal44~0 .lut_mask = 16'h0F00;
defparam \cpu|Equal44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N16
fiftyfivenm_lcell_comb \cpu|Equal44~1 (
// Equation(s):
// \cpu|Equal44~1_combout  = (\cpu|Equal44~0_combout  & (!\cpu|mem_rdata_q [4] & (!\cpu|mem_rdata_q [6] & !\cpu|mem_rdata_q [5])))

	.dataa(\cpu|Equal44~0_combout ),
	.datab(\cpu|mem_rdata_q [4]),
	.datac(\cpu|mem_rdata_q [6]),
	.datad(\cpu|mem_rdata_q [5]),
	.cin(gnd),
	.combout(\cpu|Equal44~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal44~1 .lut_mask = 16'h0002;
defparam \cpu|Equal44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N10
fiftyfivenm_lcell_comb \cpu|Equal44~2 (
// Equation(s):
// \cpu|Equal44~2_combout  = (\cpu|mem_rdata_q [0] & (\cpu|Equal44~1_combout  & \cpu|mem_rdata_q [3]))

	.dataa(\cpu|mem_rdata_q [0]),
	.datab(\cpu|Equal44~1_combout ),
	.datac(gnd),
	.datad(\cpu|mem_rdata_q [3]),
	.cin(gnd),
	.combout(\cpu|Equal44~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal44~2 .lut_mask = 16'h8800;
defparam \cpu|Equal44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N4
fiftyfivenm_lcell_comb \cpu|instr_maskirq~0 (
// Equation(s):
// \cpu|instr_maskirq~0_combout  = (!\cpu|mem_rdata_q [27] & \cpu|mem_rdata_q [26])

	.dataa(gnd),
	.datab(\cpu|mem_rdata_q [27]),
	.datac(gnd),
	.datad(\cpu|mem_rdata_q [26]),
	.cin(gnd),
	.combout(\cpu|instr_maskirq~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_maskirq~0 .lut_mask = 16'h3300;
defparam \cpu|instr_maskirq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N10
fiftyfivenm_lcell_comb \cpu|instr_setq~0 (
// Equation(s):
// \cpu|instr_setq~0_combout  = (!\cpu|mem_rdata_q [30] & (!\cpu|mem_rdata_q [29] & (!\cpu|mem_rdata_q [31] & !\cpu|mem_rdata_q [28])))

	.dataa(\cpu|mem_rdata_q [30]),
	.datab(\cpu|mem_rdata_q [29]),
	.datac(\cpu|mem_rdata_q [31]),
	.datad(\cpu|mem_rdata_q [28]),
	.cin(gnd),
	.combout(\cpu|instr_setq~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_setq~0 .lut_mask = 16'h0001;
defparam \cpu|instr_setq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N18
fiftyfivenm_lcell_comb \cpu|instr_maskirq~1 (
// Equation(s):
// \cpu|instr_maskirq~1_combout  = (\cpu|Equal44~2_combout  & (\cpu|instr_maskirq~0_combout  & (\cpu|mem_rdata_q [25] & \cpu|instr_setq~0_combout )))

	.dataa(\cpu|Equal44~2_combout ),
	.datab(\cpu|instr_maskirq~0_combout ),
	.datac(\cpu|mem_rdata_q [25]),
	.datad(\cpu|instr_setq~0_combout ),
	.cin(gnd),
	.combout(\cpu|instr_maskirq~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_maskirq~1 .lut_mask = 16'h8000;
defparam \cpu|instr_maskirq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N19
dffeas \cpu|instr_maskirq (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_maskirq~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_maskirq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_maskirq .is_wysiwyg = "true";
defparam \cpu|instr_maskirq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N22
fiftyfivenm_lcell_comb \cpu|reg_out[2]~0 (
// Equation(s):
// \cpu|reg_out[2]~0_combout  = (!\cpu|instr_maskirq~q  & !\cpu|instr_timer~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|instr_maskirq~q ),
	.datad(\cpu|instr_timer~q ),
	.cin(gnd),
	.combout(\cpu|reg_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_out[2]~0 .lut_mask = 16'h000F;
defparam \cpu|reg_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N0
fiftyfivenm_lcell_comb \cpu|count_instr[0]~64 (
// Equation(s):
// \cpu|count_instr[0]~64_combout  = (\cpu|count_instr [0] & (\cpu|decoder_trigger~q  $ (VCC))) # (!\cpu|count_instr [0] & (\cpu|decoder_trigger~q  & VCC))
// \cpu|count_instr[0]~65  = CARRY((\cpu|count_instr [0] & \cpu|decoder_trigger~q ))

	.dataa(\cpu|count_instr [0]),
	.datab(\cpu|decoder_trigger~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|count_instr[0]~64_combout ),
	.cout(\cpu|count_instr[0]~65 ));
// synopsys translate_off
defparam \cpu|count_instr[0]~64 .lut_mask = 16'h6688;
defparam \cpu|count_instr[0]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
fiftyfivenm_lcell_comb \cpu|count_instr[23]~68 (
// Equation(s):
// \cpu|count_instr[23]~68_combout  = ((\cpu|cpu_state.cpu_state_fetch~q  & (!\cpu|always18~4_combout  & !\cpu|always18~1_combout ))) # (!\pll_inst|altpll_component|auto_generated|locked~0_combout )

	.dataa(\cpu|cpu_state.cpu_state_fetch~q ),
	.datab(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datac(\cpu|always18~4_combout ),
	.datad(\cpu|always18~1_combout ),
	.cin(gnd),
	.combout(\cpu|count_instr[23]~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|count_instr[23]~68 .lut_mask = 16'h333B;
defparam \cpu|count_instr[23]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N1
dffeas \cpu|count_instr[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[0]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[0] .is_wysiwyg = "true";
defparam \cpu|count_instr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N2
fiftyfivenm_lcell_comb \cpu|count_instr[1]~66 (
// Equation(s):
// \cpu|count_instr[1]~66_combout  = (\cpu|count_instr [1] & (!\cpu|count_instr[0]~65 )) # (!\cpu|count_instr [1] & ((\cpu|count_instr[0]~65 ) # (GND)))
// \cpu|count_instr[1]~67  = CARRY((!\cpu|count_instr[0]~65 ) # (!\cpu|count_instr [1]))

	.dataa(gnd),
	.datab(\cpu|count_instr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[0]~65 ),
	.combout(\cpu|count_instr[1]~66_combout ),
	.cout(\cpu|count_instr[1]~67 ));
// synopsys translate_off
defparam \cpu|count_instr[1]~66 .lut_mask = 16'h3C3F;
defparam \cpu|count_instr[1]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N3
dffeas \cpu|count_instr[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[1]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[1] .is_wysiwyg = "true";
defparam \cpu|count_instr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N4
fiftyfivenm_lcell_comb \cpu|count_instr[2]~69 (
// Equation(s):
// \cpu|count_instr[2]~69_combout  = (\cpu|count_instr [2] & (\cpu|count_instr[1]~67  $ (GND))) # (!\cpu|count_instr [2] & (!\cpu|count_instr[1]~67  & VCC))
// \cpu|count_instr[2]~70  = CARRY((\cpu|count_instr [2] & !\cpu|count_instr[1]~67 ))

	.dataa(gnd),
	.datab(\cpu|count_instr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[1]~67 ),
	.combout(\cpu|count_instr[2]~69_combout ),
	.cout(\cpu|count_instr[2]~70 ));
// synopsys translate_off
defparam \cpu|count_instr[2]~69 .lut_mask = 16'hC30C;
defparam \cpu|count_instr[2]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N5
dffeas \cpu|count_instr[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[2]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[2] .is_wysiwyg = "true";
defparam \cpu|count_instr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N6
fiftyfivenm_lcell_comb \cpu|count_instr[3]~71 (
// Equation(s):
// \cpu|count_instr[3]~71_combout  = (\cpu|count_instr [3] & (!\cpu|count_instr[2]~70 )) # (!\cpu|count_instr [3] & ((\cpu|count_instr[2]~70 ) # (GND)))
// \cpu|count_instr[3]~72  = CARRY((!\cpu|count_instr[2]~70 ) # (!\cpu|count_instr [3]))

	.dataa(\cpu|count_instr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[2]~70 ),
	.combout(\cpu|count_instr[3]~71_combout ),
	.cout(\cpu|count_instr[3]~72 ));
// synopsys translate_off
defparam \cpu|count_instr[3]~71 .lut_mask = 16'h5A5F;
defparam \cpu|count_instr[3]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N7
dffeas \cpu|count_instr[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[3]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[3] .is_wysiwyg = "true";
defparam \cpu|count_instr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N8
fiftyfivenm_lcell_comb \cpu|count_instr[4]~73 (
// Equation(s):
// \cpu|count_instr[4]~73_combout  = (\cpu|count_instr [4] & (\cpu|count_instr[3]~72  $ (GND))) # (!\cpu|count_instr [4] & (!\cpu|count_instr[3]~72  & VCC))
// \cpu|count_instr[4]~74  = CARRY((\cpu|count_instr [4] & !\cpu|count_instr[3]~72 ))

	.dataa(gnd),
	.datab(\cpu|count_instr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[3]~72 ),
	.combout(\cpu|count_instr[4]~73_combout ),
	.cout(\cpu|count_instr[4]~74 ));
// synopsys translate_off
defparam \cpu|count_instr[4]~73 .lut_mask = 16'hC30C;
defparam \cpu|count_instr[4]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N9
dffeas \cpu|count_instr[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[4]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[4] .is_wysiwyg = "true";
defparam \cpu|count_instr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N10
fiftyfivenm_lcell_comb \cpu|count_instr[5]~75 (
// Equation(s):
// \cpu|count_instr[5]~75_combout  = (\cpu|count_instr [5] & (!\cpu|count_instr[4]~74 )) # (!\cpu|count_instr [5] & ((\cpu|count_instr[4]~74 ) # (GND)))
// \cpu|count_instr[5]~76  = CARRY((!\cpu|count_instr[4]~74 ) # (!\cpu|count_instr [5]))

	.dataa(\cpu|count_instr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[4]~74 ),
	.combout(\cpu|count_instr[5]~75_combout ),
	.cout(\cpu|count_instr[5]~76 ));
// synopsys translate_off
defparam \cpu|count_instr[5]~75 .lut_mask = 16'h5A5F;
defparam \cpu|count_instr[5]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N11
dffeas \cpu|count_instr[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[5]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[5] .is_wysiwyg = "true";
defparam \cpu|count_instr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N12
fiftyfivenm_lcell_comb \cpu|count_instr[6]~77 (
// Equation(s):
// \cpu|count_instr[6]~77_combout  = (\cpu|count_instr [6] & (\cpu|count_instr[5]~76  $ (GND))) # (!\cpu|count_instr [6] & (!\cpu|count_instr[5]~76  & VCC))
// \cpu|count_instr[6]~78  = CARRY((\cpu|count_instr [6] & !\cpu|count_instr[5]~76 ))

	.dataa(\cpu|count_instr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[5]~76 ),
	.combout(\cpu|count_instr[6]~77_combout ),
	.cout(\cpu|count_instr[6]~78 ));
// synopsys translate_off
defparam \cpu|count_instr[6]~77 .lut_mask = 16'hA50A;
defparam \cpu|count_instr[6]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N13
dffeas \cpu|count_instr[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[6]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[6] .is_wysiwyg = "true";
defparam \cpu|count_instr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N14
fiftyfivenm_lcell_comb \cpu|count_instr[7]~79 (
// Equation(s):
// \cpu|count_instr[7]~79_combout  = (\cpu|count_instr [7] & (!\cpu|count_instr[6]~78 )) # (!\cpu|count_instr [7] & ((\cpu|count_instr[6]~78 ) # (GND)))
// \cpu|count_instr[7]~80  = CARRY((!\cpu|count_instr[6]~78 ) # (!\cpu|count_instr [7]))

	.dataa(gnd),
	.datab(\cpu|count_instr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[6]~78 ),
	.combout(\cpu|count_instr[7]~79_combout ),
	.cout(\cpu|count_instr[7]~80 ));
// synopsys translate_off
defparam \cpu|count_instr[7]~79 .lut_mask = 16'h3C3F;
defparam \cpu|count_instr[7]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N15
dffeas \cpu|count_instr[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[7]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[7] .is_wysiwyg = "true";
defparam \cpu|count_instr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N16
fiftyfivenm_lcell_comb \cpu|count_instr[8]~81 (
// Equation(s):
// \cpu|count_instr[8]~81_combout  = (\cpu|count_instr [8] & (\cpu|count_instr[7]~80  $ (GND))) # (!\cpu|count_instr [8] & (!\cpu|count_instr[7]~80  & VCC))
// \cpu|count_instr[8]~82  = CARRY((\cpu|count_instr [8] & !\cpu|count_instr[7]~80 ))

	.dataa(gnd),
	.datab(\cpu|count_instr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[7]~80 ),
	.combout(\cpu|count_instr[8]~81_combout ),
	.cout(\cpu|count_instr[8]~82 ));
// synopsys translate_off
defparam \cpu|count_instr[8]~81 .lut_mask = 16'hC30C;
defparam \cpu|count_instr[8]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N17
dffeas \cpu|count_instr[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[8]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[8] .is_wysiwyg = "true";
defparam \cpu|count_instr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N18
fiftyfivenm_lcell_comb \cpu|count_instr[9]~83 (
// Equation(s):
// \cpu|count_instr[9]~83_combout  = (\cpu|count_instr [9] & (!\cpu|count_instr[8]~82 )) # (!\cpu|count_instr [9] & ((\cpu|count_instr[8]~82 ) # (GND)))
// \cpu|count_instr[9]~84  = CARRY((!\cpu|count_instr[8]~82 ) # (!\cpu|count_instr [9]))

	.dataa(gnd),
	.datab(\cpu|count_instr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[8]~82 ),
	.combout(\cpu|count_instr[9]~83_combout ),
	.cout(\cpu|count_instr[9]~84 ));
// synopsys translate_off
defparam \cpu|count_instr[9]~83 .lut_mask = 16'h3C3F;
defparam \cpu|count_instr[9]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N19
dffeas \cpu|count_instr[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[9]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[9] .is_wysiwyg = "true";
defparam \cpu|count_instr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N20
fiftyfivenm_lcell_comb \cpu|count_instr[10]~85 (
// Equation(s):
// \cpu|count_instr[10]~85_combout  = (\cpu|count_instr [10] & (\cpu|count_instr[9]~84  $ (GND))) # (!\cpu|count_instr [10] & (!\cpu|count_instr[9]~84  & VCC))
// \cpu|count_instr[10]~86  = CARRY((\cpu|count_instr [10] & !\cpu|count_instr[9]~84 ))

	.dataa(gnd),
	.datab(\cpu|count_instr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[9]~84 ),
	.combout(\cpu|count_instr[10]~85_combout ),
	.cout(\cpu|count_instr[10]~86 ));
// synopsys translate_off
defparam \cpu|count_instr[10]~85 .lut_mask = 16'hC30C;
defparam \cpu|count_instr[10]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N21
dffeas \cpu|count_instr[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[10]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[10] .is_wysiwyg = "true";
defparam \cpu|count_instr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N22
fiftyfivenm_lcell_comb \cpu|count_instr[11]~87 (
// Equation(s):
// \cpu|count_instr[11]~87_combout  = (\cpu|count_instr [11] & (!\cpu|count_instr[10]~86 )) # (!\cpu|count_instr [11] & ((\cpu|count_instr[10]~86 ) # (GND)))
// \cpu|count_instr[11]~88  = CARRY((!\cpu|count_instr[10]~86 ) # (!\cpu|count_instr [11]))

	.dataa(\cpu|count_instr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[10]~86 ),
	.combout(\cpu|count_instr[11]~87_combout ),
	.cout(\cpu|count_instr[11]~88 ));
// synopsys translate_off
defparam \cpu|count_instr[11]~87 .lut_mask = 16'h5A5F;
defparam \cpu|count_instr[11]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N23
dffeas \cpu|count_instr[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[11]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[11] .is_wysiwyg = "true";
defparam \cpu|count_instr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N24
fiftyfivenm_lcell_comb \cpu|count_instr[12]~89 (
// Equation(s):
// \cpu|count_instr[12]~89_combout  = (\cpu|count_instr [12] & (\cpu|count_instr[11]~88  $ (GND))) # (!\cpu|count_instr [12] & (!\cpu|count_instr[11]~88  & VCC))
// \cpu|count_instr[12]~90  = CARRY((\cpu|count_instr [12] & !\cpu|count_instr[11]~88 ))

	.dataa(gnd),
	.datab(\cpu|count_instr [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[11]~88 ),
	.combout(\cpu|count_instr[12]~89_combout ),
	.cout(\cpu|count_instr[12]~90 ));
// synopsys translate_off
defparam \cpu|count_instr[12]~89 .lut_mask = 16'hC30C;
defparam \cpu|count_instr[12]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N25
dffeas \cpu|count_instr[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[12]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[12] .is_wysiwyg = "true";
defparam \cpu|count_instr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N26
fiftyfivenm_lcell_comb \cpu|count_instr[13]~91 (
// Equation(s):
// \cpu|count_instr[13]~91_combout  = (\cpu|count_instr [13] & (!\cpu|count_instr[12]~90 )) # (!\cpu|count_instr [13] & ((\cpu|count_instr[12]~90 ) # (GND)))
// \cpu|count_instr[13]~92  = CARRY((!\cpu|count_instr[12]~90 ) # (!\cpu|count_instr [13]))

	.dataa(\cpu|count_instr [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[12]~90 ),
	.combout(\cpu|count_instr[13]~91_combout ),
	.cout(\cpu|count_instr[13]~92 ));
// synopsys translate_off
defparam \cpu|count_instr[13]~91 .lut_mask = 16'h5A5F;
defparam \cpu|count_instr[13]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N27
dffeas \cpu|count_instr[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[13]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[13] .is_wysiwyg = "true";
defparam \cpu|count_instr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N28
fiftyfivenm_lcell_comb \cpu|count_instr[14]~93 (
// Equation(s):
// \cpu|count_instr[14]~93_combout  = (\cpu|count_instr [14] & (\cpu|count_instr[13]~92  $ (GND))) # (!\cpu|count_instr [14] & (!\cpu|count_instr[13]~92  & VCC))
// \cpu|count_instr[14]~94  = CARRY((\cpu|count_instr [14] & !\cpu|count_instr[13]~92 ))

	.dataa(gnd),
	.datab(\cpu|count_instr [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[13]~92 ),
	.combout(\cpu|count_instr[14]~93_combout ),
	.cout(\cpu|count_instr[14]~94 ));
// synopsys translate_off
defparam \cpu|count_instr[14]~93 .lut_mask = 16'hC30C;
defparam \cpu|count_instr[14]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N29
dffeas \cpu|count_instr[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[14]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[14] .is_wysiwyg = "true";
defparam \cpu|count_instr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N30
fiftyfivenm_lcell_comb \cpu|count_instr[15]~95 (
// Equation(s):
// \cpu|count_instr[15]~95_combout  = (\cpu|count_instr [15] & (!\cpu|count_instr[14]~94 )) # (!\cpu|count_instr [15] & ((\cpu|count_instr[14]~94 ) # (GND)))
// \cpu|count_instr[15]~96  = CARRY((!\cpu|count_instr[14]~94 ) # (!\cpu|count_instr [15]))

	.dataa(\cpu|count_instr [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[14]~94 ),
	.combout(\cpu|count_instr[15]~95_combout ),
	.cout(\cpu|count_instr[15]~96 ));
// synopsys translate_off
defparam \cpu|count_instr[15]~95 .lut_mask = 16'h5A5F;
defparam \cpu|count_instr[15]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N31
dffeas \cpu|count_instr[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[15]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[15] .is_wysiwyg = "true";
defparam \cpu|count_instr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
fiftyfivenm_lcell_comb \cpu|count_instr[16]~97 (
// Equation(s):
// \cpu|count_instr[16]~97_combout  = (\cpu|count_instr [16] & (\cpu|count_instr[15]~96  $ (GND))) # (!\cpu|count_instr [16] & (!\cpu|count_instr[15]~96  & VCC))
// \cpu|count_instr[16]~98  = CARRY((\cpu|count_instr [16] & !\cpu|count_instr[15]~96 ))

	.dataa(gnd),
	.datab(\cpu|count_instr [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[15]~96 ),
	.combout(\cpu|count_instr[16]~97_combout ),
	.cout(\cpu|count_instr[16]~98 ));
// synopsys translate_off
defparam \cpu|count_instr[16]~97 .lut_mask = 16'hC30C;
defparam \cpu|count_instr[16]~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N1
dffeas \cpu|count_instr[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[16]~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[16] .is_wysiwyg = "true";
defparam \cpu|count_instr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N2
fiftyfivenm_lcell_comb \cpu|count_instr[17]~99 (
// Equation(s):
// \cpu|count_instr[17]~99_combout  = (\cpu|count_instr [17] & (!\cpu|count_instr[16]~98 )) # (!\cpu|count_instr [17] & ((\cpu|count_instr[16]~98 ) # (GND)))
// \cpu|count_instr[17]~100  = CARRY((!\cpu|count_instr[16]~98 ) # (!\cpu|count_instr [17]))

	.dataa(gnd),
	.datab(\cpu|count_instr [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[16]~98 ),
	.combout(\cpu|count_instr[17]~99_combout ),
	.cout(\cpu|count_instr[17]~100 ));
// synopsys translate_off
defparam \cpu|count_instr[17]~99 .lut_mask = 16'h3C3F;
defparam \cpu|count_instr[17]~99 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N3
dffeas \cpu|count_instr[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[17]~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[17] .is_wysiwyg = "true";
defparam \cpu|count_instr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N4
fiftyfivenm_lcell_comb \cpu|count_instr[18]~101 (
// Equation(s):
// \cpu|count_instr[18]~101_combout  = (\cpu|count_instr [18] & (\cpu|count_instr[17]~100  $ (GND))) # (!\cpu|count_instr [18] & (!\cpu|count_instr[17]~100  & VCC))
// \cpu|count_instr[18]~102  = CARRY((\cpu|count_instr [18] & !\cpu|count_instr[17]~100 ))

	.dataa(gnd),
	.datab(\cpu|count_instr [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[17]~100 ),
	.combout(\cpu|count_instr[18]~101_combout ),
	.cout(\cpu|count_instr[18]~102 ));
// synopsys translate_off
defparam \cpu|count_instr[18]~101 .lut_mask = 16'hC30C;
defparam \cpu|count_instr[18]~101 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N5
dffeas \cpu|count_instr[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[18]~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[18] .is_wysiwyg = "true";
defparam \cpu|count_instr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N6
fiftyfivenm_lcell_comb \cpu|count_instr[19]~103 (
// Equation(s):
// \cpu|count_instr[19]~103_combout  = (\cpu|count_instr [19] & (!\cpu|count_instr[18]~102 )) # (!\cpu|count_instr [19] & ((\cpu|count_instr[18]~102 ) # (GND)))
// \cpu|count_instr[19]~104  = CARRY((!\cpu|count_instr[18]~102 ) # (!\cpu|count_instr [19]))

	.dataa(\cpu|count_instr [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[18]~102 ),
	.combout(\cpu|count_instr[19]~103_combout ),
	.cout(\cpu|count_instr[19]~104 ));
// synopsys translate_off
defparam \cpu|count_instr[19]~103 .lut_mask = 16'h5A5F;
defparam \cpu|count_instr[19]~103 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N7
dffeas \cpu|count_instr[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[19]~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[19] .is_wysiwyg = "true";
defparam \cpu|count_instr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
fiftyfivenm_lcell_comb \cpu|count_instr[20]~105 (
// Equation(s):
// \cpu|count_instr[20]~105_combout  = (\cpu|count_instr [20] & (\cpu|count_instr[19]~104  $ (GND))) # (!\cpu|count_instr [20] & (!\cpu|count_instr[19]~104  & VCC))
// \cpu|count_instr[20]~106  = CARRY((\cpu|count_instr [20] & !\cpu|count_instr[19]~104 ))

	.dataa(gnd),
	.datab(\cpu|count_instr [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[19]~104 ),
	.combout(\cpu|count_instr[20]~105_combout ),
	.cout(\cpu|count_instr[20]~106 ));
// synopsys translate_off
defparam \cpu|count_instr[20]~105 .lut_mask = 16'hC30C;
defparam \cpu|count_instr[20]~105 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N9
dffeas \cpu|count_instr[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[20]~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[20] .is_wysiwyg = "true";
defparam \cpu|count_instr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
fiftyfivenm_lcell_comb \cpu|count_instr[21]~107 (
// Equation(s):
// \cpu|count_instr[21]~107_combout  = (\cpu|count_instr [21] & (!\cpu|count_instr[20]~106 )) # (!\cpu|count_instr [21] & ((\cpu|count_instr[20]~106 ) # (GND)))
// \cpu|count_instr[21]~108  = CARRY((!\cpu|count_instr[20]~106 ) # (!\cpu|count_instr [21]))

	.dataa(\cpu|count_instr [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[20]~106 ),
	.combout(\cpu|count_instr[21]~107_combout ),
	.cout(\cpu|count_instr[21]~108 ));
// synopsys translate_off
defparam \cpu|count_instr[21]~107 .lut_mask = 16'h5A5F;
defparam \cpu|count_instr[21]~107 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N11
dffeas \cpu|count_instr[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[21]~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[21] .is_wysiwyg = "true";
defparam \cpu|count_instr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
fiftyfivenm_lcell_comb \cpu|count_instr[22]~109 (
// Equation(s):
// \cpu|count_instr[22]~109_combout  = (\cpu|count_instr [22] & (\cpu|count_instr[21]~108  $ (GND))) # (!\cpu|count_instr [22] & (!\cpu|count_instr[21]~108  & VCC))
// \cpu|count_instr[22]~110  = CARRY((\cpu|count_instr [22] & !\cpu|count_instr[21]~108 ))

	.dataa(\cpu|count_instr [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[21]~108 ),
	.combout(\cpu|count_instr[22]~109_combout ),
	.cout(\cpu|count_instr[22]~110 ));
// synopsys translate_off
defparam \cpu|count_instr[22]~109 .lut_mask = 16'hA50A;
defparam \cpu|count_instr[22]~109 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N13
dffeas \cpu|count_instr[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[22]~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[22] .is_wysiwyg = "true";
defparam \cpu|count_instr[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
fiftyfivenm_lcell_comb \cpu|count_instr[23]~111 (
// Equation(s):
// \cpu|count_instr[23]~111_combout  = (\cpu|count_instr [23] & (!\cpu|count_instr[22]~110 )) # (!\cpu|count_instr [23] & ((\cpu|count_instr[22]~110 ) # (GND)))
// \cpu|count_instr[23]~112  = CARRY((!\cpu|count_instr[22]~110 ) # (!\cpu|count_instr [23]))

	.dataa(gnd),
	.datab(\cpu|count_instr [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[22]~110 ),
	.combout(\cpu|count_instr[23]~111_combout ),
	.cout(\cpu|count_instr[23]~112 ));
// synopsys translate_off
defparam \cpu|count_instr[23]~111 .lut_mask = 16'h3C3F;
defparam \cpu|count_instr[23]~111 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N15
dffeas \cpu|count_instr[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[23]~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[23] .is_wysiwyg = "true";
defparam \cpu|count_instr[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
fiftyfivenm_lcell_comb \cpu|count_instr[24]~113 (
// Equation(s):
// \cpu|count_instr[24]~113_combout  = (\cpu|count_instr [24] & (\cpu|count_instr[23]~112  $ (GND))) # (!\cpu|count_instr [24] & (!\cpu|count_instr[23]~112  & VCC))
// \cpu|count_instr[24]~114  = CARRY((\cpu|count_instr [24] & !\cpu|count_instr[23]~112 ))

	.dataa(gnd),
	.datab(\cpu|count_instr [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[23]~112 ),
	.combout(\cpu|count_instr[24]~113_combout ),
	.cout(\cpu|count_instr[24]~114 ));
// synopsys translate_off
defparam \cpu|count_instr[24]~113 .lut_mask = 16'hC30C;
defparam \cpu|count_instr[24]~113 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N17
dffeas \cpu|count_instr[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[24]~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[24] .is_wysiwyg = "true";
defparam \cpu|count_instr[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
fiftyfivenm_lcell_comb \cpu|count_instr[25]~115 (
// Equation(s):
// \cpu|count_instr[25]~115_combout  = (\cpu|count_instr [25] & (!\cpu|count_instr[24]~114 )) # (!\cpu|count_instr [25] & ((\cpu|count_instr[24]~114 ) # (GND)))
// \cpu|count_instr[25]~116  = CARRY((!\cpu|count_instr[24]~114 ) # (!\cpu|count_instr [25]))

	.dataa(gnd),
	.datab(\cpu|count_instr [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[24]~114 ),
	.combout(\cpu|count_instr[25]~115_combout ),
	.cout(\cpu|count_instr[25]~116 ));
// synopsys translate_off
defparam \cpu|count_instr[25]~115 .lut_mask = 16'h3C3F;
defparam \cpu|count_instr[25]~115 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N19
dffeas \cpu|count_instr[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[25]~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[25] .is_wysiwyg = "true";
defparam \cpu|count_instr[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
fiftyfivenm_lcell_comb \cpu|count_instr[26]~117 (
// Equation(s):
// \cpu|count_instr[26]~117_combout  = (\cpu|count_instr [26] & (\cpu|count_instr[25]~116  $ (GND))) # (!\cpu|count_instr [26] & (!\cpu|count_instr[25]~116  & VCC))
// \cpu|count_instr[26]~118  = CARRY((\cpu|count_instr [26] & !\cpu|count_instr[25]~116 ))

	.dataa(gnd),
	.datab(\cpu|count_instr [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[25]~116 ),
	.combout(\cpu|count_instr[26]~117_combout ),
	.cout(\cpu|count_instr[26]~118 ));
// synopsys translate_off
defparam \cpu|count_instr[26]~117 .lut_mask = 16'hC30C;
defparam \cpu|count_instr[26]~117 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N21
dffeas \cpu|count_instr[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[26]~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[26] .is_wysiwyg = "true";
defparam \cpu|count_instr[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
fiftyfivenm_lcell_comb \cpu|count_instr[27]~119 (
// Equation(s):
// \cpu|count_instr[27]~119_combout  = (\cpu|count_instr [27] & (!\cpu|count_instr[26]~118 )) # (!\cpu|count_instr [27] & ((\cpu|count_instr[26]~118 ) # (GND)))
// \cpu|count_instr[27]~120  = CARRY((!\cpu|count_instr[26]~118 ) # (!\cpu|count_instr [27]))

	.dataa(\cpu|count_instr [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[26]~118 ),
	.combout(\cpu|count_instr[27]~119_combout ),
	.cout(\cpu|count_instr[27]~120 ));
// synopsys translate_off
defparam \cpu|count_instr[27]~119 .lut_mask = 16'h5A5F;
defparam \cpu|count_instr[27]~119 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N23
dffeas \cpu|count_instr[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[27]~119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[27] .is_wysiwyg = "true";
defparam \cpu|count_instr[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N24
fiftyfivenm_lcell_comb \cpu|count_instr[28]~121 (
// Equation(s):
// \cpu|count_instr[28]~121_combout  = (\cpu|count_instr [28] & (\cpu|count_instr[27]~120  $ (GND))) # (!\cpu|count_instr [28] & (!\cpu|count_instr[27]~120  & VCC))
// \cpu|count_instr[28]~122  = CARRY((\cpu|count_instr [28] & !\cpu|count_instr[27]~120 ))

	.dataa(gnd),
	.datab(\cpu|count_instr [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[27]~120 ),
	.combout(\cpu|count_instr[28]~121_combout ),
	.cout(\cpu|count_instr[28]~122 ));
// synopsys translate_off
defparam \cpu|count_instr[28]~121 .lut_mask = 16'hC30C;
defparam \cpu|count_instr[28]~121 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N25
dffeas \cpu|count_instr[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[28]~121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[28] .is_wysiwyg = "true";
defparam \cpu|count_instr[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
fiftyfivenm_lcell_comb \cpu|count_instr[29]~123 (
// Equation(s):
// \cpu|count_instr[29]~123_combout  = (\cpu|count_instr [29] & (!\cpu|count_instr[28]~122 )) # (!\cpu|count_instr [29] & ((\cpu|count_instr[28]~122 ) # (GND)))
// \cpu|count_instr[29]~124  = CARRY((!\cpu|count_instr[28]~122 ) # (!\cpu|count_instr [29]))

	.dataa(\cpu|count_instr [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[28]~122 ),
	.combout(\cpu|count_instr[29]~123_combout ),
	.cout(\cpu|count_instr[29]~124 ));
// synopsys translate_off
defparam \cpu|count_instr[29]~123 .lut_mask = 16'h5A5F;
defparam \cpu|count_instr[29]~123 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N27
dffeas \cpu|count_instr[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[29]~123_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[29] .is_wysiwyg = "true";
defparam \cpu|count_instr[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N28
fiftyfivenm_lcell_comb \cpu|count_instr[30]~125 (
// Equation(s):
// \cpu|count_instr[30]~125_combout  = (\cpu|count_instr [30] & (\cpu|count_instr[29]~124  $ (GND))) # (!\cpu|count_instr [30] & (!\cpu|count_instr[29]~124  & VCC))
// \cpu|count_instr[30]~126  = CARRY((\cpu|count_instr [30] & !\cpu|count_instr[29]~124 ))

	.dataa(gnd),
	.datab(\cpu|count_instr [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[29]~124 ),
	.combout(\cpu|count_instr[30]~125_combout ),
	.cout(\cpu|count_instr[30]~126 ));
// synopsys translate_off
defparam \cpu|count_instr[30]~125 .lut_mask = 16'hC30C;
defparam \cpu|count_instr[30]~125 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N29
dffeas \cpu|count_instr[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[30]~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[30] .is_wysiwyg = "true";
defparam \cpu|count_instr[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N30
fiftyfivenm_lcell_comb \cpu|count_instr[31]~127 (
// Equation(s):
// \cpu|count_instr[31]~127_combout  = (\cpu|count_instr [31] & (!\cpu|count_instr[30]~126 )) # (!\cpu|count_instr [31] & ((\cpu|count_instr[30]~126 ) # (GND)))
// \cpu|count_instr[31]~128  = CARRY((!\cpu|count_instr[30]~126 ) # (!\cpu|count_instr [31]))

	.dataa(\cpu|count_instr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[30]~126 ),
	.combout(\cpu|count_instr[31]~127_combout ),
	.cout(\cpu|count_instr[31]~128 ));
// synopsys translate_off
defparam \cpu|count_instr[31]~127 .lut_mask = 16'h5A5F;
defparam \cpu|count_instr[31]~127 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N31
dffeas \cpu|count_instr[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[31]~127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[31] .is_wysiwyg = "true";
defparam \cpu|count_instr[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
fiftyfivenm_lcell_comb \cpu|count_instr[32]~129 (
// Equation(s):
// \cpu|count_instr[32]~129_combout  = (\cpu|count_instr [32] & (\cpu|count_instr[31]~128  $ (GND))) # (!\cpu|count_instr [32] & (!\cpu|count_instr[31]~128  & VCC))
// \cpu|count_instr[32]~130  = CARRY((\cpu|count_instr [32] & !\cpu|count_instr[31]~128 ))

	.dataa(gnd),
	.datab(\cpu|count_instr [32]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[31]~128 ),
	.combout(\cpu|count_instr[32]~129_combout ),
	.cout(\cpu|count_instr[32]~130 ));
// synopsys translate_off
defparam \cpu|count_instr[32]~129 .lut_mask = 16'hC30C;
defparam \cpu|count_instr[32]~129 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N1
dffeas \cpu|count_instr[32] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[32]~129_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [32]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[32] .is_wysiwyg = "true";
defparam \cpu|count_instr[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N2
fiftyfivenm_lcell_comb \cpu|count_instr[33]~131 (
// Equation(s):
// \cpu|count_instr[33]~131_combout  = (\cpu|count_instr [33] & (!\cpu|count_instr[32]~130 )) # (!\cpu|count_instr [33] & ((\cpu|count_instr[32]~130 ) # (GND)))
// \cpu|count_instr[33]~132  = CARRY((!\cpu|count_instr[32]~130 ) # (!\cpu|count_instr [33]))

	.dataa(gnd),
	.datab(\cpu|count_instr [33]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[32]~130 ),
	.combout(\cpu|count_instr[33]~131_combout ),
	.cout(\cpu|count_instr[33]~132 ));
// synopsys translate_off
defparam \cpu|count_instr[33]~131 .lut_mask = 16'h3C3F;
defparam \cpu|count_instr[33]~131 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N3
dffeas \cpu|count_instr[33] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[33]~131_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [33]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[33] .is_wysiwyg = "true";
defparam \cpu|count_instr[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
fiftyfivenm_lcell_comb \cpu|count_instr[34]~133 (
// Equation(s):
// \cpu|count_instr[34]~133_combout  = (\cpu|count_instr [34] & (\cpu|count_instr[33]~132  $ (GND))) # (!\cpu|count_instr [34] & (!\cpu|count_instr[33]~132  & VCC))
// \cpu|count_instr[34]~134  = CARRY((\cpu|count_instr [34] & !\cpu|count_instr[33]~132 ))

	.dataa(gnd),
	.datab(\cpu|count_instr [34]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[33]~132 ),
	.combout(\cpu|count_instr[34]~133_combout ),
	.cout(\cpu|count_instr[34]~134 ));
// synopsys translate_off
defparam \cpu|count_instr[34]~133 .lut_mask = 16'hC30C;
defparam \cpu|count_instr[34]~133 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N5
dffeas \cpu|count_instr[34] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[34]~133_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [34]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[34] .is_wysiwyg = "true";
defparam \cpu|count_instr[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N6
fiftyfivenm_lcell_comb \cpu|count_instr[35]~135 (
// Equation(s):
// \cpu|count_instr[35]~135_combout  = (\cpu|count_instr [35] & (!\cpu|count_instr[34]~134 )) # (!\cpu|count_instr [35] & ((\cpu|count_instr[34]~134 ) # (GND)))
// \cpu|count_instr[35]~136  = CARRY((!\cpu|count_instr[34]~134 ) # (!\cpu|count_instr [35]))

	.dataa(\cpu|count_instr [35]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[34]~134 ),
	.combout(\cpu|count_instr[35]~135_combout ),
	.cout(\cpu|count_instr[35]~136 ));
// synopsys translate_off
defparam \cpu|count_instr[35]~135 .lut_mask = 16'h5A5F;
defparam \cpu|count_instr[35]~135 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N7
dffeas \cpu|count_instr[35] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[35]~135_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [35]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[35] .is_wysiwyg = "true";
defparam \cpu|count_instr[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
fiftyfivenm_lcell_comb \cpu|count_instr[36]~137 (
// Equation(s):
// \cpu|count_instr[36]~137_combout  = (\cpu|count_instr [36] & (\cpu|count_instr[35]~136  $ (GND))) # (!\cpu|count_instr [36] & (!\cpu|count_instr[35]~136  & VCC))
// \cpu|count_instr[36]~138  = CARRY((\cpu|count_instr [36] & !\cpu|count_instr[35]~136 ))

	.dataa(gnd),
	.datab(\cpu|count_instr [36]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[35]~136 ),
	.combout(\cpu|count_instr[36]~137_combout ),
	.cout(\cpu|count_instr[36]~138 ));
// synopsys translate_off
defparam \cpu|count_instr[36]~137 .lut_mask = 16'hC30C;
defparam \cpu|count_instr[36]~137 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N9
dffeas \cpu|count_instr[36] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[36]~137_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [36]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[36] .is_wysiwyg = "true";
defparam \cpu|count_instr[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
fiftyfivenm_lcell_comb \cpu|count_instr[37]~139 (
// Equation(s):
// \cpu|count_instr[37]~139_combout  = (\cpu|count_instr [37] & (!\cpu|count_instr[36]~138 )) # (!\cpu|count_instr [37] & ((\cpu|count_instr[36]~138 ) # (GND)))
// \cpu|count_instr[37]~140  = CARRY((!\cpu|count_instr[36]~138 ) # (!\cpu|count_instr [37]))

	.dataa(\cpu|count_instr [37]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[36]~138 ),
	.combout(\cpu|count_instr[37]~139_combout ),
	.cout(\cpu|count_instr[37]~140 ));
// synopsys translate_off
defparam \cpu|count_instr[37]~139 .lut_mask = 16'h5A5F;
defparam \cpu|count_instr[37]~139 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N11
dffeas \cpu|count_instr[37] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[37]~139_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [37]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[37] .is_wysiwyg = "true";
defparam \cpu|count_instr[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
fiftyfivenm_lcell_comb \cpu|count_instr[38]~141 (
// Equation(s):
// \cpu|count_instr[38]~141_combout  = (\cpu|count_instr [38] & (\cpu|count_instr[37]~140  $ (GND))) # (!\cpu|count_instr [38] & (!\cpu|count_instr[37]~140  & VCC))
// \cpu|count_instr[38]~142  = CARRY((\cpu|count_instr [38] & !\cpu|count_instr[37]~140 ))

	.dataa(\cpu|count_instr [38]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[37]~140 ),
	.combout(\cpu|count_instr[38]~141_combout ),
	.cout(\cpu|count_instr[38]~142 ));
// synopsys translate_off
defparam \cpu|count_instr[38]~141 .lut_mask = 16'hA50A;
defparam \cpu|count_instr[38]~141 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N13
dffeas \cpu|count_instr[38] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[38]~141_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [38]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[38] .is_wysiwyg = "true";
defparam \cpu|count_instr[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N14
fiftyfivenm_lcell_comb \cpu|count_instr[39]~143 (
// Equation(s):
// \cpu|count_instr[39]~143_combout  = (\cpu|count_instr [39] & (!\cpu|count_instr[38]~142 )) # (!\cpu|count_instr [39] & ((\cpu|count_instr[38]~142 ) # (GND)))
// \cpu|count_instr[39]~144  = CARRY((!\cpu|count_instr[38]~142 ) # (!\cpu|count_instr [39]))

	.dataa(gnd),
	.datab(\cpu|count_instr [39]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[38]~142 ),
	.combout(\cpu|count_instr[39]~143_combout ),
	.cout(\cpu|count_instr[39]~144 ));
// synopsys translate_off
defparam \cpu|count_instr[39]~143 .lut_mask = 16'h3C3F;
defparam \cpu|count_instr[39]~143 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N15
dffeas \cpu|count_instr[39] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[39]~143_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [39]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[39] .is_wysiwyg = "true";
defparam \cpu|count_instr[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
fiftyfivenm_lcell_comb \cpu|count_instr[40]~145 (
// Equation(s):
// \cpu|count_instr[40]~145_combout  = (\cpu|count_instr [40] & (\cpu|count_instr[39]~144  $ (GND))) # (!\cpu|count_instr [40] & (!\cpu|count_instr[39]~144  & VCC))
// \cpu|count_instr[40]~146  = CARRY((\cpu|count_instr [40] & !\cpu|count_instr[39]~144 ))

	.dataa(gnd),
	.datab(\cpu|count_instr [40]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[39]~144 ),
	.combout(\cpu|count_instr[40]~145_combout ),
	.cout(\cpu|count_instr[40]~146 ));
// synopsys translate_off
defparam \cpu|count_instr[40]~145 .lut_mask = 16'hC30C;
defparam \cpu|count_instr[40]~145 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N17
dffeas \cpu|count_instr[40] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[40]~145_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [40]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[40] .is_wysiwyg = "true";
defparam \cpu|count_instr[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
fiftyfivenm_lcell_comb \cpu|count_instr[41]~147 (
// Equation(s):
// \cpu|count_instr[41]~147_combout  = (\cpu|count_instr [41] & (!\cpu|count_instr[40]~146 )) # (!\cpu|count_instr [41] & ((\cpu|count_instr[40]~146 ) # (GND)))
// \cpu|count_instr[41]~148  = CARRY((!\cpu|count_instr[40]~146 ) # (!\cpu|count_instr [41]))

	.dataa(gnd),
	.datab(\cpu|count_instr [41]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[40]~146 ),
	.combout(\cpu|count_instr[41]~147_combout ),
	.cout(\cpu|count_instr[41]~148 ));
// synopsys translate_off
defparam \cpu|count_instr[41]~147 .lut_mask = 16'h3C3F;
defparam \cpu|count_instr[41]~147 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N19
dffeas \cpu|count_instr[41] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[41]~147_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [41]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[41] .is_wysiwyg = "true";
defparam \cpu|count_instr[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
fiftyfivenm_lcell_comb \cpu|count_instr[42]~149 (
// Equation(s):
// \cpu|count_instr[42]~149_combout  = (\cpu|count_instr [42] & (\cpu|count_instr[41]~148  $ (GND))) # (!\cpu|count_instr [42] & (!\cpu|count_instr[41]~148  & VCC))
// \cpu|count_instr[42]~150  = CARRY((\cpu|count_instr [42] & !\cpu|count_instr[41]~148 ))

	.dataa(gnd),
	.datab(\cpu|count_instr [42]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[41]~148 ),
	.combout(\cpu|count_instr[42]~149_combout ),
	.cout(\cpu|count_instr[42]~150 ));
// synopsys translate_off
defparam \cpu|count_instr[42]~149 .lut_mask = 16'hC30C;
defparam \cpu|count_instr[42]~149 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N21
dffeas \cpu|count_instr[42] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[42]~149_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [42]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[42] .is_wysiwyg = "true";
defparam \cpu|count_instr[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
fiftyfivenm_lcell_comb \cpu|count_instr[43]~151 (
// Equation(s):
// \cpu|count_instr[43]~151_combout  = (\cpu|count_instr [43] & (!\cpu|count_instr[42]~150 )) # (!\cpu|count_instr [43] & ((\cpu|count_instr[42]~150 ) # (GND)))
// \cpu|count_instr[43]~152  = CARRY((!\cpu|count_instr[42]~150 ) # (!\cpu|count_instr [43]))

	.dataa(\cpu|count_instr [43]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[42]~150 ),
	.combout(\cpu|count_instr[43]~151_combout ),
	.cout(\cpu|count_instr[43]~152 ));
// synopsys translate_off
defparam \cpu|count_instr[43]~151 .lut_mask = 16'h5A5F;
defparam \cpu|count_instr[43]~151 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N23
dffeas \cpu|count_instr[43] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[43]~151_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [43]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[43] .is_wysiwyg = "true";
defparam \cpu|count_instr[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
fiftyfivenm_lcell_comb \cpu|count_instr[44]~153 (
// Equation(s):
// \cpu|count_instr[44]~153_combout  = (\cpu|count_instr [44] & (\cpu|count_instr[43]~152  $ (GND))) # (!\cpu|count_instr [44] & (!\cpu|count_instr[43]~152  & VCC))
// \cpu|count_instr[44]~154  = CARRY((\cpu|count_instr [44] & !\cpu|count_instr[43]~152 ))

	.dataa(gnd),
	.datab(\cpu|count_instr [44]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[43]~152 ),
	.combout(\cpu|count_instr[44]~153_combout ),
	.cout(\cpu|count_instr[44]~154 ));
// synopsys translate_off
defparam \cpu|count_instr[44]~153 .lut_mask = 16'hC30C;
defparam \cpu|count_instr[44]~153 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N25
dffeas \cpu|count_instr[44] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[44]~153_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [44]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[44] .is_wysiwyg = "true";
defparam \cpu|count_instr[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
fiftyfivenm_lcell_comb \cpu|count_instr[45]~155 (
// Equation(s):
// \cpu|count_instr[45]~155_combout  = (\cpu|count_instr [45] & (!\cpu|count_instr[44]~154 )) # (!\cpu|count_instr [45] & ((\cpu|count_instr[44]~154 ) # (GND)))
// \cpu|count_instr[45]~156  = CARRY((!\cpu|count_instr[44]~154 ) # (!\cpu|count_instr [45]))

	.dataa(\cpu|count_instr [45]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[44]~154 ),
	.combout(\cpu|count_instr[45]~155_combout ),
	.cout(\cpu|count_instr[45]~156 ));
// synopsys translate_off
defparam \cpu|count_instr[45]~155 .lut_mask = 16'h5A5F;
defparam \cpu|count_instr[45]~155 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N27
dffeas \cpu|count_instr[45] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[45]~155_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [45]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[45] .is_wysiwyg = "true";
defparam \cpu|count_instr[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N28
fiftyfivenm_lcell_comb \cpu|count_instr[46]~157 (
// Equation(s):
// \cpu|count_instr[46]~157_combout  = (\cpu|count_instr [46] & (\cpu|count_instr[45]~156  $ (GND))) # (!\cpu|count_instr [46] & (!\cpu|count_instr[45]~156  & VCC))
// \cpu|count_instr[46]~158  = CARRY((\cpu|count_instr [46] & !\cpu|count_instr[45]~156 ))

	.dataa(gnd),
	.datab(\cpu|count_instr [46]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[45]~156 ),
	.combout(\cpu|count_instr[46]~157_combout ),
	.cout(\cpu|count_instr[46]~158 ));
// synopsys translate_off
defparam \cpu|count_instr[46]~157 .lut_mask = 16'hC30C;
defparam \cpu|count_instr[46]~157 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N29
dffeas \cpu|count_instr[46] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[46]~157_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [46]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[46] .is_wysiwyg = "true";
defparam \cpu|count_instr[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N30
fiftyfivenm_lcell_comb \cpu|count_instr[47]~159 (
// Equation(s):
// \cpu|count_instr[47]~159_combout  = (\cpu|count_instr [47] & (!\cpu|count_instr[46]~158 )) # (!\cpu|count_instr [47] & ((\cpu|count_instr[46]~158 ) # (GND)))
// \cpu|count_instr[47]~160  = CARRY((!\cpu|count_instr[46]~158 ) # (!\cpu|count_instr [47]))

	.dataa(\cpu|count_instr [47]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[46]~158 ),
	.combout(\cpu|count_instr[47]~159_combout ),
	.cout(\cpu|count_instr[47]~160 ));
// synopsys translate_off
defparam \cpu|count_instr[47]~159 .lut_mask = 16'h5A5F;
defparam \cpu|count_instr[47]~159 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y19_N31
dffeas \cpu|count_instr[47] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[47]~159_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [47]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[47] .is_wysiwyg = "true";
defparam \cpu|count_instr[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
fiftyfivenm_lcell_comb \cpu|count_instr[48]~161 (
// Equation(s):
// \cpu|count_instr[48]~161_combout  = (\cpu|count_instr [48] & (\cpu|count_instr[47]~160  $ (GND))) # (!\cpu|count_instr [48] & (!\cpu|count_instr[47]~160  & VCC))
// \cpu|count_instr[48]~162  = CARRY((\cpu|count_instr [48] & !\cpu|count_instr[47]~160 ))

	.dataa(gnd),
	.datab(\cpu|count_instr [48]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[47]~160 ),
	.combout(\cpu|count_instr[48]~161_combout ),
	.cout(\cpu|count_instr[48]~162 ));
// synopsys translate_off
defparam \cpu|count_instr[48]~161 .lut_mask = 16'hC30C;
defparam \cpu|count_instr[48]~161 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N1
dffeas \cpu|count_instr[48] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[48]~161_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [48]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[48] .is_wysiwyg = "true";
defparam \cpu|count_instr[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
fiftyfivenm_lcell_comb \cpu|count_instr[49]~163 (
// Equation(s):
// \cpu|count_instr[49]~163_combout  = (\cpu|count_instr [49] & (!\cpu|count_instr[48]~162 )) # (!\cpu|count_instr [49] & ((\cpu|count_instr[48]~162 ) # (GND)))
// \cpu|count_instr[49]~164  = CARRY((!\cpu|count_instr[48]~162 ) # (!\cpu|count_instr [49]))

	.dataa(gnd),
	.datab(\cpu|count_instr [49]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[48]~162 ),
	.combout(\cpu|count_instr[49]~163_combout ),
	.cout(\cpu|count_instr[49]~164 ));
// synopsys translate_off
defparam \cpu|count_instr[49]~163 .lut_mask = 16'h3C3F;
defparam \cpu|count_instr[49]~163 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N3
dffeas \cpu|count_instr[49] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[49]~163_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [49]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[49] .is_wysiwyg = "true";
defparam \cpu|count_instr[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
fiftyfivenm_lcell_comb \cpu|count_instr[50]~165 (
// Equation(s):
// \cpu|count_instr[50]~165_combout  = (\cpu|count_instr [50] & (\cpu|count_instr[49]~164  $ (GND))) # (!\cpu|count_instr [50] & (!\cpu|count_instr[49]~164  & VCC))
// \cpu|count_instr[50]~166  = CARRY((\cpu|count_instr [50] & !\cpu|count_instr[49]~164 ))

	.dataa(gnd),
	.datab(\cpu|count_instr [50]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[49]~164 ),
	.combout(\cpu|count_instr[50]~165_combout ),
	.cout(\cpu|count_instr[50]~166 ));
// synopsys translate_off
defparam \cpu|count_instr[50]~165 .lut_mask = 16'hC30C;
defparam \cpu|count_instr[50]~165 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N5
dffeas \cpu|count_instr[50] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[50]~165_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [50]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[50] .is_wysiwyg = "true";
defparam \cpu|count_instr[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
fiftyfivenm_lcell_comb \cpu|count_instr[51]~167 (
// Equation(s):
// \cpu|count_instr[51]~167_combout  = (\cpu|count_instr [51] & (!\cpu|count_instr[50]~166 )) # (!\cpu|count_instr [51] & ((\cpu|count_instr[50]~166 ) # (GND)))
// \cpu|count_instr[51]~168  = CARRY((!\cpu|count_instr[50]~166 ) # (!\cpu|count_instr [51]))

	.dataa(\cpu|count_instr [51]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[50]~166 ),
	.combout(\cpu|count_instr[51]~167_combout ),
	.cout(\cpu|count_instr[51]~168 ));
// synopsys translate_off
defparam \cpu|count_instr[51]~167 .lut_mask = 16'h5A5F;
defparam \cpu|count_instr[51]~167 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N7
dffeas \cpu|count_instr[51] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[51]~167_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [51]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[51] .is_wysiwyg = "true";
defparam \cpu|count_instr[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
fiftyfivenm_lcell_comb \cpu|count_instr[52]~169 (
// Equation(s):
// \cpu|count_instr[52]~169_combout  = (\cpu|count_instr [52] & (\cpu|count_instr[51]~168  $ (GND))) # (!\cpu|count_instr [52] & (!\cpu|count_instr[51]~168  & VCC))
// \cpu|count_instr[52]~170  = CARRY((\cpu|count_instr [52] & !\cpu|count_instr[51]~168 ))

	.dataa(gnd),
	.datab(\cpu|count_instr [52]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[51]~168 ),
	.combout(\cpu|count_instr[52]~169_combout ),
	.cout(\cpu|count_instr[52]~170 ));
// synopsys translate_off
defparam \cpu|count_instr[52]~169 .lut_mask = 16'hC30C;
defparam \cpu|count_instr[52]~169 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N9
dffeas \cpu|count_instr[52] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[52]~169_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [52]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[52] .is_wysiwyg = "true";
defparam \cpu|count_instr[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
fiftyfivenm_lcell_comb \cpu|count_instr[53]~171 (
// Equation(s):
// \cpu|count_instr[53]~171_combout  = (\cpu|count_instr [53] & (!\cpu|count_instr[52]~170 )) # (!\cpu|count_instr [53] & ((\cpu|count_instr[52]~170 ) # (GND)))
// \cpu|count_instr[53]~172  = CARRY((!\cpu|count_instr[52]~170 ) # (!\cpu|count_instr [53]))

	.dataa(\cpu|count_instr [53]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[52]~170 ),
	.combout(\cpu|count_instr[53]~171_combout ),
	.cout(\cpu|count_instr[53]~172 ));
// synopsys translate_off
defparam \cpu|count_instr[53]~171 .lut_mask = 16'h5A5F;
defparam \cpu|count_instr[53]~171 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N11
dffeas \cpu|count_instr[53] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[53]~171_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [53]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[53] .is_wysiwyg = "true";
defparam \cpu|count_instr[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
fiftyfivenm_lcell_comb \cpu|count_instr[54]~173 (
// Equation(s):
// \cpu|count_instr[54]~173_combout  = (\cpu|count_instr [54] & (\cpu|count_instr[53]~172  $ (GND))) # (!\cpu|count_instr [54] & (!\cpu|count_instr[53]~172  & VCC))
// \cpu|count_instr[54]~174  = CARRY((\cpu|count_instr [54] & !\cpu|count_instr[53]~172 ))

	.dataa(\cpu|count_instr [54]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[53]~172 ),
	.combout(\cpu|count_instr[54]~173_combout ),
	.cout(\cpu|count_instr[54]~174 ));
// synopsys translate_off
defparam \cpu|count_instr[54]~173 .lut_mask = 16'hA50A;
defparam \cpu|count_instr[54]~173 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N13
dffeas \cpu|count_instr[54] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[54]~173_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [54]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[54] .is_wysiwyg = "true";
defparam \cpu|count_instr[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
fiftyfivenm_lcell_comb \cpu|count_instr[55]~175 (
// Equation(s):
// \cpu|count_instr[55]~175_combout  = (\cpu|count_instr [55] & (!\cpu|count_instr[54]~174 )) # (!\cpu|count_instr [55] & ((\cpu|count_instr[54]~174 ) # (GND)))
// \cpu|count_instr[55]~176  = CARRY((!\cpu|count_instr[54]~174 ) # (!\cpu|count_instr [55]))

	.dataa(gnd),
	.datab(\cpu|count_instr [55]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[54]~174 ),
	.combout(\cpu|count_instr[55]~175_combout ),
	.cout(\cpu|count_instr[55]~176 ));
// synopsys translate_off
defparam \cpu|count_instr[55]~175 .lut_mask = 16'h3C3F;
defparam \cpu|count_instr[55]~175 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N15
dffeas \cpu|count_instr[55] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[55]~175_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [55]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[55] .is_wysiwyg = "true";
defparam \cpu|count_instr[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
fiftyfivenm_lcell_comb \cpu|count_instr[56]~177 (
// Equation(s):
// \cpu|count_instr[56]~177_combout  = (\cpu|count_instr [56] & (\cpu|count_instr[55]~176  $ (GND))) # (!\cpu|count_instr [56] & (!\cpu|count_instr[55]~176  & VCC))
// \cpu|count_instr[56]~178  = CARRY((\cpu|count_instr [56] & !\cpu|count_instr[55]~176 ))

	.dataa(gnd),
	.datab(\cpu|count_instr [56]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[55]~176 ),
	.combout(\cpu|count_instr[56]~177_combout ),
	.cout(\cpu|count_instr[56]~178 ));
// synopsys translate_off
defparam \cpu|count_instr[56]~177 .lut_mask = 16'hC30C;
defparam \cpu|count_instr[56]~177 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N17
dffeas \cpu|count_instr[56] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[56]~177_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [56]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[56] .is_wysiwyg = "true";
defparam \cpu|count_instr[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
fiftyfivenm_lcell_comb \cpu|count_instr[57]~179 (
// Equation(s):
// \cpu|count_instr[57]~179_combout  = (\cpu|count_instr [57] & (!\cpu|count_instr[56]~178 )) # (!\cpu|count_instr [57] & ((\cpu|count_instr[56]~178 ) # (GND)))
// \cpu|count_instr[57]~180  = CARRY((!\cpu|count_instr[56]~178 ) # (!\cpu|count_instr [57]))

	.dataa(gnd),
	.datab(\cpu|count_instr [57]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[56]~178 ),
	.combout(\cpu|count_instr[57]~179_combout ),
	.cout(\cpu|count_instr[57]~180 ));
// synopsys translate_off
defparam \cpu|count_instr[57]~179 .lut_mask = 16'h3C3F;
defparam \cpu|count_instr[57]~179 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N19
dffeas \cpu|count_instr[57] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[57]~179_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [57]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[57] .is_wysiwyg = "true";
defparam \cpu|count_instr[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
fiftyfivenm_lcell_comb \cpu|count_instr[58]~181 (
// Equation(s):
// \cpu|count_instr[58]~181_combout  = (\cpu|count_instr [58] & (\cpu|count_instr[57]~180  $ (GND))) # (!\cpu|count_instr [58] & (!\cpu|count_instr[57]~180  & VCC))
// \cpu|count_instr[58]~182  = CARRY((\cpu|count_instr [58] & !\cpu|count_instr[57]~180 ))

	.dataa(gnd),
	.datab(\cpu|count_instr [58]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[57]~180 ),
	.combout(\cpu|count_instr[58]~181_combout ),
	.cout(\cpu|count_instr[58]~182 ));
// synopsys translate_off
defparam \cpu|count_instr[58]~181 .lut_mask = 16'hC30C;
defparam \cpu|count_instr[58]~181 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N21
dffeas \cpu|count_instr[58] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[58]~181_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [58]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[58] .is_wysiwyg = "true";
defparam \cpu|count_instr[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
fiftyfivenm_lcell_comb \cpu|count_instr[59]~183 (
// Equation(s):
// \cpu|count_instr[59]~183_combout  = (\cpu|count_instr [59] & (!\cpu|count_instr[58]~182 )) # (!\cpu|count_instr [59] & ((\cpu|count_instr[58]~182 ) # (GND)))
// \cpu|count_instr[59]~184  = CARRY((!\cpu|count_instr[58]~182 ) # (!\cpu|count_instr [59]))

	.dataa(\cpu|count_instr [59]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[58]~182 ),
	.combout(\cpu|count_instr[59]~183_combout ),
	.cout(\cpu|count_instr[59]~184 ));
// synopsys translate_off
defparam \cpu|count_instr[59]~183 .lut_mask = 16'h5A5F;
defparam \cpu|count_instr[59]~183 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N23
dffeas \cpu|count_instr[59] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[59]~183_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [59]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[59] .is_wysiwyg = "true";
defparam \cpu|count_instr[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N20
fiftyfivenm_lcell_comb \cpu|instr_rdinstr~0 (
// Equation(s):
// \cpu|instr_rdinstr~0_combout  = (!\cpu|mem_rdata_q [18] & (!\cpu|mem_rdata_q [19] & (!\cpu|mem_rdata_q [24] & !\cpu|mem_rdata_q [22])))

	.dataa(\cpu|mem_rdata_q [18]),
	.datab(\cpu|mem_rdata_q [19]),
	.datac(\cpu|mem_rdata_q [24]),
	.datad(\cpu|mem_rdata_q [22]),
	.cin(gnd),
	.combout(\cpu|instr_rdinstr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_rdinstr~0 .lut_mask = 16'h0001;
defparam \cpu|instr_rdinstr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N24
fiftyfivenm_lcell_comb \cpu|instr_rdinstr~2 (
// Equation(s):
// \cpu|instr_rdinstr~2_combout  = (\cpu|mem_rdata_q [6] & (\cpu|mem_rdata_q [5] & (\cpu|mem_rdata_q [4] & !\cpu|mem_rdata_q [17])))

	.dataa(\cpu|mem_rdata_q [6]),
	.datab(\cpu|mem_rdata_q [5]),
	.datac(\cpu|mem_rdata_q [4]),
	.datad(\cpu|mem_rdata_q [17]),
	.cin(gnd),
	.combout(\cpu|instr_rdinstr~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_rdinstr~2 .lut_mask = 16'h0080;
defparam \cpu|instr_rdinstr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N14
fiftyfivenm_lcell_comb \cpu|instr_rdinstr~1 (
// Equation(s):
// \cpu|instr_rdinstr~1_combout  = (\cpu|mem_rdata_q [0] & (!\cpu|mem_rdata_q [3] & (\cpu|Equal44~0_combout  & \cpu|Equal34~0_combout )))

	.dataa(\cpu|mem_rdata_q [0]),
	.datab(\cpu|mem_rdata_q [3]),
	.datac(\cpu|Equal44~0_combout ),
	.datad(\cpu|Equal34~0_combout ),
	.cin(gnd),
	.combout(\cpu|instr_rdinstr~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_rdinstr~1 .lut_mask = 16'h2000;
defparam \cpu|instr_rdinstr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N2
fiftyfivenm_lcell_comb \cpu|instr_rdinstr~3 (
// Equation(s):
// \cpu|instr_rdinstr~3_combout  = (!\cpu|mem_rdata_q [12] & (!\cpu|mem_rdata_q [16] & (!\cpu|mem_rdata_q [23] & !\cpu|mem_rdata_q [15])))

	.dataa(\cpu|mem_rdata_q [12]),
	.datab(\cpu|mem_rdata_q [16]),
	.datac(\cpu|mem_rdata_q [23]),
	.datad(\cpu|mem_rdata_q [15]),
	.cin(gnd),
	.combout(\cpu|instr_rdinstr~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_rdinstr~3 .lut_mask = 16'h0001;
defparam \cpu|instr_rdinstr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N28
fiftyfivenm_lcell_comb \cpu|instr_rdinstr~4 (
// Equation(s):
// \cpu|instr_rdinstr~4_combout  = (\cpu|instr_rdinstr~0_combout  & (\cpu|instr_rdinstr~2_combout  & (\cpu|instr_rdinstr~1_combout  & \cpu|instr_rdinstr~3_combout )))

	.dataa(\cpu|instr_rdinstr~0_combout ),
	.datab(\cpu|instr_rdinstr~2_combout ),
	.datac(\cpu|instr_rdinstr~1_combout ),
	.datad(\cpu|instr_rdinstr~3_combout ),
	.cin(gnd),
	.combout(\cpu|instr_rdinstr~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_rdinstr~4 .lut_mask = 16'h8000;
defparam \cpu|instr_rdinstr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N10
fiftyfivenm_lcell_comb \cpu|instr_lw~0 (
// Equation(s):
// \cpu|instr_lw~0_combout  = (\cpu|mem_rdata_q [13] & !\cpu|mem_rdata_q [14])

	.dataa(\cpu|mem_rdata_q [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|mem_rdata_q [14]),
	.cin(gnd),
	.combout(\cpu|instr_lw~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_lw~0 .lut_mask = 16'h00AA;
defparam \cpu|instr_lw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N12
fiftyfivenm_lcell_comb \cpu|instr_rdinstr~5 (
// Equation(s):
// \cpu|instr_rdinstr~5_combout  = (\cpu|instr_rdinstr~4_combout  & (\cpu|mem_rdata_q [31] & (\cpu|mem_rdata_q [30] & \cpu|instr_lw~0_combout )))

	.dataa(\cpu|instr_rdinstr~4_combout ),
	.datab(\cpu|mem_rdata_q [31]),
	.datac(\cpu|mem_rdata_q [30]),
	.datad(\cpu|instr_lw~0_combout ),
	.cin(gnd),
	.combout(\cpu|instr_rdinstr~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_rdinstr~5 .lut_mask = 16'h8000;
defparam \cpu|instr_rdinstr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N10
fiftyfivenm_lcell_comb \cpu|instr_rdinstrh~0 (
// Equation(s):
// \cpu|instr_rdinstrh~0_combout  = (\cpu|mem_rdata_q [21] & (\cpu|mem_rdata_q [27] & (!\cpu|mem_rdata_q [20] & \cpu|instr_rdinstr~5_combout )))

	.dataa(\cpu|mem_rdata_q [21]),
	.datab(\cpu|mem_rdata_q [27]),
	.datac(\cpu|mem_rdata_q [20]),
	.datad(\cpu|instr_rdinstr~5_combout ),
	.cin(gnd),
	.combout(\cpu|instr_rdinstrh~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_rdinstrh~0 .lut_mask = 16'h0800;
defparam \cpu|instr_rdinstrh~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N11
dffeas \cpu|instr_rdinstrh (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_rdinstrh~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_rdinstrh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_rdinstrh .is_wysiwyg = "true";
defparam \cpu|instr_rdinstrh .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N24
fiftyfivenm_lcell_comb \cpu|instr_rdinstr~6 (
// Equation(s):
// \cpu|instr_rdinstr~6_combout  = (\cpu|mem_rdata_q [21] & (!\cpu|mem_rdata_q [27] & (!\cpu|mem_rdata_q [20] & \cpu|instr_rdinstr~5_combout )))

	.dataa(\cpu|mem_rdata_q [21]),
	.datab(\cpu|mem_rdata_q [27]),
	.datac(\cpu|mem_rdata_q [20]),
	.datad(\cpu|instr_rdinstr~5_combout ),
	.cin(gnd),
	.combout(\cpu|instr_rdinstr~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_rdinstr~6 .lut_mask = 16'h0200;
defparam \cpu|instr_rdinstr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N25
dffeas \cpu|instr_rdinstr (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_rdinstr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_rdinstr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_rdinstr .is_wysiwyg = "true";
defparam \cpu|instr_rdinstr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N18
fiftyfivenm_lcell_comb \cpu|instr_rdcycleh~0 (
// Equation(s):
// \cpu|instr_rdcycleh~0_combout  = (\cpu|mem_rdata_q [27] & (!\cpu|mem_rdata_q [21] & \cpu|instr_rdinstr~5_combout ))

	.dataa(gnd),
	.datab(\cpu|mem_rdata_q [27]),
	.datac(\cpu|mem_rdata_q [21]),
	.datad(\cpu|instr_rdinstr~5_combout ),
	.cin(gnd),
	.combout(\cpu|instr_rdcycleh~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_rdcycleh~0 .lut_mask = 16'h0C00;
defparam \cpu|instr_rdcycleh~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N19
dffeas \cpu|instr_rdcycleh (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_rdcycleh~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_rdcycleh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_rdcycleh .is_wysiwyg = "true";
defparam \cpu|instr_rdcycleh .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N30
fiftyfivenm_lcell_comb \cpu|reg_out[2]~4 (
// Equation(s):
// \cpu|reg_out[2]~4_combout  = (\cpu|instr_rdinstrh~q ) # ((!\cpu|instr_rdinstr~q  & \cpu|instr_rdcycleh~q ))

	.dataa(\cpu|instr_rdinstrh~q ),
	.datab(\cpu|instr_rdinstr~q ),
	.datac(gnd),
	.datad(\cpu|instr_rdcycleh~q ),
	.cin(gnd),
	.combout(\cpu|reg_out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_out[2]~4 .lut_mask = 16'hBBAA;
defparam \cpu|reg_out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N0
fiftyfivenm_lcell_comb \cpu|count_cycle[0]~64 (
// Equation(s):
// \cpu|count_cycle[0]~64_combout  = \cpu|count_cycle [0] $ (VCC)
// \cpu|count_cycle[0]~65  = CARRY(\cpu|count_cycle [0])

	.dataa(gnd),
	.datab(\cpu|count_cycle [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|count_cycle[0]~64_combout ),
	.cout(\cpu|count_cycle[0]~65 ));
// synopsys translate_off
defparam \cpu|count_cycle[0]~64 .lut_mask = 16'h33CC;
defparam \cpu|count_cycle[0]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N1
dffeas \cpu|count_cycle[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[0]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[0] .is_wysiwyg = "true";
defparam \cpu|count_cycle[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N2
fiftyfivenm_lcell_comb \cpu|count_cycle[1]~66 (
// Equation(s):
// \cpu|count_cycle[1]~66_combout  = (\cpu|count_cycle [1] & (!\cpu|count_cycle[0]~65 )) # (!\cpu|count_cycle [1] & ((\cpu|count_cycle[0]~65 ) # (GND)))
// \cpu|count_cycle[1]~67  = CARRY((!\cpu|count_cycle[0]~65 ) # (!\cpu|count_cycle [1]))

	.dataa(gnd),
	.datab(\cpu|count_cycle [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[0]~65 ),
	.combout(\cpu|count_cycle[1]~66_combout ),
	.cout(\cpu|count_cycle[1]~67 ));
// synopsys translate_off
defparam \cpu|count_cycle[1]~66 .lut_mask = 16'h3C3F;
defparam \cpu|count_cycle[1]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y22_N3
dffeas \cpu|count_cycle[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[1]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[1] .is_wysiwyg = "true";
defparam \cpu|count_cycle[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N4
fiftyfivenm_lcell_comb \cpu|count_cycle[2]~68 (
// Equation(s):
// \cpu|count_cycle[2]~68_combout  = (\cpu|count_cycle [2] & (\cpu|count_cycle[1]~67  $ (GND))) # (!\cpu|count_cycle [2] & (!\cpu|count_cycle[1]~67  & VCC))
// \cpu|count_cycle[2]~69  = CARRY((\cpu|count_cycle [2] & !\cpu|count_cycle[1]~67 ))

	.dataa(gnd),
	.datab(\cpu|count_cycle [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[1]~67 ),
	.combout(\cpu|count_cycle[2]~68_combout ),
	.cout(\cpu|count_cycle[2]~69 ));
// synopsys translate_off
defparam \cpu|count_cycle[2]~68 .lut_mask = 16'hC30C;
defparam \cpu|count_cycle[2]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y22_N5
dffeas \cpu|count_cycle[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[2]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[2] .is_wysiwyg = "true";
defparam \cpu|count_cycle[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N6
fiftyfivenm_lcell_comb \cpu|count_cycle[3]~70 (
// Equation(s):
// \cpu|count_cycle[3]~70_combout  = (\cpu|count_cycle [3] & (!\cpu|count_cycle[2]~69 )) # (!\cpu|count_cycle [3] & ((\cpu|count_cycle[2]~69 ) # (GND)))
// \cpu|count_cycle[3]~71  = CARRY((!\cpu|count_cycle[2]~69 ) # (!\cpu|count_cycle [3]))

	.dataa(\cpu|count_cycle [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[2]~69 ),
	.combout(\cpu|count_cycle[3]~70_combout ),
	.cout(\cpu|count_cycle[3]~71 ));
// synopsys translate_off
defparam \cpu|count_cycle[3]~70 .lut_mask = 16'h5A5F;
defparam \cpu|count_cycle[3]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y22_N7
dffeas \cpu|count_cycle[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[3]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[3] .is_wysiwyg = "true";
defparam \cpu|count_cycle[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N8
fiftyfivenm_lcell_comb \cpu|count_cycle[4]~72 (
// Equation(s):
// \cpu|count_cycle[4]~72_combout  = (\cpu|count_cycle [4] & (\cpu|count_cycle[3]~71  $ (GND))) # (!\cpu|count_cycle [4] & (!\cpu|count_cycle[3]~71  & VCC))
// \cpu|count_cycle[4]~73  = CARRY((\cpu|count_cycle [4] & !\cpu|count_cycle[3]~71 ))

	.dataa(gnd),
	.datab(\cpu|count_cycle [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[3]~71 ),
	.combout(\cpu|count_cycle[4]~72_combout ),
	.cout(\cpu|count_cycle[4]~73 ));
// synopsys translate_off
defparam \cpu|count_cycle[4]~72 .lut_mask = 16'hC30C;
defparam \cpu|count_cycle[4]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y22_N9
dffeas \cpu|count_cycle[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[4]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[4] .is_wysiwyg = "true";
defparam \cpu|count_cycle[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N10
fiftyfivenm_lcell_comb \cpu|count_cycle[5]~74 (
// Equation(s):
// \cpu|count_cycle[5]~74_combout  = (\cpu|count_cycle [5] & (!\cpu|count_cycle[4]~73 )) # (!\cpu|count_cycle [5] & ((\cpu|count_cycle[4]~73 ) # (GND)))
// \cpu|count_cycle[5]~75  = CARRY((!\cpu|count_cycle[4]~73 ) # (!\cpu|count_cycle [5]))

	.dataa(\cpu|count_cycle [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[4]~73 ),
	.combout(\cpu|count_cycle[5]~74_combout ),
	.cout(\cpu|count_cycle[5]~75 ));
// synopsys translate_off
defparam \cpu|count_cycle[5]~74 .lut_mask = 16'h5A5F;
defparam \cpu|count_cycle[5]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y22_N11
dffeas \cpu|count_cycle[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[5]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[5] .is_wysiwyg = "true";
defparam \cpu|count_cycle[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N12
fiftyfivenm_lcell_comb \cpu|count_cycle[6]~76 (
// Equation(s):
// \cpu|count_cycle[6]~76_combout  = (\cpu|count_cycle [6] & (\cpu|count_cycle[5]~75  $ (GND))) # (!\cpu|count_cycle [6] & (!\cpu|count_cycle[5]~75  & VCC))
// \cpu|count_cycle[6]~77  = CARRY((\cpu|count_cycle [6] & !\cpu|count_cycle[5]~75 ))

	.dataa(\cpu|count_cycle [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[5]~75 ),
	.combout(\cpu|count_cycle[6]~76_combout ),
	.cout(\cpu|count_cycle[6]~77 ));
// synopsys translate_off
defparam \cpu|count_cycle[6]~76 .lut_mask = 16'hA50A;
defparam \cpu|count_cycle[6]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y22_N13
dffeas \cpu|count_cycle[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[6]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[6] .is_wysiwyg = "true";
defparam \cpu|count_cycle[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N14
fiftyfivenm_lcell_comb \cpu|count_cycle[7]~78 (
// Equation(s):
// \cpu|count_cycle[7]~78_combout  = (\cpu|count_cycle [7] & (!\cpu|count_cycle[6]~77 )) # (!\cpu|count_cycle [7] & ((\cpu|count_cycle[6]~77 ) # (GND)))
// \cpu|count_cycle[7]~79  = CARRY((!\cpu|count_cycle[6]~77 ) # (!\cpu|count_cycle [7]))

	.dataa(gnd),
	.datab(\cpu|count_cycle [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[6]~77 ),
	.combout(\cpu|count_cycle[7]~78_combout ),
	.cout(\cpu|count_cycle[7]~79 ));
// synopsys translate_off
defparam \cpu|count_cycle[7]~78 .lut_mask = 16'h3C3F;
defparam \cpu|count_cycle[7]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y22_N15
dffeas \cpu|count_cycle[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[7]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[7] .is_wysiwyg = "true";
defparam \cpu|count_cycle[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N16
fiftyfivenm_lcell_comb \cpu|count_cycle[8]~80 (
// Equation(s):
// \cpu|count_cycle[8]~80_combout  = (\cpu|count_cycle [8] & (\cpu|count_cycle[7]~79  $ (GND))) # (!\cpu|count_cycle [8] & (!\cpu|count_cycle[7]~79  & VCC))
// \cpu|count_cycle[8]~81  = CARRY((\cpu|count_cycle [8] & !\cpu|count_cycle[7]~79 ))

	.dataa(gnd),
	.datab(\cpu|count_cycle [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[7]~79 ),
	.combout(\cpu|count_cycle[8]~80_combout ),
	.cout(\cpu|count_cycle[8]~81 ));
// synopsys translate_off
defparam \cpu|count_cycle[8]~80 .lut_mask = 16'hC30C;
defparam \cpu|count_cycle[8]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y22_N17
dffeas \cpu|count_cycle[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[8]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[8] .is_wysiwyg = "true";
defparam \cpu|count_cycle[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N18
fiftyfivenm_lcell_comb \cpu|count_cycle[9]~82 (
// Equation(s):
// \cpu|count_cycle[9]~82_combout  = (\cpu|count_cycle [9] & (!\cpu|count_cycle[8]~81 )) # (!\cpu|count_cycle [9] & ((\cpu|count_cycle[8]~81 ) # (GND)))
// \cpu|count_cycle[9]~83  = CARRY((!\cpu|count_cycle[8]~81 ) # (!\cpu|count_cycle [9]))

	.dataa(gnd),
	.datab(\cpu|count_cycle [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[8]~81 ),
	.combout(\cpu|count_cycle[9]~82_combout ),
	.cout(\cpu|count_cycle[9]~83 ));
// synopsys translate_off
defparam \cpu|count_cycle[9]~82 .lut_mask = 16'h3C3F;
defparam \cpu|count_cycle[9]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y22_N19
dffeas \cpu|count_cycle[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[9]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[9] .is_wysiwyg = "true";
defparam \cpu|count_cycle[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N20
fiftyfivenm_lcell_comb \cpu|count_cycle[10]~84 (
// Equation(s):
// \cpu|count_cycle[10]~84_combout  = (\cpu|count_cycle [10] & (\cpu|count_cycle[9]~83  $ (GND))) # (!\cpu|count_cycle [10] & (!\cpu|count_cycle[9]~83  & VCC))
// \cpu|count_cycle[10]~85  = CARRY((\cpu|count_cycle [10] & !\cpu|count_cycle[9]~83 ))

	.dataa(gnd),
	.datab(\cpu|count_cycle [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[9]~83 ),
	.combout(\cpu|count_cycle[10]~84_combout ),
	.cout(\cpu|count_cycle[10]~85 ));
// synopsys translate_off
defparam \cpu|count_cycle[10]~84 .lut_mask = 16'hC30C;
defparam \cpu|count_cycle[10]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y22_N21
dffeas \cpu|count_cycle[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[10]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[10] .is_wysiwyg = "true";
defparam \cpu|count_cycle[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N22
fiftyfivenm_lcell_comb \cpu|count_cycle[11]~86 (
// Equation(s):
// \cpu|count_cycle[11]~86_combout  = (\cpu|count_cycle [11] & (!\cpu|count_cycle[10]~85 )) # (!\cpu|count_cycle [11] & ((\cpu|count_cycle[10]~85 ) # (GND)))
// \cpu|count_cycle[11]~87  = CARRY((!\cpu|count_cycle[10]~85 ) # (!\cpu|count_cycle [11]))

	.dataa(\cpu|count_cycle [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[10]~85 ),
	.combout(\cpu|count_cycle[11]~86_combout ),
	.cout(\cpu|count_cycle[11]~87 ));
// synopsys translate_off
defparam \cpu|count_cycle[11]~86 .lut_mask = 16'h5A5F;
defparam \cpu|count_cycle[11]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y22_N23
dffeas \cpu|count_cycle[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[11]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[11] .is_wysiwyg = "true";
defparam \cpu|count_cycle[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N24
fiftyfivenm_lcell_comb \cpu|count_cycle[12]~88 (
// Equation(s):
// \cpu|count_cycle[12]~88_combout  = (\cpu|count_cycle [12] & (\cpu|count_cycle[11]~87  $ (GND))) # (!\cpu|count_cycle [12] & (!\cpu|count_cycle[11]~87  & VCC))
// \cpu|count_cycle[12]~89  = CARRY((\cpu|count_cycle [12] & !\cpu|count_cycle[11]~87 ))

	.dataa(gnd),
	.datab(\cpu|count_cycle [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[11]~87 ),
	.combout(\cpu|count_cycle[12]~88_combout ),
	.cout(\cpu|count_cycle[12]~89 ));
// synopsys translate_off
defparam \cpu|count_cycle[12]~88 .lut_mask = 16'hC30C;
defparam \cpu|count_cycle[12]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y22_N25
dffeas \cpu|count_cycle[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[12]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[12] .is_wysiwyg = "true";
defparam \cpu|count_cycle[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N26
fiftyfivenm_lcell_comb \cpu|count_cycle[13]~90 (
// Equation(s):
// \cpu|count_cycle[13]~90_combout  = (\cpu|count_cycle [13] & (!\cpu|count_cycle[12]~89 )) # (!\cpu|count_cycle [13] & ((\cpu|count_cycle[12]~89 ) # (GND)))
// \cpu|count_cycle[13]~91  = CARRY((!\cpu|count_cycle[12]~89 ) # (!\cpu|count_cycle [13]))

	.dataa(\cpu|count_cycle [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[12]~89 ),
	.combout(\cpu|count_cycle[13]~90_combout ),
	.cout(\cpu|count_cycle[13]~91 ));
// synopsys translate_off
defparam \cpu|count_cycle[13]~90 .lut_mask = 16'h5A5F;
defparam \cpu|count_cycle[13]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y22_N27
dffeas \cpu|count_cycle[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[13]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[13] .is_wysiwyg = "true";
defparam \cpu|count_cycle[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N28
fiftyfivenm_lcell_comb \cpu|count_cycle[14]~92 (
// Equation(s):
// \cpu|count_cycle[14]~92_combout  = (\cpu|count_cycle [14] & (\cpu|count_cycle[13]~91  $ (GND))) # (!\cpu|count_cycle [14] & (!\cpu|count_cycle[13]~91  & VCC))
// \cpu|count_cycle[14]~93  = CARRY((\cpu|count_cycle [14] & !\cpu|count_cycle[13]~91 ))

	.dataa(gnd),
	.datab(\cpu|count_cycle [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[13]~91 ),
	.combout(\cpu|count_cycle[14]~92_combout ),
	.cout(\cpu|count_cycle[14]~93 ));
// synopsys translate_off
defparam \cpu|count_cycle[14]~92 .lut_mask = 16'hC30C;
defparam \cpu|count_cycle[14]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y22_N29
dffeas \cpu|count_cycle[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[14]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[14] .is_wysiwyg = "true";
defparam \cpu|count_cycle[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N30
fiftyfivenm_lcell_comb \cpu|count_cycle[15]~94 (
// Equation(s):
// \cpu|count_cycle[15]~94_combout  = (\cpu|count_cycle [15] & (!\cpu|count_cycle[14]~93 )) # (!\cpu|count_cycle [15] & ((\cpu|count_cycle[14]~93 ) # (GND)))
// \cpu|count_cycle[15]~95  = CARRY((!\cpu|count_cycle[14]~93 ) # (!\cpu|count_cycle [15]))

	.dataa(\cpu|count_cycle [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[14]~93 ),
	.combout(\cpu|count_cycle[15]~94_combout ),
	.cout(\cpu|count_cycle[15]~95 ));
// synopsys translate_off
defparam \cpu|count_cycle[15]~94 .lut_mask = 16'h5A5F;
defparam \cpu|count_cycle[15]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y22_N31
dffeas \cpu|count_cycle[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[15]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[15] .is_wysiwyg = "true";
defparam \cpu|count_cycle[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N0
fiftyfivenm_lcell_comb \cpu|count_cycle[16]~96 (
// Equation(s):
// \cpu|count_cycle[16]~96_combout  = (\cpu|count_cycle [16] & (\cpu|count_cycle[15]~95  $ (GND))) # (!\cpu|count_cycle [16] & (!\cpu|count_cycle[15]~95  & VCC))
// \cpu|count_cycle[16]~97  = CARRY((\cpu|count_cycle [16] & !\cpu|count_cycle[15]~95 ))

	.dataa(gnd),
	.datab(\cpu|count_cycle [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[15]~95 ),
	.combout(\cpu|count_cycle[16]~96_combout ),
	.cout(\cpu|count_cycle[16]~97 ));
// synopsys translate_off
defparam \cpu|count_cycle[16]~96 .lut_mask = 16'hC30C;
defparam \cpu|count_cycle[16]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N1
dffeas \cpu|count_cycle[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[16]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[16] .is_wysiwyg = "true";
defparam \cpu|count_cycle[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N2
fiftyfivenm_lcell_comb \cpu|count_cycle[17]~98 (
// Equation(s):
// \cpu|count_cycle[17]~98_combout  = (\cpu|count_cycle [17] & (!\cpu|count_cycle[16]~97 )) # (!\cpu|count_cycle [17] & ((\cpu|count_cycle[16]~97 ) # (GND)))
// \cpu|count_cycle[17]~99  = CARRY((!\cpu|count_cycle[16]~97 ) # (!\cpu|count_cycle [17]))

	.dataa(gnd),
	.datab(\cpu|count_cycle [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[16]~97 ),
	.combout(\cpu|count_cycle[17]~98_combout ),
	.cout(\cpu|count_cycle[17]~99 ));
// synopsys translate_off
defparam \cpu|count_cycle[17]~98 .lut_mask = 16'h3C3F;
defparam \cpu|count_cycle[17]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N3
dffeas \cpu|count_cycle[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[17]~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[17] .is_wysiwyg = "true";
defparam \cpu|count_cycle[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N4
fiftyfivenm_lcell_comb \cpu|count_cycle[18]~100 (
// Equation(s):
// \cpu|count_cycle[18]~100_combout  = (\cpu|count_cycle [18] & (\cpu|count_cycle[17]~99  $ (GND))) # (!\cpu|count_cycle [18] & (!\cpu|count_cycle[17]~99  & VCC))
// \cpu|count_cycle[18]~101  = CARRY((\cpu|count_cycle [18] & !\cpu|count_cycle[17]~99 ))

	.dataa(gnd),
	.datab(\cpu|count_cycle [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[17]~99 ),
	.combout(\cpu|count_cycle[18]~100_combout ),
	.cout(\cpu|count_cycle[18]~101 ));
// synopsys translate_off
defparam \cpu|count_cycle[18]~100 .lut_mask = 16'hC30C;
defparam \cpu|count_cycle[18]~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N5
dffeas \cpu|count_cycle[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[18]~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[18] .is_wysiwyg = "true";
defparam \cpu|count_cycle[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N6
fiftyfivenm_lcell_comb \cpu|count_cycle[19]~102 (
// Equation(s):
// \cpu|count_cycle[19]~102_combout  = (\cpu|count_cycle [19] & (!\cpu|count_cycle[18]~101 )) # (!\cpu|count_cycle [19] & ((\cpu|count_cycle[18]~101 ) # (GND)))
// \cpu|count_cycle[19]~103  = CARRY((!\cpu|count_cycle[18]~101 ) # (!\cpu|count_cycle [19]))

	.dataa(\cpu|count_cycle [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[18]~101 ),
	.combout(\cpu|count_cycle[19]~102_combout ),
	.cout(\cpu|count_cycle[19]~103 ));
// synopsys translate_off
defparam \cpu|count_cycle[19]~102 .lut_mask = 16'h5A5F;
defparam \cpu|count_cycle[19]~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N7
dffeas \cpu|count_cycle[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[19]~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[19] .is_wysiwyg = "true";
defparam \cpu|count_cycle[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N8
fiftyfivenm_lcell_comb \cpu|count_cycle[20]~104 (
// Equation(s):
// \cpu|count_cycle[20]~104_combout  = (\cpu|count_cycle [20] & (\cpu|count_cycle[19]~103  $ (GND))) # (!\cpu|count_cycle [20] & (!\cpu|count_cycle[19]~103  & VCC))
// \cpu|count_cycle[20]~105  = CARRY((\cpu|count_cycle [20] & !\cpu|count_cycle[19]~103 ))

	.dataa(gnd),
	.datab(\cpu|count_cycle [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[19]~103 ),
	.combout(\cpu|count_cycle[20]~104_combout ),
	.cout(\cpu|count_cycle[20]~105 ));
// synopsys translate_off
defparam \cpu|count_cycle[20]~104 .lut_mask = 16'hC30C;
defparam \cpu|count_cycle[20]~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N9
dffeas \cpu|count_cycle[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[20]~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[20] .is_wysiwyg = "true";
defparam \cpu|count_cycle[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N10
fiftyfivenm_lcell_comb \cpu|count_cycle[21]~106 (
// Equation(s):
// \cpu|count_cycle[21]~106_combout  = (\cpu|count_cycle [21] & (!\cpu|count_cycle[20]~105 )) # (!\cpu|count_cycle [21] & ((\cpu|count_cycle[20]~105 ) # (GND)))
// \cpu|count_cycle[21]~107  = CARRY((!\cpu|count_cycle[20]~105 ) # (!\cpu|count_cycle [21]))

	.dataa(\cpu|count_cycle [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[20]~105 ),
	.combout(\cpu|count_cycle[21]~106_combout ),
	.cout(\cpu|count_cycle[21]~107 ));
// synopsys translate_off
defparam \cpu|count_cycle[21]~106 .lut_mask = 16'h5A5F;
defparam \cpu|count_cycle[21]~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N11
dffeas \cpu|count_cycle[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[21]~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[21] .is_wysiwyg = "true";
defparam \cpu|count_cycle[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N12
fiftyfivenm_lcell_comb \cpu|count_cycle[22]~108 (
// Equation(s):
// \cpu|count_cycle[22]~108_combout  = (\cpu|count_cycle [22] & (\cpu|count_cycle[21]~107  $ (GND))) # (!\cpu|count_cycle [22] & (!\cpu|count_cycle[21]~107  & VCC))
// \cpu|count_cycle[22]~109  = CARRY((\cpu|count_cycle [22] & !\cpu|count_cycle[21]~107 ))

	.dataa(\cpu|count_cycle [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[21]~107 ),
	.combout(\cpu|count_cycle[22]~108_combout ),
	.cout(\cpu|count_cycle[22]~109 ));
// synopsys translate_off
defparam \cpu|count_cycle[22]~108 .lut_mask = 16'hA50A;
defparam \cpu|count_cycle[22]~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N13
dffeas \cpu|count_cycle[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[22]~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[22] .is_wysiwyg = "true";
defparam \cpu|count_cycle[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N14
fiftyfivenm_lcell_comb \cpu|count_cycle[23]~110 (
// Equation(s):
// \cpu|count_cycle[23]~110_combout  = (\cpu|count_cycle [23] & (!\cpu|count_cycle[22]~109 )) # (!\cpu|count_cycle [23] & ((\cpu|count_cycle[22]~109 ) # (GND)))
// \cpu|count_cycle[23]~111  = CARRY((!\cpu|count_cycle[22]~109 ) # (!\cpu|count_cycle [23]))

	.dataa(gnd),
	.datab(\cpu|count_cycle [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[22]~109 ),
	.combout(\cpu|count_cycle[23]~110_combout ),
	.cout(\cpu|count_cycle[23]~111 ));
// synopsys translate_off
defparam \cpu|count_cycle[23]~110 .lut_mask = 16'h3C3F;
defparam \cpu|count_cycle[23]~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N15
dffeas \cpu|count_cycle[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[23]~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[23] .is_wysiwyg = "true";
defparam \cpu|count_cycle[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N16
fiftyfivenm_lcell_comb \cpu|count_cycle[24]~112 (
// Equation(s):
// \cpu|count_cycle[24]~112_combout  = (\cpu|count_cycle [24] & (\cpu|count_cycle[23]~111  $ (GND))) # (!\cpu|count_cycle [24] & (!\cpu|count_cycle[23]~111  & VCC))
// \cpu|count_cycle[24]~113  = CARRY((\cpu|count_cycle [24] & !\cpu|count_cycle[23]~111 ))

	.dataa(gnd),
	.datab(\cpu|count_cycle [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[23]~111 ),
	.combout(\cpu|count_cycle[24]~112_combout ),
	.cout(\cpu|count_cycle[24]~113 ));
// synopsys translate_off
defparam \cpu|count_cycle[24]~112 .lut_mask = 16'hC30C;
defparam \cpu|count_cycle[24]~112 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N17
dffeas \cpu|count_cycle[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[24]~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[24] .is_wysiwyg = "true";
defparam \cpu|count_cycle[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N18
fiftyfivenm_lcell_comb \cpu|count_cycle[25]~114 (
// Equation(s):
// \cpu|count_cycle[25]~114_combout  = (\cpu|count_cycle [25] & (!\cpu|count_cycle[24]~113 )) # (!\cpu|count_cycle [25] & ((\cpu|count_cycle[24]~113 ) # (GND)))
// \cpu|count_cycle[25]~115  = CARRY((!\cpu|count_cycle[24]~113 ) # (!\cpu|count_cycle [25]))

	.dataa(gnd),
	.datab(\cpu|count_cycle [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[24]~113 ),
	.combout(\cpu|count_cycle[25]~114_combout ),
	.cout(\cpu|count_cycle[25]~115 ));
// synopsys translate_off
defparam \cpu|count_cycle[25]~114 .lut_mask = 16'h3C3F;
defparam \cpu|count_cycle[25]~114 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N19
dffeas \cpu|count_cycle[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[25]~114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[25] .is_wysiwyg = "true";
defparam \cpu|count_cycle[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N20
fiftyfivenm_lcell_comb \cpu|count_cycle[26]~116 (
// Equation(s):
// \cpu|count_cycle[26]~116_combout  = (\cpu|count_cycle [26] & (\cpu|count_cycle[25]~115  $ (GND))) # (!\cpu|count_cycle [26] & (!\cpu|count_cycle[25]~115  & VCC))
// \cpu|count_cycle[26]~117  = CARRY((\cpu|count_cycle [26] & !\cpu|count_cycle[25]~115 ))

	.dataa(gnd),
	.datab(\cpu|count_cycle [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[25]~115 ),
	.combout(\cpu|count_cycle[26]~116_combout ),
	.cout(\cpu|count_cycle[26]~117 ));
// synopsys translate_off
defparam \cpu|count_cycle[26]~116 .lut_mask = 16'hC30C;
defparam \cpu|count_cycle[26]~116 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N21
dffeas \cpu|count_cycle[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[26]~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[26] .is_wysiwyg = "true";
defparam \cpu|count_cycle[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N22
fiftyfivenm_lcell_comb \cpu|count_cycle[27]~118 (
// Equation(s):
// \cpu|count_cycle[27]~118_combout  = (\cpu|count_cycle [27] & (!\cpu|count_cycle[26]~117 )) # (!\cpu|count_cycle [27] & ((\cpu|count_cycle[26]~117 ) # (GND)))
// \cpu|count_cycle[27]~119  = CARRY((!\cpu|count_cycle[26]~117 ) # (!\cpu|count_cycle [27]))

	.dataa(\cpu|count_cycle [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[26]~117 ),
	.combout(\cpu|count_cycle[27]~118_combout ),
	.cout(\cpu|count_cycle[27]~119 ));
// synopsys translate_off
defparam \cpu|count_cycle[27]~118 .lut_mask = 16'h5A5F;
defparam \cpu|count_cycle[27]~118 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N23
dffeas \cpu|count_cycle[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[27]~118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[27] .is_wysiwyg = "true";
defparam \cpu|count_cycle[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N24
fiftyfivenm_lcell_comb \cpu|count_cycle[28]~120 (
// Equation(s):
// \cpu|count_cycle[28]~120_combout  = (\cpu|count_cycle [28] & (\cpu|count_cycle[27]~119  $ (GND))) # (!\cpu|count_cycle [28] & (!\cpu|count_cycle[27]~119  & VCC))
// \cpu|count_cycle[28]~121  = CARRY((\cpu|count_cycle [28] & !\cpu|count_cycle[27]~119 ))

	.dataa(gnd),
	.datab(\cpu|count_cycle [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[27]~119 ),
	.combout(\cpu|count_cycle[28]~120_combout ),
	.cout(\cpu|count_cycle[28]~121 ));
// synopsys translate_off
defparam \cpu|count_cycle[28]~120 .lut_mask = 16'hC30C;
defparam \cpu|count_cycle[28]~120 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N25
dffeas \cpu|count_cycle[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[28]~120_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[28] .is_wysiwyg = "true";
defparam \cpu|count_cycle[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N26
fiftyfivenm_lcell_comb \cpu|count_cycle[29]~122 (
// Equation(s):
// \cpu|count_cycle[29]~122_combout  = (\cpu|count_cycle [29] & (!\cpu|count_cycle[28]~121 )) # (!\cpu|count_cycle [29] & ((\cpu|count_cycle[28]~121 ) # (GND)))
// \cpu|count_cycle[29]~123  = CARRY((!\cpu|count_cycle[28]~121 ) # (!\cpu|count_cycle [29]))

	.dataa(\cpu|count_cycle [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[28]~121 ),
	.combout(\cpu|count_cycle[29]~122_combout ),
	.cout(\cpu|count_cycle[29]~123 ));
// synopsys translate_off
defparam \cpu|count_cycle[29]~122 .lut_mask = 16'h5A5F;
defparam \cpu|count_cycle[29]~122 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N27
dffeas \cpu|count_cycle[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[29]~122_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[29] .is_wysiwyg = "true";
defparam \cpu|count_cycle[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N28
fiftyfivenm_lcell_comb \cpu|count_cycle[30]~124 (
// Equation(s):
// \cpu|count_cycle[30]~124_combout  = (\cpu|count_cycle [30] & (\cpu|count_cycle[29]~123  $ (GND))) # (!\cpu|count_cycle [30] & (!\cpu|count_cycle[29]~123  & VCC))
// \cpu|count_cycle[30]~125  = CARRY((\cpu|count_cycle [30] & !\cpu|count_cycle[29]~123 ))

	.dataa(gnd),
	.datab(\cpu|count_cycle [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[29]~123 ),
	.combout(\cpu|count_cycle[30]~124_combout ),
	.cout(\cpu|count_cycle[30]~125 ));
// synopsys translate_off
defparam \cpu|count_cycle[30]~124 .lut_mask = 16'hC30C;
defparam \cpu|count_cycle[30]~124 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N29
dffeas \cpu|count_cycle[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[30]~124_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[30] .is_wysiwyg = "true";
defparam \cpu|count_cycle[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N30
fiftyfivenm_lcell_comb \cpu|count_cycle[31]~126 (
// Equation(s):
// \cpu|count_cycle[31]~126_combout  = (\cpu|count_cycle [31] & (!\cpu|count_cycle[30]~125 )) # (!\cpu|count_cycle [31] & ((\cpu|count_cycle[30]~125 ) # (GND)))
// \cpu|count_cycle[31]~127  = CARRY((!\cpu|count_cycle[30]~125 ) # (!\cpu|count_cycle [31]))

	.dataa(\cpu|count_cycle [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[30]~125 ),
	.combout(\cpu|count_cycle[31]~126_combout ),
	.cout(\cpu|count_cycle[31]~127 ));
// synopsys translate_off
defparam \cpu|count_cycle[31]~126 .lut_mask = 16'h5A5F;
defparam \cpu|count_cycle[31]~126 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y21_N31
dffeas \cpu|count_cycle[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[31]~126_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[31] .is_wysiwyg = "true";
defparam \cpu|count_cycle[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N0
fiftyfivenm_lcell_comb \cpu|count_cycle[32]~128 (
// Equation(s):
// \cpu|count_cycle[32]~128_combout  = (\cpu|count_cycle [32] & (\cpu|count_cycle[31]~127  $ (GND))) # (!\cpu|count_cycle [32] & (!\cpu|count_cycle[31]~127  & VCC))
// \cpu|count_cycle[32]~129  = CARRY((\cpu|count_cycle [32] & !\cpu|count_cycle[31]~127 ))

	.dataa(gnd),
	.datab(\cpu|count_cycle [32]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[31]~127 ),
	.combout(\cpu|count_cycle[32]~128_combout ),
	.cout(\cpu|count_cycle[32]~129 ));
// synopsys translate_off
defparam \cpu|count_cycle[32]~128 .lut_mask = 16'hC30C;
defparam \cpu|count_cycle[32]~128 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N1
dffeas \cpu|count_cycle[32] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[32]~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [32]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[32] .is_wysiwyg = "true";
defparam \cpu|count_cycle[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N2
fiftyfivenm_lcell_comb \cpu|count_cycle[33]~130 (
// Equation(s):
// \cpu|count_cycle[33]~130_combout  = (\cpu|count_cycle [33] & (!\cpu|count_cycle[32]~129 )) # (!\cpu|count_cycle [33] & ((\cpu|count_cycle[32]~129 ) # (GND)))
// \cpu|count_cycle[33]~131  = CARRY((!\cpu|count_cycle[32]~129 ) # (!\cpu|count_cycle [33]))

	.dataa(gnd),
	.datab(\cpu|count_cycle [33]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[32]~129 ),
	.combout(\cpu|count_cycle[33]~130_combout ),
	.cout(\cpu|count_cycle[33]~131 ));
// synopsys translate_off
defparam \cpu|count_cycle[33]~130 .lut_mask = 16'h3C3F;
defparam \cpu|count_cycle[33]~130 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N3
dffeas \cpu|count_cycle[33] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[33]~130_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [33]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[33] .is_wysiwyg = "true";
defparam \cpu|count_cycle[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N4
fiftyfivenm_lcell_comb \cpu|count_cycle[34]~132 (
// Equation(s):
// \cpu|count_cycle[34]~132_combout  = (\cpu|count_cycle [34] & (\cpu|count_cycle[33]~131  $ (GND))) # (!\cpu|count_cycle [34] & (!\cpu|count_cycle[33]~131  & VCC))
// \cpu|count_cycle[34]~133  = CARRY((\cpu|count_cycle [34] & !\cpu|count_cycle[33]~131 ))

	.dataa(gnd),
	.datab(\cpu|count_cycle [34]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[33]~131 ),
	.combout(\cpu|count_cycle[34]~132_combout ),
	.cout(\cpu|count_cycle[34]~133 ));
// synopsys translate_off
defparam \cpu|count_cycle[34]~132 .lut_mask = 16'hC30C;
defparam \cpu|count_cycle[34]~132 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N5
dffeas \cpu|count_cycle[34] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[34]~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [34]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[34] .is_wysiwyg = "true";
defparam \cpu|count_cycle[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N6
fiftyfivenm_lcell_comb \cpu|count_cycle[35]~134 (
// Equation(s):
// \cpu|count_cycle[35]~134_combout  = (\cpu|count_cycle [35] & (!\cpu|count_cycle[34]~133 )) # (!\cpu|count_cycle [35] & ((\cpu|count_cycle[34]~133 ) # (GND)))
// \cpu|count_cycle[35]~135  = CARRY((!\cpu|count_cycle[34]~133 ) # (!\cpu|count_cycle [35]))

	.dataa(\cpu|count_cycle [35]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[34]~133 ),
	.combout(\cpu|count_cycle[35]~134_combout ),
	.cout(\cpu|count_cycle[35]~135 ));
// synopsys translate_off
defparam \cpu|count_cycle[35]~134 .lut_mask = 16'h5A5F;
defparam \cpu|count_cycle[35]~134 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N7
dffeas \cpu|count_cycle[35] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[35]~134_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [35]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[35] .is_wysiwyg = "true";
defparam \cpu|count_cycle[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N8
fiftyfivenm_lcell_comb \cpu|count_cycle[36]~136 (
// Equation(s):
// \cpu|count_cycle[36]~136_combout  = (\cpu|count_cycle [36] & (\cpu|count_cycle[35]~135  $ (GND))) # (!\cpu|count_cycle [36] & (!\cpu|count_cycle[35]~135  & VCC))
// \cpu|count_cycle[36]~137  = CARRY((\cpu|count_cycle [36] & !\cpu|count_cycle[35]~135 ))

	.dataa(gnd),
	.datab(\cpu|count_cycle [36]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[35]~135 ),
	.combout(\cpu|count_cycle[36]~136_combout ),
	.cout(\cpu|count_cycle[36]~137 ));
// synopsys translate_off
defparam \cpu|count_cycle[36]~136 .lut_mask = 16'hC30C;
defparam \cpu|count_cycle[36]~136 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N9
dffeas \cpu|count_cycle[36] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[36]~136_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [36]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[36] .is_wysiwyg = "true";
defparam \cpu|count_cycle[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N10
fiftyfivenm_lcell_comb \cpu|count_cycle[37]~138 (
// Equation(s):
// \cpu|count_cycle[37]~138_combout  = (\cpu|count_cycle [37] & (!\cpu|count_cycle[36]~137 )) # (!\cpu|count_cycle [37] & ((\cpu|count_cycle[36]~137 ) # (GND)))
// \cpu|count_cycle[37]~139  = CARRY((!\cpu|count_cycle[36]~137 ) # (!\cpu|count_cycle [37]))

	.dataa(\cpu|count_cycle [37]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[36]~137 ),
	.combout(\cpu|count_cycle[37]~138_combout ),
	.cout(\cpu|count_cycle[37]~139 ));
// synopsys translate_off
defparam \cpu|count_cycle[37]~138 .lut_mask = 16'h5A5F;
defparam \cpu|count_cycle[37]~138 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N11
dffeas \cpu|count_cycle[37] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[37]~138_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [37]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[37] .is_wysiwyg = "true";
defparam \cpu|count_cycle[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N12
fiftyfivenm_lcell_comb \cpu|count_cycle[38]~140 (
// Equation(s):
// \cpu|count_cycle[38]~140_combout  = (\cpu|count_cycle [38] & (\cpu|count_cycle[37]~139  $ (GND))) # (!\cpu|count_cycle [38] & (!\cpu|count_cycle[37]~139  & VCC))
// \cpu|count_cycle[38]~141  = CARRY((\cpu|count_cycle [38] & !\cpu|count_cycle[37]~139 ))

	.dataa(\cpu|count_cycle [38]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[37]~139 ),
	.combout(\cpu|count_cycle[38]~140_combout ),
	.cout(\cpu|count_cycle[38]~141 ));
// synopsys translate_off
defparam \cpu|count_cycle[38]~140 .lut_mask = 16'hA50A;
defparam \cpu|count_cycle[38]~140 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N13
dffeas \cpu|count_cycle[38] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[38]~140_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [38]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[38] .is_wysiwyg = "true";
defparam \cpu|count_cycle[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N14
fiftyfivenm_lcell_comb \cpu|count_cycle[39]~142 (
// Equation(s):
// \cpu|count_cycle[39]~142_combout  = (\cpu|count_cycle [39] & (!\cpu|count_cycle[38]~141 )) # (!\cpu|count_cycle [39] & ((\cpu|count_cycle[38]~141 ) # (GND)))
// \cpu|count_cycle[39]~143  = CARRY((!\cpu|count_cycle[38]~141 ) # (!\cpu|count_cycle [39]))

	.dataa(gnd),
	.datab(\cpu|count_cycle [39]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[38]~141 ),
	.combout(\cpu|count_cycle[39]~142_combout ),
	.cout(\cpu|count_cycle[39]~143 ));
// synopsys translate_off
defparam \cpu|count_cycle[39]~142 .lut_mask = 16'h3C3F;
defparam \cpu|count_cycle[39]~142 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N15
dffeas \cpu|count_cycle[39] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[39]~142_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [39]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[39] .is_wysiwyg = "true";
defparam \cpu|count_cycle[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N16
fiftyfivenm_lcell_comb \cpu|count_cycle[40]~144 (
// Equation(s):
// \cpu|count_cycle[40]~144_combout  = (\cpu|count_cycle [40] & (\cpu|count_cycle[39]~143  $ (GND))) # (!\cpu|count_cycle [40] & (!\cpu|count_cycle[39]~143  & VCC))
// \cpu|count_cycle[40]~145  = CARRY((\cpu|count_cycle [40] & !\cpu|count_cycle[39]~143 ))

	.dataa(gnd),
	.datab(\cpu|count_cycle [40]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[39]~143 ),
	.combout(\cpu|count_cycle[40]~144_combout ),
	.cout(\cpu|count_cycle[40]~145 ));
// synopsys translate_off
defparam \cpu|count_cycle[40]~144 .lut_mask = 16'hC30C;
defparam \cpu|count_cycle[40]~144 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N17
dffeas \cpu|count_cycle[40] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[40]~144_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [40]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[40] .is_wysiwyg = "true";
defparam \cpu|count_cycle[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N18
fiftyfivenm_lcell_comb \cpu|count_cycle[41]~146 (
// Equation(s):
// \cpu|count_cycle[41]~146_combout  = (\cpu|count_cycle [41] & (!\cpu|count_cycle[40]~145 )) # (!\cpu|count_cycle [41] & ((\cpu|count_cycle[40]~145 ) # (GND)))
// \cpu|count_cycle[41]~147  = CARRY((!\cpu|count_cycle[40]~145 ) # (!\cpu|count_cycle [41]))

	.dataa(gnd),
	.datab(\cpu|count_cycle [41]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[40]~145 ),
	.combout(\cpu|count_cycle[41]~146_combout ),
	.cout(\cpu|count_cycle[41]~147 ));
// synopsys translate_off
defparam \cpu|count_cycle[41]~146 .lut_mask = 16'h3C3F;
defparam \cpu|count_cycle[41]~146 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N19
dffeas \cpu|count_cycle[41] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[41]~146_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [41]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[41] .is_wysiwyg = "true";
defparam \cpu|count_cycle[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N20
fiftyfivenm_lcell_comb \cpu|count_cycle[42]~148 (
// Equation(s):
// \cpu|count_cycle[42]~148_combout  = (\cpu|count_cycle [42] & (\cpu|count_cycle[41]~147  $ (GND))) # (!\cpu|count_cycle [42] & (!\cpu|count_cycle[41]~147  & VCC))
// \cpu|count_cycle[42]~149  = CARRY((\cpu|count_cycle [42] & !\cpu|count_cycle[41]~147 ))

	.dataa(gnd),
	.datab(\cpu|count_cycle [42]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[41]~147 ),
	.combout(\cpu|count_cycle[42]~148_combout ),
	.cout(\cpu|count_cycle[42]~149 ));
// synopsys translate_off
defparam \cpu|count_cycle[42]~148 .lut_mask = 16'hC30C;
defparam \cpu|count_cycle[42]~148 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N21
dffeas \cpu|count_cycle[42] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[42]~148_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [42]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[42] .is_wysiwyg = "true";
defparam \cpu|count_cycle[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N22
fiftyfivenm_lcell_comb \cpu|count_cycle[43]~150 (
// Equation(s):
// \cpu|count_cycle[43]~150_combout  = (\cpu|count_cycle [43] & (!\cpu|count_cycle[42]~149 )) # (!\cpu|count_cycle [43] & ((\cpu|count_cycle[42]~149 ) # (GND)))
// \cpu|count_cycle[43]~151  = CARRY((!\cpu|count_cycle[42]~149 ) # (!\cpu|count_cycle [43]))

	.dataa(\cpu|count_cycle [43]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[42]~149 ),
	.combout(\cpu|count_cycle[43]~150_combout ),
	.cout(\cpu|count_cycle[43]~151 ));
// synopsys translate_off
defparam \cpu|count_cycle[43]~150 .lut_mask = 16'h5A5F;
defparam \cpu|count_cycle[43]~150 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N23
dffeas \cpu|count_cycle[43] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[43]~150_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [43]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[43] .is_wysiwyg = "true";
defparam \cpu|count_cycle[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N24
fiftyfivenm_lcell_comb \cpu|count_cycle[44]~152 (
// Equation(s):
// \cpu|count_cycle[44]~152_combout  = (\cpu|count_cycle [44] & (\cpu|count_cycle[43]~151  $ (GND))) # (!\cpu|count_cycle [44] & (!\cpu|count_cycle[43]~151  & VCC))
// \cpu|count_cycle[44]~153  = CARRY((\cpu|count_cycle [44] & !\cpu|count_cycle[43]~151 ))

	.dataa(gnd),
	.datab(\cpu|count_cycle [44]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[43]~151 ),
	.combout(\cpu|count_cycle[44]~152_combout ),
	.cout(\cpu|count_cycle[44]~153 ));
// synopsys translate_off
defparam \cpu|count_cycle[44]~152 .lut_mask = 16'hC30C;
defparam \cpu|count_cycle[44]~152 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N25
dffeas \cpu|count_cycle[44] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[44]~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [44]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[44] .is_wysiwyg = "true";
defparam \cpu|count_cycle[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N26
fiftyfivenm_lcell_comb \cpu|count_cycle[45]~154 (
// Equation(s):
// \cpu|count_cycle[45]~154_combout  = (\cpu|count_cycle [45] & (!\cpu|count_cycle[44]~153 )) # (!\cpu|count_cycle [45] & ((\cpu|count_cycle[44]~153 ) # (GND)))
// \cpu|count_cycle[45]~155  = CARRY((!\cpu|count_cycle[44]~153 ) # (!\cpu|count_cycle [45]))

	.dataa(\cpu|count_cycle [45]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[44]~153 ),
	.combout(\cpu|count_cycle[45]~154_combout ),
	.cout(\cpu|count_cycle[45]~155 ));
// synopsys translate_off
defparam \cpu|count_cycle[45]~154 .lut_mask = 16'h5A5F;
defparam \cpu|count_cycle[45]~154 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N27
dffeas \cpu|count_cycle[45] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[45]~154_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [45]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[45] .is_wysiwyg = "true";
defparam \cpu|count_cycle[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N28
fiftyfivenm_lcell_comb \cpu|count_cycle[46]~156 (
// Equation(s):
// \cpu|count_cycle[46]~156_combout  = (\cpu|count_cycle [46] & (\cpu|count_cycle[45]~155  $ (GND))) # (!\cpu|count_cycle [46] & (!\cpu|count_cycle[45]~155  & VCC))
// \cpu|count_cycle[46]~157  = CARRY((\cpu|count_cycle [46] & !\cpu|count_cycle[45]~155 ))

	.dataa(gnd),
	.datab(\cpu|count_cycle [46]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[45]~155 ),
	.combout(\cpu|count_cycle[46]~156_combout ),
	.cout(\cpu|count_cycle[46]~157 ));
// synopsys translate_off
defparam \cpu|count_cycle[46]~156 .lut_mask = 16'hC30C;
defparam \cpu|count_cycle[46]~156 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N29
dffeas \cpu|count_cycle[46] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[46]~156_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [46]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[46] .is_wysiwyg = "true";
defparam \cpu|count_cycle[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N30
fiftyfivenm_lcell_comb \cpu|count_cycle[47]~158 (
// Equation(s):
// \cpu|count_cycle[47]~158_combout  = (\cpu|count_cycle [47] & (!\cpu|count_cycle[46]~157 )) # (!\cpu|count_cycle [47] & ((\cpu|count_cycle[46]~157 ) # (GND)))
// \cpu|count_cycle[47]~159  = CARRY((!\cpu|count_cycle[46]~157 ) # (!\cpu|count_cycle [47]))

	.dataa(\cpu|count_cycle [47]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[46]~157 ),
	.combout(\cpu|count_cycle[47]~158_combout ),
	.cout(\cpu|count_cycle[47]~159 ));
// synopsys translate_off
defparam \cpu|count_cycle[47]~158 .lut_mask = 16'h5A5F;
defparam \cpu|count_cycle[47]~158 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y20_N31
dffeas \cpu|count_cycle[47] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[47]~158_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [47]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[47] .is_wysiwyg = "true";
defparam \cpu|count_cycle[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N0
fiftyfivenm_lcell_comb \cpu|count_cycle[48]~160 (
// Equation(s):
// \cpu|count_cycle[48]~160_combout  = (\cpu|count_cycle [48] & (\cpu|count_cycle[47]~159  $ (GND))) # (!\cpu|count_cycle [48] & (!\cpu|count_cycle[47]~159  & VCC))
// \cpu|count_cycle[48]~161  = CARRY((\cpu|count_cycle [48] & !\cpu|count_cycle[47]~159 ))

	.dataa(gnd),
	.datab(\cpu|count_cycle [48]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[47]~159 ),
	.combout(\cpu|count_cycle[48]~160_combout ),
	.cout(\cpu|count_cycle[48]~161 ));
// synopsys translate_off
defparam \cpu|count_cycle[48]~160 .lut_mask = 16'hC30C;
defparam \cpu|count_cycle[48]~160 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N1
dffeas \cpu|count_cycle[48] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[48]~160_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [48]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[48] .is_wysiwyg = "true";
defparam \cpu|count_cycle[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N2
fiftyfivenm_lcell_comb \cpu|count_cycle[49]~162 (
// Equation(s):
// \cpu|count_cycle[49]~162_combout  = (\cpu|count_cycle [49] & (!\cpu|count_cycle[48]~161 )) # (!\cpu|count_cycle [49] & ((\cpu|count_cycle[48]~161 ) # (GND)))
// \cpu|count_cycle[49]~163  = CARRY((!\cpu|count_cycle[48]~161 ) # (!\cpu|count_cycle [49]))

	.dataa(gnd),
	.datab(\cpu|count_cycle [49]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[48]~161 ),
	.combout(\cpu|count_cycle[49]~162_combout ),
	.cout(\cpu|count_cycle[49]~163 ));
// synopsys translate_off
defparam \cpu|count_cycle[49]~162 .lut_mask = 16'h3C3F;
defparam \cpu|count_cycle[49]~162 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N3
dffeas \cpu|count_cycle[49] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[49]~162_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [49]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[49] .is_wysiwyg = "true";
defparam \cpu|count_cycle[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N4
fiftyfivenm_lcell_comb \cpu|count_cycle[50]~164 (
// Equation(s):
// \cpu|count_cycle[50]~164_combout  = (\cpu|count_cycle [50] & (\cpu|count_cycle[49]~163  $ (GND))) # (!\cpu|count_cycle [50] & (!\cpu|count_cycle[49]~163  & VCC))
// \cpu|count_cycle[50]~165  = CARRY((\cpu|count_cycle [50] & !\cpu|count_cycle[49]~163 ))

	.dataa(gnd),
	.datab(\cpu|count_cycle [50]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[49]~163 ),
	.combout(\cpu|count_cycle[50]~164_combout ),
	.cout(\cpu|count_cycle[50]~165 ));
// synopsys translate_off
defparam \cpu|count_cycle[50]~164 .lut_mask = 16'hC30C;
defparam \cpu|count_cycle[50]~164 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N5
dffeas \cpu|count_cycle[50] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[50]~164_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [50]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[50] .is_wysiwyg = "true";
defparam \cpu|count_cycle[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N6
fiftyfivenm_lcell_comb \cpu|count_cycle[51]~166 (
// Equation(s):
// \cpu|count_cycle[51]~166_combout  = (\cpu|count_cycle [51] & (!\cpu|count_cycle[50]~165 )) # (!\cpu|count_cycle [51] & ((\cpu|count_cycle[50]~165 ) # (GND)))
// \cpu|count_cycle[51]~167  = CARRY((!\cpu|count_cycle[50]~165 ) # (!\cpu|count_cycle [51]))

	.dataa(\cpu|count_cycle [51]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[50]~165 ),
	.combout(\cpu|count_cycle[51]~166_combout ),
	.cout(\cpu|count_cycle[51]~167 ));
// synopsys translate_off
defparam \cpu|count_cycle[51]~166 .lut_mask = 16'h5A5F;
defparam \cpu|count_cycle[51]~166 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N7
dffeas \cpu|count_cycle[51] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[51]~166_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [51]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[51] .is_wysiwyg = "true";
defparam \cpu|count_cycle[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N8
fiftyfivenm_lcell_comb \cpu|count_cycle[52]~168 (
// Equation(s):
// \cpu|count_cycle[52]~168_combout  = (\cpu|count_cycle [52] & (\cpu|count_cycle[51]~167  $ (GND))) # (!\cpu|count_cycle [52] & (!\cpu|count_cycle[51]~167  & VCC))
// \cpu|count_cycle[52]~169  = CARRY((\cpu|count_cycle [52] & !\cpu|count_cycle[51]~167 ))

	.dataa(gnd),
	.datab(\cpu|count_cycle [52]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[51]~167 ),
	.combout(\cpu|count_cycle[52]~168_combout ),
	.cout(\cpu|count_cycle[52]~169 ));
// synopsys translate_off
defparam \cpu|count_cycle[52]~168 .lut_mask = 16'hC30C;
defparam \cpu|count_cycle[52]~168 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N9
dffeas \cpu|count_cycle[52] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[52]~168_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [52]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[52] .is_wysiwyg = "true";
defparam \cpu|count_cycle[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N10
fiftyfivenm_lcell_comb \cpu|count_cycle[53]~170 (
// Equation(s):
// \cpu|count_cycle[53]~170_combout  = (\cpu|count_cycle [53] & (!\cpu|count_cycle[52]~169 )) # (!\cpu|count_cycle [53] & ((\cpu|count_cycle[52]~169 ) # (GND)))
// \cpu|count_cycle[53]~171  = CARRY((!\cpu|count_cycle[52]~169 ) # (!\cpu|count_cycle [53]))

	.dataa(\cpu|count_cycle [53]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[52]~169 ),
	.combout(\cpu|count_cycle[53]~170_combout ),
	.cout(\cpu|count_cycle[53]~171 ));
// synopsys translate_off
defparam \cpu|count_cycle[53]~170 .lut_mask = 16'h5A5F;
defparam \cpu|count_cycle[53]~170 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N11
dffeas \cpu|count_cycle[53] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[53]~170_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [53]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[53] .is_wysiwyg = "true";
defparam \cpu|count_cycle[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N12
fiftyfivenm_lcell_comb \cpu|count_cycle[54]~172 (
// Equation(s):
// \cpu|count_cycle[54]~172_combout  = (\cpu|count_cycle [54] & (\cpu|count_cycle[53]~171  $ (GND))) # (!\cpu|count_cycle [54] & (!\cpu|count_cycle[53]~171  & VCC))
// \cpu|count_cycle[54]~173  = CARRY((\cpu|count_cycle [54] & !\cpu|count_cycle[53]~171 ))

	.dataa(\cpu|count_cycle [54]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[53]~171 ),
	.combout(\cpu|count_cycle[54]~172_combout ),
	.cout(\cpu|count_cycle[54]~173 ));
// synopsys translate_off
defparam \cpu|count_cycle[54]~172 .lut_mask = 16'hA50A;
defparam \cpu|count_cycle[54]~172 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N13
dffeas \cpu|count_cycle[54] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[54]~172_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [54]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[54] .is_wysiwyg = "true";
defparam \cpu|count_cycle[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N14
fiftyfivenm_lcell_comb \cpu|count_cycle[55]~174 (
// Equation(s):
// \cpu|count_cycle[55]~174_combout  = (\cpu|count_cycle [55] & (!\cpu|count_cycle[54]~173 )) # (!\cpu|count_cycle [55] & ((\cpu|count_cycle[54]~173 ) # (GND)))
// \cpu|count_cycle[55]~175  = CARRY((!\cpu|count_cycle[54]~173 ) # (!\cpu|count_cycle [55]))

	.dataa(gnd),
	.datab(\cpu|count_cycle [55]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[54]~173 ),
	.combout(\cpu|count_cycle[55]~174_combout ),
	.cout(\cpu|count_cycle[55]~175 ));
// synopsys translate_off
defparam \cpu|count_cycle[55]~174 .lut_mask = 16'h3C3F;
defparam \cpu|count_cycle[55]~174 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N15
dffeas \cpu|count_cycle[55] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[55]~174_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [55]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[55] .is_wysiwyg = "true";
defparam \cpu|count_cycle[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N16
fiftyfivenm_lcell_comb \cpu|count_cycle[56]~176 (
// Equation(s):
// \cpu|count_cycle[56]~176_combout  = (\cpu|count_cycle [56] & (\cpu|count_cycle[55]~175  $ (GND))) # (!\cpu|count_cycle [56] & (!\cpu|count_cycle[55]~175  & VCC))
// \cpu|count_cycle[56]~177  = CARRY((\cpu|count_cycle [56] & !\cpu|count_cycle[55]~175 ))

	.dataa(gnd),
	.datab(\cpu|count_cycle [56]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[55]~175 ),
	.combout(\cpu|count_cycle[56]~176_combout ),
	.cout(\cpu|count_cycle[56]~177 ));
// synopsys translate_off
defparam \cpu|count_cycle[56]~176 .lut_mask = 16'hC30C;
defparam \cpu|count_cycle[56]~176 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N17
dffeas \cpu|count_cycle[56] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[56]~176_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [56]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[56] .is_wysiwyg = "true";
defparam \cpu|count_cycle[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N18
fiftyfivenm_lcell_comb \cpu|count_cycle[57]~178 (
// Equation(s):
// \cpu|count_cycle[57]~178_combout  = (\cpu|count_cycle [57] & (!\cpu|count_cycle[56]~177 )) # (!\cpu|count_cycle [57] & ((\cpu|count_cycle[56]~177 ) # (GND)))
// \cpu|count_cycle[57]~179  = CARRY((!\cpu|count_cycle[56]~177 ) # (!\cpu|count_cycle [57]))

	.dataa(gnd),
	.datab(\cpu|count_cycle [57]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[56]~177 ),
	.combout(\cpu|count_cycle[57]~178_combout ),
	.cout(\cpu|count_cycle[57]~179 ));
// synopsys translate_off
defparam \cpu|count_cycle[57]~178 .lut_mask = 16'h3C3F;
defparam \cpu|count_cycle[57]~178 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N19
dffeas \cpu|count_cycle[57] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[57]~178_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [57]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[57] .is_wysiwyg = "true";
defparam \cpu|count_cycle[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N20
fiftyfivenm_lcell_comb \cpu|count_cycle[58]~180 (
// Equation(s):
// \cpu|count_cycle[58]~180_combout  = (\cpu|count_cycle [58] & (\cpu|count_cycle[57]~179  $ (GND))) # (!\cpu|count_cycle [58] & (!\cpu|count_cycle[57]~179  & VCC))
// \cpu|count_cycle[58]~181  = CARRY((\cpu|count_cycle [58] & !\cpu|count_cycle[57]~179 ))

	.dataa(gnd),
	.datab(\cpu|count_cycle [58]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[57]~179 ),
	.combout(\cpu|count_cycle[58]~180_combout ),
	.cout(\cpu|count_cycle[58]~181 ));
// synopsys translate_off
defparam \cpu|count_cycle[58]~180 .lut_mask = 16'hC30C;
defparam \cpu|count_cycle[58]~180 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N21
dffeas \cpu|count_cycle[58] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[58]~180_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [58]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[58] .is_wysiwyg = "true";
defparam \cpu|count_cycle[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N22
fiftyfivenm_lcell_comb \cpu|count_cycle[59]~182 (
// Equation(s):
// \cpu|count_cycle[59]~182_combout  = (\cpu|count_cycle [59] & (!\cpu|count_cycle[58]~181 )) # (!\cpu|count_cycle [59] & ((\cpu|count_cycle[58]~181 ) # (GND)))
// \cpu|count_cycle[59]~183  = CARRY((!\cpu|count_cycle[58]~181 ) # (!\cpu|count_cycle [59]))

	.dataa(\cpu|count_cycle [59]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[58]~181 ),
	.combout(\cpu|count_cycle[59]~182_combout ),
	.cout(\cpu|count_cycle[59]~183 ));
// synopsys translate_off
defparam \cpu|count_cycle[59]~182 .lut_mask = 16'h5A5F;
defparam \cpu|count_cycle[59]~182 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N23
dffeas \cpu|count_cycle[59] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[59]~182_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [59]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[59] .is_wysiwyg = "true";
defparam \cpu|count_cycle[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N28
fiftyfivenm_lcell_comb \cpu|reg_out[2]~1 (
// Equation(s):
// \cpu|reg_out[2]~1_combout  = (!\cpu|instr_rdinstr~q  & !\cpu|instr_rdinstrh~q )

	.dataa(gnd),
	.datab(\cpu|instr_rdinstr~q ),
	.datac(gnd),
	.datad(\cpu|instr_rdinstrh~q ),
	.cin(gnd),
	.combout(\cpu|reg_out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_out[2]~1 .lut_mask = 16'h0033;
defparam \cpu|reg_out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N2
fiftyfivenm_lcell_comb \cpu|Selector439~4 (
// Equation(s):
// \cpu|Selector439~4_combout  = (\cpu|reg_out[2]~4_combout  & (((!\cpu|reg_out[2]~1_combout )))) # (!\cpu|reg_out[2]~4_combout  & ((\cpu|reg_out[2]~1_combout  & (\cpu|count_cycle [27])) # (!\cpu|reg_out[2]~1_combout  & ((\cpu|count_instr [27])))))

	.dataa(\cpu|count_cycle [27]),
	.datab(\cpu|reg_out[2]~4_combout ),
	.datac(\cpu|count_instr [27]),
	.datad(\cpu|reg_out[2]~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector439~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector439~4 .lut_mask = 16'h22FC;
defparam \cpu|Selector439~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
fiftyfivenm_lcell_comb \cpu|Selector439~5 (
// Equation(s):
// \cpu|Selector439~5_combout  = (\cpu|reg_out[2]~4_combout  & ((\cpu|Selector439~4_combout  & (\cpu|count_instr [59])) # (!\cpu|Selector439~4_combout  & ((\cpu|count_cycle [59]))))) # (!\cpu|reg_out[2]~4_combout  & (((\cpu|Selector439~4_combout ))))

	.dataa(\cpu|count_instr [59]),
	.datab(\cpu|reg_out[2]~4_combout ),
	.datac(\cpu|count_cycle [59]),
	.datad(\cpu|Selector439~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector439~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector439~5 .lut_mask = 16'hBBC0;
defparam \cpu|Selector439~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
fiftyfivenm_lcell_comb \cpu|irq_mask~89 (
// Equation(s):
// \cpu|irq_mask~89_combout  = ((\cpu|cpuregs_rs1[27]~32_combout ) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\cpu|cpuregs_rs1[27]~32_combout ),
	.cin(gnd),
	.combout(\cpu|irq_mask~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~89 .lut_mask = 16'hFF5F;
defparam \cpu|irq_mask~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N26
fiftyfivenm_lcell_comb \cpu|irq_mask[21]~64 (
// Equation(s):
// \cpu|irq_mask[21]~64_combout  = (((\cpu|cpu_state.cpu_state_ld_rs1~q  & \cpu|instr_maskirq~q )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\cpu|instr_maskirq~q ),
	.cin(gnd),
	.combout(\cpu|irq_mask[21]~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask[21]~64 .lut_mask = 16'hDF5F;
defparam \cpu|irq_mask[21]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N1
dffeas \cpu|irq_mask[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[27] .is_wysiwyg = "true";
defparam \cpu|irq_mask[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
fiftyfivenm_lcell_comb \cpu|Selector439~6 (
// Equation(s):
// \cpu|Selector439~6_combout  = (\cpu|reg_out[2]~3_combout  & (!\cpu|reg_out[2]~0_combout )) # (!\cpu|reg_out[2]~3_combout  & ((\cpu|reg_out[2]~0_combout  & (\cpu|Selector439~5_combout )) # (!\cpu|reg_out[2]~0_combout  & ((\cpu|irq_mask [27])))))

	.dataa(\cpu|reg_out[2]~3_combout ),
	.datab(\cpu|reg_out[2]~0_combout ),
	.datac(\cpu|Selector439~5_combout ),
	.datad(\cpu|irq_mask [27]),
	.cin(gnd),
	.combout(\cpu|Selector439~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector439~6 .lut_mask = 16'h7362;
defparam \cpu|Selector439~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N18
fiftyfivenm_lcell_comb \cpu|Selector439~7 (
// Equation(s):
// \cpu|Selector439~7_combout  = (\cpu|reg_out[2]~3_combout  & ((\cpu|Selector439~6_combout  & ((\cpu|timer [27]))) # (!\cpu|Selector439~6_combout  & (\cpu|cpuregs_rs1[27]~32_combout )))) # (!\cpu|reg_out[2]~3_combout  & (((\cpu|Selector439~6_combout ))))

	.dataa(\cpu|cpuregs_rs1[27]~32_combout ),
	.datab(\cpu|reg_out[2]~3_combout ),
	.datac(\cpu|timer [27]),
	.datad(\cpu|Selector439~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector439~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector439~7 .lut_mask = 16'hF388;
defparam \cpu|Selector439~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N28
fiftyfivenm_lcell_comb \cpu|Selector439~8 (
// Equation(s):
// \cpu|Selector439~8_combout  = (\cpu|Selector439~3_combout ) # (((\cpu|reg_out[2]~12_combout  & \cpu|Selector439~7_combout )) # (!\cpu|Selector450~7_combout ))

	.dataa(\cpu|Selector439~3_combout ),
	.datab(\cpu|reg_out[2]~12_combout ),
	.datac(\cpu|Selector450~7_combout ),
	.datad(\cpu|Selector439~7_combout ),
	.cin(gnd),
	.combout(\cpu|Selector439~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector439~8 .lut_mask = 16'hEFAF;
defparam \cpu|Selector439~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N0
fiftyfivenm_lcell_comb \cpu|Selector439~9 (
// Equation(s):
// \cpu|Selector439~9_combout  = (\cpu|Selector439~10_combout  & ((\cpu|Selector439~8_combout ) # ((\cpu|cpu_state.cpu_state_exec~q  & \cpu|Add10~54_combout ))))

	.dataa(\cpu|Selector439~10_combout ),
	.datab(\cpu|cpu_state.cpu_state_exec~q ),
	.datac(\cpu|Add10~54_combout ),
	.datad(\cpu|Selector439~8_combout ),
	.cin(gnd),
	.combout(\cpu|Selector439~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector439~9 .lut_mask = 16'hAA80;
defparam \cpu|Selector439~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N1
dffeas \cpu|reg_out[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector439~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[27] .is_wysiwyg = "true";
defparam \cpu|reg_out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N2
fiftyfivenm_lcell_comb \cpu|instr_srai~1 (
// Equation(s):
// \cpu|instr_srai~1_combout  = (\cpu|is_alu_reg_imm~q  & (\cpu|Equal35~0_combout  & (\cpu|Equal26~0_combout  & \cpu|mem_rdata_q [14])))

	.dataa(\cpu|is_alu_reg_imm~q ),
	.datab(\cpu|Equal35~0_combout ),
	.datac(\cpu|Equal26~0_combout ),
	.datad(\cpu|mem_rdata_q [14]),
	.cin(gnd),
	.combout(\cpu|instr_srai~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_srai~1 .lut_mask = 16'h8000;
defparam \cpu|instr_srai~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N3
dffeas \cpu|instr_srai (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_srai~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_srai~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_srai .is_wysiwyg = "true";
defparam \cpu|instr_srai .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
fiftyfivenm_lcell_comb \cpu|ShiftRight0~65 (
// Equation(s):
// \cpu|ShiftRight0~65_combout  = (\cpu|instr_srai~q ) # ((\cpu|instr_sra~q ) # ((!\cpu|reg_op2 [0] & !\cpu|reg_op2 [1])))

	.dataa(\cpu|reg_op2 [0]),
	.datab(\cpu|instr_srai~q ),
	.datac(\cpu|reg_op2 [1]),
	.datad(\cpu|instr_sra~q ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~65 .lut_mask = 16'hFFCD;
defparam \cpu|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
fiftyfivenm_lcell_comb \cpu|ShiftRight0~40 (
// Equation(s):
// \cpu|ShiftRight0~40_combout  = (\cpu|reg_op2 [1] & ((\cpu|reg_op1 [29]))) # (!\cpu|reg_op2 [1] & (\cpu|reg_op1 [27]))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [1]),
	.datac(\cpu|reg_op1 [27]),
	.datad(\cpu|reg_op1 [29]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~40 .lut_mask = 16'hFC30;
defparam \cpu|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
fiftyfivenm_lcell_comb \cpu|ShiftRight0~39 (
// Equation(s):
// \cpu|ShiftRight0~39_combout  = (\cpu|reg_op2 [1] & ((\cpu|reg_op1 [30]))) # (!\cpu|reg_op2 [1] & (\cpu|reg_op1 [28]))

	.dataa(\cpu|reg_op1 [28]),
	.datab(\cpu|reg_op2 [1]),
	.datac(\cpu|reg_op1 [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~39 .lut_mask = 16'hE2E2;
defparam \cpu|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
fiftyfivenm_lcell_comb \cpu|ShiftRight0~41 (
// Equation(s):
// \cpu|ShiftRight0~41_combout  = (\cpu|reg_op2 [0] & ((\cpu|ShiftRight0~39_combout ))) # (!\cpu|reg_op2 [0] & (\cpu|ShiftRight0~40_combout ))

	.dataa(\cpu|reg_op2 [0]),
	.datab(\cpu|ShiftRight0~40_combout ),
	.datac(gnd),
	.datad(\cpu|ShiftRight0~39_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~41 .lut_mask = 16'hEE44;
defparam \cpu|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
fiftyfivenm_lcell_comb \cpu|ShiftRight0~66 (
// Equation(s):
// \cpu|ShiftRight0~66_combout  = (\cpu|reg_op2 [2] & (\cpu|reg_op1 [31] & (\cpu|ShiftRight0~65_combout ))) # (!\cpu|reg_op2 [2] & (((\cpu|ShiftRight0~41_combout ))))

	.dataa(\cpu|reg_op1 [31]),
	.datab(\cpu|reg_op2 [2]),
	.datac(\cpu|ShiftRight0~65_combout ),
	.datad(\cpu|ShiftRight0~41_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~66 .lut_mask = 16'hB380;
defparam \cpu|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
fiftyfivenm_lcell_comb \cpu|Selector98~8 (
// Equation(s):
// \cpu|Selector98~8_combout  = (!\cpu|alu_out_q[3]~1_combout  & ((\cpu|reg_op2 [3] & ((\cpu|Selector109~0_combout ))) # (!\cpu|reg_op2 [3] & (\cpu|ShiftRight0~66_combout ))))

	.dataa(\cpu|ShiftRight0~66_combout ),
	.datab(\cpu|alu_out_q[3]~1_combout ),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|Selector109~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector98~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector98~8 .lut_mask = 16'h3202;
defparam \cpu|Selector98~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
fiftyfivenm_lcell_comb \cpu|instr_and~0 (
// Equation(s):
// \cpu|instr_and~0_combout  = (\cpu|mem_rdata_q [14] & (\cpu|instr_xor~0_combout  & (\cpu|mem_rdata_q [13] & \cpu|mem_rdata_q [12])))

	.dataa(\cpu|mem_rdata_q [14]),
	.datab(\cpu|instr_xor~0_combout ),
	.datac(\cpu|mem_rdata_q [13]),
	.datad(\cpu|mem_rdata_q [12]),
	.cin(gnd),
	.combout(\cpu|instr_and~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_and~0 .lut_mask = 16'h8000;
defparam \cpu|instr_and~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N23
dffeas \cpu|instr_and (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_and~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|instr_slti~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_and~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_and .is_wysiwyg = "true";
defparam \cpu|instr_and .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
fiftyfivenm_lcell_comb \cpu|WideNor2~11 (
// Equation(s):
// \cpu|WideNor2~11_combout  = (!\cpu|instr_and~q  & !\cpu|instr_andi~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|instr_and~q ),
	.datad(\cpu|instr_andi~q ),
	.cin(gnd),
	.combout(\cpu|WideNor2~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideNor2~11 .lut_mask = 16'h000F;
defparam \cpu|WideNor2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
fiftyfivenm_lcell_comb \cpu|instr_or~0 (
// Equation(s):
// \cpu|instr_or~0_combout  = (\cpu|mem_rdata_q [14] & (\cpu|instr_xor~0_combout  & (\cpu|mem_rdata_q [13] & !\cpu|mem_rdata_q [12])))

	.dataa(\cpu|mem_rdata_q [14]),
	.datab(\cpu|instr_xor~0_combout ),
	.datac(\cpu|mem_rdata_q [13]),
	.datad(\cpu|mem_rdata_q [12]),
	.cin(gnd),
	.combout(\cpu|instr_or~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_or~0 .lut_mask = 16'h0080;
defparam \cpu|instr_or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N3
dffeas \cpu|instr_or (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_or~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|instr_slti~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_or~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_or .is_wysiwyg = "true";
defparam \cpu|instr_or .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
fiftyfivenm_lcell_comb \cpu|instr_ori~0 (
// Equation(s):
// \cpu|instr_ori~0_combout  = (\cpu|mem_rdata_q [14] & (\cpu|is_alu_reg_imm~q  & (\cpu|mem_rdata_q [13] & !\cpu|mem_rdata_q [12])))

	.dataa(\cpu|mem_rdata_q [14]),
	.datab(\cpu|is_alu_reg_imm~q ),
	.datac(\cpu|mem_rdata_q [13]),
	.datad(\cpu|mem_rdata_q [12]),
	.cin(gnd),
	.combout(\cpu|instr_ori~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_ori~0 .lut_mask = 16'h0080;
defparam \cpu|instr_ori~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N9
dffeas \cpu|instr_ori (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_ori~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|instr_slti~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_ori~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_ori .is_wysiwyg = "true";
defparam \cpu|instr_ori .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N24
fiftyfivenm_lcell_comb \cpu|WideNor2~10 (
// Equation(s):
// \cpu|WideNor2~10_combout  = (!\cpu|instr_or~q  & !\cpu|instr_ori~q )

	.dataa(\cpu|instr_or~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|instr_ori~q ),
	.cin(gnd),
	.combout(\cpu|WideNor2~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideNor2~10 .lut_mask = 16'h0055;
defparam \cpu|WideNor2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
fiftyfivenm_lcell_comb \cpu|Selector98~7 (
// Equation(s):
// \cpu|Selector98~7_combout  = (\cpu|reg_op1 [27] & (((!\cpu|WideNor2~11_combout  & \cpu|reg_op2 [27])) # (!\cpu|WideNor2~10_combout ))) # (!\cpu|reg_op1 [27] & (((\cpu|reg_op2 [27] & !\cpu|WideNor2~10_combout ))))

	.dataa(\cpu|reg_op1 [27]),
	.datab(\cpu|WideNor2~11_combout ),
	.datac(\cpu|reg_op2 [27]),
	.datad(\cpu|WideNor2~10_combout ),
	.cin(gnd),
	.combout(\cpu|Selector98~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector98~7 .lut_mask = 16'h20FA;
defparam \cpu|Selector98~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
fiftyfivenm_lcell_comb \cpu|WideNor2~9 (
// Equation(s):
// \cpu|WideNor2~9_combout  = (!\cpu|instr_xor~q  & !\cpu|instr_xori~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|instr_xor~q ),
	.datad(\cpu|instr_xori~q ),
	.cin(gnd),
	.combout(\cpu|WideNor2~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideNor2~9 .lut_mask = 16'h000F;
defparam \cpu|WideNor2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
fiftyfivenm_lcell_comb \cpu|Selector98~6 (
// Equation(s):
// \cpu|Selector98~6_combout  = (\cpu|Selector109~1_combout ) # ((!\cpu|WideNor2~9_combout  & (\cpu|reg_op1 [27] $ (\cpu|reg_op2 [27]))))

	.dataa(\cpu|reg_op1 [27]),
	.datab(\cpu|Selector109~1_combout ),
	.datac(\cpu|reg_op2 [27]),
	.datad(\cpu|WideNor2~9_combout ),
	.cin(gnd),
	.combout(\cpu|Selector98~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector98~6 .lut_mask = 16'hCCDE;
defparam \cpu|Selector98~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
fiftyfivenm_lcell_comb \cpu|Selector98~9 (
// Equation(s):
// \cpu|Selector98~9_combout  = (\cpu|Selector98~8_combout ) # ((\cpu|Selector98~7_combout ) # (\cpu|Selector98~6_combout ))

	.dataa(gnd),
	.datab(\cpu|Selector98~8_combout ),
	.datac(\cpu|Selector98~7_combout ),
	.datad(\cpu|Selector98~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector98~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector98~9 .lut_mask = 16'hFFFC;
defparam \cpu|Selector98~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
fiftyfivenm_lcell_comb \cpu|Add1~74 (
// Equation(s):
// \cpu|Add1~74_combout  = \cpu|instr_sub~q  $ (\cpu|reg_op2 [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|instr_sub~q ),
	.datad(\cpu|reg_op2 [27]),
	.cin(gnd),
	.combout(\cpu|Add1~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~74 .lut_mask = 16'h0FF0;
defparam \cpu|Add1~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
fiftyfivenm_lcell_comb \cpu|Add1~75 (
// Equation(s):
// \cpu|Add1~75_combout  = \cpu|instr_sub~q  $ (\cpu|reg_op2 [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|instr_sub~q ),
	.datad(\cpu|reg_op2 [26]),
	.cin(gnd),
	.combout(\cpu|Add1~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~75 .lut_mask = 16'h0FF0;
defparam \cpu|Add1~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
fiftyfivenm_lcell_comb \cpu|Add1~76 (
// Equation(s):
// \cpu|Add1~76_combout  = \cpu|instr_sub~q  $ (\cpu|reg_op2 [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|instr_sub~q ),
	.datad(\cpu|reg_op2 [25]),
	.cin(gnd),
	.combout(\cpu|Add1~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~76 .lut_mask = 16'h0FF0;
defparam \cpu|Add1~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
fiftyfivenm_lcell_comb \cpu|Add1~77 (
// Equation(s):
// \cpu|Add1~77_combout  = \cpu|reg_op2 [24] $ (\cpu|instr_sub~q )

	.dataa(\cpu|reg_op2 [24]),
	.datab(gnd),
	.datac(\cpu|instr_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Add1~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~77 .lut_mask = 16'h5A5A;
defparam \cpu|Add1~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
fiftyfivenm_lcell_comb \cpu|Add1~71 (
// Equation(s):
// \cpu|Add1~71_combout  = \cpu|instr_sub~q  $ (\cpu|reg_op2 [23])

	.dataa(gnd),
	.datab(\cpu|instr_sub~q ),
	.datac(\cpu|reg_op2 [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Add1~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~71 .lut_mask = 16'h3C3C;
defparam \cpu|Add1~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
fiftyfivenm_lcell_comb \cpu|Add1~68 (
// Equation(s):
// \cpu|Add1~68_combout  = \cpu|instr_sub~q  $ (\cpu|reg_op2 [22])

	.dataa(gnd),
	.datab(\cpu|instr_sub~q ),
	.datac(\cpu|reg_op2 [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Add1~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~68 .lut_mask = 16'h3C3C;
defparam \cpu|Add1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N4
fiftyfivenm_lcell_comb \cpu|Add1~65 (
// Equation(s):
// \cpu|Add1~65_combout  = \cpu|reg_op2 [21] $ (\cpu|instr_sub~q )

	.dataa(gnd),
	.datab(\cpu|reg_op2 [21]),
	.datac(\cpu|instr_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Add1~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~65 .lut_mask = 16'h3C3C;
defparam \cpu|Add1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N18
fiftyfivenm_lcell_comb \cpu|Add1~62 (
// Equation(s):
// \cpu|Add1~62_combout  = \cpu|instr_sub~q  $ (\cpu|reg_op2 [20])

	.dataa(gnd),
	.datab(\cpu|instr_sub~q ),
	.datac(gnd),
	.datad(\cpu|reg_op2 [20]),
	.cin(gnd),
	.combout(\cpu|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~62 .lut_mask = 16'h33CC;
defparam \cpu|Add1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N30
fiftyfivenm_lcell_comb \cpu|Add1~59 (
// Equation(s):
// \cpu|Add1~59_combout  = \cpu|instr_sub~q  $ (\cpu|reg_op2 [19])

	.dataa(\cpu|instr_sub~q ),
	.datab(gnd),
	.datac(\cpu|reg_op2 [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Add1~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~59 .lut_mask = 16'h5A5A;
defparam \cpu|Add1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
fiftyfivenm_lcell_comb \cpu|Add1~56 (
// Equation(s):
// \cpu|Add1~56_combout  = \cpu|reg_op2 [18] $ (\cpu|instr_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|reg_op2 [18]),
	.datad(\cpu|instr_sub~q ),
	.cin(gnd),
	.combout(\cpu|Add1~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~56 .lut_mask = 16'h0FF0;
defparam \cpu|Add1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N2
fiftyfivenm_lcell_comb \cpu|Add1~53 (
// Equation(s):
// \cpu|Add1~53_combout  = \cpu|instr_sub~q  $ (\cpu|reg_op2 [17])

	.dataa(gnd),
	.datab(\cpu|instr_sub~q ),
	.datac(gnd),
	.datad(\cpu|reg_op2 [17]),
	.cin(gnd),
	.combout(\cpu|Add1~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~53 .lut_mask = 16'h33CC;
defparam \cpu|Add1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N28
fiftyfivenm_lcell_comb \cpu|Add1~50 (
// Equation(s):
// \cpu|Add1~50_combout  = \cpu|instr_sub~q  $ (\cpu|reg_op2 [16])

	.dataa(gnd),
	.datab(\cpu|instr_sub~q ),
	.datac(gnd),
	.datad(\cpu|reg_op2 [16]),
	.cin(gnd),
	.combout(\cpu|Add1~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~50 .lut_mask = 16'h33CC;
defparam \cpu|Add1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
fiftyfivenm_lcell_comb \cpu|Add1~8 (
// Equation(s):
// \cpu|Add1~8_combout  = \cpu|instr_sub~q  $ (\cpu|reg_op2 [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|instr_sub~q ),
	.datad(\cpu|reg_op2 [15]),
	.cin(gnd),
	.combout(\cpu|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~8 .lut_mask = 16'h0FF0;
defparam \cpu|Add1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
fiftyfivenm_lcell_comb \cpu|Add1~9 (
// Equation(s):
// \cpu|Add1~9_combout  = \cpu|instr_sub~q  $ (\cpu|reg_op2 [14])

	.dataa(gnd),
	.datab(\cpu|instr_sub~q ),
	.datac(gnd),
	.datad(\cpu|reg_op2 [14]),
	.cin(gnd),
	.combout(\cpu|Add1~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~9 .lut_mask = 16'h33CC;
defparam \cpu|Add1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
fiftyfivenm_lcell_comb \cpu|Add1~10 (
// Equation(s):
// \cpu|Add1~10_combout  = \cpu|reg_op2 [13] $ (\cpu|instr_sub~q )

	.dataa(gnd),
	.datab(\cpu|reg_op2 [13]),
	.datac(gnd),
	.datad(\cpu|instr_sub~q ),
	.cin(gnd),
	.combout(\cpu|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~10 .lut_mask = 16'h33CC;
defparam \cpu|Add1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
fiftyfivenm_lcell_comb \cpu|Add1~11 (
// Equation(s):
// \cpu|Add1~11_combout  = \cpu|reg_op2 [12] $ (\cpu|instr_sub~q )

	.dataa(\cpu|reg_op2 [12]),
	.datab(gnd),
	.datac(\cpu|instr_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Add1~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~11 .lut_mask = 16'h5A5A;
defparam \cpu|Add1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
fiftyfivenm_lcell_comb \cpu|Add1~12 (
// Equation(s):
// \cpu|Add1~12_combout  = \cpu|instr_sub~q  $ (\cpu|reg_op2 [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|instr_sub~q ),
	.datad(\cpu|reg_op2 [11]),
	.cin(gnd),
	.combout(\cpu|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~12 .lut_mask = 16'h0FF0;
defparam \cpu|Add1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
fiftyfivenm_lcell_comb \cpu|Add1~13 (
// Equation(s):
// \cpu|Add1~13_combout  = \cpu|reg_op2 [10] $ (\cpu|instr_sub~q )

	.dataa(gnd),
	.datab(\cpu|reg_op2 [10]),
	.datac(\cpu|instr_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Add1~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~13 .lut_mask = 16'h3C3C;
defparam \cpu|Add1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
fiftyfivenm_lcell_comb \cpu|Add1~14 (
// Equation(s):
// \cpu|Add1~14_combout  = \cpu|instr_sub~q  $ (\cpu|reg_op2 [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|instr_sub~q ),
	.datad(\cpu|reg_op2 [9]),
	.cin(gnd),
	.combout(\cpu|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~14 .lut_mask = 16'h0FF0;
defparam \cpu|Add1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
fiftyfivenm_lcell_comb \cpu|Add1~16 (
// Equation(s):
// \cpu|Add1~16_combout  = \cpu|instr_sub~q  $ (\cpu|reg_op2 [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|instr_sub~q ),
	.datad(\cpu|reg_op2 [7]),
	.cin(gnd),
	.combout(\cpu|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~16 .lut_mask = 16'h0FF0;
defparam \cpu|Add1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
fiftyfivenm_lcell_comb \cpu|Add1~17 (
// Equation(s):
// \cpu|Add1~17_combout  = \cpu|instr_sub~q  $ (\cpu|reg_op2 [6])

	.dataa(gnd),
	.datab(\cpu|instr_sub~q ),
	.datac(gnd),
	.datad(\cpu|reg_op2 [6]),
	.cin(gnd),
	.combout(\cpu|Add1~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~17 .lut_mask = 16'h33CC;
defparam \cpu|Add1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
fiftyfivenm_lcell_comb \cpu|Add1~18 (
// Equation(s):
// \cpu|Add1~18_combout  = \cpu|reg_op2 [5] $ (\cpu|instr_sub~q )

	.dataa(gnd),
	.datab(\cpu|reg_op2 [5]),
	.datac(gnd),
	.datad(\cpu|instr_sub~q ),
	.cin(gnd),
	.combout(\cpu|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~18 .lut_mask = 16'h33CC;
defparam \cpu|Add1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
fiftyfivenm_lcell_comb \cpu|Add1~19 (
// Equation(s):
// \cpu|Add1~19_combout  = \cpu|instr_sub~q  $ (\cpu|reg_op2 [4])

	.dataa(gnd),
	.datab(\cpu|instr_sub~q ),
	.datac(gnd),
	.datad(\cpu|reg_op2 [4]),
	.cin(gnd),
	.combout(\cpu|Add1~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~19 .lut_mask = 16'h33CC;
defparam \cpu|Add1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
fiftyfivenm_lcell_comb \cpu|Add1~20 (
// Equation(s):
// \cpu|Add1~20_combout  = \cpu|instr_sub~q  $ (\cpu|reg_op2 [3])

	.dataa(\cpu|instr_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|reg_op2 [3]),
	.cin(gnd),
	.combout(\cpu|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~20 .lut_mask = 16'h55AA;
defparam \cpu|Add1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
fiftyfivenm_lcell_comb \cpu|Add1~21 (
// Equation(s):
// \cpu|Add1~21_combout  = \cpu|instr_sub~q  $ (\cpu|reg_op2 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|instr_sub~q ),
	.datad(\cpu|reg_op2 [2]),
	.cin(gnd),
	.combout(\cpu|Add1~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~21 .lut_mask = 16'h0FF0;
defparam \cpu|Add1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N24
fiftyfivenm_lcell_comb \cpu|Add1~0 (
// Equation(s):
// \cpu|Add1~0_combout  = \cpu|instr_sub~q  $ (\cpu|reg_op2 [1])

	.dataa(gnd),
	.datab(\cpu|instr_sub~q ),
	.datac(gnd),
	.datad(\cpu|reg_op2 [1]),
	.cin(gnd),
	.combout(\cpu|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~0 .lut_mask = 16'h33CC;
defparam \cpu|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
fiftyfivenm_lcell_comb \cpu|Add1~1 (
// Equation(s):
// \cpu|Add1~1_combout  = \cpu|reg_op2 [0] $ (\cpu|instr_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|reg_op2 [0]),
	.datad(\cpu|instr_sub~q ),
	.cin(gnd),
	.combout(\cpu|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~1 .lut_mask = 16'h0FF0;
defparam \cpu|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
fiftyfivenm_lcell_comb \cpu|Add1~3 (
// Equation(s):
// \cpu|Add1~3_cout  = CARRY(\cpu|instr_sub~q )

	.dataa(gnd),
	.datab(\cpu|instr_sub~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|Add1~3_cout ));
// synopsys translate_off
defparam \cpu|Add1~3 .lut_mask = 16'h00CC;
defparam \cpu|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
fiftyfivenm_lcell_comb \cpu|Add1~4 (
// Equation(s):
// \cpu|Add1~4_combout  = (\cpu|reg_op1 [0] & ((\cpu|Add1~1_combout  & (\cpu|Add1~3_cout  & VCC)) # (!\cpu|Add1~1_combout  & (!\cpu|Add1~3_cout )))) # (!\cpu|reg_op1 [0] & ((\cpu|Add1~1_combout  & (!\cpu|Add1~3_cout )) # (!\cpu|Add1~1_combout  & 
// ((\cpu|Add1~3_cout ) # (GND)))))
// \cpu|Add1~5  = CARRY((\cpu|reg_op1 [0] & (!\cpu|Add1~1_combout  & !\cpu|Add1~3_cout )) # (!\cpu|reg_op1 [0] & ((!\cpu|Add1~3_cout ) # (!\cpu|Add1~1_combout ))))

	.dataa(\cpu|reg_op1 [0]),
	.datab(\cpu|Add1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~3_cout ),
	.combout(\cpu|Add1~4_combout ),
	.cout(\cpu|Add1~5 ));
// synopsys translate_off
defparam \cpu|Add1~4 .lut_mask = 16'h9617;
defparam \cpu|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
fiftyfivenm_lcell_comb \cpu|Add1~6 (
// Equation(s):
// \cpu|Add1~6_combout  = ((\cpu|Add1~0_combout  $ (\cpu|reg_op1 [1] $ (!\cpu|Add1~5 )))) # (GND)
// \cpu|Add1~7  = CARRY((\cpu|Add1~0_combout  & ((\cpu|reg_op1 [1]) # (!\cpu|Add1~5 ))) # (!\cpu|Add1~0_combout  & (\cpu|reg_op1 [1] & !\cpu|Add1~5 )))

	.dataa(\cpu|Add1~0_combout ),
	.datab(\cpu|reg_op1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~5 ),
	.combout(\cpu|Add1~6_combout ),
	.cout(\cpu|Add1~7 ));
// synopsys translate_off
defparam \cpu|Add1~6 .lut_mask = 16'h698E;
defparam \cpu|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
fiftyfivenm_lcell_comb \cpu|Add1~22 (
// Equation(s):
// \cpu|Add1~22_combout  = (\cpu|reg_op1 [2] & ((\cpu|Add1~21_combout  & (\cpu|Add1~7  & VCC)) # (!\cpu|Add1~21_combout  & (!\cpu|Add1~7 )))) # (!\cpu|reg_op1 [2] & ((\cpu|Add1~21_combout  & (!\cpu|Add1~7 )) # (!\cpu|Add1~21_combout  & ((\cpu|Add1~7 ) # 
// (GND)))))
// \cpu|Add1~23  = CARRY((\cpu|reg_op1 [2] & (!\cpu|Add1~21_combout  & !\cpu|Add1~7 )) # (!\cpu|reg_op1 [2] & ((!\cpu|Add1~7 ) # (!\cpu|Add1~21_combout ))))

	.dataa(\cpu|reg_op1 [2]),
	.datab(\cpu|Add1~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~7 ),
	.combout(\cpu|Add1~22_combout ),
	.cout(\cpu|Add1~23 ));
// synopsys translate_off
defparam \cpu|Add1~22 .lut_mask = 16'h9617;
defparam \cpu|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
fiftyfivenm_lcell_comb \cpu|Add1~24 (
// Equation(s):
// \cpu|Add1~24_combout  = ((\cpu|reg_op1 [3] $ (\cpu|Add1~20_combout  $ (!\cpu|Add1~23 )))) # (GND)
// \cpu|Add1~25  = CARRY((\cpu|reg_op1 [3] & ((\cpu|Add1~20_combout ) # (!\cpu|Add1~23 ))) # (!\cpu|reg_op1 [3] & (\cpu|Add1~20_combout  & !\cpu|Add1~23 )))

	.dataa(\cpu|reg_op1 [3]),
	.datab(\cpu|Add1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~23 ),
	.combout(\cpu|Add1~24_combout ),
	.cout(\cpu|Add1~25 ));
// synopsys translate_off
defparam \cpu|Add1~24 .lut_mask = 16'h698E;
defparam \cpu|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
fiftyfivenm_lcell_comb \cpu|Add1~26 (
// Equation(s):
// \cpu|Add1~26_combout  = (\cpu|Add1~19_combout  & ((\cpu|reg_op1 [4] & (\cpu|Add1~25  & VCC)) # (!\cpu|reg_op1 [4] & (!\cpu|Add1~25 )))) # (!\cpu|Add1~19_combout  & ((\cpu|reg_op1 [4] & (!\cpu|Add1~25 )) # (!\cpu|reg_op1 [4] & ((\cpu|Add1~25 ) # (GND)))))
// \cpu|Add1~27  = CARRY((\cpu|Add1~19_combout  & (!\cpu|reg_op1 [4] & !\cpu|Add1~25 )) # (!\cpu|Add1~19_combout  & ((!\cpu|Add1~25 ) # (!\cpu|reg_op1 [4]))))

	.dataa(\cpu|Add1~19_combout ),
	.datab(\cpu|reg_op1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~25 ),
	.combout(\cpu|Add1~26_combout ),
	.cout(\cpu|Add1~27 ));
// synopsys translate_off
defparam \cpu|Add1~26 .lut_mask = 16'h9617;
defparam \cpu|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
fiftyfivenm_lcell_comb \cpu|Add1~28 (
// Equation(s):
// \cpu|Add1~28_combout  = ((\cpu|reg_op1 [5] $ (\cpu|Add1~18_combout  $ (!\cpu|Add1~27 )))) # (GND)
// \cpu|Add1~29  = CARRY((\cpu|reg_op1 [5] & ((\cpu|Add1~18_combout ) # (!\cpu|Add1~27 ))) # (!\cpu|reg_op1 [5] & (\cpu|Add1~18_combout  & !\cpu|Add1~27 )))

	.dataa(\cpu|reg_op1 [5]),
	.datab(\cpu|Add1~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~27 ),
	.combout(\cpu|Add1~28_combout ),
	.cout(\cpu|Add1~29 ));
// synopsys translate_off
defparam \cpu|Add1~28 .lut_mask = 16'h698E;
defparam \cpu|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
fiftyfivenm_lcell_comb \cpu|Add1~30 (
// Equation(s):
// \cpu|Add1~30_combout  = (\cpu|reg_op1 [6] & ((\cpu|Add1~17_combout  & (\cpu|Add1~29  & VCC)) # (!\cpu|Add1~17_combout  & (!\cpu|Add1~29 )))) # (!\cpu|reg_op1 [6] & ((\cpu|Add1~17_combout  & (!\cpu|Add1~29 )) # (!\cpu|Add1~17_combout  & ((\cpu|Add1~29 ) # 
// (GND)))))
// \cpu|Add1~31  = CARRY((\cpu|reg_op1 [6] & (!\cpu|Add1~17_combout  & !\cpu|Add1~29 )) # (!\cpu|reg_op1 [6] & ((!\cpu|Add1~29 ) # (!\cpu|Add1~17_combout ))))

	.dataa(\cpu|reg_op1 [6]),
	.datab(\cpu|Add1~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~29 ),
	.combout(\cpu|Add1~30_combout ),
	.cout(\cpu|Add1~31 ));
// synopsys translate_off
defparam \cpu|Add1~30 .lut_mask = 16'h9617;
defparam \cpu|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
fiftyfivenm_lcell_comb \cpu|Add1~32 (
// Equation(s):
// \cpu|Add1~32_combout  = ((\cpu|reg_op1 [7] $ (\cpu|Add1~16_combout  $ (!\cpu|Add1~31 )))) # (GND)
// \cpu|Add1~33  = CARRY((\cpu|reg_op1 [7] & ((\cpu|Add1~16_combout ) # (!\cpu|Add1~31 ))) # (!\cpu|reg_op1 [7] & (\cpu|Add1~16_combout  & !\cpu|Add1~31 )))

	.dataa(\cpu|reg_op1 [7]),
	.datab(\cpu|Add1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~31 ),
	.combout(\cpu|Add1~32_combout ),
	.cout(\cpu|Add1~33 ));
// synopsys translate_off
defparam \cpu|Add1~32 .lut_mask = 16'h698E;
defparam \cpu|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
fiftyfivenm_lcell_comb \cpu|Add1~34 (
// Equation(s):
// \cpu|Add1~34_combout  = (\cpu|Add1~15_combout  & ((\cpu|reg_op1 [8] & (\cpu|Add1~33  & VCC)) # (!\cpu|reg_op1 [8] & (!\cpu|Add1~33 )))) # (!\cpu|Add1~15_combout  & ((\cpu|reg_op1 [8] & (!\cpu|Add1~33 )) # (!\cpu|reg_op1 [8] & ((\cpu|Add1~33 ) # (GND)))))
// \cpu|Add1~35  = CARRY((\cpu|Add1~15_combout  & (!\cpu|reg_op1 [8] & !\cpu|Add1~33 )) # (!\cpu|Add1~15_combout  & ((!\cpu|Add1~33 ) # (!\cpu|reg_op1 [8]))))

	.dataa(\cpu|Add1~15_combout ),
	.datab(\cpu|reg_op1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~33 ),
	.combout(\cpu|Add1~34_combout ),
	.cout(\cpu|Add1~35 ));
// synopsys translate_off
defparam \cpu|Add1~34 .lut_mask = 16'h9617;
defparam \cpu|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
fiftyfivenm_lcell_comb \cpu|Add1~36 (
// Equation(s):
// \cpu|Add1~36_combout  = ((\cpu|reg_op1 [9] $ (\cpu|Add1~14_combout  $ (!\cpu|Add1~35 )))) # (GND)
// \cpu|Add1~37  = CARRY((\cpu|reg_op1 [9] & ((\cpu|Add1~14_combout ) # (!\cpu|Add1~35 ))) # (!\cpu|reg_op1 [9] & (\cpu|Add1~14_combout  & !\cpu|Add1~35 )))

	.dataa(\cpu|reg_op1 [9]),
	.datab(\cpu|Add1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~35 ),
	.combout(\cpu|Add1~36_combout ),
	.cout(\cpu|Add1~37 ));
// synopsys translate_off
defparam \cpu|Add1~36 .lut_mask = 16'h698E;
defparam \cpu|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
fiftyfivenm_lcell_comb \cpu|Add1~38 (
// Equation(s):
// \cpu|Add1~38_combout  = (\cpu|Add1~13_combout  & ((\cpu|reg_op1 [10] & (\cpu|Add1~37  & VCC)) # (!\cpu|reg_op1 [10] & (!\cpu|Add1~37 )))) # (!\cpu|Add1~13_combout  & ((\cpu|reg_op1 [10] & (!\cpu|Add1~37 )) # (!\cpu|reg_op1 [10] & ((\cpu|Add1~37 ) # 
// (GND)))))
// \cpu|Add1~39  = CARRY((\cpu|Add1~13_combout  & (!\cpu|reg_op1 [10] & !\cpu|Add1~37 )) # (!\cpu|Add1~13_combout  & ((!\cpu|Add1~37 ) # (!\cpu|reg_op1 [10]))))

	.dataa(\cpu|Add1~13_combout ),
	.datab(\cpu|reg_op1 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~37 ),
	.combout(\cpu|Add1~38_combout ),
	.cout(\cpu|Add1~39 ));
// synopsys translate_off
defparam \cpu|Add1~38 .lut_mask = 16'h9617;
defparam \cpu|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
fiftyfivenm_lcell_comb \cpu|Add1~40 (
// Equation(s):
// \cpu|Add1~40_combout  = ((\cpu|Add1~12_combout  $ (\cpu|reg_op1 [11] $ (!\cpu|Add1~39 )))) # (GND)
// \cpu|Add1~41  = CARRY((\cpu|Add1~12_combout  & ((\cpu|reg_op1 [11]) # (!\cpu|Add1~39 ))) # (!\cpu|Add1~12_combout  & (\cpu|reg_op1 [11] & !\cpu|Add1~39 )))

	.dataa(\cpu|Add1~12_combout ),
	.datab(\cpu|reg_op1 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~39 ),
	.combout(\cpu|Add1~40_combout ),
	.cout(\cpu|Add1~41 ));
// synopsys translate_off
defparam \cpu|Add1~40 .lut_mask = 16'h698E;
defparam \cpu|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
fiftyfivenm_lcell_comb \cpu|Add1~42 (
// Equation(s):
// \cpu|Add1~42_combout  = (\cpu|reg_op1 [12] & ((\cpu|Add1~11_combout  & (\cpu|Add1~41  & VCC)) # (!\cpu|Add1~11_combout  & (!\cpu|Add1~41 )))) # (!\cpu|reg_op1 [12] & ((\cpu|Add1~11_combout  & (!\cpu|Add1~41 )) # (!\cpu|Add1~11_combout  & ((\cpu|Add1~41 ) 
// # (GND)))))
// \cpu|Add1~43  = CARRY((\cpu|reg_op1 [12] & (!\cpu|Add1~11_combout  & !\cpu|Add1~41 )) # (!\cpu|reg_op1 [12] & ((!\cpu|Add1~41 ) # (!\cpu|Add1~11_combout ))))

	.dataa(\cpu|reg_op1 [12]),
	.datab(\cpu|Add1~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~41 ),
	.combout(\cpu|Add1~42_combout ),
	.cout(\cpu|Add1~43 ));
// synopsys translate_off
defparam \cpu|Add1~42 .lut_mask = 16'h9617;
defparam \cpu|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
fiftyfivenm_lcell_comb \cpu|Add1~44 (
// Equation(s):
// \cpu|Add1~44_combout  = ((\cpu|reg_op1 [13] $ (\cpu|Add1~10_combout  $ (!\cpu|Add1~43 )))) # (GND)
// \cpu|Add1~45  = CARRY((\cpu|reg_op1 [13] & ((\cpu|Add1~10_combout ) # (!\cpu|Add1~43 ))) # (!\cpu|reg_op1 [13] & (\cpu|Add1~10_combout  & !\cpu|Add1~43 )))

	.dataa(\cpu|reg_op1 [13]),
	.datab(\cpu|Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~43 ),
	.combout(\cpu|Add1~44_combout ),
	.cout(\cpu|Add1~45 ));
// synopsys translate_off
defparam \cpu|Add1~44 .lut_mask = 16'h698E;
defparam \cpu|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
fiftyfivenm_lcell_comb \cpu|Add1~46 (
// Equation(s):
// \cpu|Add1~46_combout  = (\cpu|Add1~9_combout  & ((\cpu|reg_op1 [14] & (\cpu|Add1~45  & VCC)) # (!\cpu|reg_op1 [14] & (!\cpu|Add1~45 )))) # (!\cpu|Add1~9_combout  & ((\cpu|reg_op1 [14] & (!\cpu|Add1~45 )) # (!\cpu|reg_op1 [14] & ((\cpu|Add1~45 ) # 
// (GND)))))
// \cpu|Add1~47  = CARRY((\cpu|Add1~9_combout  & (!\cpu|reg_op1 [14] & !\cpu|Add1~45 )) # (!\cpu|Add1~9_combout  & ((!\cpu|Add1~45 ) # (!\cpu|reg_op1 [14]))))

	.dataa(\cpu|Add1~9_combout ),
	.datab(\cpu|reg_op1 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~45 ),
	.combout(\cpu|Add1~46_combout ),
	.cout(\cpu|Add1~47 ));
// synopsys translate_off
defparam \cpu|Add1~46 .lut_mask = 16'h9617;
defparam \cpu|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
fiftyfivenm_lcell_comb \cpu|Add1~48 (
// Equation(s):
// \cpu|Add1~48_combout  = ((\cpu|Add1~8_combout  $ (\cpu|reg_op1 [15] $ (!\cpu|Add1~47 )))) # (GND)
// \cpu|Add1~49  = CARRY((\cpu|Add1~8_combout  & ((\cpu|reg_op1 [15]) # (!\cpu|Add1~47 ))) # (!\cpu|Add1~8_combout  & (\cpu|reg_op1 [15] & !\cpu|Add1~47 )))

	.dataa(\cpu|Add1~8_combout ),
	.datab(\cpu|reg_op1 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~47 ),
	.combout(\cpu|Add1~48_combout ),
	.cout(\cpu|Add1~49 ));
// synopsys translate_off
defparam \cpu|Add1~48 .lut_mask = 16'h698E;
defparam \cpu|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
fiftyfivenm_lcell_comb \cpu|Add1~51 (
// Equation(s):
// \cpu|Add1~51_combout  = (\cpu|Add1~50_combout  & ((\cpu|reg_op1 [16] & (\cpu|Add1~49  & VCC)) # (!\cpu|reg_op1 [16] & (!\cpu|Add1~49 )))) # (!\cpu|Add1~50_combout  & ((\cpu|reg_op1 [16] & (!\cpu|Add1~49 )) # (!\cpu|reg_op1 [16] & ((\cpu|Add1~49 ) # 
// (GND)))))
// \cpu|Add1~52  = CARRY((\cpu|Add1~50_combout  & (!\cpu|reg_op1 [16] & !\cpu|Add1~49 )) # (!\cpu|Add1~50_combout  & ((!\cpu|Add1~49 ) # (!\cpu|reg_op1 [16]))))

	.dataa(\cpu|Add1~50_combout ),
	.datab(\cpu|reg_op1 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~49 ),
	.combout(\cpu|Add1~51_combout ),
	.cout(\cpu|Add1~52 ));
// synopsys translate_off
defparam \cpu|Add1~51 .lut_mask = 16'h9617;
defparam \cpu|Add1~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
fiftyfivenm_lcell_comb \cpu|Add1~54 (
// Equation(s):
// \cpu|Add1~54_combout  = ((\cpu|reg_op1 [17] $ (\cpu|Add1~53_combout  $ (!\cpu|Add1~52 )))) # (GND)
// \cpu|Add1~55  = CARRY((\cpu|reg_op1 [17] & ((\cpu|Add1~53_combout ) # (!\cpu|Add1~52 ))) # (!\cpu|reg_op1 [17] & (\cpu|Add1~53_combout  & !\cpu|Add1~52 )))

	.dataa(\cpu|reg_op1 [17]),
	.datab(\cpu|Add1~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~52 ),
	.combout(\cpu|Add1~54_combout ),
	.cout(\cpu|Add1~55 ));
// synopsys translate_off
defparam \cpu|Add1~54 .lut_mask = 16'h698E;
defparam \cpu|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
fiftyfivenm_lcell_comb \cpu|Add1~57 (
// Equation(s):
// \cpu|Add1~57_combout  = (\cpu|Add1~56_combout  & ((\cpu|reg_op1 [18] & (\cpu|Add1~55  & VCC)) # (!\cpu|reg_op1 [18] & (!\cpu|Add1~55 )))) # (!\cpu|Add1~56_combout  & ((\cpu|reg_op1 [18] & (!\cpu|Add1~55 )) # (!\cpu|reg_op1 [18] & ((\cpu|Add1~55 ) # 
// (GND)))))
// \cpu|Add1~58  = CARRY((\cpu|Add1~56_combout  & (!\cpu|reg_op1 [18] & !\cpu|Add1~55 )) # (!\cpu|Add1~56_combout  & ((!\cpu|Add1~55 ) # (!\cpu|reg_op1 [18]))))

	.dataa(\cpu|Add1~56_combout ),
	.datab(\cpu|reg_op1 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~55 ),
	.combout(\cpu|Add1~57_combout ),
	.cout(\cpu|Add1~58 ));
// synopsys translate_off
defparam \cpu|Add1~57 .lut_mask = 16'h9617;
defparam \cpu|Add1~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
fiftyfivenm_lcell_comb \cpu|Add1~60 (
// Equation(s):
// \cpu|Add1~60_combout  = ((\cpu|reg_op1 [19] $ (\cpu|Add1~59_combout  $ (!\cpu|Add1~58 )))) # (GND)
// \cpu|Add1~61  = CARRY((\cpu|reg_op1 [19] & ((\cpu|Add1~59_combout ) # (!\cpu|Add1~58 ))) # (!\cpu|reg_op1 [19] & (\cpu|Add1~59_combout  & !\cpu|Add1~58 )))

	.dataa(\cpu|reg_op1 [19]),
	.datab(\cpu|Add1~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~58 ),
	.combout(\cpu|Add1~60_combout ),
	.cout(\cpu|Add1~61 ));
// synopsys translate_off
defparam \cpu|Add1~60 .lut_mask = 16'h698E;
defparam \cpu|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
fiftyfivenm_lcell_comb \cpu|Add1~63 (
// Equation(s):
// \cpu|Add1~63_combout  = (\cpu|Add1~62_combout  & ((\cpu|reg_op1 [20] & (\cpu|Add1~61  & VCC)) # (!\cpu|reg_op1 [20] & (!\cpu|Add1~61 )))) # (!\cpu|Add1~62_combout  & ((\cpu|reg_op1 [20] & (!\cpu|Add1~61 )) # (!\cpu|reg_op1 [20] & ((\cpu|Add1~61 ) # 
// (GND)))))
// \cpu|Add1~64  = CARRY((\cpu|Add1~62_combout  & (!\cpu|reg_op1 [20] & !\cpu|Add1~61 )) # (!\cpu|Add1~62_combout  & ((!\cpu|Add1~61 ) # (!\cpu|reg_op1 [20]))))

	.dataa(\cpu|Add1~62_combout ),
	.datab(\cpu|reg_op1 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~61 ),
	.combout(\cpu|Add1~63_combout ),
	.cout(\cpu|Add1~64 ));
// synopsys translate_off
defparam \cpu|Add1~63 .lut_mask = 16'h9617;
defparam \cpu|Add1~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
fiftyfivenm_lcell_comb \cpu|Add1~66 (
// Equation(s):
// \cpu|Add1~66_combout  = ((\cpu|reg_op1 [21] $ (\cpu|Add1~65_combout  $ (!\cpu|Add1~64 )))) # (GND)
// \cpu|Add1~67  = CARRY((\cpu|reg_op1 [21] & ((\cpu|Add1~65_combout ) # (!\cpu|Add1~64 ))) # (!\cpu|reg_op1 [21] & (\cpu|Add1~65_combout  & !\cpu|Add1~64 )))

	.dataa(\cpu|reg_op1 [21]),
	.datab(\cpu|Add1~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~64 ),
	.combout(\cpu|Add1~66_combout ),
	.cout(\cpu|Add1~67 ));
// synopsys translate_off
defparam \cpu|Add1~66 .lut_mask = 16'h698E;
defparam \cpu|Add1~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
fiftyfivenm_lcell_comb \cpu|Add1~69 (
// Equation(s):
// \cpu|Add1~69_combout  = (\cpu|Add1~68_combout  & ((\cpu|reg_op1 [22] & (\cpu|Add1~67  & VCC)) # (!\cpu|reg_op1 [22] & (!\cpu|Add1~67 )))) # (!\cpu|Add1~68_combout  & ((\cpu|reg_op1 [22] & (!\cpu|Add1~67 )) # (!\cpu|reg_op1 [22] & ((\cpu|Add1~67 ) # 
// (GND)))))
// \cpu|Add1~70  = CARRY((\cpu|Add1~68_combout  & (!\cpu|reg_op1 [22] & !\cpu|Add1~67 )) # (!\cpu|Add1~68_combout  & ((!\cpu|Add1~67 ) # (!\cpu|reg_op1 [22]))))

	.dataa(\cpu|Add1~68_combout ),
	.datab(\cpu|reg_op1 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~67 ),
	.combout(\cpu|Add1~69_combout ),
	.cout(\cpu|Add1~70 ));
// synopsys translate_off
defparam \cpu|Add1~69 .lut_mask = 16'h9617;
defparam \cpu|Add1~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
fiftyfivenm_lcell_comb \cpu|Add1~72 (
// Equation(s):
// \cpu|Add1~72_combout  = ((\cpu|reg_op1 [23] $ (\cpu|Add1~71_combout  $ (!\cpu|Add1~70 )))) # (GND)
// \cpu|Add1~73  = CARRY((\cpu|reg_op1 [23] & ((\cpu|Add1~71_combout ) # (!\cpu|Add1~70 ))) # (!\cpu|reg_op1 [23] & (\cpu|Add1~71_combout  & !\cpu|Add1~70 )))

	.dataa(\cpu|reg_op1 [23]),
	.datab(\cpu|Add1~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~70 ),
	.combout(\cpu|Add1~72_combout ),
	.cout(\cpu|Add1~73 ));
// synopsys translate_off
defparam \cpu|Add1~72 .lut_mask = 16'h698E;
defparam \cpu|Add1~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
fiftyfivenm_lcell_comb \cpu|Add1~78 (
// Equation(s):
// \cpu|Add1~78_combout  = (\cpu|reg_op1 [24] & ((\cpu|Add1~77_combout  & (\cpu|Add1~73  & VCC)) # (!\cpu|Add1~77_combout  & (!\cpu|Add1~73 )))) # (!\cpu|reg_op1 [24] & ((\cpu|Add1~77_combout  & (!\cpu|Add1~73 )) # (!\cpu|Add1~77_combout  & ((\cpu|Add1~73 ) 
// # (GND)))))
// \cpu|Add1~79  = CARRY((\cpu|reg_op1 [24] & (!\cpu|Add1~77_combout  & !\cpu|Add1~73 )) # (!\cpu|reg_op1 [24] & ((!\cpu|Add1~73 ) # (!\cpu|Add1~77_combout ))))

	.dataa(\cpu|reg_op1 [24]),
	.datab(\cpu|Add1~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~73 ),
	.combout(\cpu|Add1~78_combout ),
	.cout(\cpu|Add1~79 ));
// synopsys translate_off
defparam \cpu|Add1~78 .lut_mask = 16'h9617;
defparam \cpu|Add1~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
fiftyfivenm_lcell_comb \cpu|Add1~80 (
// Equation(s):
// \cpu|Add1~80_combout  = ((\cpu|reg_op1 [25] $ (\cpu|Add1~76_combout  $ (!\cpu|Add1~79 )))) # (GND)
// \cpu|Add1~81  = CARRY((\cpu|reg_op1 [25] & ((\cpu|Add1~76_combout ) # (!\cpu|Add1~79 ))) # (!\cpu|reg_op1 [25] & (\cpu|Add1~76_combout  & !\cpu|Add1~79 )))

	.dataa(\cpu|reg_op1 [25]),
	.datab(\cpu|Add1~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~79 ),
	.combout(\cpu|Add1~80_combout ),
	.cout(\cpu|Add1~81 ));
// synopsys translate_off
defparam \cpu|Add1~80 .lut_mask = 16'h698E;
defparam \cpu|Add1~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
fiftyfivenm_lcell_comb \cpu|Add1~82 (
// Equation(s):
// \cpu|Add1~82_combout  = (\cpu|Add1~75_combout  & ((\cpu|reg_op1 [26] & (\cpu|Add1~81  & VCC)) # (!\cpu|reg_op1 [26] & (!\cpu|Add1~81 )))) # (!\cpu|Add1~75_combout  & ((\cpu|reg_op1 [26] & (!\cpu|Add1~81 )) # (!\cpu|reg_op1 [26] & ((\cpu|Add1~81 ) # 
// (GND)))))
// \cpu|Add1~83  = CARRY((\cpu|Add1~75_combout  & (!\cpu|reg_op1 [26] & !\cpu|Add1~81 )) # (!\cpu|Add1~75_combout  & ((!\cpu|Add1~81 ) # (!\cpu|reg_op1 [26]))))

	.dataa(\cpu|Add1~75_combout ),
	.datab(\cpu|reg_op1 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~81 ),
	.combout(\cpu|Add1~82_combout ),
	.cout(\cpu|Add1~83 ));
// synopsys translate_off
defparam \cpu|Add1~82 .lut_mask = 16'h9617;
defparam \cpu|Add1~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
fiftyfivenm_lcell_comb \cpu|Add1~84 (
// Equation(s):
// \cpu|Add1~84_combout  = ((\cpu|Add1~74_combout  $ (\cpu|reg_op1 [27] $ (!\cpu|Add1~83 )))) # (GND)
// \cpu|Add1~85  = CARRY((\cpu|Add1~74_combout  & ((\cpu|reg_op1 [27]) # (!\cpu|Add1~83 ))) # (!\cpu|Add1~74_combout  & (\cpu|reg_op1 [27] & !\cpu|Add1~83 )))

	.dataa(\cpu|Add1~74_combout ),
	.datab(\cpu|reg_op1 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~83 ),
	.combout(\cpu|Add1~84_combout ),
	.cout(\cpu|Add1~85 ));
// synopsys translate_off
defparam \cpu|Add1~84 .lut_mask = 16'h698E;
defparam \cpu|Add1~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~10 (
// Equation(s):
// \cpu|ShiftLeft1~10_combout  = (\cpu|reg_op2 [1] & ((\cpu|reg_op1 [8]))) # (!\cpu|reg_op2 [1] & (\cpu|reg_op1 [10]))

	.dataa(gnd),
	.datab(\cpu|reg_op1 [10]),
	.datac(\cpu|reg_op2 [1]),
	.datad(\cpu|reg_op1 [8]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~10 .lut_mask = 16'hFC0C;
defparam \cpu|ShiftLeft1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~12 (
// Equation(s):
// \cpu|ShiftLeft1~12_combout  = (\cpu|reg_op2 [0] & ((\cpu|ShiftLeft1~10_combout ))) # (!\cpu|reg_op2 [0] & (\cpu|ShiftLeft1~11_combout ))

	.dataa(gnd),
	.datab(\cpu|ShiftLeft1~11_combout ),
	.datac(\cpu|reg_op2 [0]),
	.datad(\cpu|ShiftLeft1~10_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~12 .lut_mask = 16'hFC0C;
defparam \cpu|ShiftLeft1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~13 (
// Equation(s):
// \cpu|ShiftLeft1~13_combout  = (\cpu|reg_op2 [3] & (\cpu|ShiftLeft1~9_combout )) # (!\cpu|reg_op2 [3] & ((\cpu|ShiftLeft1~12_combout )))

	.dataa(\cpu|ShiftLeft1~9_combout ),
	.datab(\cpu|ShiftLeft1~12_combout ),
	.datac(\cpu|reg_op2 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~13 .lut_mask = 16'hACAC;
defparam \cpu|ShiftLeft1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~2 (
// Equation(s):
// \cpu|ShiftLeft1~2_combout  = (\cpu|reg_op2 [1] & ((\cpu|reg_op1 [5]))) # (!\cpu|reg_op2 [1] & (\cpu|reg_op1 [7]))

	.dataa(gnd),
	.datab(\cpu|reg_op1 [7]),
	.datac(\cpu|reg_op2 [1]),
	.datad(\cpu|reg_op1 [5]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~2 .lut_mask = 16'hFC0C;
defparam \cpu|ShiftLeft1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~1 (
// Equation(s):
// \cpu|ShiftLeft1~1_combout  = (\cpu|reg_op2 [1] & ((\cpu|reg_op1 [4]))) # (!\cpu|reg_op2 [1] & (\cpu|reg_op1 [6]))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [1]),
	.datac(\cpu|reg_op1 [6]),
	.datad(\cpu|reg_op1 [4]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~1 .lut_mask = 16'hFC30;
defparam \cpu|ShiftLeft1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~3 (
// Equation(s):
// \cpu|ShiftLeft1~3_combout  = (\cpu|reg_op2 [0] & ((\cpu|ShiftLeft1~1_combout ))) # (!\cpu|reg_op2 [0] & (\cpu|ShiftLeft1~2_combout ))

	.dataa(\cpu|ShiftLeft1~2_combout ),
	.datab(gnd),
	.datac(\cpu|reg_op2 [0]),
	.datad(\cpu|ShiftLeft1~1_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~3 .lut_mask = 16'hFA0A;
defparam \cpu|ShiftLeft1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~39 (
// Equation(s):
// \cpu|ShiftLeft1~39_combout  = (\cpu|reg_op2 [2] & (!\cpu|reg_op2 [3] & ((\cpu|ShiftLeft1~3_combout )))) # (!\cpu|reg_op2 [2] & (((\cpu|ShiftLeft1~13_combout ))))

	.dataa(\cpu|reg_op2 [3]),
	.datab(\cpu|reg_op2 [2]),
	.datac(\cpu|ShiftLeft1~13_combout ),
	.datad(\cpu|ShiftLeft1~3_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~39 .lut_mask = 16'h7430;
defparam \cpu|ShiftLeft1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~68 (
// Equation(s):
// \cpu|ShiftLeft1~68_combout  = (\cpu|reg_op2 [1] & (\cpu|reg_op1 [21])) # (!\cpu|reg_op2 [1] & ((\cpu|reg_op1 [23])))

	.dataa(\cpu|reg_op2 [1]),
	.datab(gnd),
	.datac(\cpu|reg_op1 [21]),
	.datad(\cpu|reg_op1 [23]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~68 .lut_mask = 16'hF5A0;
defparam \cpu|ShiftLeft1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~66 (
// Equation(s):
// \cpu|ShiftLeft1~66_combout  = (\cpu|reg_op2 [1] & (\cpu|reg_op1 [20])) # (!\cpu|reg_op2 [1] & ((\cpu|reg_op1 [22])))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [1]),
	.datac(\cpu|reg_op1 [20]),
	.datad(\cpu|reg_op1 [22]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~66 .lut_mask = 16'hF3C0;
defparam \cpu|ShiftLeft1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~69 (
// Equation(s):
// \cpu|ShiftLeft1~69_combout  = (\cpu|reg_op2 [0] & ((\cpu|ShiftLeft1~66_combout ))) # (!\cpu|reg_op2 [0] & (\cpu|ShiftLeft1~68_combout ))

	.dataa(\cpu|ShiftLeft1~68_combout ),
	.datab(\cpu|reg_op2 [0]),
	.datac(\cpu|ShiftLeft1~66_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~69 .lut_mask = 16'hE2E2;
defparam \cpu|ShiftLeft1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
fiftyfivenm_lcell_comb \cpu|Selector98~11 (
// Equation(s):
// \cpu|Selector98~11_combout  = (\cpu|reg_op2 [4] & (\cpu|ShiftLeft1~39_combout )) # (!\cpu|reg_op2 [4] & ((\cpu|reg_op2 [3] & (\cpu|ShiftLeft1~39_combout )) # (!\cpu|reg_op2 [3] & ((\cpu|ShiftLeft1~69_combout )))))

	.dataa(\cpu|reg_op2 [4]),
	.datab(\cpu|ShiftLeft1~39_combout ),
	.datac(\cpu|ShiftLeft1~69_combout ),
	.datad(\cpu|reg_op2 [3]),
	.cin(gnd),
	.combout(\cpu|Selector98~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector98~11 .lut_mask = 16'hCCD8;
defparam \cpu|Selector98~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~71 (
// Equation(s):
// \cpu|ShiftLeft1~71_combout  = (\cpu|reg_op2 [0] & ((\cpu|reg_op1 [26]))) # (!\cpu|reg_op2 [0] & (\cpu|reg_op1 [27]))

	.dataa(gnd),
	.datab(\cpu|reg_op1 [27]),
	.datac(\cpu|reg_op1 [26]),
	.datad(\cpu|reg_op2 [0]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~71 .lut_mask = 16'hF0CC;
defparam \cpu|ShiftLeft1~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~70 (
// Equation(s):
// \cpu|ShiftLeft1~70_combout  = (\cpu|reg_op2 [1] & ((\cpu|reg_op2 [0] & (\cpu|reg_op1 [24])) # (!\cpu|reg_op2 [0] & ((\cpu|reg_op1 [25])))))

	.dataa(\cpu|reg_op2 [1]),
	.datab(\cpu|reg_op2 [0]),
	.datac(\cpu|reg_op1 [24]),
	.datad(\cpu|reg_op1 [25]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~70 .lut_mask = 16'hA280;
defparam \cpu|ShiftLeft1~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~72 (
// Equation(s):
// \cpu|ShiftLeft1~72_combout  = (\cpu|ShiftLeft1~70_combout ) # ((!\cpu|reg_op2 [1] & \cpu|ShiftLeft1~71_combout ))

	.dataa(\cpu|reg_op2 [1]),
	.datab(\cpu|ShiftLeft1~71_combout ),
	.datac(gnd),
	.datad(\cpu|ShiftLeft1~70_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~72 .lut_mask = 16'hFF44;
defparam \cpu|ShiftLeft1~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~54 (
// Equation(s):
// \cpu|ShiftLeft1~54_combout  = (\cpu|reg_op2 [1] & (\cpu|reg_op1 [16])) # (!\cpu|reg_op2 [1] & ((\cpu|reg_op1 [18])))

	.dataa(gnd),
	.datab(\cpu|reg_op1 [16]),
	.datac(\cpu|reg_op2 [1]),
	.datad(\cpu|reg_op1 [18]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~54 .lut_mask = 16'hCFC0;
defparam \cpu|ShiftLeft1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~58 (
// Equation(s):
// \cpu|ShiftLeft1~58_combout  = (\cpu|reg_op2 [0] & (\cpu|ShiftLeft1~54_combout )) # (!\cpu|reg_op2 [0] & ((\cpu|ShiftLeft1~57_combout )))

	.dataa(\cpu|reg_op2 [0]),
	.datab(gnd),
	.datac(\cpu|ShiftLeft1~54_combout ),
	.datad(\cpu|ShiftLeft1~57_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~58 .lut_mask = 16'hF5A0;
defparam \cpu|ShiftLeft1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N16
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~4 (
// Equation(s):
// \cpu|ShiftLeft1~4_combout  = (\cpu|reg_op2 [1] & ((\cpu|reg_op1 [12]))) # (!\cpu|reg_op2 [1] & (\cpu|reg_op1 [14]))

	.dataa(\cpu|reg_op1 [14]),
	.datab(gnd),
	.datac(\cpu|reg_op1 [12]),
	.datad(\cpu|reg_op2 [1]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~4 .lut_mask = 16'hF0AA;
defparam \cpu|ShiftLeft1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~6 (
// Equation(s):
// \cpu|ShiftLeft1~6_combout  = (\cpu|reg_op2 [0] & (\cpu|ShiftLeft1~4_combout )) # (!\cpu|reg_op2 [0] & ((\cpu|ShiftLeft1~5_combout )))

	.dataa(\cpu|reg_op2 [0]),
	.datab(gnd),
	.datac(\cpu|ShiftLeft1~4_combout ),
	.datad(\cpu|ShiftLeft1~5_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~6 .lut_mask = 16'hF5A0;
defparam \cpu|ShiftLeft1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~59 (
// Equation(s):
// \cpu|ShiftLeft1~59_combout  = (\cpu|reg_op2 [2] & ((\cpu|ShiftLeft1~6_combout ))) # (!\cpu|reg_op2 [2] & (\cpu|ShiftLeft1~58_combout ))

	.dataa(\cpu|reg_op2 [2]),
	.datab(gnd),
	.datac(\cpu|ShiftLeft1~58_combout ),
	.datad(\cpu|ShiftLeft1~6_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~59 .lut_mask = 16'hFA50;
defparam \cpu|ShiftLeft1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
fiftyfivenm_lcell_comb \cpu|Selector98~12 (
// Equation(s):
// \cpu|Selector98~12_combout  = (\cpu|reg_op2 [4] & (((\cpu|ShiftLeft1~59_combout )))) # (!\cpu|reg_op2 [4] & ((\cpu|reg_op2 [3] & ((\cpu|ShiftLeft1~59_combout ))) # (!\cpu|reg_op2 [3] & (\cpu|ShiftLeft1~72_combout ))))

	.dataa(\cpu|ShiftLeft1~72_combout ),
	.datab(\cpu|reg_op2 [4]),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|ShiftLeft1~59_combout ),
	.cin(gnd),
	.combout(\cpu|Selector98~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector98~12 .lut_mask = 16'hFE02;
defparam \cpu|Selector98~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
fiftyfivenm_lcell_comb \cpu|Selector98~5 (
// Equation(s):
// \cpu|Selector98~5_combout  = (!\cpu|WideNor2~8_combout  & ((\cpu|alu_out_q[6]~6_combout  & (\cpu|Selector98~11_combout )) # (!\cpu|alu_out_q[6]~6_combout  & ((\cpu|Selector98~12_combout )))))

	.dataa(\cpu|Selector98~11_combout ),
	.datab(\cpu|WideNor2~8_combout ),
	.datac(\cpu|Selector98~12_combout ),
	.datad(\cpu|alu_out_q[6]~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector98~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector98~5 .lut_mask = 16'h2230;
defparam \cpu|Selector98~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
fiftyfivenm_lcell_comb \cpu|Selector98~10 (
// Equation(s):
// \cpu|Selector98~10_combout  = (\cpu|Selector98~9_combout ) # ((\cpu|Selector98~5_combout ) # ((\cpu|Add1~84_combout  & \cpu|is_lui_auipc_jal_jalr_addi_add_sub~q )))

	.dataa(\cpu|Selector98~9_combout ),
	.datab(\cpu|Add1~84_combout ),
	.datac(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.datad(\cpu|Selector98~5_combout ),
	.cin(gnd),
	.combout(\cpu|Selector98~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector98~10 .lut_mask = 16'hFFEA;
defparam \cpu|Selector98~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N27
dffeas \cpu|alu_out_q[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector98~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[27] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N6
fiftyfivenm_lcell_comb \cpu|Selector130~2 (
// Equation(s):
// \cpu|Selector130~2_combout  = (\cpu|latched_stalu~q  & ((\cpu|alu_out_q [27]))) # (!\cpu|latched_stalu~q  & (\cpu|reg_out [27]))

	.dataa(\cpu|reg_out [27]),
	.datab(gnd),
	.datac(\cpu|latched_stalu~q ),
	.datad(\cpu|alu_out_q [27]),
	.cin(gnd),
	.combout(\cpu|Selector130~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector130~2 .lut_mask = 16'hFA0A;
defparam \cpu|Selector130~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N16
fiftyfivenm_lcell_comb \cpu|Selector162~0 (
// Equation(s):
// \cpu|Selector162~0_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & ((\cpu|Selector130~2_combout ))) # (!\cpu|latched_store~q  & (\cpu|reg_next_pc [27]))))

	.dataa(\cpu|latched_branch~q ),
	.datab(\cpu|latched_store~q ),
	.datac(\cpu|reg_next_pc [27]),
	.datad(\cpu|Selector130~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector162~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector162~0 .lut_mask = 16'hA820;
defparam \cpu|Selector162~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
fiftyfivenm_lcell_comb \cpu|Selector162~1 (
// Equation(s):
// \cpu|Selector162~1_combout  = (\cpu|Selector162~0_combout ) # ((\cpu|reg_next_pc [27] & \cpu|WideOr26~combout ))

	.dataa(\cpu|Selector162~0_combout ),
	.datab(\cpu|reg_next_pc [27]),
	.datac(\cpu|WideOr26~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Selector162~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector162~1 .lut_mask = 16'hEAEA;
defparam \cpu|Selector162~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N20
fiftyfivenm_lcell_comb \cpu|reg_next_pc[26]~83 (
// Equation(s):
// \cpu|reg_next_pc[26]~83_combout  = (\cpu|Selector163~1_combout  & ((\cpu|Add7~19_combout  & (\cpu|reg_next_pc[25]~82  & VCC)) # (!\cpu|Add7~19_combout  & (!\cpu|reg_next_pc[25]~82 )))) # (!\cpu|Selector163~1_combout  & ((\cpu|Add7~19_combout  & 
// (!\cpu|reg_next_pc[25]~82 )) # (!\cpu|Add7~19_combout  & ((\cpu|reg_next_pc[25]~82 ) # (GND)))))
// \cpu|reg_next_pc[26]~84  = CARRY((\cpu|Selector163~1_combout  & (!\cpu|Add7~19_combout  & !\cpu|reg_next_pc[25]~82 )) # (!\cpu|Selector163~1_combout  & ((!\cpu|reg_next_pc[25]~82 ) # (!\cpu|Add7~19_combout ))))

	.dataa(\cpu|Selector163~1_combout ),
	.datab(\cpu|Add7~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|reg_next_pc[25]~82 ),
	.combout(\cpu|reg_next_pc[26]~83_combout ),
	.cout(\cpu|reg_next_pc[26]~84 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[26]~83 .lut_mask = 16'h9617;
defparam \cpu|reg_next_pc[26]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N22
fiftyfivenm_lcell_comb \cpu|reg_next_pc[27]~85 (
// Equation(s):
// \cpu|reg_next_pc[27]~85_combout  = ((\cpu|Selector162~1_combout  $ (\cpu|Add7~19_combout  $ (!\cpu|reg_next_pc[26]~84 )))) # (GND)
// \cpu|reg_next_pc[27]~86  = CARRY((\cpu|Selector162~1_combout  & ((\cpu|Add7~19_combout ) # (!\cpu|reg_next_pc[26]~84 ))) # (!\cpu|Selector162~1_combout  & (\cpu|Add7~19_combout  & !\cpu|reg_next_pc[26]~84 )))

	.dataa(\cpu|Selector162~1_combout ),
	.datab(\cpu|Add7~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|reg_next_pc[26]~84 ),
	.combout(\cpu|reg_next_pc[27]~85_combout ),
	.cout(\cpu|reg_next_pc[27]~86 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[27]~85 .lut_mask = 16'h698E;
defparam \cpu|reg_next_pc[27]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N23
dffeas \cpu|reg_next_pc[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[27]~85_combout ),
	.asdata(\cpu|Selector162~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[27] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
fiftyfivenm_lcell_comb \cpu|reg_pc~25 (
// Equation(s):
// \cpu|reg_pc~25_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|Selector162~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [27]))))

	.dataa(\cpu|WideOr26~combout ),
	.datab(\cpu|reg_next_pc [27]),
	.datac(\cpu|Selector162~0_combout ),
	.datad(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.cin(gnd),
	.combout(\cpu|reg_pc~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~25 .lut_mask = 16'hF800;
defparam \cpu|reg_pc~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N5
dffeas \cpu|reg_pc[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[27] .is_wysiwyg = "true";
defparam \cpu|reg_pc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N24
fiftyfivenm_lcell_comb \cpu|Add10~56 (
// Equation(s):
// \cpu|Add10~56_combout  = (\cpu|decoded_imm [28] & ((\cpu|reg_pc [28] & (\cpu|Add10~55  & VCC)) # (!\cpu|reg_pc [28] & (!\cpu|Add10~55 )))) # (!\cpu|decoded_imm [28] & ((\cpu|reg_pc [28] & (!\cpu|Add10~55 )) # (!\cpu|reg_pc [28] & ((\cpu|Add10~55 ) # 
// (GND)))))
// \cpu|Add10~57  = CARRY((\cpu|decoded_imm [28] & (!\cpu|reg_pc [28] & !\cpu|Add10~55 )) # (!\cpu|decoded_imm [28] & ((!\cpu|Add10~55 ) # (!\cpu|reg_pc [28]))))

	.dataa(\cpu|decoded_imm [28]),
	.datab(\cpu|reg_pc [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add10~55 ),
	.combout(\cpu|Add10~56_combout ),
	.cout(\cpu|Add10~57 ));
// synopsys translate_off
defparam \cpu|Add10~56 .lut_mask = 16'h9617;
defparam \cpu|Add10~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N28
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[28]~36 (
// Equation(s):
// \cpu|cpuregs_rs1[28]~36_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [41]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a28 ))))

	.dataa(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a28 ),
	.datab(\cpu|WideOr22~combout ),
	.datac(\cpu|cpuregs_rtl_0_bypass [41]),
	.datad(\cpu|cpuregs~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[28]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[28]~36 .lut_mask = 16'hC088;
defparam \cpu|cpuregs_rs1[28]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
fiftyfivenm_lcell_comb \cpu|irq_mask~93 (
// Equation(s):
// \cpu|irq_mask~93_combout  = ((\cpu|cpuregs_rs1[28]~36_combout ) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\cpu|cpuregs_rs1[28]~36_combout ),
	.datac(gnd),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\cpu|irq_mask~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~93 .lut_mask = 16'hDDFF;
defparam \cpu|irq_mask~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N11
dffeas \cpu|irq_mask[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[28] .is_wysiwyg = "true";
defparam \cpu|irq_mask[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
fiftyfivenm_lcell_comb \cpu|count_instr[60]~185 (
// Equation(s):
// \cpu|count_instr[60]~185_combout  = (\cpu|count_instr [60] & (\cpu|count_instr[59]~184  $ (GND))) # (!\cpu|count_instr [60] & (!\cpu|count_instr[59]~184  & VCC))
// \cpu|count_instr[60]~186  = CARRY((\cpu|count_instr [60] & !\cpu|count_instr[59]~184 ))

	.dataa(gnd),
	.datab(\cpu|count_instr [60]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[59]~184 ),
	.combout(\cpu|count_instr[60]~185_combout ),
	.cout(\cpu|count_instr[60]~186 ));
// synopsys translate_off
defparam \cpu|count_instr[60]~185 .lut_mask = 16'hC30C;
defparam \cpu|count_instr[60]~185 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N25
dffeas \cpu|count_instr[60] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[60]~185_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [60]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[60] .is_wysiwyg = "true";
defparam \cpu|count_instr[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N24
fiftyfivenm_lcell_comb \cpu|count_cycle[60]~184 (
// Equation(s):
// \cpu|count_cycle[60]~184_combout  = (\cpu|count_cycle [60] & (\cpu|count_cycle[59]~183  $ (GND))) # (!\cpu|count_cycle [60] & (!\cpu|count_cycle[59]~183  & VCC))
// \cpu|count_cycle[60]~185  = CARRY((\cpu|count_cycle [60] & !\cpu|count_cycle[59]~183 ))

	.dataa(gnd),
	.datab(\cpu|count_cycle [60]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[59]~183 ),
	.combout(\cpu|count_cycle[60]~184_combout ),
	.cout(\cpu|count_cycle[60]~185 ));
// synopsys translate_off
defparam \cpu|count_cycle[60]~184 .lut_mask = 16'hC30C;
defparam \cpu|count_cycle[60]~184 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N25
dffeas \cpu|count_cycle[60] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[60]~184_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [60]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[60] .is_wysiwyg = "true";
defparam \cpu|count_cycle[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
fiftyfivenm_lcell_comb \cpu|Selector438~4 (
// Equation(s):
// \cpu|Selector438~4_combout  = (\cpu|reg_out[2]~1_combout  & ((\cpu|reg_out[2]~4_combout  & ((\cpu|count_cycle [60]))) # (!\cpu|reg_out[2]~4_combout  & (\cpu|count_cycle [28])))) # (!\cpu|reg_out[2]~1_combout  & (((\cpu|reg_out[2]~4_combout ))))

	.dataa(\cpu|count_cycle [28]),
	.datab(\cpu|count_cycle [60]),
	.datac(\cpu|reg_out[2]~1_combout ),
	.datad(\cpu|reg_out[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector438~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector438~4 .lut_mask = 16'hCFA0;
defparam \cpu|Selector438~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
fiftyfivenm_lcell_comb \cpu|Selector438~5 (
// Equation(s):
// \cpu|Selector438~5_combout  = (\cpu|reg_out[2]~1_combout  & (((\cpu|Selector438~4_combout )))) # (!\cpu|reg_out[2]~1_combout  & ((\cpu|Selector438~4_combout  & (\cpu|count_instr [60])) # (!\cpu|Selector438~4_combout  & ((\cpu|count_instr [28])))))

	.dataa(\cpu|count_instr [60]),
	.datab(\cpu|count_instr [28]),
	.datac(\cpu|reg_out[2]~1_combout ),
	.datad(\cpu|Selector438~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector438~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector438~5 .lut_mask = 16'hFA0C;
defparam \cpu|Selector438~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
fiftyfivenm_lcell_comb \cpu|Selector438~6 (
// Equation(s):
// \cpu|Selector438~6_combout  = (\cpu|reg_out[2]~3_combout  & (((\cpu|cpuregs_rs1[28]~36_combout ) # (!\cpu|reg_out[2]~0_combout )))) # (!\cpu|reg_out[2]~3_combout  & (\cpu|Selector438~5_combout  & ((\cpu|reg_out[2]~0_combout ))))

	.dataa(\cpu|reg_out[2]~3_combout ),
	.datab(\cpu|Selector438~5_combout ),
	.datac(\cpu|cpuregs_rs1[28]~36_combout ),
	.datad(\cpu|reg_out[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector438~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector438~6 .lut_mask = 16'hE4AA;
defparam \cpu|Selector438~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N24
fiftyfivenm_lcell_comb \cpu|Add6~56 (
// Equation(s):
// \cpu|Add6~56_combout  = (\cpu|timer [28] & ((GND) # (!\cpu|Add6~55 ))) # (!\cpu|timer [28] & (\cpu|Add6~55  $ (GND)))
// \cpu|Add6~57  = CARRY((\cpu|timer [28]) # (!\cpu|Add6~55 ))

	.dataa(\cpu|timer [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~55 ),
	.combout(\cpu|Add6~56_combout ),
	.cout(\cpu|Add6~57 ));
// synopsys translate_off
defparam \cpu|Add6~56 .lut_mask = 16'h5AAF;
defparam \cpu|Add6~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
fiftyfivenm_lcell_comb \cpu|timer~95 (
// Equation(s):
// \cpu|timer~95_combout  = (\cpu|instr_timer~q  & ((\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|cpuregs_rs1[28]~36_combout ))) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (\cpu|Add6~56_combout )))) # (!\cpu|instr_timer~q  & (\cpu|Add6~56_combout ))

	.dataa(\cpu|instr_timer~q ),
	.datab(\cpu|Add6~56_combout ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|cpuregs_rs1[28]~36_combout ),
	.cin(gnd),
	.combout(\cpu|timer~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~95 .lut_mask = 16'hEC4C;
defparam \cpu|timer~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N23
dffeas \cpu|timer[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[28] .is_wysiwyg = "true";
defparam \cpu|timer[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
fiftyfivenm_lcell_comb \cpu|Selector438~7 (
// Equation(s):
// \cpu|Selector438~7_combout  = (\cpu|Selector438~6_combout  & (((\cpu|timer [28]) # (\cpu|reg_out[2]~0_combout )))) # (!\cpu|Selector438~6_combout  & (\cpu|irq_mask [28] & ((!\cpu|reg_out[2]~0_combout ))))

	.dataa(\cpu|irq_mask [28]),
	.datab(\cpu|Selector438~6_combout ),
	.datac(\cpu|timer [28]),
	.datad(\cpu|reg_out[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector438~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector438~7 .lut_mask = 16'hCCE2;
defparam \cpu|Selector438~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~49 (
// Equation(s):
// \cpu|pcpi_mul|rs2~49_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [26])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs2 [25])))

	.dataa(\cpu|reg_op2 [26]),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs2 [25]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~49 .lut_mask = 16'hBB88;
defparam \cpu|pcpi_mul|rs2~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N25
dffeas \cpu|pcpi_mul|rs2[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[26] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N12
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~48 (
// Equation(s):
// \cpu|pcpi_mul|rs2~48_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [27])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs2 [26])))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [27]),
	.datac(\cpu|pcpi_mul|mul_waiting~q ),
	.datad(\cpu|pcpi_mul|rs2 [26]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~48 .lut_mask = 16'hCFC0;
defparam \cpu|pcpi_mul|rs2~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N13
dffeas \cpu|pcpi_mul|rs2[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[27] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N12
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~56 (
// Equation(s):
// \cpu|pcpi_mul|rs2~56_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [28])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs2 [27])))

	.dataa(\cpu|reg_op2 [28]),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs2 [27]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~56 .lut_mask = 16'hBB88;
defparam \cpu|pcpi_mul|rs2~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N13
dffeas \cpu|pcpi_mul|rs2[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[28] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N14
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[28]~56 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[28]~56_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [28])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs1 [0]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs2 [28]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[28]~56 .lut_mask = 16'hCC00;
defparam \cpu|pcpi_mul|this_rs2[28]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N0
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add14~0 (
// Equation(s):
// \cpu|pcpi_mul|Add14~0_combout  = (\cpu|pcpi_mul|rdx [28] & (\cpu|pcpi_mul|rd [28] $ (VCC))) # (!\cpu|pcpi_mul|rdx [28] & (\cpu|pcpi_mul|rd [28] & VCC))
// \cpu|pcpi_mul|Add14~1  = CARRY((\cpu|pcpi_mul|rdx [28] & \cpu|pcpi_mul|rd [28]))

	.dataa(\cpu|pcpi_mul|rdx [28]),
	.datab(\cpu|pcpi_mul|rd [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|Add14~0_combout ),
	.cout(\cpu|pcpi_mul|Add14~1 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add14~0 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|Add14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N20
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[28]~176 (
// Equation(s):
// \cpu|pcpi_mul|rd[28]~176_combout  = (\cpu|pcpi_mul|this_rs2[28]~56_combout  & (\cpu|pcpi_mul|Add14~0_combout  $ (VCC))) # (!\cpu|pcpi_mul|this_rs2[28]~56_combout  & (\cpu|pcpi_mul|Add14~0_combout  & VCC))
// \cpu|pcpi_mul|rd[28]~177  = CARRY((\cpu|pcpi_mul|this_rs2[28]~56_combout  & \cpu|pcpi_mul|Add14~0_combout ))

	.dataa(\cpu|pcpi_mul|this_rs2[28]~56_combout ),
	.datab(\cpu|pcpi_mul|Add14~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rd[28]~176_combout ),
	.cout(\cpu|pcpi_mul|rd[28]~177 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[28]~176 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|rd[28]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N21
dffeas \cpu|pcpi_mul|rd[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[28]~176_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[28] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N16
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add28~8 (
// Equation(s):
// \cpu|pcpi_mul|Add28~8_combout  = !\cpu|pcpi_mul|Add28~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|pcpi_mul|Add28~7 ),
	.combout(\cpu|pcpi_mul|Add28~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|Add28~8 .lut_mask = 16'h0F0F;
defparam \cpu|pcpi_mul|Add28~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rdx[60]~43 (
// Equation(s):
// \cpu|pcpi_mul|rdx[60]~43_combout  = \cpu|pcpi_mul|rd[59]~175  $ (!\cpu|pcpi_mul|Add28~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|Add28~8_combout ),
	.cin(\cpu|pcpi_mul|rd[59]~175 ),
	.combout(\cpu|pcpi_mul|rdx[60]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[60]~43 .lut_mask = 16'hF00F;
defparam \cpu|pcpi_mul|rdx[60]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y13_N29
dffeas \cpu|pcpi_mul|rdx[60] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rdx[60]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rdx [60]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[60] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rdx[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add30~0 (
// Equation(s):
// \cpu|pcpi_mul|Add30~0_combout  = (\cpu|pcpi_mul|rd [60] & (\cpu|pcpi_mul|rdx [60] $ (VCC))) # (!\cpu|pcpi_mul|rd [60] & (\cpu|pcpi_mul|rdx [60] & VCC))
// \cpu|pcpi_mul|Add30~1  = CARRY((\cpu|pcpi_mul|rd [60] & \cpu|pcpi_mul|rdx [60]))

	.dataa(\cpu|pcpi_mul|rd [60]),
	.datab(\cpu|pcpi_mul|rdx [60]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|Add30~0_combout ),
	.cout(\cpu|pcpi_mul|Add30~1 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add30~0 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|Add30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~57 (
// Equation(s):
// \cpu|pcpi_mul|rs2~57_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [31] & (\cpu|pcpi_mul|instr_mulh~q ))) # (!\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|rs2 [59]))))

	.dataa(\cpu|reg_op2 [31]),
	.datab(\cpu|pcpi_mul|instr_mulh~q ),
	.datac(\cpu|pcpi_mul|rs2 [59]),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~57 .lut_mask = 16'h88F0;
defparam \cpu|pcpi_mul|rs2~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N7
dffeas \cpu|pcpi_mul|rs2[60] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [60]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[60] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[60]~57 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[60]~57_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [60])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1 [0]),
	.datad(\cpu|pcpi_mul|rs2 [60]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[60]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[60]~57 .lut_mask = 16'hF000;
defparam \cpu|pcpi_mul|this_rs2[60]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[60]~178 (
// Equation(s):
// \cpu|pcpi_mul|rd[60]~178_combout  = (\cpu|pcpi_mul|Add30~0_combout  & (\cpu|pcpi_mul|this_rs2[60]~57_combout  $ (VCC))) # (!\cpu|pcpi_mul|Add30~0_combout  & (\cpu|pcpi_mul|this_rs2[60]~57_combout  & VCC))
// \cpu|pcpi_mul|rd[60]~179  = CARRY((\cpu|pcpi_mul|Add30~0_combout  & \cpu|pcpi_mul|this_rs2[60]~57_combout ))

	.dataa(\cpu|pcpi_mul|Add30~0_combout ),
	.datab(\cpu|pcpi_mul|this_rs2[60]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rd[60]~178_combout ),
	.cout(\cpu|pcpi_mul|rd[60]~179 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[60]~178 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|rd[60]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N19
dffeas \cpu|pcpi_mul|rd[60] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[60]~178_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [60]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[60] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N18
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~27 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~27_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [60]))) # (!\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [28]))

	.dataa(\cpu|pcpi_mul|WideOr0~0_combout ),
	.datab(\cpu|pcpi_mul|rd [28]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rd [60]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~27 .lut_mask = 16'hEE44;
defparam \cpu|pcpi_mul|pcpi_rd~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N19
dffeas \cpu|pcpi_mul|pcpi_rd[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[28] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~42 (
// Equation(s):
// \cpu|pcpi_div|quotient~42_combout  = (\cpu|pcpi_div|quotient [28]) # ((!\cpu|pcpi_div|LessThan0~74_combout  & \cpu|pcpi_div|quotient_msk [28]))

	.dataa(\cpu|pcpi_div|LessThan0~74_combout ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|quotient [28]),
	.datad(\cpu|pcpi_div|quotient_msk [28]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~42 .lut_mask = 16'hF5F0;
defparam \cpu|pcpi_div|quotient~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N19
dffeas \cpu|pcpi_div|quotient[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[28] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N6
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~27 (
// Equation(s):
// \cpu|pcpi_div|Add2~27_combout  = (\cpu|pcpi_div|instr_div~q  & (((\cpu|pcpi_div|quotient [28])))) # (!\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|quotient [28]))) # (!\cpu|pcpi_div|instr_divu~q  & (\cpu|pcpi_div|dividend 
// [28]))))

	.dataa(\cpu|pcpi_div|dividend [28]),
	.datab(\cpu|pcpi_div|instr_div~q ),
	.datac(\cpu|pcpi_div|instr_divu~q ),
	.datad(\cpu|pcpi_div|quotient [28]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~27 .lut_mask = 16'hFE02;
defparam \cpu|pcpi_div|Add2~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[28]~89 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[28]~89_combout  = (\cpu|pcpi_div|Add2~27_combout  & (!\cpu|pcpi_div|pcpi_rd[27]~88  & VCC)) # (!\cpu|pcpi_div|Add2~27_combout  & (\cpu|pcpi_div|pcpi_rd[27]~88  $ (GND)))
// \cpu|pcpi_div|pcpi_rd[28]~90  = CARRY((!\cpu|pcpi_div|Add2~27_combout  & !\cpu|pcpi_div|pcpi_rd[27]~88 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_div|Add2~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[27]~88 ),
	.combout(\cpu|pcpi_div|pcpi_rd[28]~89_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[28]~90 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[28]~89 .lut_mask = 16'h3C03;
defparam \cpu|pcpi_div|pcpi_rd[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y15_N25
dffeas \cpu|pcpi_div|pcpi_rd[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[28]~89_combout ),
	.asdata(\cpu|pcpi_div|Add2~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[28] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N28
fiftyfivenm_lcell_comb \cpu|Selector438~2 (
// Equation(s):
// \cpu|Selector438~2_combout  = (\cpu|reg_out[2]~10_combout  & ((\cpu|pcpi_div|pcpi_rd [28]) # ((!\cpu|reg_out[2]~9_combout  & \cpu|pcpi_mul|pcpi_rd [28])))) # (!\cpu|reg_out[2]~10_combout  & (!\cpu|reg_out[2]~9_combout  & (\cpu|pcpi_mul|pcpi_rd [28])))

	.dataa(\cpu|reg_out[2]~10_combout ),
	.datab(\cpu|reg_out[2]~9_combout ),
	.datac(\cpu|pcpi_mul|pcpi_rd [28]),
	.datad(\cpu|pcpi_div|pcpi_rd [28]),
	.cin(gnd),
	.combout(\cpu|Selector438~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector438~2 .lut_mask = 16'hBA30;
defparam \cpu|Selector438~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N14
fiftyfivenm_lcell_comb \cpu|Selector438~3 (
// Equation(s):
// \cpu|Selector438~3_combout  = (\cpu|Selector438~2_combout ) # ((!\cpu|reg_out[16]~13_combout  & mem_rdata[28]))

	.dataa(\cpu|reg_out[16]~13_combout ),
	.datab(gnd),
	.datac(mem_rdata[28]),
	.datad(\cpu|Selector438~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector438~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector438~3 .lut_mask = 16'hFF50;
defparam \cpu|Selector438~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N16
fiftyfivenm_lcell_comb \cpu|Selector438~8 (
// Equation(s):
// \cpu|Selector438~8_combout  = (\cpu|Selector438~3_combout ) # (((\cpu|Selector438~7_combout  & \cpu|reg_out[2]~12_combout )) # (!\cpu|Selector450~7_combout ))

	.dataa(\cpu|Selector438~7_combout ),
	.datab(\cpu|Selector438~3_combout ),
	.datac(\cpu|reg_out[2]~12_combout ),
	.datad(\cpu|Selector450~7_combout ),
	.cin(gnd),
	.combout(\cpu|Selector438~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector438~8 .lut_mask = 16'hECFF;
defparam \cpu|Selector438~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N26
fiftyfivenm_lcell_comb \cpu|Selector438~9 (
// Equation(s):
// \cpu|Selector438~9_combout  = (\cpu|Selector439~10_combout  & ((\cpu|Selector438~8_combout ) # ((\cpu|cpu_state.cpu_state_exec~q  & \cpu|Add10~56_combout ))))

	.dataa(\cpu|Selector439~10_combout ),
	.datab(\cpu|cpu_state.cpu_state_exec~q ),
	.datac(\cpu|Add10~56_combout ),
	.datad(\cpu|Selector438~8_combout ),
	.cin(gnd),
	.combout(\cpu|Selector438~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector438~9 .lut_mask = 16'hAA80;
defparam \cpu|Selector438~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N27
dffeas \cpu|reg_out[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector438~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[28] .is_wysiwyg = "true";
defparam \cpu|reg_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
fiftyfivenm_lcell_comb \cpu|Selector97~1 (
// Equation(s):
// \cpu|Selector97~1_combout  = (\cpu|reg_op1 [28] & (\cpu|reg_op2 [28] & ((\cpu|instr_andi~q ) # (\cpu|instr_and~q ))))

	.dataa(\cpu|instr_andi~q ),
	.datab(\cpu|instr_and~q ),
	.datac(\cpu|reg_op1 [28]),
	.datad(\cpu|reg_op2 [28]),
	.cin(gnd),
	.combout(\cpu|Selector97~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector97~1 .lut_mask = 16'hE000;
defparam \cpu|Selector97~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
fiftyfivenm_lcell_comb \cpu|alu_out_q[23]~0 (
// Equation(s):
// \cpu|alu_out_q[23]~0_combout  = (!\cpu|reg_op2 [4] & ((\cpu|instr_sll~q ) # (\cpu|instr_slli~q )))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [4]),
	.datac(\cpu|instr_sll~q ),
	.datad(\cpu|instr_slli~q ),
	.cin(gnd),
	.combout(\cpu|alu_out_q[23]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_out_q[23]~0 .lut_mask = 16'h3330;
defparam \cpu|alu_out_q[23]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~80 (
// Equation(s):
// \cpu|ShiftLeft1~80_combout  = (\cpu|reg_op2 [0] & (\cpu|reg_op1 [27])) # (!\cpu|reg_op2 [0] & ((\cpu|reg_op1 [28])))

	.dataa(gnd),
	.datab(\cpu|reg_op1 [27]),
	.datac(\cpu|reg_op1 [28]),
	.datad(\cpu|reg_op2 [0]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~80 .lut_mask = 16'hCCF0;
defparam \cpu|ShiftLeft1~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
fiftyfivenm_lcell_comb \cpu|alu_out_q[3]~8 (
// Equation(s):
// \cpu|alu_out_q[3]~8_combout  = (\cpu|reg_op2 [3]) # ((!\cpu|reg_op2 [2] & \cpu|reg_op2 [1]))

	.dataa(\cpu|reg_op2 [2]),
	.datab(gnd),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|reg_op2 [1]),
	.cin(gnd),
	.combout(\cpu|alu_out_q[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_out_q[3]~8 .lut_mask = 16'hF5F0;
defparam \cpu|alu_out_q[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
fiftyfivenm_lcell_comb \cpu|Selector97~4 (
// Equation(s):
// \cpu|Selector97~4_combout  = (\cpu|alu_out_q[3]~4_combout  & (((\cpu|ShiftLeft1~80_combout  & !\cpu|alu_out_q[3]~8_combout )))) # (!\cpu|alu_out_q[3]~4_combout  & ((\cpu|ShiftLeft1~79_combout ) # ((\cpu|alu_out_q[3]~8_combout ))))

	.dataa(\cpu|ShiftLeft1~79_combout ),
	.datab(\cpu|alu_out_q[3]~4_combout ),
	.datac(\cpu|ShiftLeft1~80_combout ),
	.datad(\cpu|alu_out_q[3]~8_combout ),
	.cin(gnd),
	.combout(\cpu|Selector97~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector97~4 .lut_mask = 16'h33E2;
defparam \cpu|Selector97~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~74 (
// Equation(s):
// \cpu|ShiftLeft1~74_combout  = (\cpu|reg_op2 [0] & ((\cpu|reg_op1 [25]))) # (!\cpu|reg_op2 [0] & (\cpu|reg_op1 [26]))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [0]),
	.datac(\cpu|reg_op1 [26]),
	.datad(\cpu|reg_op1 [25]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~74 .lut_mask = 16'hFC30;
defparam \cpu|ShiftLeft1~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~62 (
// Equation(s):
// \cpu|ShiftLeft1~62_combout  = (\cpu|reg_op2 [2] & (\cpu|ShiftLeft1~49_combout )) # (!\cpu|reg_op2 [2] & ((\cpu|ShiftLeft1~61_combout )))

	.dataa(gnd),
	.datab(\cpu|ShiftLeft1~49_combout ),
	.datac(\cpu|reg_op2 [2]),
	.datad(\cpu|ShiftLeft1~61_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~62 .lut_mask = 16'hCFC0;
defparam \cpu|ShiftLeft1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
fiftyfivenm_lcell_comb \cpu|Selector97~5 (
// Equation(s):
// \cpu|Selector97~5_combout  = (\cpu|Selector97~4_combout  & (((\cpu|ShiftLeft1~62_combout ) # (!\cpu|alu_out_q[3]~8_combout )))) # (!\cpu|Selector97~4_combout  & (\cpu|ShiftLeft1~74_combout  & ((\cpu|alu_out_q[3]~8_combout ))))

	.dataa(\cpu|Selector97~4_combout ),
	.datab(\cpu|ShiftLeft1~74_combout ),
	.datac(\cpu|ShiftLeft1~62_combout ),
	.datad(\cpu|alu_out_q[3]~8_combout ),
	.cin(gnd),
	.combout(\cpu|Selector97~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector97~5 .lut_mask = 16'hE4AA;
defparam \cpu|Selector97~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
fiftyfivenm_lcell_comb \cpu|ShiftRight0~62 (
// Equation(s):
// \cpu|ShiftRight0~62_combout  = (\cpu|reg_op2 [0] & ((\cpu|reg_op2 [1] & (\cpu|reg_op1 [31])) # (!\cpu|reg_op2 [1] & ((\cpu|reg_op1 [29])))))

	.dataa(\cpu|reg_op2 [0]),
	.datab(\cpu|reg_op2 [1]),
	.datac(\cpu|reg_op1 [31]),
	.datad(\cpu|reg_op1 [29]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~62 .lut_mask = 16'hA280;
defparam \cpu|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
fiftyfivenm_lcell_comb \cpu|ShiftRight0~63 (
// Equation(s):
// \cpu|ShiftRight0~63_combout  = (\cpu|ShiftRight0~62_combout ) # ((!\cpu|reg_op2 [0] & \cpu|ShiftRight0~39_combout ))

	.dataa(\cpu|reg_op2 [0]),
	.datab(gnd),
	.datac(\cpu|ShiftRight0~62_combout ),
	.datad(\cpu|ShiftRight0~39_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~63 .lut_mask = 16'hF5F0;
defparam \cpu|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
fiftyfivenm_lcell_comb \cpu|ShiftRight0~64 (
// Equation(s):
// \cpu|ShiftRight0~64_combout  = (\cpu|reg_op2 [3] & (\cpu|Selector109~0_combout )) # (!\cpu|reg_op2 [3] & ((\cpu|reg_op2 [2] & (\cpu|Selector109~0_combout )) # (!\cpu|reg_op2 [2] & ((\cpu|ShiftRight0~63_combout )))))

	.dataa(\cpu|reg_op2 [3]),
	.datab(\cpu|Selector109~0_combout ),
	.datac(\cpu|reg_op2 [2]),
	.datad(\cpu|ShiftRight0~63_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~64 .lut_mask = 16'hCDC8;
defparam \cpu|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
fiftyfivenm_lcell_comb \cpu|Selector97~6 (
// Equation(s):
// \cpu|Selector97~6_combout  = (\cpu|alu_out_q[3]~1_combout  & (\cpu|alu_out_q[23]~0_combout  & (\cpu|Selector97~5_combout ))) # (!\cpu|alu_out_q[3]~1_combout  & ((\cpu|ShiftRight0~64_combout ) # ((\cpu|alu_out_q[23]~0_combout  & \cpu|Selector97~5_combout 
// ))))

	.dataa(\cpu|alu_out_q[3]~1_combout ),
	.datab(\cpu|alu_out_q[23]~0_combout ),
	.datac(\cpu|Selector97~5_combout ),
	.datad(\cpu|ShiftRight0~64_combout ),
	.cin(gnd),
	.combout(\cpu|Selector97~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector97~6 .lut_mask = 16'hD5C0;
defparam \cpu|Selector97~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
fiftyfivenm_lcell_comb \cpu|Selector97~2 (
// Equation(s):
// \cpu|Selector97~2_combout  = (\cpu|instr_or~q  & (((\cpu|reg_op1 [28]) # (\cpu|reg_op2 [28])))) # (!\cpu|instr_or~q  & (\cpu|instr_ori~q  & ((\cpu|reg_op1 [28]) # (\cpu|reg_op2 [28]))))

	.dataa(\cpu|instr_or~q ),
	.datab(\cpu|instr_ori~q ),
	.datac(\cpu|reg_op1 [28]),
	.datad(\cpu|reg_op2 [28]),
	.cin(gnd),
	.combout(\cpu|Selector97~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector97~2 .lut_mask = 16'hEEE0;
defparam \cpu|Selector97~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
fiftyfivenm_lcell_comb \cpu|ShiftRight0~45 (
// Equation(s):
// \cpu|ShiftRight0~45_combout  = (!\cpu|reg_op2 [1] & !\cpu|reg_op2 [0])

	.dataa(gnd),
	.datab(\cpu|reg_op2 [1]),
	.datac(\cpu|reg_op2 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~45 .lut_mask = 16'h0303;
defparam \cpu|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~25 (
// Equation(s):
// \cpu|ShiftLeft1~25_combout  = (\cpu|reg_op2 [1] & (\cpu|reg_op1 [2])) # (!\cpu|reg_op2 [1] & ((\cpu|reg_op1 [4])))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [1]),
	.datac(\cpu|reg_op1 [2]),
	.datad(\cpu|reg_op1 [4]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~25 .lut_mask = 16'hF3C0;
defparam \cpu|ShiftLeft1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~36 (
// Equation(s):
// \cpu|ShiftLeft1~36_combout  = (\cpu|reg_op2 [0] & ((\cpu|reg_op2 [1] & ((\cpu|reg_op1 [1]))) # (!\cpu|reg_op2 [1] & (\cpu|reg_op1 [3]))))

	.dataa(\cpu|reg_op2 [0]),
	.datab(\cpu|reg_op1 [3]),
	.datac(\cpu|reg_op2 [1]),
	.datad(\cpu|reg_op1 [1]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~36 .lut_mask = 16'hA808;
defparam \cpu|ShiftLeft1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~37 (
// Equation(s):
// \cpu|ShiftLeft1~37_combout  = (\cpu|ShiftLeft1~36_combout ) # ((\cpu|ShiftLeft1~25_combout  & !\cpu|reg_op2 [0]))

	.dataa(\cpu|ShiftLeft1~25_combout ),
	.datab(\cpu|ShiftLeft1~36_combout ),
	.datac(\cpu|reg_op2 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~37 .lut_mask = 16'hCECE;
defparam \cpu|ShiftLeft1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~38 (
// Equation(s):
// \cpu|ShiftLeft1~38_combout  = (\cpu|reg_op2 [2] & (\cpu|ShiftRight0~45_combout  & (\cpu|reg_op1 [0]))) # (!\cpu|reg_op2 [2] & (((\cpu|ShiftLeft1~37_combout ))))

	.dataa(\cpu|reg_op2 [2]),
	.datab(\cpu|ShiftRight0~45_combout ),
	.datac(\cpu|reg_op1 [0]),
	.datad(\cpu|ShiftLeft1~37_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~38 .lut_mask = 16'hD580;
defparam \cpu|ShiftLeft1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~30 (
// Equation(s):
// \cpu|ShiftLeft1~30_combout  = (\cpu|reg_op2 [1] & (\cpu|reg_op1 [6])) # (!\cpu|reg_op2 [1] & ((\cpu|reg_op1 [8])))

	.dataa(\cpu|reg_op1 [6]),
	.datab(\cpu|reg_op1 [8]),
	.datac(\cpu|reg_op2 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~30 .lut_mask = 16'hACAC;
defparam \cpu|ShiftLeft1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~33 (
// Equation(s):
// \cpu|ShiftLeft1~33_combout  = (\cpu|reg_op2 [0] & ((\cpu|ShiftLeft1~2_combout ))) # (!\cpu|reg_op2 [0] & (\cpu|ShiftLeft1~30_combout ))

	.dataa(\cpu|ShiftLeft1~30_combout ),
	.datab(gnd),
	.datac(\cpu|reg_op2 [0]),
	.datad(\cpu|ShiftLeft1~2_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~33 .lut_mask = 16'hFA0A;
defparam \cpu|ShiftLeft1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~35 (
// Equation(s):
// \cpu|ShiftLeft1~35_combout  = (!\cpu|reg_op2 [3] & ((\cpu|reg_op2 [2] & ((\cpu|ShiftLeft1~33_combout ))) # (!\cpu|reg_op2 [2] & (\cpu|ShiftLeft1~34_combout ))))

	.dataa(\cpu|reg_op2 [3]),
	.datab(\cpu|ShiftLeft1~34_combout ),
	.datac(\cpu|ShiftLeft1~33_combout ),
	.datad(\cpu|reg_op2 [2]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~35 .lut_mask = 16'h5044;
defparam \cpu|ShiftLeft1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
fiftyfivenm_lcell_comb \cpu|Selector97~3 (
// Equation(s):
// \cpu|Selector97~3_combout  = (\cpu|alu_out_q[6]~5_combout  & ((\cpu|ShiftLeft1~35_combout ) # ((\cpu|reg_op2 [3] & \cpu|ShiftLeft1~38_combout ))))

	.dataa(\cpu|reg_op2 [3]),
	.datab(\cpu|alu_out_q[6]~5_combout ),
	.datac(\cpu|ShiftLeft1~38_combout ),
	.datad(\cpu|ShiftLeft1~35_combout ),
	.cin(gnd),
	.combout(\cpu|Selector97~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector97~3 .lut_mask = 16'hCC80;
defparam \cpu|Selector97~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
fiftyfivenm_lcell_comb \cpu|Selector97~7 (
// Equation(s):
// \cpu|Selector97~7_combout  = (\cpu|Selector97~1_combout ) # ((\cpu|Selector97~6_combout ) # ((\cpu|Selector97~2_combout ) # (\cpu|Selector97~3_combout )))

	.dataa(\cpu|Selector97~1_combout ),
	.datab(\cpu|Selector97~6_combout ),
	.datac(\cpu|Selector97~2_combout ),
	.datad(\cpu|Selector97~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector97~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector97~7 .lut_mask = 16'hFFFE;
defparam \cpu|Selector97~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
fiftyfivenm_lcell_comb \cpu|Selector97~0 (
// Equation(s):
// \cpu|Selector97~0_combout  = (\cpu|Selector109~1_combout ) # ((!\cpu|WideNor2~9_combout  & (\cpu|reg_op2 [28] $ (\cpu|reg_op1 [28]))))

	.dataa(\cpu|WideNor2~9_combout ),
	.datab(\cpu|reg_op2 [28]),
	.datac(\cpu|Selector109~1_combout ),
	.datad(\cpu|reg_op1 [28]),
	.cin(gnd),
	.combout(\cpu|Selector97~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector97~0 .lut_mask = 16'hF1F4;
defparam \cpu|Selector97~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
fiftyfivenm_lcell_comb \cpu|Add1~87 (
// Equation(s):
// \cpu|Add1~87_combout  = (\cpu|Add1~86_combout  & ((\cpu|reg_op1 [28] & (\cpu|Add1~85  & VCC)) # (!\cpu|reg_op1 [28] & (!\cpu|Add1~85 )))) # (!\cpu|Add1~86_combout  & ((\cpu|reg_op1 [28] & (!\cpu|Add1~85 )) # (!\cpu|reg_op1 [28] & ((\cpu|Add1~85 ) # 
// (GND)))))
// \cpu|Add1~88  = CARRY((\cpu|Add1~86_combout  & (!\cpu|reg_op1 [28] & !\cpu|Add1~85 )) # (!\cpu|Add1~86_combout  & ((!\cpu|Add1~85 ) # (!\cpu|reg_op1 [28]))))

	.dataa(\cpu|Add1~86_combout ),
	.datab(\cpu|reg_op1 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~85 ),
	.combout(\cpu|Add1~87_combout ),
	.cout(\cpu|Add1~88 ));
// synopsys translate_off
defparam \cpu|Add1~87 .lut_mask = 16'h9617;
defparam \cpu|Add1~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
fiftyfivenm_lcell_comb \cpu|Selector97~8 (
// Equation(s):
// \cpu|Selector97~8_combout  = (\cpu|Selector97~7_combout ) # ((\cpu|Selector97~0_combout ) # ((\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q  & \cpu|Add1~87_combout )))

	.dataa(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.datab(\cpu|Selector97~7_combout ),
	.datac(\cpu|Selector97~0_combout ),
	.datad(\cpu|Add1~87_combout ),
	.cin(gnd),
	.combout(\cpu|Selector97~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector97~8 .lut_mask = 16'hFEFC;
defparam \cpu|Selector97~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N27
dffeas \cpu|alu_out_q[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector97~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[28] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N6
fiftyfivenm_lcell_comb \cpu|Selector129~2 (
// Equation(s):
// \cpu|Selector129~2_combout  = (\cpu|latched_stalu~q  & ((\cpu|alu_out_q [28]))) # (!\cpu|latched_stalu~q  & (\cpu|reg_out [28]))

	.dataa(\cpu|latched_stalu~q ),
	.datab(gnd),
	.datac(\cpu|reg_out [28]),
	.datad(\cpu|alu_out_q [28]),
	.cin(gnd),
	.combout(\cpu|Selector129~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector129~2 .lut_mask = 16'hFA50;
defparam \cpu|Selector129~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N16
fiftyfivenm_lcell_comb \cpu|Selector161~0 (
// Equation(s):
// \cpu|Selector161~0_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & ((\cpu|Selector129~2_combout ))) # (!\cpu|latched_store~q  & (\cpu|reg_next_pc [28]))))

	.dataa(\cpu|reg_next_pc [28]),
	.datab(\cpu|latched_store~q ),
	.datac(\cpu|latched_branch~q ),
	.datad(\cpu|Selector129~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector161~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector161~0 .lut_mask = 16'hE020;
defparam \cpu|Selector161~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N2
fiftyfivenm_lcell_comb \cpu|Selector161~1 (
// Equation(s):
// \cpu|Selector161~1_combout  = (\cpu|Selector161~0_combout ) # ((\cpu|reg_next_pc [28] & \cpu|WideOr26~combout ))

	.dataa(\cpu|reg_next_pc [28]),
	.datab(gnd),
	.datac(\cpu|WideOr26~combout ),
	.datad(\cpu|Selector161~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector161~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector161~1 .lut_mask = 16'hFFA0;
defparam \cpu|Selector161~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N24
fiftyfivenm_lcell_comb \cpu|reg_next_pc[28]~87 (
// Equation(s):
// \cpu|reg_next_pc[28]~87_combout  = (\cpu|Selector161~1_combout  & ((\cpu|Add7~19_combout  & (\cpu|reg_next_pc[27]~86  & VCC)) # (!\cpu|Add7~19_combout  & (!\cpu|reg_next_pc[27]~86 )))) # (!\cpu|Selector161~1_combout  & ((\cpu|Add7~19_combout  & 
// (!\cpu|reg_next_pc[27]~86 )) # (!\cpu|Add7~19_combout  & ((\cpu|reg_next_pc[27]~86 ) # (GND)))))
// \cpu|reg_next_pc[28]~88  = CARRY((\cpu|Selector161~1_combout  & (!\cpu|Add7~19_combout  & !\cpu|reg_next_pc[27]~86 )) # (!\cpu|Selector161~1_combout  & ((!\cpu|reg_next_pc[27]~86 ) # (!\cpu|Add7~19_combout ))))

	.dataa(\cpu|Selector161~1_combout ),
	.datab(\cpu|Add7~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|reg_next_pc[27]~86 ),
	.combout(\cpu|reg_next_pc[28]~87_combout ),
	.cout(\cpu|reg_next_pc[28]~88 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[28]~87 .lut_mask = 16'h9617;
defparam \cpu|reg_next_pc[28]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N25
dffeas \cpu|reg_next_pc[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[28]~87_combout ),
	.asdata(\cpu|Selector161~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[28] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N18
fiftyfivenm_lcell_comb \cpu|reg_pc~29 (
// Equation(s):
// \cpu|reg_pc~29_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|Selector161~0_combout ) # ((\cpu|reg_next_pc [28] & \cpu|WideOr26~combout ))))

	.dataa(\cpu|reg_next_pc [28]),
	.datab(\cpu|WideOr26~combout ),
	.datac(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datad(\cpu|Selector161~0_combout ),
	.cin(gnd),
	.combout(\cpu|reg_pc~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~29 .lut_mask = 16'hF080;
defparam \cpu|reg_pc~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N19
dffeas \cpu|reg_pc[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[28] .is_wysiwyg = "true";
defparam \cpu|reg_pc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N22
fiftyfivenm_lcell_comb \cpu|Add3~52 (
// Equation(s):
// \cpu|Add3~52_combout  = (\cpu|reg_pc [27] & (\cpu|Add3~51  $ (GND))) # (!\cpu|reg_pc [27] & (!\cpu|Add3~51  & VCC))
// \cpu|Add3~53  = CARRY((\cpu|reg_pc [27] & !\cpu|Add3~51 ))

	.dataa(gnd),
	.datab(\cpu|reg_pc [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~51 ),
	.combout(\cpu|Add3~52_combout ),
	.cout(\cpu|Add3~53 ));
// synopsys translate_off
defparam \cpu|Add3~52 .lut_mask = 16'hC30C;
defparam \cpu|Add3~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N24
fiftyfivenm_lcell_comb \cpu|Add3~54 (
// Equation(s):
// \cpu|Add3~54_combout  = (\cpu|reg_pc [28] & (!\cpu|Add3~53 )) # (!\cpu|reg_pc [28] & ((\cpu|Add3~53 ) # (GND)))
// \cpu|Add3~55  = CARRY((!\cpu|Add3~53 ) # (!\cpu|reg_pc [28]))

	.dataa(\cpu|reg_pc [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~53 ),
	.combout(\cpu|Add3~54_combout ),
	.cout(\cpu|Add3~55 ));
// synopsys translate_off
defparam \cpu|Add3~54 .lut_mask = 16'h5A5F;
defparam \cpu|Add3~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N22
fiftyfivenm_lcell_comb \cpu|Selector129~4 (
// Equation(s):
// \cpu|Selector129~4_combout  = (\cpu|latched_branch~q  & (((\cpu|Add3~54_combout )))) # (!\cpu|latched_branch~q  & ((\cpu|latched_store~q  & ((\cpu|Selector129~2_combout ))) # (!\cpu|latched_store~q  & (\cpu|Add3~54_combout ))))

	.dataa(\cpu|latched_branch~q ),
	.datab(\cpu|latched_store~q ),
	.datac(\cpu|Add3~54_combout ),
	.datad(\cpu|Selector129~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector129~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector129~4 .lut_mask = 16'hF4B0;
defparam \cpu|Selector129~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N20
fiftyfivenm_lcell_comb \cpu|Selector129~3 (
// Equation(s):
// \cpu|Selector129~3_combout  = (!\cpu|irq_state [1] & ((\cpu|irq_state [0] & ((\cpu|reg_next_pc [28]))) # (!\cpu|irq_state [0] & (\cpu|Selector129~4_combout ))))

	.dataa(\cpu|irq_state [1]),
	.datab(\cpu|irq_state [0]),
	.datac(\cpu|Selector129~4_combout ),
	.datad(\cpu|reg_next_pc [28]),
	.cin(gnd),
	.combout(\cpu|Selector129~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector129~3 .lut_mask = 16'h5410;
defparam \cpu|Selector129~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N2
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[25]~34 (
// Equation(s):
// \cpu|cpuregs_rs1[25]~34_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0_bypass [38])) # (!\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0|auto_generated|ram_block1a25 )))))

	.dataa(\cpu|cpuregs~3_combout ),
	.datab(\cpu|WideOr22~combout ),
	.datac(\cpu|cpuregs_rtl_0_bypass [38]),
	.datad(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[25]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[25]~34 .lut_mask = 16'hC480;
defparam \cpu|cpuregs_rs1[25]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
fiftyfivenm_lcell_comb \cpu|timer~93 (
// Equation(s):
// \cpu|timer~93_combout  = (\cpu|instr_timer~q  & ((\cpu|cpu_state.cpu_state_ld_rs1~q  & (\cpu|cpuregs_rs1[25]~34_combout )) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|Add6~50_combout ))))) # (!\cpu|instr_timer~q  & (((\cpu|Add6~50_combout ))))

	.dataa(\cpu|cpuregs_rs1[25]~34_combout ),
	.datab(\cpu|instr_timer~q ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|Add6~50_combout ),
	.cin(gnd),
	.combout(\cpu|timer~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~93 .lut_mask = 16'hBF80;
defparam \cpu|timer~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N29
dffeas \cpu|timer[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[25] .is_wysiwyg = "true";
defparam \cpu|timer[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N26
fiftyfivenm_lcell_comb \cpu|Selector441~1 (
// Equation(s):
// \cpu|Selector441~1_combout  = (\cpu|reg_out[2]~1_combout  & (\cpu|count_cycle [25] & ((!\cpu|reg_out[2]~4_combout )))) # (!\cpu|reg_out[2]~1_combout  & (((\cpu|count_instr [25]) # (\cpu|reg_out[2]~4_combout ))))

	.dataa(\cpu|reg_out[2]~1_combout ),
	.datab(\cpu|count_cycle [25]),
	.datac(\cpu|count_instr [25]),
	.datad(\cpu|reg_out[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector441~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector441~1 .lut_mask = 16'h55D8;
defparam \cpu|Selector441~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N22
fiftyfivenm_lcell_comb \cpu|Selector441~2 (
// Equation(s):
// \cpu|Selector441~2_combout  = (\cpu|reg_out[2]~4_combout  & ((\cpu|Selector441~1_combout  & ((\cpu|count_instr [57]))) # (!\cpu|Selector441~1_combout  & (\cpu|count_cycle [57])))) # (!\cpu|reg_out[2]~4_combout  & (\cpu|Selector441~1_combout ))

	.dataa(\cpu|reg_out[2]~4_combout ),
	.datab(\cpu|Selector441~1_combout ),
	.datac(\cpu|count_cycle [57]),
	.datad(\cpu|count_instr [57]),
	.cin(gnd),
	.combout(\cpu|Selector441~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector441~2 .lut_mask = 16'hEC64;
defparam \cpu|Selector441~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
fiftyfivenm_lcell_comb \cpu|irq_mask~91 (
// Equation(s):
// \cpu|irq_mask~91_combout  = ((\cpu|cpuregs_rs1[25]~34_combout ) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\cpu|cpuregs_rs1[25]~34_combout ),
	.cin(gnd),
	.combout(\cpu|irq_mask~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~91 .lut_mask = 16'hFF5F;
defparam \cpu|irq_mask~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N21
dffeas \cpu|irq_mask[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[25] .is_wysiwyg = "true";
defparam \cpu|irq_mask[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N0
fiftyfivenm_lcell_comb \cpu|Selector441~3 (
// Equation(s):
// \cpu|Selector441~3_combout  = (\cpu|reg_out[2]~3_combout  & (((\cpu|reg_out[2]~0_combout )))) # (!\cpu|reg_out[2]~3_combout  & ((\cpu|reg_out[2]~0_combout  & (\cpu|Selector441~2_combout )) # (!\cpu|reg_out[2]~0_combout  & ((\cpu|irq_mask [25])))))

	.dataa(\cpu|Selector441~2_combout ),
	.datab(\cpu|reg_out[2]~3_combout ),
	.datac(\cpu|reg_out[2]~0_combout ),
	.datad(\cpu|irq_mask [25]),
	.cin(gnd),
	.combout(\cpu|Selector441~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector441~3 .lut_mask = 16'hE3E0;
defparam \cpu|Selector441~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N26
fiftyfivenm_lcell_comb \cpu|Selector441~4 (
// Equation(s):
// \cpu|Selector441~4_combout  = (\cpu|reg_out[2]~3_combout  & ((\cpu|Selector441~3_combout  & ((\cpu|cpuregs_rs1[25]~34_combout ))) # (!\cpu|Selector441~3_combout  & (\cpu|timer [25])))) # (!\cpu|reg_out[2]~3_combout  & (((\cpu|Selector441~3_combout ))))

	.dataa(\cpu|timer [25]),
	.datab(\cpu|reg_out[2]~3_combout ),
	.datac(\cpu|cpuregs_rs1[25]~34_combout ),
	.datad(\cpu|Selector441~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector441~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector441~4 .lut_mask = 16'hF388;
defparam \cpu|Selector441~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N20
fiftyfivenm_lcell_comb \cpu|Selector441~5 (
// Equation(s):
// \cpu|Selector441~5_combout  = (\cpu|Selector441~4_combout  & ((\cpu|reg_out[2]~12_combout ) # ((mem_rdata[25] & !\cpu|reg_out[16]~13_combout )))) # (!\cpu|Selector441~4_combout  & (((mem_rdata[25] & !\cpu|reg_out[16]~13_combout ))))

	.dataa(\cpu|Selector441~4_combout ),
	.datab(\cpu|reg_out[2]~12_combout ),
	.datac(mem_rdata[25]),
	.datad(\cpu|reg_out[16]~13_combout ),
	.cin(gnd),
	.combout(\cpu|Selector441~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector441~5 .lut_mask = 16'h88F8;
defparam \cpu|Selector441~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N6
fiftyfivenm_lcell_comb \cpu|Selector441~6 (
// Equation(s):
// \cpu|Selector441~6_combout  = ((\cpu|Selector441~5_combout ) # ((\cpu|Add10~50_combout  & \cpu|cpu_state.cpu_state_exec~q ))) # (!\cpu|Selector450~7_combout )

	.dataa(\cpu|Add10~50_combout ),
	.datab(\cpu|Selector450~7_combout ),
	.datac(\cpu|cpu_state.cpu_state_exec~q ),
	.datad(\cpu|Selector441~5_combout ),
	.cin(gnd),
	.combout(\cpu|Selector441~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector441~6 .lut_mask = 16'hFFB3;
defparam \cpu|Selector441~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N4
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~25 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~25_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [57]))) # (!\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [25]))

	.dataa(\cpu|pcpi_mul|rd [25]),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rd [57]),
	.datad(\cpu|pcpi_mul|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~25 .lut_mask = 16'hF0AA;
defparam \cpu|pcpi_mul|pcpi_rd~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N5
dffeas \cpu|pcpi_mul|pcpi_rd[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[25] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N19
dffeas \cpu|pcpi_div|pcpi_rd[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[25]~83_combout ),
	.asdata(\cpu|pcpi_div|Add2~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[25] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N22
fiftyfivenm_lcell_comb \cpu|Selector441~0 (
// Equation(s):
// \cpu|Selector441~0_combout  = (\cpu|pcpi_mul|pcpi_rd [25] & (((\cpu|reg_out[2]~10_combout  & \cpu|pcpi_div|pcpi_rd [25])) # (!\cpu|reg_out[2]~9_combout ))) # (!\cpu|pcpi_mul|pcpi_rd [25] & (\cpu|reg_out[2]~10_combout  & ((\cpu|pcpi_div|pcpi_rd [25]))))

	.dataa(\cpu|pcpi_mul|pcpi_rd [25]),
	.datab(\cpu|reg_out[2]~10_combout ),
	.datac(\cpu|reg_out[2]~9_combout ),
	.datad(\cpu|pcpi_div|pcpi_rd [25]),
	.cin(gnd),
	.combout(\cpu|Selector441~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector441~0 .lut_mask = 16'hCE0A;
defparam \cpu|Selector441~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N30
fiftyfivenm_lcell_comb \cpu|Selector441~7 (
// Equation(s):
// \cpu|Selector441~7_combout  = (\cpu|mem_wordsize.00~q  & (\cpu|reg_out[16]~13_combout  & ((\cpu|Selector441~6_combout ) # (\cpu|Selector441~0_combout )))) # (!\cpu|mem_wordsize.00~q  & ((\cpu|Selector441~6_combout ) # ((\cpu|Selector441~0_combout ))))

	.dataa(\cpu|mem_wordsize.00~q ),
	.datab(\cpu|Selector441~6_combout ),
	.datac(\cpu|Selector441~0_combout ),
	.datad(\cpu|reg_out[16]~13_combout ),
	.cin(gnd),
	.combout(\cpu|Selector441~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector441~7 .lut_mask = 16'hFC54;
defparam \cpu|Selector441~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N31
dffeas \cpu|reg_out[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector441~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[25] .is_wysiwyg = "true";
defparam \cpu|reg_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
fiftyfivenm_lcell_comb \cpu|Selector100~6 (
// Equation(s):
// \cpu|Selector100~6_combout  = (\cpu|reg_op1 [25] & (((\cpu|reg_op2 [25] & !\cpu|WideNor2~11_combout )) # (!\cpu|WideNor2~10_combout ))) # (!\cpu|reg_op1 [25] & (\cpu|reg_op2 [25] & ((!\cpu|WideNor2~10_combout ))))

	.dataa(\cpu|reg_op1 [25]),
	.datab(\cpu|reg_op2 [25]),
	.datac(\cpu|WideNor2~11_combout ),
	.datad(\cpu|WideNor2~10_combout ),
	.cin(gnd),
	.combout(\cpu|Selector100~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector100~6 .lut_mask = 16'h08EE;
defparam \cpu|Selector100~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
fiftyfivenm_lcell_comb \cpu|ShiftRight0~8 (
// Equation(s):
// \cpu|ShiftRight0~8_combout  = (\cpu|reg_op2 [1] & (\cpu|reg_op1 [27])) # (!\cpu|reg_op2 [1] & ((\cpu|reg_op1 [25])))

	.dataa(\cpu|reg_op2 [1]),
	.datab(\cpu|reg_op1 [27]),
	.datac(gnd),
	.datad(\cpu|reg_op1 [25]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~8 .lut_mask = 16'hDD88;
defparam \cpu|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
fiftyfivenm_lcell_comb \cpu|ShiftRight0~7 (
// Equation(s):
// \cpu|ShiftRight0~7_combout  = (\cpu|reg_op2 [1] & ((\cpu|reg_op1 [28]))) # (!\cpu|reg_op2 [1] & (\cpu|reg_op1 [26]))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [1]),
	.datac(\cpu|reg_op1 [26]),
	.datad(\cpu|reg_op1 [28]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~7 .lut_mask = 16'hFC30;
defparam \cpu|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
fiftyfivenm_lcell_comb \cpu|ShiftRight0~9 (
// Equation(s):
// \cpu|ShiftRight0~9_combout  = (\cpu|reg_op2 [0] & ((\cpu|ShiftRight0~7_combout ))) # (!\cpu|reg_op2 [0] & (\cpu|ShiftRight0~8_combout ))

	.dataa(\cpu|reg_op2 [0]),
	.datab(gnd),
	.datac(\cpu|ShiftRight0~8_combout ),
	.datad(\cpu|ShiftRight0~7_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~9 .lut_mask = 16'hFA50;
defparam \cpu|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
fiftyfivenm_lcell_comb \cpu|ShiftRight0~15 (
// Equation(s):
// \cpu|ShiftRight0~15_combout  = (\cpu|reg_op2 [0] & (!\cpu|instr_srai~q  & !\cpu|instr_sra~q ))

	.dataa(\cpu|reg_op2 [0]),
	.datab(\cpu|instr_srai~q ),
	.datac(gnd),
	.datad(\cpu|instr_sra~q ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~15 .lut_mask = 16'h0022;
defparam \cpu|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
fiftyfivenm_lcell_comb \cpu|ShiftRight0~14 (
// Equation(s):
// \cpu|ShiftRight0~14_combout  = (!\cpu|reg_op2 [1] & ((\cpu|reg_op2 [0] & (\cpu|reg_op1 [30])) # (!\cpu|reg_op2 [0] & ((\cpu|reg_op1 [29])))))

	.dataa(\cpu|reg_op2 [0]),
	.datab(\cpu|reg_op2 [1]),
	.datac(\cpu|reg_op1 [30]),
	.datad(\cpu|reg_op1 [29]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~14 .lut_mask = 16'h3120;
defparam \cpu|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
fiftyfivenm_lcell_comb \cpu|ShiftRight0~16 (
// Equation(s):
// \cpu|ShiftRight0~16_combout  = (\cpu|ShiftRight0~14_combout ) # ((!\cpu|ShiftRight0~15_combout  & (\cpu|reg_op2 [1] & \cpu|reg_op1 [31])))

	.dataa(\cpu|ShiftRight0~15_combout ),
	.datab(\cpu|reg_op2 [1]),
	.datac(\cpu|reg_op1 [31]),
	.datad(\cpu|ShiftRight0~14_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~16 .lut_mask = 16'hFF40;
defparam \cpu|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
fiftyfivenm_lcell_comb \cpu|ShiftRight0~75 (
// Equation(s):
// \cpu|ShiftRight0~75_combout  = (!\cpu|reg_op2 [3] & ((\cpu|reg_op2 [2] & ((\cpu|ShiftRight0~16_combout ))) # (!\cpu|reg_op2 [2] & (\cpu|ShiftRight0~9_combout ))))

	.dataa(\cpu|ShiftRight0~9_combout ),
	.datab(\cpu|reg_op2 [2]),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~75 .lut_mask = 16'h0E02;
defparam \cpu|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
fiftyfivenm_lcell_comb \cpu|Selector100~7 (
// Equation(s):
// \cpu|Selector100~7_combout  = (!\cpu|alu_out_q[3]~1_combout  & ((\cpu|ShiftRight0~75_combout ) # ((\cpu|reg_op2 [3] & \cpu|Selector109~0_combout ))))

	.dataa(\cpu|reg_op2 [3]),
	.datab(\cpu|ShiftRight0~75_combout ),
	.datac(\cpu|alu_out_q[3]~1_combout ),
	.datad(\cpu|Selector109~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector100~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector100~7 .lut_mask = 16'h0E0C;
defparam \cpu|Selector100~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
fiftyfivenm_lcell_comb \cpu|Selector100~5 (
// Equation(s):
// \cpu|Selector100~5_combout  = (\cpu|Selector109~1_combout ) # ((!\cpu|WideNor2~9_combout  & (\cpu|reg_op1 [25] $ (\cpu|reg_op2 [25]))))

	.dataa(\cpu|reg_op1 [25]),
	.datab(\cpu|WideNor2~9_combout ),
	.datac(\cpu|reg_op2 [25]),
	.datad(\cpu|Selector109~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector100~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector100~5 .lut_mask = 16'hFF12;
defparam \cpu|Selector100~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
fiftyfivenm_lcell_comb \cpu|Selector100~8 (
// Equation(s):
// \cpu|Selector100~8_combout  = (\cpu|Selector100~6_combout ) # ((\cpu|Selector100~7_combout ) # (\cpu|Selector100~5_combout ))

	.dataa(gnd),
	.datab(\cpu|Selector100~6_combout ),
	.datac(\cpu|Selector100~7_combout ),
	.datad(\cpu|Selector100~5_combout ),
	.cin(gnd),
	.combout(\cpu|Selector100~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector100~8 .lut_mask = 16'hFFFC;
defparam \cpu|Selector100~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~63 (
// Equation(s):
// \cpu|ShiftLeft1~63_combout  = (\cpu|reg_op2 [1] & (\cpu|reg_op1 [19])) # (!\cpu|reg_op2 [1] & ((\cpu|reg_op1 [21])))

	.dataa(\cpu|reg_op1 [19]),
	.datab(\cpu|reg_op1 [21]),
	.datac(\cpu|reg_op2 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~63 .lut_mask = 16'hACAC;
defparam \cpu|ShiftLeft1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~64 (
// Equation(s):
// \cpu|ShiftLeft1~64_combout  = (\cpu|reg_op2 [0] & ((\cpu|ShiftLeft1~60_combout ))) # (!\cpu|reg_op2 [0] & (\cpu|ShiftLeft1~63_combout ))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [0]),
	.datac(\cpu|ShiftLeft1~63_combout ),
	.datad(\cpu|ShiftLeft1~60_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~64 .lut_mask = 16'hFC30;
defparam \cpu|ShiftLeft1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~0 (
// Equation(s):
// \cpu|ShiftLeft1~0_combout  = (\cpu|reg_op2 [0] & (\cpu|reg_op1 [0])) # (!\cpu|reg_op2 [0] & ((\cpu|reg_op1 [1])))

	.dataa(\cpu|reg_op2 [0]),
	.datab(gnd),
	.datac(\cpu|reg_op1 [0]),
	.datad(\cpu|reg_op1 [1]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~0 .lut_mask = 16'hF5A0;
defparam \cpu|ShiftLeft1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~24 (
// Equation(s):
// \cpu|ShiftLeft1~24_combout  = (\cpu|reg_op2 [1]) # (\cpu|reg_op2 [2])

	.dataa(\cpu|reg_op2 [1]),
	.datab(gnd),
	.datac(\cpu|reg_op2 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~24 .lut_mask = 16'hFAFA;
defparam \cpu|ShiftLeft1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~21 (
// Equation(s):
// \cpu|ShiftLeft1~21_combout  = (\cpu|reg_op2 [1] & ((\cpu|reg_op1 [7]))) # (!\cpu|reg_op2 [1] & (\cpu|reg_op1 [9]))

	.dataa(\cpu|reg_op1 [9]),
	.datab(\cpu|reg_op2 [1]),
	.datac(\cpu|reg_op1 [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~21 .lut_mask = 16'hE2E2;
defparam \cpu|ShiftLeft1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~31 (
// Equation(s):
// \cpu|ShiftLeft1~31_combout  = (\cpu|reg_op2 [0] & (\cpu|ShiftLeft1~30_combout )) # (!\cpu|reg_op2 [0] & ((\cpu|ShiftLeft1~21_combout )))

	.dataa(\cpu|ShiftLeft1~30_combout ),
	.datab(\cpu|ShiftLeft1~21_combout ),
	.datac(\cpu|reg_op2 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~31 .lut_mask = 16'hACAC;
defparam \cpu|ShiftLeft1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~14 (
// Equation(s):
// \cpu|ShiftLeft1~14_combout  = (\cpu|reg_op2 [1] & ((\cpu|reg_op1 [3]))) # (!\cpu|reg_op2 [1] & (\cpu|reg_op1 [5]))

	.dataa(\cpu|reg_op1 [5]),
	.datab(\cpu|reg_op1 [3]),
	.datac(\cpu|reg_op2 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~14 .lut_mask = 16'hCACA;
defparam \cpu|ShiftLeft1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~26 (
// Equation(s):
// \cpu|ShiftLeft1~26_combout  = (\cpu|reg_op2 [0] & (\cpu|ShiftLeft1~25_combout )) # (!\cpu|reg_op2 [0] & ((\cpu|ShiftLeft1~14_combout )))

	.dataa(\cpu|ShiftLeft1~25_combout ),
	.datab(gnd),
	.datac(\cpu|reg_op2 [0]),
	.datad(\cpu|ShiftLeft1~14_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~26 .lut_mask = 16'hAFA0;
defparam \cpu|ShiftLeft1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
fiftyfivenm_lcell_comb \cpu|Selector108~0 (
// Equation(s):
// \cpu|Selector108~0_combout  = (\cpu|reg_op2 [2] & ((\cpu|ShiftLeft1~26_combout ))) # (!\cpu|reg_op2 [2] & (\cpu|ShiftLeft1~31_combout ))

	.dataa(\cpu|reg_op2 [2]),
	.datab(\cpu|ShiftLeft1~31_combout ),
	.datac(gnd),
	.datad(\cpu|ShiftLeft1~26_combout ),
	.cin(gnd),
	.combout(\cpu|Selector108~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector108~0 .lut_mask = 16'hEE44;
defparam \cpu|Selector108~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~41 (
// Equation(s):
// \cpu|ShiftLeft1~41_combout  = (\cpu|reg_op2 [3] & (\cpu|ShiftLeft1~0_combout  & (!\cpu|ShiftLeft1~24_combout ))) # (!\cpu|reg_op2 [3] & (((\cpu|Selector108~0_combout ))))

	.dataa(\cpu|ShiftLeft1~0_combout ),
	.datab(\cpu|ShiftLeft1~24_combout ),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|Selector108~0_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~41 .lut_mask = 16'h2F20;
defparam \cpu|ShiftLeft1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
fiftyfivenm_lcell_comb \cpu|Selector100~10 (
// Equation(s):
// \cpu|Selector100~10_combout  = (\cpu|reg_op2 [3] & (((\cpu|ShiftLeft1~41_combout )))) # (!\cpu|reg_op2 [3] & ((\cpu|reg_op2 [4] & ((\cpu|ShiftLeft1~41_combout ))) # (!\cpu|reg_op2 [4] & (\cpu|ShiftLeft1~64_combout ))))

	.dataa(\cpu|reg_op2 [3]),
	.datab(\cpu|ShiftLeft1~64_combout ),
	.datac(\cpu|reg_op2 [4]),
	.datad(\cpu|ShiftLeft1~41_combout ),
	.cin(gnd),
	.combout(\cpu|Selector100~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector100~10 .lut_mask = 16'hFE04;
defparam \cpu|Selector100~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N18
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~16 (
// Equation(s):
// \cpu|ShiftLeft1~16_combout  = (\cpu|reg_op2 [1] & ((\cpu|reg_op1 [11]))) # (!\cpu|reg_op2 [1] & (\cpu|reg_op1 [13]))

	.dataa(\cpu|reg_op2 [1]),
	.datab(gnd),
	.datac(\cpu|reg_op1 [13]),
	.datad(\cpu|reg_op1 [11]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~16 .lut_mask = 16'hFA50;
defparam \cpu|ShiftLeft1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N0
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~28 (
// Equation(s):
// \cpu|ShiftLeft1~28_combout  = (\cpu|reg_op2 [0] & (\cpu|ShiftLeft1~27_combout )) # (!\cpu|reg_op2 [0] & ((\cpu|ShiftLeft1~16_combout )))

	.dataa(gnd),
	.datab(\cpu|ShiftLeft1~27_combout ),
	.datac(\cpu|reg_op2 [0]),
	.datad(\cpu|ShiftLeft1~16_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~28 .lut_mask = 16'hCFC0;
defparam \cpu|ShiftLeft1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~51 (
// Equation(s):
// \cpu|ShiftLeft1~51_combout  = (\cpu|reg_op2 [1] & ((\cpu|reg_op1 [15]))) # (!\cpu|reg_op2 [1] & (\cpu|reg_op1 [17]))

	.dataa(\cpu|reg_op1 [17]),
	.datab(\cpu|reg_op2 [1]),
	.datac(\cpu|reg_op1 [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~51 .lut_mask = 16'hE2E2;
defparam \cpu|ShiftLeft1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~52 (
// Equation(s):
// \cpu|ShiftLeft1~52_combout  = (\cpu|reg_op2 [0] & ((\cpu|ShiftLeft1~48_combout ))) # (!\cpu|reg_op2 [0] & (\cpu|ShiftLeft1~51_combout ))

	.dataa(\cpu|reg_op2 [0]),
	.datab(gnd),
	.datac(\cpu|ShiftLeft1~51_combout ),
	.datad(\cpu|ShiftLeft1~48_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~52 .lut_mask = 16'hFA50;
defparam \cpu|ShiftLeft1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~53 (
// Equation(s):
// \cpu|ShiftLeft1~53_combout  = (\cpu|reg_op2 [2] & (\cpu|ShiftLeft1~28_combout )) # (!\cpu|reg_op2 [2] & ((\cpu|ShiftLeft1~52_combout )))

	.dataa(\cpu|ShiftLeft1~28_combout ),
	.datab(gnd),
	.datac(\cpu|reg_op2 [2]),
	.datad(\cpu|ShiftLeft1~52_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~53 .lut_mask = 16'hAFA0;
defparam \cpu|ShiftLeft1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N30
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~76 (
// Equation(s):
// \cpu|ShiftLeft1~76_combout  = (!\cpu|reg_op2 [0] & ((\cpu|reg_op2 [1] & ((\cpu|reg_op1 [23]))) # (!\cpu|reg_op2 [1] & (\cpu|reg_op1 [25]))))

	.dataa(\cpu|reg_op2 [1]),
	.datab(\cpu|reg_op2 [0]),
	.datac(\cpu|reg_op1 [25]),
	.datad(\cpu|reg_op1 [23]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~76 .lut_mask = 16'h3210;
defparam \cpu|ShiftLeft1~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N10
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~78 (
// Equation(s):
// \cpu|ShiftLeft1~78_combout  = (\cpu|ShiftLeft1~76_combout ) # ((\cpu|ShiftLeft1~77_combout  & \cpu|reg_op2 [0]))

	.dataa(\cpu|ShiftLeft1~76_combout ),
	.datab(\cpu|ShiftLeft1~77_combout ),
	.datac(\cpu|reg_op2 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~78 .lut_mask = 16'hEAEA;
defparam \cpu|ShiftLeft1~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
fiftyfivenm_lcell_comb \cpu|Selector100~11 (
// Equation(s):
// \cpu|Selector100~11_combout  = (\cpu|reg_op2 [4] & (\cpu|ShiftLeft1~53_combout )) # (!\cpu|reg_op2 [4] & ((\cpu|reg_op2 [3] & (\cpu|ShiftLeft1~53_combout )) # (!\cpu|reg_op2 [3] & ((\cpu|ShiftLeft1~78_combout )))))

	.dataa(\cpu|reg_op2 [4]),
	.datab(\cpu|ShiftLeft1~53_combout ),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|ShiftLeft1~78_combout ),
	.cin(gnd),
	.combout(\cpu|Selector100~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector100~11 .lut_mask = 16'hCDC8;
defparam \cpu|Selector100~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
fiftyfivenm_lcell_comb \cpu|Selector100~4 (
// Equation(s):
// \cpu|Selector100~4_combout  = (!\cpu|WideNor2~8_combout  & ((\cpu|alu_out_q[6]~6_combout  & (\cpu|Selector100~10_combout )) # (!\cpu|alu_out_q[6]~6_combout  & ((\cpu|Selector100~11_combout )))))

	.dataa(\cpu|Selector100~10_combout ),
	.datab(\cpu|alu_out_q[6]~6_combout ),
	.datac(\cpu|Selector100~11_combout ),
	.datad(\cpu|WideNor2~8_combout ),
	.cin(gnd),
	.combout(\cpu|Selector100~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector100~4 .lut_mask = 16'h00B8;
defparam \cpu|Selector100~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
fiftyfivenm_lcell_comb \cpu|Selector100~9 (
// Equation(s):
// \cpu|Selector100~9_combout  = (\cpu|Selector100~8_combout ) # ((\cpu|Selector100~4_combout ) # ((\cpu|Add1~80_combout  & \cpu|is_lui_auipc_jal_jalr_addi_add_sub~q )))

	.dataa(\cpu|Add1~80_combout ),
	.datab(\cpu|Selector100~8_combout ),
	.datac(\cpu|Selector100~4_combout ),
	.datad(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.cin(gnd),
	.combout(\cpu|Selector100~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector100~9 .lut_mask = 16'hFEFC;
defparam \cpu|Selector100~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N3
dffeas \cpu|alu_out_q[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector100~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[25] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N28
fiftyfivenm_lcell_comb \cpu|Selector132~0 (
// Equation(s):
// \cpu|Selector132~0_combout  = (\cpu|latched_stalu~q  & ((\cpu|alu_out_q [25]))) # (!\cpu|latched_stalu~q  & (\cpu|reg_out [25]))

	.dataa(\cpu|reg_out [25]),
	.datab(gnd),
	.datac(\cpu|alu_out_q [25]),
	.datad(\cpu|latched_stalu~q ),
	.cin(gnd),
	.combout(\cpu|Selector132~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector132~0 .lut_mask = 16'hF0AA;
defparam \cpu|Selector132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N6
fiftyfivenm_lcell_comb \cpu|Selector164~0 (
// Equation(s):
// \cpu|Selector164~0_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & ((\cpu|Selector132~0_combout ))) # (!\cpu|latched_store~q  & (\cpu|reg_next_pc [25]))))

	.dataa(\cpu|latched_store~q ),
	.datab(\cpu|reg_next_pc [25]),
	.datac(\cpu|latched_branch~q ),
	.datad(\cpu|Selector132~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector164~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector164~0 .lut_mask = 16'hE040;
defparam \cpu|Selector164~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N10
fiftyfivenm_lcell_comb \cpu|reg_pc~27 (
// Equation(s):
// \cpu|reg_pc~27_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|Selector164~0_combout ) # ((\cpu|reg_next_pc [25] & \cpu|WideOr26~combout ))))

	.dataa(\cpu|Selector164~0_combout ),
	.datab(\cpu|reg_next_pc [25]),
	.datac(\cpu|WideOr26~combout ),
	.datad(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.cin(gnd),
	.combout(\cpu|reg_pc~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~27 .lut_mask = 16'hEA00;
defparam \cpu|reg_pc~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y6_N11
dffeas \cpu|reg_pc[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[25] .is_wysiwyg = "true";
defparam \cpu|reg_pc[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N4
fiftyfivenm_lcell_comb \cpu|Selector132~1 (
// Equation(s):
// \cpu|Selector132~1_combout  = (!\cpu|irq_state [0] & ((\cpu|always18~8_combout  & ((\cpu|Selector132~0_combout ))) # (!\cpu|always18~8_combout  & (\cpu|Add3~48_combout ))))

	.dataa(\cpu|irq_state [0]),
	.datab(\cpu|Add3~48_combout ),
	.datac(\cpu|always18~8_combout ),
	.datad(\cpu|Selector132~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector132~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector132~1 .lut_mask = 16'h5404;
defparam \cpu|Selector132~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N14
fiftyfivenm_lcell_comb \cpu|Selector132~2 (
// Equation(s):
// \cpu|Selector132~2_combout  = (!\cpu|irq_state [1] & ((\cpu|Selector132~1_combout ) # ((\cpu|irq_state [0] & \cpu|reg_next_pc [25]))))

	.dataa(\cpu|irq_state [0]),
	.datab(\cpu|irq_state [1]),
	.datac(\cpu|Selector132~1_combout ),
	.datad(\cpu|reg_next_pc [25]),
	.cin(gnd),
	.combout(\cpu|Selector132~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector132~2 .lut_mask = 16'h3230;
defparam \cpu|Selector132~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N2
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[24]~51 (
// Equation(s):
// \cpu|cpuregs_rs1[24]~51_combout  = (\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [37]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a24 ))

	.dataa(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\cpu|cpuregs~3_combout ),
	.datac(gnd),
	.datad(\cpu|cpuregs_rtl_0_bypass [37]),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[24]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[24]~51 .lut_mask = 16'hEE22;
defparam \cpu|cpuregs_rs1[24]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N4
fiftyfivenm_lcell_comb \cpu|Selector482~0 (
// Equation(s):
// \cpu|Selector482~0_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|is_lui_auipc_jal~q ) # ((\cpu|WideOr22~combout  & \cpu|cpuregs_rs1[24]~51_combout ))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|is_lui_auipc_jal~q ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|cpuregs_rs1[24]~51_combout ),
	.cin(gnd),
	.combout(\cpu|Selector482~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector482~0 .lut_mask = 16'hE0C0;
defparam \cpu|Selector482~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N14
fiftyfivenm_lcell_comb \cpu|Selector482~1 (
// Equation(s):
// \cpu|Selector482~1_combout  = (\cpu|Selector506~5_combout  & (((\cpu|Selector482~0_combout )))) # (!\cpu|Selector506~5_combout  & ((\cpu|Selector482~0_combout  & (\cpu|reg_pc [24])) # (!\cpu|Selector482~0_combout  & ((\cpu|Add13~48_combout )))))

	.dataa(\cpu|Selector506~5_combout ),
	.datab(\cpu|reg_pc [24]),
	.datac(\cpu|Selector482~0_combout ),
	.datad(\cpu|Add13~48_combout ),
	.cin(gnd),
	.combout(\cpu|Selector482~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector482~1 .lut_mask = 16'hE5E0;
defparam \cpu|Selector482~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N14
fiftyfivenm_lcell_comb \cpu|Selector482~2 (
// Equation(s):
// \cpu|Selector482~2_combout  = (\cpu|Selector482~1_combout  & (((!\cpu|instr_lui~q ) # (!\cpu|cpu_state.cpu_state_ld_rs1~q )) # (!\cpu|is_lui_auipc_jal~q )))

	.dataa(\cpu|is_lui_auipc_jal~q ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|Selector482~1_combout ),
	.datad(\cpu|instr_lui~q ),
	.cin(gnd),
	.combout(\cpu|Selector482~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector482~2 .lut_mask = 16'h70F0;
defparam \cpu|Selector482~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N15
dffeas \cpu|reg_op1[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector482~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[24] .is_wysiwyg = "true";
defparam \cpu|reg_op1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~77 (
// Equation(s):
// \cpu|ShiftLeft1~77_combout  = (\cpu|reg_op2 [1] & ((\cpu|reg_op1 [22]))) # (!\cpu|reg_op2 [1] & (\cpu|reg_op1 [24]))

	.dataa(\cpu|reg_op2 [1]),
	.datab(gnd),
	.datac(\cpu|reg_op1 [24]),
	.datad(\cpu|reg_op1 [22]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~77 .lut_mask = 16'hFA50;
defparam \cpu|ShiftLeft1~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~79 (
// Equation(s):
// \cpu|ShiftLeft1~79_combout  = (\cpu|reg_op2 [0] & ((\cpu|ShiftLeft1~68_combout ))) # (!\cpu|reg_op2 [0] & (\cpu|ShiftLeft1~77_combout ))

	.dataa(gnd),
	.datab(\cpu|ShiftLeft1~77_combout ),
	.datac(\cpu|reg_op2 [0]),
	.datad(\cpu|ShiftLeft1~68_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~79 .lut_mask = 16'hFC0C;
defparam \cpu|ShiftLeft1~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
fiftyfivenm_lcell_comb \cpu|Selector101~2 (
// Equation(s):
// \cpu|Selector101~2_combout  = (\cpu|alu_out_q[6]~7_combout  & (\cpu|alu_out_q[6]~6_combout )) # (!\cpu|alu_out_q[6]~7_combout  & ((\cpu|alu_out_q[6]~6_combout  & (\cpu|ShiftLeft1~61_combout )) # (!\cpu|alu_out_q[6]~6_combout  & 
// ((\cpu|ShiftLeft1~79_combout )))))

	.dataa(\cpu|alu_out_q[6]~7_combout ),
	.datab(\cpu|alu_out_q[6]~6_combout ),
	.datac(\cpu|ShiftLeft1~61_combout ),
	.datad(\cpu|ShiftLeft1~79_combout ),
	.cin(gnd),
	.combout(\cpu|Selector101~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector101~2 .lut_mask = 16'hD9C8;
defparam \cpu|Selector101~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~42 (
// Equation(s):
// \cpu|ShiftLeft1~42_combout  = (\cpu|reg_op2 [3] & (((\cpu|reg_op1 [0] & \cpu|ShiftRight0~45_combout )))) # (!\cpu|reg_op2 [3] & (\cpu|ShiftLeft1~33_combout ))

	.dataa(\cpu|ShiftLeft1~33_combout ),
	.datab(\cpu|reg_op2 [3]),
	.datac(\cpu|reg_op1 [0]),
	.datad(\cpu|ShiftRight0~45_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~42 .lut_mask = 16'hE222;
defparam \cpu|ShiftLeft1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~43 (
// Equation(s):
// \cpu|ShiftLeft1~43_combout  = (\cpu|reg_op2 [2] & (((!\cpu|reg_op2 [3] & \cpu|ShiftLeft1~37_combout )))) # (!\cpu|reg_op2 [2] & (\cpu|ShiftLeft1~42_combout ))

	.dataa(\cpu|reg_op2 [2]),
	.datab(\cpu|ShiftLeft1~42_combout ),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|ShiftLeft1~37_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~43 .lut_mask = 16'h4E44;
defparam \cpu|ShiftLeft1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
fiftyfivenm_lcell_comb \cpu|Selector101~3 (
// Equation(s):
// \cpu|Selector101~3_combout  = (\cpu|Selector101~2_combout  & (((\cpu|ShiftLeft1~43_combout ) # (!\cpu|alu_out_q[6]~7_combout )))) # (!\cpu|Selector101~2_combout  & (\cpu|ShiftLeft1~50_combout  & (\cpu|alu_out_q[6]~7_combout )))

	.dataa(\cpu|Selector101~2_combout ),
	.datab(\cpu|ShiftLeft1~50_combout ),
	.datac(\cpu|alu_out_q[6]~7_combout ),
	.datad(\cpu|ShiftLeft1~43_combout ),
	.cin(gnd),
	.combout(\cpu|Selector101~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector101~3 .lut_mask = 16'hEA4A;
defparam \cpu|Selector101~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
fiftyfivenm_lcell_comb \cpu|Selector101~1 (
// Equation(s):
// \cpu|Selector101~1_combout  = (\cpu|reg_op1 [24] & (((!\cpu|WideNor2~11_combout  & \cpu|reg_op2 [24])) # (!\cpu|WideNor2~10_combout ))) # (!\cpu|reg_op1 [24] & (((\cpu|reg_op2 [24] & !\cpu|WideNor2~10_combout ))))

	.dataa(\cpu|WideNor2~11_combout ),
	.datab(\cpu|reg_op1 [24]),
	.datac(\cpu|reg_op2 [24]),
	.datad(\cpu|WideNor2~10_combout ),
	.cin(gnd),
	.combout(\cpu|Selector101~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector101~1 .lut_mask = 16'h40FC;
defparam \cpu|Selector101~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N8
fiftyfivenm_lcell_comb \cpu|ShiftRight0~42 (
// Equation(s):
// \cpu|ShiftRight0~42_combout  = (\cpu|reg_op2 [1] & (\cpu|reg_op1 [26])) # (!\cpu|reg_op2 [1] & ((\cpu|reg_op1 [24])))

	.dataa(\cpu|reg_op1 [26]),
	.datab(gnd),
	.datac(\cpu|reg_op1 [24]),
	.datad(\cpu|reg_op2 [1]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~42 .lut_mask = 16'hAAF0;
defparam \cpu|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N16
fiftyfivenm_lcell_comb \cpu|ShiftRight0~56 (
// Equation(s):
// \cpu|ShiftRight0~56_combout  = (\cpu|reg_op2 [0] & (\cpu|ShiftRight0~8_combout )) # (!\cpu|reg_op2 [0] & ((\cpu|ShiftRight0~42_combout )))

	.dataa(\cpu|ShiftRight0~8_combout ),
	.datab(\cpu|ShiftRight0~42_combout ),
	.datac(\cpu|reg_op2 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~56 .lut_mask = 16'hACAC;
defparam \cpu|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
fiftyfivenm_lcell_comb \cpu|ShiftRight0~77 (
// Equation(s):
// \cpu|ShiftRight0~77_combout  = (!\cpu|reg_op2 [3] & ((\cpu|reg_op2 [2] & ((\cpu|ShiftRight0~63_combout ))) # (!\cpu|reg_op2 [2] & (\cpu|ShiftRight0~56_combout ))))

	.dataa(\cpu|reg_op2 [3]),
	.datab(\cpu|ShiftRight0~56_combout ),
	.datac(\cpu|reg_op2 [2]),
	.datad(\cpu|ShiftRight0~63_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~77 .lut_mask = 16'h5404;
defparam \cpu|ShiftRight0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
fiftyfivenm_lcell_comb \cpu|Selector101~4 (
// Equation(s):
// \cpu|Selector101~4_combout  = (!\cpu|alu_out_q[3]~1_combout  & ((\cpu|ShiftRight0~77_combout ) # ((\cpu|Selector109~0_combout  & \cpu|reg_op2 [3]))))

	.dataa(\cpu|alu_out_q[3]~1_combout ),
	.datab(\cpu|Selector109~0_combout ),
	.datac(\cpu|ShiftRight0~77_combout ),
	.datad(\cpu|reg_op2 [3]),
	.cin(gnd),
	.combout(\cpu|Selector101~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector101~4 .lut_mask = 16'h5450;
defparam \cpu|Selector101~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
fiftyfivenm_lcell_comb \cpu|Selector101~5 (
// Equation(s):
// \cpu|Selector101~5_combout  = (\cpu|Selector101~1_combout ) # ((\cpu|Selector101~4_combout ) # ((\cpu|Selector101~3_combout  & !\cpu|WideNor2~8_combout )))

	.dataa(\cpu|Selector101~3_combout ),
	.datab(\cpu|WideNor2~8_combout ),
	.datac(\cpu|Selector101~1_combout ),
	.datad(\cpu|Selector101~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector101~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector101~5 .lut_mask = 16'hFFF2;
defparam \cpu|Selector101~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
fiftyfivenm_lcell_comb \cpu|Selector101~0 (
// Equation(s):
// \cpu|Selector101~0_combout  = (\cpu|Selector109~1_combout ) # ((!\cpu|WideNor2~9_combout  & (\cpu|reg_op2 [24] $ (\cpu|reg_op1 [24]))))

	.dataa(\cpu|reg_op2 [24]),
	.datab(\cpu|reg_op1 [24]),
	.datac(\cpu|WideNor2~9_combout ),
	.datad(\cpu|Selector109~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector101~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector101~0 .lut_mask = 16'hFF06;
defparam \cpu|Selector101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
fiftyfivenm_lcell_comb \cpu|Selector101~6 (
// Equation(s):
// \cpu|Selector101~6_combout  = (\cpu|Selector101~5_combout ) # ((\cpu|Selector101~0_combout ) # ((\cpu|Add1~78_combout  & \cpu|is_lui_auipc_jal_jalr_addi_add_sub~q )))

	.dataa(\cpu|Selector101~5_combout ),
	.datab(\cpu|Add1~78_combout ),
	.datac(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.datad(\cpu|Selector101~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector101~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector101~6 .lut_mask = 16'hFFEA;
defparam \cpu|Selector101~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N29
dffeas \cpu|alu_out_q[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector101~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[24] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
fiftyfivenm_lcell_comb \cpu|irq_mask~92 (
// Equation(s):
// \cpu|irq_mask~92_combout  = ((\cpu|cpuregs_rs1[24]~35_combout ) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\cpu|cpuregs_rs1[24]~35_combout ),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\cpu|irq_mask~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~92 .lut_mask = 16'hF5FF;
defparam \cpu|irq_mask~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N19
dffeas \cpu|irq_mask[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[24] .is_wysiwyg = "true";
defparam \cpu|irq_mask[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N22
fiftyfivenm_lcell_comb \cpu|Selector442~1 (
// Equation(s):
// \cpu|Selector442~1_combout  = (\cpu|reg_out[2]~1_combout  & ((\cpu|reg_out[2]~4_combout  & ((\cpu|count_cycle [56]))) # (!\cpu|reg_out[2]~4_combout  & (\cpu|count_cycle [24])))) # (!\cpu|reg_out[2]~1_combout  & (((\cpu|reg_out[2]~4_combout ))))

	.dataa(\cpu|count_cycle [24]),
	.datab(\cpu|reg_out[2]~1_combout ),
	.datac(\cpu|reg_out[2]~4_combout ),
	.datad(\cpu|count_cycle [56]),
	.cin(gnd),
	.combout(\cpu|Selector442~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector442~1 .lut_mask = 16'hF838;
defparam \cpu|Selector442~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N8
fiftyfivenm_lcell_comb \cpu|Selector442~2 (
// Equation(s):
// \cpu|Selector442~2_combout  = (\cpu|Selector442~1_combout  & (((\cpu|count_instr [56]) # (\cpu|reg_out[2]~1_combout )))) # (!\cpu|Selector442~1_combout  & (\cpu|count_instr [24] & ((!\cpu|reg_out[2]~1_combout ))))

	.dataa(\cpu|count_instr [24]),
	.datab(\cpu|count_instr [56]),
	.datac(\cpu|Selector442~1_combout ),
	.datad(\cpu|reg_out[2]~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector442~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector442~2 .lut_mask = 16'hF0CA;
defparam \cpu|Selector442~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
fiftyfivenm_lcell_comb \cpu|Selector442~3 (
// Equation(s):
// \cpu|Selector442~3_combout  = (\cpu|reg_out[2]~3_combout  & (((\cpu|cpuregs_rs1[24]~35_combout  & \cpu|reg_out[2]~0_combout )))) # (!\cpu|reg_out[2]~3_combout  & ((\cpu|Selector442~2_combout ) # ((!\cpu|reg_out[2]~0_combout ))))

	.dataa(\cpu|reg_out[2]~3_combout ),
	.datab(\cpu|Selector442~2_combout ),
	.datac(\cpu|cpuregs_rs1[24]~35_combout ),
	.datad(\cpu|reg_out[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector442~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector442~3 .lut_mask = 16'hE455;
defparam \cpu|Selector442~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
fiftyfivenm_lcell_comb \cpu|Selector442~4 (
// Equation(s):
// \cpu|Selector442~4_combout  = (\cpu|reg_out[2]~0_combout  & (((\cpu|Selector442~3_combout )))) # (!\cpu|reg_out[2]~0_combout  & ((\cpu|Selector442~3_combout  & (\cpu|irq_mask [24])) # (!\cpu|Selector442~3_combout  & ((\cpu|timer [24])))))

	.dataa(\cpu|reg_out[2]~0_combout ),
	.datab(\cpu|irq_mask [24]),
	.datac(\cpu|Selector442~3_combout ),
	.datad(\cpu|timer [24]),
	.cin(gnd),
	.combout(\cpu|Selector442~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector442~4 .lut_mask = 16'hE5E0;
defparam \cpu|Selector442~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
fiftyfivenm_lcell_comb \cpu|Selector442~5 (
// Equation(s):
// \cpu|Selector442~5_combout  = (\cpu|reg_out[16]~13_combout  & (((\cpu|Selector442~4_combout  & \cpu|reg_out[2]~12_combout )))) # (!\cpu|reg_out[16]~13_combout  & ((mem_rdata[24]) # ((\cpu|Selector442~4_combout  & \cpu|reg_out[2]~12_combout ))))

	.dataa(\cpu|reg_out[16]~13_combout ),
	.datab(mem_rdata[24]),
	.datac(\cpu|Selector442~4_combout ),
	.datad(\cpu|reg_out[2]~12_combout ),
	.cin(gnd),
	.combout(\cpu|Selector442~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector442~5 .lut_mask = 16'hF444;
defparam \cpu|Selector442~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
fiftyfivenm_lcell_comb \cpu|Selector442~6 (
// Equation(s):
// \cpu|Selector442~6_combout  = ((\cpu|Selector442~5_combout ) # ((\cpu|cpu_state.cpu_state_exec~q  & \cpu|Add10~48_combout ))) # (!\cpu|Selector450~7_combout )

	.dataa(\cpu|cpu_state.cpu_state_exec~q ),
	.datab(\cpu|Selector450~7_combout ),
	.datac(\cpu|Add10~48_combout ),
	.datad(\cpu|Selector442~5_combout ),
	.cin(gnd),
	.combout(\cpu|Selector442~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector442~6 .lut_mask = 16'hFFB3;
defparam \cpu|Selector442~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[24]~51 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[24]~51_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [24])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs1 [0]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs2 [24]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[24]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[24]~51 .lut_mask = 16'hCC00;
defparam \cpu|pcpi_mul|this_rs2[24]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N16
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[22]~44 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[22]~44_combout  = (\cpu|pcpi_mul|rs2 [22] & \cpu|pcpi_mul|rs1 [0])

	.dataa(\cpu|pcpi_mul|rs2 [22]),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[22]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[22]~44 .lut_mask = 16'hA0A0;
defparam \cpu|pcpi_mul|this_rs2[22]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N22
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add10~2 (
// Equation(s):
// \cpu|pcpi_mul|Add10~2_combout  = (\cpu|pcpi_mul|rd [21] & (!\cpu|pcpi_mul|Add10~1 )) # (!\cpu|pcpi_mul|rd [21] & ((\cpu|pcpi_mul|Add10~1 ) # (GND)))
// \cpu|pcpi_mul|Add10~3  = CARRY((!\cpu|pcpi_mul|Add10~1 ) # (!\cpu|pcpi_mul|rd [21]))

	.dataa(\cpu|pcpi_mul|rd [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add10~1 ),
	.combout(\cpu|pcpi_mul|Add10~2_combout ),
	.cout(\cpu|pcpi_mul|Add10~3 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add10~2 .lut_mask = 16'h5A5F;
defparam \cpu|pcpi_mul|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N24
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add10~4 (
// Equation(s):
// \cpu|pcpi_mul|Add10~4_combout  = (\cpu|pcpi_mul|rd [22] & (\cpu|pcpi_mul|Add10~3  $ (GND))) # (!\cpu|pcpi_mul|rd [22] & (!\cpu|pcpi_mul|Add10~3  & VCC))
// \cpu|pcpi_mul|Add10~5  = CARRY((\cpu|pcpi_mul|rd [22] & !\cpu|pcpi_mul|Add10~3 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add10~3 ),
	.combout(\cpu|pcpi_mul|Add10~4_combout ),
	.cout(\cpu|pcpi_mul|Add10~5 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add10~4 .lut_mask = 16'hC30C;
defparam \cpu|pcpi_mul|Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N2
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[21]~42 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[21]~42_combout  = (\cpu|pcpi_mul|rs2 [21] & \cpu|pcpi_mul|rs1 [0])

	.dataa(\cpu|pcpi_mul|rs2 [21]),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[21]~42 .lut_mask = 16'hA0A0;
defparam \cpu|pcpi_mul|this_rs2[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~38 (
// Equation(s):
// \cpu|pcpi_mul|rs2~38_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [19])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs2 [18])))

	.dataa(\cpu|reg_op2 [19]),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|mul_waiting~q ),
	.datad(\cpu|pcpi_mul|rs2 [18]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~38 .lut_mask = 16'hAFA0;
defparam \cpu|pcpi_mul|rs2~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N21
dffeas \cpu|pcpi_mul|rs2[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[19] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~40 (
// Equation(s):
// \cpu|pcpi_mul|rs2~40_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [20])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs2 [19])))

	.dataa(\cpu|reg_op2 [20]),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|mul_waiting~q ),
	.datad(\cpu|pcpi_mul|rs2 [19]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~40 .lut_mask = 16'hAFA0;
defparam \cpu|pcpi_mul|rs2~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N1
dffeas \cpu|pcpi_mul|rs2[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[20] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[20]~40 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[20]~40_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1 [0]),
	.datad(\cpu|pcpi_mul|rs2 [20]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[20]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[20]~40 .lut_mask = 16'hF000;
defparam \cpu|pcpi_mul|this_rs2[20]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N4
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[20]~144 (
// Equation(s):
// \cpu|pcpi_mul|rd[20]~144_combout  = (\cpu|pcpi_mul|Add10~0_combout  & (\cpu|pcpi_mul|this_rs2[20]~40_combout  $ (VCC))) # (!\cpu|pcpi_mul|Add10~0_combout  & (\cpu|pcpi_mul|this_rs2[20]~40_combout  & VCC))
// \cpu|pcpi_mul|rd[20]~145  = CARRY((\cpu|pcpi_mul|Add10~0_combout  & \cpu|pcpi_mul|this_rs2[20]~40_combout ))

	.dataa(\cpu|pcpi_mul|Add10~0_combout ),
	.datab(\cpu|pcpi_mul|this_rs2[20]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rd[20]~144_combout ),
	.cout(\cpu|pcpi_mul|rd[20]~145 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[20]~144 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|rd[20]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N6
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[21]~148 (
// Equation(s):
// \cpu|pcpi_mul|rd[21]~148_combout  = (\cpu|pcpi_mul|Add10~2_combout  & ((\cpu|pcpi_mul|this_rs2[21]~42_combout  & (\cpu|pcpi_mul|rd[20]~145  & VCC)) # (!\cpu|pcpi_mul|this_rs2[21]~42_combout  & (!\cpu|pcpi_mul|rd[20]~145 )))) # 
// (!\cpu|pcpi_mul|Add10~2_combout  & ((\cpu|pcpi_mul|this_rs2[21]~42_combout  & (!\cpu|pcpi_mul|rd[20]~145 )) # (!\cpu|pcpi_mul|this_rs2[21]~42_combout  & ((\cpu|pcpi_mul|rd[20]~145 ) # (GND)))))
// \cpu|pcpi_mul|rd[21]~149  = CARRY((\cpu|pcpi_mul|Add10~2_combout  & (!\cpu|pcpi_mul|this_rs2[21]~42_combout  & !\cpu|pcpi_mul|rd[20]~145 )) # (!\cpu|pcpi_mul|Add10~2_combout  & ((!\cpu|pcpi_mul|rd[20]~145 ) # (!\cpu|pcpi_mul|this_rs2[21]~42_combout ))))

	.dataa(\cpu|pcpi_mul|Add10~2_combout ),
	.datab(\cpu|pcpi_mul|this_rs2[21]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[20]~145 ),
	.combout(\cpu|pcpi_mul|rd[21]~148_combout ),
	.cout(\cpu|pcpi_mul|rd[21]~149 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[21]~148 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[21]~148 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N8
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[22]~152 (
// Equation(s):
// \cpu|pcpi_mul|rd[22]~152_combout  = ((\cpu|pcpi_mul|this_rs2[22]~44_combout  $ (\cpu|pcpi_mul|Add10~4_combout  $ (!\cpu|pcpi_mul|rd[21]~149 )))) # (GND)
// \cpu|pcpi_mul|rd[22]~153  = CARRY((\cpu|pcpi_mul|this_rs2[22]~44_combout  & ((\cpu|pcpi_mul|Add10~4_combout ) # (!\cpu|pcpi_mul|rd[21]~149 ))) # (!\cpu|pcpi_mul|this_rs2[22]~44_combout  & (\cpu|pcpi_mul|Add10~4_combout  & !\cpu|pcpi_mul|rd[21]~149 )))

	.dataa(\cpu|pcpi_mul|this_rs2[22]~44_combout ),
	.datab(\cpu|pcpi_mul|Add10~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[21]~149 ),
	.combout(\cpu|pcpi_mul|rd[22]~152_combout ),
	.cout(\cpu|pcpi_mul|rd[22]~153 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[22]~152 .lut_mask = 16'h698E;
defparam \cpu|pcpi_mul|rd[22]~152 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N9
dffeas \cpu|pcpi_mul|rd[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[22]~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[22] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N26
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add10~6 (
// Equation(s):
// \cpu|pcpi_mul|Add10~6_combout  = (\cpu|pcpi_mul|rd [23] & (!\cpu|pcpi_mul|Add10~5 )) # (!\cpu|pcpi_mul|rd [23] & ((\cpu|pcpi_mul|Add10~5 ) # (GND)))
// \cpu|pcpi_mul|Add10~7  = CARRY((!\cpu|pcpi_mul|Add10~5 ) # (!\cpu|pcpi_mul|rd [23]))

	.dataa(\cpu|pcpi_mul|rd [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add10~5 ),
	.combout(\cpu|pcpi_mul|Add10~6_combout ),
	.cout(\cpu|pcpi_mul|Add10~7 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add10~6 .lut_mask = 16'h5A5F;
defparam \cpu|pcpi_mul|Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N14
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[23]~46 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[23]~46_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1 [0]),
	.datad(\cpu|pcpi_mul|rs2 [23]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[23]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[23]~46 .lut_mask = 16'hF000;
defparam \cpu|pcpi_mul|this_rs2[23]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N10
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[23]~156 (
// Equation(s):
// \cpu|pcpi_mul|rd[23]~156_combout  = (\cpu|pcpi_mul|Add10~6_combout  & ((\cpu|pcpi_mul|this_rs2[23]~46_combout  & (\cpu|pcpi_mul|rd[22]~153  & VCC)) # (!\cpu|pcpi_mul|this_rs2[23]~46_combout  & (!\cpu|pcpi_mul|rd[22]~153 )))) # 
// (!\cpu|pcpi_mul|Add10~6_combout  & ((\cpu|pcpi_mul|this_rs2[23]~46_combout  & (!\cpu|pcpi_mul|rd[22]~153 )) # (!\cpu|pcpi_mul|this_rs2[23]~46_combout  & ((\cpu|pcpi_mul|rd[22]~153 ) # (GND)))))
// \cpu|pcpi_mul|rd[23]~157  = CARRY((\cpu|pcpi_mul|Add10~6_combout  & (!\cpu|pcpi_mul|this_rs2[23]~46_combout  & !\cpu|pcpi_mul|rd[22]~153 )) # (!\cpu|pcpi_mul|Add10~6_combout  & ((!\cpu|pcpi_mul|rd[22]~153 ) # (!\cpu|pcpi_mul|this_rs2[23]~46_combout ))))

	.dataa(\cpu|pcpi_mul|Add10~6_combout ),
	.datab(\cpu|pcpi_mul|this_rs2[23]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[22]~153 ),
	.combout(\cpu|pcpi_mul|rd[23]~156_combout ),
	.cout(\cpu|pcpi_mul|rd[23]~157 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[23]~156 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[23]~156 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N11
dffeas \cpu|pcpi_mul|rd[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[23]~156_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[23] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N28
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add10~8 (
// Equation(s):
// \cpu|pcpi_mul|Add10~8_combout  = !\cpu|pcpi_mul|Add10~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|pcpi_mul|Add10~7 ),
	.combout(\cpu|pcpi_mul|Add10~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|Add10~8 .lut_mask = 16'h0F0F;
defparam \cpu|pcpi_mul|Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N12
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rdx[24]~37 (
// Equation(s):
// \cpu|pcpi_mul|rdx[24]~37_combout  = \cpu|pcpi_mul|rd[23]~157  $ (!\cpu|pcpi_mul|Add10~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|Add10~8_combout ),
	.cin(\cpu|pcpi_mul|rd[23]~157 ),
	.combout(\cpu|pcpi_mul|rdx[24]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[24]~37 .lut_mask = 16'hF00F;
defparam \cpu|pcpi_mul|rdx[24]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N13
dffeas \cpu|pcpi_mul|rdx[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rdx[24]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rdx [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[24] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rdx[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N2
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add12~0 (
// Equation(s):
// \cpu|pcpi_mul|Add12~0_combout  = (\cpu|pcpi_mul|rd [24] & (\cpu|pcpi_mul|rdx [24] $ (VCC))) # (!\cpu|pcpi_mul|rd [24] & (\cpu|pcpi_mul|rdx [24] & VCC))
// \cpu|pcpi_mul|Add12~1  = CARRY((\cpu|pcpi_mul|rd [24] & \cpu|pcpi_mul|rdx [24]))

	.dataa(\cpu|pcpi_mul|rd [24]),
	.datab(\cpu|pcpi_mul|rdx [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|Add12~0_combout ),
	.cout(\cpu|pcpi_mul|Add12~1 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add12~0 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N14
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[24]~160 (
// Equation(s):
// \cpu|pcpi_mul|rd[24]~160_combout  = (\cpu|pcpi_mul|this_rs2[24]~51_combout  & (\cpu|pcpi_mul|Add12~0_combout  $ (VCC))) # (!\cpu|pcpi_mul|this_rs2[24]~51_combout  & (\cpu|pcpi_mul|Add12~0_combout  & VCC))
// \cpu|pcpi_mul|rd[24]~161  = CARRY((\cpu|pcpi_mul|this_rs2[24]~51_combout  & \cpu|pcpi_mul|Add12~0_combout ))

	.dataa(\cpu|pcpi_mul|this_rs2[24]~51_combout ),
	.datab(\cpu|pcpi_mul|Add12~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rd[24]~160_combout ),
	.cout(\cpu|pcpi_mul|rd[24]~161 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[24]~160 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|rd[24]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N15
dffeas \cpu|pcpi_mul|rd[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[24]~160_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[24] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N30
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~26 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~26_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [56]))) # (!\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [24]))

	.dataa(\cpu|pcpi_mul|rd [24]),
	.datab(\cpu|pcpi_mul|rd [56]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~26 .lut_mask = 16'hCCAA;
defparam \cpu|pcpi_mul|pcpi_rd~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N31
dffeas \cpu|pcpi_mul|pcpi_rd[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[24] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N17
dffeas \cpu|pcpi_div|pcpi_rd[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[24]~81_combout ),
	.asdata(\cpu|pcpi_div|Add2~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[24] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
fiftyfivenm_lcell_comb \cpu|Selector442~0 (
// Equation(s):
// \cpu|Selector442~0_combout  = (\cpu|reg_out[2]~9_combout  & (((\cpu|reg_out[2]~10_combout  & \cpu|pcpi_div|pcpi_rd [24])))) # (!\cpu|reg_out[2]~9_combout  & ((\cpu|pcpi_mul|pcpi_rd [24]) # ((\cpu|reg_out[2]~10_combout  & \cpu|pcpi_div|pcpi_rd [24]))))

	.dataa(\cpu|reg_out[2]~9_combout ),
	.datab(\cpu|pcpi_mul|pcpi_rd [24]),
	.datac(\cpu|reg_out[2]~10_combout ),
	.datad(\cpu|pcpi_div|pcpi_rd [24]),
	.cin(gnd),
	.combout(\cpu|Selector442~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector442~0 .lut_mask = 16'hF444;
defparam \cpu|Selector442~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
fiftyfivenm_lcell_comb \cpu|Selector442~7 (
// Equation(s):
// \cpu|Selector442~7_combout  = (\cpu|mem_wordsize.00~q  & (\cpu|reg_out[16]~13_combout  & ((\cpu|Selector442~6_combout ) # (\cpu|Selector442~0_combout )))) # (!\cpu|mem_wordsize.00~q  & (((\cpu|Selector442~6_combout ) # (\cpu|Selector442~0_combout ))))

	.dataa(\cpu|mem_wordsize.00~q ),
	.datab(\cpu|reg_out[16]~13_combout ),
	.datac(\cpu|Selector442~6_combout ),
	.datad(\cpu|Selector442~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector442~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector442~7 .lut_mask = 16'hDDD0;
defparam \cpu|Selector442~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N15
dffeas \cpu|reg_out[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector442~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[24] .is_wysiwyg = "true";
defparam \cpu|reg_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
fiftyfivenm_lcell_comb \cpu|Selector133~0 (
// Equation(s):
// \cpu|Selector133~0_combout  = (\cpu|latched_stalu~q  & (\cpu|alu_out_q [24])) # (!\cpu|latched_stalu~q  & ((\cpu|reg_out [24])))

	.dataa(gnd),
	.datab(\cpu|latched_stalu~q ),
	.datac(\cpu|alu_out_q [24]),
	.datad(\cpu|reg_out [24]),
	.cin(gnd),
	.combout(\cpu|Selector133~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector133~0 .lut_mask = 16'hF3C0;
defparam \cpu|Selector133~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
fiftyfivenm_lcell_comb \cpu|Selector165~0 (
// Equation(s):
// \cpu|Selector165~0_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & ((\cpu|Selector133~0_combout ))) # (!\cpu|latched_store~q  & (\cpu|reg_next_pc [24]))))

	.dataa(\cpu|latched_store~q ),
	.datab(\cpu|latched_branch~q ),
	.datac(\cpu|reg_next_pc [24]),
	.datad(\cpu|Selector133~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector165~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector165~0 .lut_mask = 16'hC840;
defparam \cpu|Selector165~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
fiftyfivenm_lcell_comb \cpu|Selector165~1 (
// Equation(s):
// \cpu|Selector165~1_combout  = (\cpu|Selector165~0_combout ) # ((\cpu|reg_next_pc [24] & \cpu|WideOr26~combout ))

	.dataa(gnd),
	.datab(\cpu|reg_next_pc [24]),
	.datac(\cpu|WideOr26~combout ),
	.datad(\cpu|Selector165~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector165~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector165~1 .lut_mask = 16'hFFC0;
defparam \cpu|Selector165~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N17
dffeas \cpu|reg_next_pc[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[24]~79_combout ),
	.asdata(\cpu|Selector165~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[24] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
fiftyfivenm_lcell_comb \cpu|reg_pc~28 (
// Equation(s):
// \cpu|reg_pc~28_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|Selector165~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [24]))))

	.dataa(\cpu|WideOr26~combout ),
	.datab(\cpu|reg_next_pc [24]),
	.datac(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datad(\cpu|Selector165~0_combout ),
	.cin(gnd),
	.combout(\cpu|reg_pc~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~28 .lut_mask = 16'hF080;
defparam \cpu|reg_pc~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N31
dffeas \cpu|reg_pc[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[24] .is_wysiwyg = "true";
defparam \cpu|reg_pc[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N22
fiftyfivenm_lcell_comb \cpu|Selector133~1 (
// Equation(s):
// \cpu|Selector133~1_combout  = (!\cpu|irq_state [0] & ((\cpu|always18~8_combout  & ((\cpu|Selector133~0_combout ))) # (!\cpu|always18~8_combout  & (\cpu|Add3~46_combout ))))

	.dataa(\cpu|Add3~46_combout ),
	.datab(\cpu|irq_state [0]),
	.datac(\cpu|always18~8_combout ),
	.datad(\cpu|Selector133~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector133~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector133~1 .lut_mask = 16'h3202;
defparam \cpu|Selector133~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
fiftyfivenm_lcell_comb \cpu|Selector133~2 (
// Equation(s):
// \cpu|Selector133~2_combout  = (!\cpu|irq_state [1] & ((\cpu|Selector133~1_combout ) # ((\cpu|irq_state [0] & \cpu|reg_next_pc [24]))))

	.dataa(\cpu|Selector133~1_combout ),
	.datab(\cpu|irq_state [0]),
	.datac(\cpu|reg_next_pc [24]),
	.datad(\cpu|irq_state [1]),
	.cin(gnd),
	.combout(\cpu|Selector133~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector133~2 .lut_mask = 16'h00EA;
defparam \cpu|Selector133~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N15
dffeas \cpu|cpuregs_rtl_0_bypass[32] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector138~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N14
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[19]~22 (
// Equation(s):
// \cpu|cpuregs_rs1[19]~22_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [32]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\cpu|WideOr22~combout ),
	.datac(\cpu|cpuregs_rtl_0_bypass [32]),
	.datad(\cpu|cpuregs~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[19]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[19]~22 .lut_mask = 16'hC088;
defparam \cpu|cpuregs_rs1[19]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N15
dffeas \cpu|cpuregs_rtl_0_bypass[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector139~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N14
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[18]~20 (
// Equation(s):
// \cpu|cpuregs_rs1[18]~20_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [31]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\cpu|cpuregs_rtl_0_bypass [31]),
	.datad(\cpu|cpuregs~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[18]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[18]~20 .lut_mask = 16'hA088;
defparam \cpu|cpuregs_rs1[18]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N5
dffeas \cpu|cpuregs_rtl_0_bypass[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector145~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N4
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[12]~4 (
// Equation(s):
// \cpu|cpuregs_rs1[12]~4_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0_bypass [25])) # (!\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0|auto_generated|ram_block1a12 )))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|cpuregs~3_combout ),
	.datac(\cpu|cpuregs_rtl_0_bypass [25]),
	.datad(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[12]~4 .lut_mask = 16'hA280;
defparam \cpu|cpuregs_rs1[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N21
dffeas \cpu|cpuregs_rtl_0_bypass[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector147~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N20
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[10]~6 (
// Equation(s):
// \cpu|cpuregs_rs1[10]~6_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [23]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a10 ))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a10 ),
	.datac(\cpu|cpuregs_rtl_0_bypass [23]),
	.datad(\cpu|cpuregs~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[10]~6 .lut_mask = 16'hA088;
defparam \cpu|cpuregs_rs1[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N15
dffeas \cpu|cpuregs_rtl_0_bypass[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector148~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N0
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[9]~7 (
// Equation(s):
// \cpu|cpuregs_rs1[9]~7_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [22]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a9 ))))

	.dataa(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a9 ),
	.datab(\cpu|WideOr22~combout ),
	.datac(\cpu|cpuregs_rtl_0_bypass [22]),
	.datad(\cpu|cpuregs~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[9]~7 .lut_mask = 16'hC088;
defparam \cpu|cpuregs_rs1[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N12
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[5]~11 (
// Equation(s):
// \cpu|cpuregs_rs1[5]~11_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0_bypass [18])) # (!\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0|auto_generated|ram_block1a5 )))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|cpuregs~3_combout ),
	.datac(\cpu|cpuregs_rtl_0_bypass [18]),
	.datad(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[5]~11 .lut_mask = 16'hA280;
defparam \cpu|cpuregs_rs1[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N19
dffeas \cpu|cpuregs_rtl_0_bypass[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector157~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
fiftyfivenm_lcell_comb \cpu|Selector506~0 (
// Equation(s):
// \cpu|Selector506~0_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0_bypass [13])) # (!\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\cpu|cpuregs~3_combout ),
	.datab(\cpu|WideOr22~combout ),
	.datac(\cpu|cpuregs_rtl_0_bypass [13]),
	.datad(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\cpu|Selector506~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector506~0 .lut_mask = 16'hC480;
defparam \cpu|Selector506~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N0
fiftyfivenm_lcell_comb \cpu|Add6~0 (
// Equation(s):
// \cpu|Add6~0_combout  = \cpu|timer [0] $ (VCC)
// \cpu|Add6~1  = CARRY(\cpu|timer [0])

	.dataa(gnd),
	.datab(\cpu|timer [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Add6~0_combout ),
	.cout(\cpu|Add6~1 ));
// synopsys translate_off
defparam \cpu|Add6~0 .lut_mask = 16'h33CC;
defparam \cpu|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
fiftyfivenm_lcell_comb \cpu|timer~99 (
// Equation(s):
// \cpu|timer~99_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|instr_timer~q  & (\cpu|Selector506~0_combout )) # (!\cpu|instr_timer~q  & ((\cpu|Add6~0_combout ))))) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (((\cpu|Add6~0_combout ))))

	.dataa(\cpu|Selector506~0_combout ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|Add6~0_combout ),
	.datad(\cpu|instr_timer~q ),
	.cin(gnd),
	.combout(\cpu|timer~99_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~99 .lut_mask = 16'hB8F0;
defparam \cpu|timer~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N17
dffeas \cpu|timer[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[0] .is_wysiwyg = "true";
defparam \cpu|timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N2
fiftyfivenm_lcell_comb \cpu|Add6~2 (
// Equation(s):
// \cpu|Add6~2_combout  = (\cpu|timer [1] & (\cpu|Add6~1  & VCC)) # (!\cpu|timer [1] & (!\cpu|Add6~1 ))
// \cpu|Add6~3  = CARRY((!\cpu|timer [1] & !\cpu|Add6~1 ))

	.dataa(gnd),
	.datab(\cpu|timer [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~1 ),
	.combout(\cpu|Add6~2_combout ),
	.cout(\cpu|Add6~3 ));
// synopsys translate_off
defparam \cpu|Add6~2 .lut_mask = 16'hC303;
defparam \cpu|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
fiftyfivenm_lcell_comb \cpu|timer~68 (
// Equation(s):
// \cpu|timer~68_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|instr_timer~q  & (\cpu|cpuregs_rs1[1]~0_combout )) # (!\cpu|instr_timer~q  & ((\cpu|Add6~2_combout ))))) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (((\cpu|Add6~2_combout ))))

	.dataa(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datab(\cpu|instr_timer~q ),
	.datac(\cpu|cpuregs_rs1[1]~0_combout ),
	.datad(\cpu|Add6~2_combout ),
	.cin(gnd),
	.combout(\cpu|timer~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~68 .lut_mask = 16'hF780;
defparam \cpu|timer~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N25
dffeas \cpu|timer[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[1] .is_wysiwyg = "true";
defparam \cpu|timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N4
fiftyfivenm_lcell_comb \cpu|Add6~4 (
// Equation(s):
// \cpu|Add6~4_combout  = (\cpu|timer [2] & ((GND) # (!\cpu|Add6~3 ))) # (!\cpu|timer [2] & (\cpu|Add6~3  $ (GND)))
// \cpu|Add6~5  = CARRY((\cpu|timer [2]) # (!\cpu|Add6~3 ))

	.dataa(\cpu|timer [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~3 ),
	.combout(\cpu|Add6~4_combout ),
	.cout(\cpu|Add6~5 ));
// synopsys translate_off
defparam \cpu|Add6~4 .lut_mask = 16'h5AAF;
defparam \cpu|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
fiftyfivenm_lcell_comb \cpu|timer~82 (
// Equation(s):
// \cpu|timer~82_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|instr_timer~q  & (\cpu|cpuregs_rs1[2]~14_combout )) # (!\cpu|instr_timer~q  & ((\cpu|Add6~4_combout ))))) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (((\cpu|Add6~4_combout ))))

	.dataa(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datab(\cpu|cpuregs_rs1[2]~14_combout ),
	.datac(\cpu|Add6~4_combout ),
	.datad(\cpu|instr_timer~q ),
	.cin(gnd),
	.combout(\cpu|timer~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~82 .lut_mask = 16'hD8F0;
defparam \cpu|timer~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N7
dffeas \cpu|timer[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[2] .is_wysiwyg = "true";
defparam \cpu|timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N6
fiftyfivenm_lcell_comb \cpu|Add6~6 (
// Equation(s):
// \cpu|Add6~6_combout  = (\cpu|timer [3] & (\cpu|Add6~5  & VCC)) # (!\cpu|timer [3] & (!\cpu|Add6~5 ))
// \cpu|Add6~7  = CARRY((!\cpu|timer [3] & !\cpu|Add6~5 ))

	.dataa(\cpu|timer [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~5 ),
	.combout(\cpu|Add6~6_combout ),
	.cout(\cpu|Add6~7 ));
// synopsys translate_off
defparam \cpu|Add6~6 .lut_mask = 16'hA505;
defparam \cpu|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y9_N25
dffeas \cpu|cpuregs_rtl_0_bypass[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector154~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N24
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[3]~13 (
// Equation(s):
// \cpu|cpuregs_rs1[3]~13_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [16]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\cpu|cpuregs_rtl_0_bypass [16]),
	.datad(\cpu|cpuregs~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[3]~13 .lut_mask = 16'hA088;
defparam \cpu|cpuregs_rs1[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
fiftyfivenm_lcell_comb \cpu|timer~81 (
// Equation(s):
// \cpu|timer~81_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|instr_timer~q  & ((\cpu|cpuregs_rs1[3]~13_combout ))) # (!\cpu|instr_timer~q  & (\cpu|Add6~6_combout )))) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (\cpu|Add6~6_combout ))

	.dataa(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datab(\cpu|Add6~6_combout ),
	.datac(\cpu|cpuregs_rs1[3]~13_combout ),
	.datad(\cpu|instr_timer~q ),
	.cin(gnd),
	.combout(\cpu|timer~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~81 .lut_mask = 16'hE4CC;
defparam \cpu|timer~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N21
dffeas \cpu|timer[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[3] .is_wysiwyg = "true";
defparam \cpu|timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N8
fiftyfivenm_lcell_comb \cpu|Add6~8 (
// Equation(s):
// \cpu|Add6~8_combout  = (\cpu|timer [4] & ((GND) # (!\cpu|Add6~7 ))) # (!\cpu|timer [4] & (\cpu|Add6~7  $ (GND)))
// \cpu|Add6~9  = CARRY((\cpu|timer [4]) # (!\cpu|Add6~7 ))

	.dataa(\cpu|timer [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~7 ),
	.combout(\cpu|Add6~8_combout ),
	.cout(\cpu|Add6~9 ));
// synopsys translate_off
defparam \cpu|Add6~8 .lut_mask = 16'h5AAF;
defparam \cpu|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N13
dffeas \cpu|cpuregs_rtl_0_bypass[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector153~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N22
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[4]~12 (
// Equation(s):
// \cpu|cpuregs_rs1[4]~12_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [17]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a4 ))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\cpu|cpuregs~3_combout ),
	.datad(\cpu|cpuregs_rtl_0_bypass [17]),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[4]~12 .lut_mask = 16'hA808;
defparam \cpu|cpuregs_rs1[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
fiftyfivenm_lcell_comb \cpu|timer~80 (
// Equation(s):
// \cpu|timer~80_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|instr_timer~q  & ((\cpu|cpuregs_rs1[4]~12_combout ))) # (!\cpu|instr_timer~q  & (\cpu|Add6~8_combout )))) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (\cpu|Add6~8_combout ))

	.dataa(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datab(\cpu|Add6~8_combout ),
	.datac(\cpu|cpuregs_rs1[4]~12_combout ),
	.datad(\cpu|instr_timer~q ),
	.cin(gnd),
	.combout(\cpu|timer~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~80 .lut_mask = 16'hE4CC;
defparam \cpu|timer~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N3
dffeas \cpu|timer[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[4] .is_wysiwyg = "true";
defparam \cpu|timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N10
fiftyfivenm_lcell_comb \cpu|Add6~10 (
// Equation(s):
// \cpu|Add6~10_combout  = (\cpu|timer [5] & (\cpu|Add6~9  & VCC)) # (!\cpu|timer [5] & (!\cpu|Add6~9 ))
// \cpu|Add6~11  = CARRY((!\cpu|timer [5] & !\cpu|Add6~9 ))

	.dataa(gnd),
	.datab(\cpu|timer [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~9 ),
	.combout(\cpu|Add6~10_combout ),
	.cout(\cpu|Add6~11 ));
// synopsys translate_off
defparam \cpu|Add6~10 .lut_mask = 16'hC303;
defparam \cpu|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
fiftyfivenm_lcell_comb \cpu|timer~79 (
// Equation(s):
// \cpu|timer~79_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|instr_timer~q  & (\cpu|cpuregs_rs1[5]~11_combout )) # (!\cpu|instr_timer~q  & ((\cpu|Add6~10_combout ))))) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (((\cpu|Add6~10_combout ))))

	.dataa(\cpu|cpuregs_rs1[5]~11_combout ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|instr_timer~q ),
	.datad(\cpu|Add6~10_combout ),
	.cin(gnd),
	.combout(\cpu|timer~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~79 .lut_mask = 16'hBF80;
defparam \cpu|timer~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N21
dffeas \cpu|timer[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[5] .is_wysiwyg = "true";
defparam \cpu|timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N12
fiftyfivenm_lcell_comb \cpu|Add6~12 (
// Equation(s):
// \cpu|Add6~12_combout  = (\cpu|timer [6] & ((GND) # (!\cpu|Add6~11 ))) # (!\cpu|timer [6] & (\cpu|Add6~11  $ (GND)))
// \cpu|Add6~13  = CARRY((\cpu|timer [6]) # (!\cpu|Add6~11 ))

	.dataa(\cpu|timer [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~11 ),
	.combout(\cpu|Add6~12_combout ),
	.cout(\cpu|Add6~13 ));
// synopsys translate_off
defparam \cpu|Add6~12 .lut_mask = 16'h5AAF;
defparam \cpu|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N9
dffeas \cpu|cpuregs_rtl_0_bypass[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector151~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N18
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[6]~10 (
// Equation(s):
// \cpu|cpuregs_rs1[6]~10_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [19]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a6 ))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\cpu|cpuregs_rtl_0_bypass [19]),
	.datad(\cpu|cpuregs~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[6]~10 .lut_mask = 16'hA088;
defparam \cpu|cpuregs_rs1[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
fiftyfivenm_lcell_comb \cpu|timer~78 (
// Equation(s):
// \cpu|timer~78_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|instr_timer~q  & ((\cpu|cpuregs_rs1[6]~10_combout ))) # (!\cpu|instr_timer~q  & (\cpu|Add6~12_combout )))) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (\cpu|Add6~12_combout ))

	.dataa(\cpu|Add6~12_combout ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|instr_timer~q ),
	.datad(\cpu|cpuregs_rs1[6]~10_combout ),
	.cin(gnd),
	.combout(\cpu|timer~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~78 .lut_mask = 16'hEA2A;
defparam \cpu|timer~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N27
dffeas \cpu|timer[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[6] .is_wysiwyg = "true";
defparam \cpu|timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N14
fiftyfivenm_lcell_comb \cpu|Add6~14 (
// Equation(s):
// \cpu|Add6~14_combout  = (\cpu|timer [7] & (\cpu|Add6~13  & VCC)) # (!\cpu|timer [7] & (!\cpu|Add6~13 ))
// \cpu|Add6~15  = CARRY((!\cpu|timer [7] & !\cpu|Add6~13 ))

	.dataa(\cpu|timer [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~13 ),
	.combout(\cpu|Add6~14_combout ),
	.cout(\cpu|Add6~15 ));
// synopsys translate_off
defparam \cpu|Add6~14 .lut_mask = 16'hA505;
defparam \cpu|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y4_N25
dffeas \cpu|cpuregs_rtl_0_bypass[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector150~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N24
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[7]~9 (
// Equation(s):
// \cpu|cpuregs_rs1[7]~9_combout  = (\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0_bypass [20])) # (!\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(\cpu|cpuregs~3_combout ),
	.datab(gnd),
	.datac(\cpu|cpuregs_rtl_0_bypass [20]),
	.datad(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[7]~9 .lut_mask = 16'hF5A0;
defparam \cpu|cpuregs_rs1[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
fiftyfivenm_lcell_comb \cpu|timer~67 (
// Equation(s):
// \cpu|timer~67_combout  = (\cpu|timer~66_combout  & (\cpu|WideOr22~combout  & ((\cpu|cpuregs_rs1[7]~9_combout )))) # (!\cpu|timer~66_combout  & (((\cpu|Add6~14_combout ))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|Add6~14_combout ),
	.datac(\cpu|timer~66_combout ),
	.datad(\cpu|cpuregs_rs1[7]~9_combout ),
	.cin(gnd),
	.combout(\cpu|timer~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~67 .lut_mask = 16'hAC0C;
defparam \cpu|timer~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N25
dffeas \cpu|timer[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[7] .is_wysiwyg = "true";
defparam \cpu|timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N16
fiftyfivenm_lcell_comb \cpu|Add6~16 (
// Equation(s):
// \cpu|Add6~16_combout  = (\cpu|timer [8] & ((GND) # (!\cpu|Add6~15 ))) # (!\cpu|timer [8] & (\cpu|Add6~15  $ (GND)))
// \cpu|Add6~17  = CARRY((\cpu|timer [8]) # (!\cpu|Add6~15 ))

	.dataa(\cpu|timer [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~15 ),
	.combout(\cpu|Add6~16_combout ),
	.cout(\cpu|Add6~17 ));
// synopsys translate_off
defparam \cpu|Add6~16 .lut_mask = 16'h5AAF;
defparam \cpu|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N18
fiftyfivenm_lcell_comb \cpu|Add6~18 (
// Equation(s):
// \cpu|Add6~18_combout  = (\cpu|timer [9] & (\cpu|Add6~17  & VCC)) # (!\cpu|timer [9] & (!\cpu|Add6~17 ))
// \cpu|Add6~19  = CARRY((!\cpu|timer [9] & !\cpu|Add6~17 ))

	.dataa(\cpu|timer [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~17 ),
	.combout(\cpu|Add6~18_combout ),
	.cout(\cpu|Add6~19 ));
// synopsys translate_off
defparam \cpu|Add6~18 .lut_mask = 16'hA505;
defparam \cpu|Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N18
fiftyfivenm_lcell_comb \cpu|timer~76 (
// Equation(s):
// \cpu|timer~76_combout  = (\cpu|instr_timer~q  & ((\cpu|cpu_state.cpu_state_ld_rs1~q  & (\cpu|cpuregs_rs1[9]~7_combout )) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|Add6~18_combout ))))) # (!\cpu|instr_timer~q  & (((\cpu|Add6~18_combout ))))

	.dataa(\cpu|instr_timer~q ),
	.datab(\cpu|cpuregs_rs1[9]~7_combout ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|Add6~18_combout ),
	.cin(gnd),
	.combout(\cpu|timer~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~76 .lut_mask = 16'hDF80;
defparam \cpu|timer~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N19
dffeas \cpu|timer[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[9] .is_wysiwyg = "true";
defparam \cpu|timer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N20
fiftyfivenm_lcell_comb \cpu|Add6~20 (
// Equation(s):
// \cpu|Add6~20_combout  = (\cpu|timer [10] & ((GND) # (!\cpu|Add6~19 ))) # (!\cpu|timer [10] & (\cpu|Add6~19  $ (GND)))
// \cpu|Add6~21  = CARRY((\cpu|timer [10]) # (!\cpu|Add6~19 ))

	.dataa(\cpu|timer [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~19 ),
	.combout(\cpu|Add6~20_combout ),
	.cout(\cpu|Add6~21 ));
// synopsys translate_off
defparam \cpu|Add6~20 .lut_mask = 16'h5AAF;
defparam \cpu|Add6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
fiftyfivenm_lcell_comb \cpu|timer~75 (
// Equation(s):
// \cpu|timer~75_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|instr_timer~q  & (\cpu|cpuregs_rs1[10]~6_combout )) # (!\cpu|instr_timer~q  & ((\cpu|Add6~20_combout ))))) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (((\cpu|Add6~20_combout ))))

	.dataa(\cpu|cpuregs_rs1[10]~6_combout ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|instr_timer~q ),
	.datad(\cpu|Add6~20_combout ),
	.cin(gnd),
	.combout(\cpu|timer~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~75 .lut_mask = 16'hBF80;
defparam \cpu|timer~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N3
dffeas \cpu|timer[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[10] .is_wysiwyg = "true";
defparam \cpu|timer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N22
fiftyfivenm_lcell_comb \cpu|Add6~22 (
// Equation(s):
// \cpu|Add6~22_combout  = (\cpu|timer [11] & (\cpu|Add6~21  & VCC)) # (!\cpu|timer [11] & (!\cpu|Add6~21 ))
// \cpu|Add6~23  = CARRY((!\cpu|timer [11] & !\cpu|Add6~21 ))

	.dataa(\cpu|timer [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~21 ),
	.combout(\cpu|Add6~22_combout ),
	.cout(\cpu|Add6~23 ));
// synopsys translate_off
defparam \cpu|Add6~22 .lut_mask = 16'hA505;
defparam \cpu|Add6~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
fiftyfivenm_lcell_comb \cpu|timer~74 (
// Equation(s):
// \cpu|timer~74_combout  = (\cpu|instr_timer~q  & ((\cpu|cpu_state.cpu_state_ld_rs1~q  & (\cpu|cpuregs_rs1[11]~5_combout )) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|Add6~22_combout ))))) # (!\cpu|instr_timer~q  & (((\cpu|Add6~22_combout ))))

	.dataa(\cpu|instr_timer~q ),
	.datab(\cpu|cpuregs_rs1[11]~5_combout ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|Add6~22_combout ),
	.cin(gnd),
	.combout(\cpu|timer~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~74 .lut_mask = 16'hDF80;
defparam \cpu|timer~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N17
dffeas \cpu|timer[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[11] .is_wysiwyg = "true";
defparam \cpu|timer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N24
fiftyfivenm_lcell_comb \cpu|Add6~24 (
// Equation(s):
// \cpu|Add6~24_combout  = (\cpu|timer [12] & ((GND) # (!\cpu|Add6~23 ))) # (!\cpu|timer [12] & (\cpu|Add6~23  $ (GND)))
// \cpu|Add6~25  = CARRY((\cpu|timer [12]) # (!\cpu|Add6~23 ))

	.dataa(gnd),
	.datab(\cpu|timer [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~23 ),
	.combout(\cpu|Add6~24_combout ),
	.cout(\cpu|Add6~25 ));
// synopsys translate_off
defparam \cpu|Add6~24 .lut_mask = 16'h3CCF;
defparam \cpu|Add6~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N4
fiftyfivenm_lcell_comb \cpu|timer~73 (
// Equation(s):
// \cpu|timer~73_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|instr_timer~q  & (\cpu|cpuregs_rs1[12]~4_combout )) # (!\cpu|instr_timer~q  & ((\cpu|Add6~24_combout ))))) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (((\cpu|Add6~24_combout ))))

	.dataa(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datab(\cpu|cpuregs_rs1[12]~4_combout ),
	.datac(\cpu|Add6~24_combout ),
	.datad(\cpu|instr_timer~q ),
	.cin(gnd),
	.combout(\cpu|timer~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~73 .lut_mask = 16'hD8F0;
defparam \cpu|timer~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N5
dffeas \cpu|timer[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[12] .is_wysiwyg = "true";
defparam \cpu|timer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N26
fiftyfivenm_lcell_comb \cpu|Add6~26 (
// Equation(s):
// \cpu|Add6~26_combout  = (\cpu|timer [13] & (\cpu|Add6~25  & VCC)) # (!\cpu|timer [13] & (!\cpu|Add6~25 ))
// \cpu|Add6~27  = CARRY((!\cpu|timer [13] & !\cpu|Add6~25 ))

	.dataa(gnd),
	.datab(\cpu|timer [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~25 ),
	.combout(\cpu|Add6~26_combout ),
	.cout(\cpu|Add6~27 ));
// synopsys translate_off
defparam \cpu|Add6~26 .lut_mask = 16'hC303;
defparam \cpu|Add6~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y10_N1
dffeas \cpu|cpuregs_rtl_0_bypass[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector144~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N18
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[13]~3 (
// Equation(s):
// \cpu|cpuregs_rs1[13]~3_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0_bypass [26])) # (!\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0|auto_generated|ram_block1a13 )))))

	.dataa(\cpu|cpuregs_rtl_0_bypass [26]),
	.datab(\cpu|cpuregs~3_combout ),
	.datac(\cpu|WideOr22~combout ),
	.datad(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[13]~3 .lut_mask = 16'hB080;
defparam \cpu|cpuregs_rs1[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N18
fiftyfivenm_lcell_comb \cpu|timer~72 (
// Equation(s):
// \cpu|timer~72_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|instr_timer~q  & ((\cpu|cpuregs_rs1[13]~3_combout ))) # (!\cpu|instr_timer~q  & (\cpu|Add6~26_combout )))) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (\cpu|Add6~26_combout ))

	.dataa(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datab(\cpu|Add6~26_combout ),
	.datac(\cpu|cpuregs_rs1[13]~3_combout ),
	.datad(\cpu|instr_timer~q ),
	.cin(gnd),
	.combout(\cpu|timer~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~72 .lut_mask = 16'hE4CC;
defparam \cpu|timer~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N19
dffeas \cpu|timer[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[13] .is_wysiwyg = "true";
defparam \cpu|timer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N28
fiftyfivenm_lcell_comb \cpu|Add6~28 (
// Equation(s):
// \cpu|Add6~28_combout  = (\cpu|timer [14] & ((GND) # (!\cpu|Add6~27 ))) # (!\cpu|timer [14] & (\cpu|Add6~27  $ (GND)))
// \cpu|Add6~29  = CARRY((\cpu|timer [14]) # (!\cpu|Add6~27 ))

	.dataa(gnd),
	.datab(\cpu|timer [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~27 ),
	.combout(\cpu|Add6~28_combout ),
	.cout(\cpu|Add6~29 ));
// synopsys translate_off
defparam \cpu|Add6~28 .lut_mask = 16'h3CCF;
defparam \cpu|Add6~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y12_N11
dffeas \cpu|cpuregs_rtl_0_bypass[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector143~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N10
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[14]~2 (
// Equation(s):
// \cpu|cpuregs_rs1[14]~2_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0_bypass [27])) # (!\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0|auto_generated|ram_block1a14 )))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|cpuregs~3_combout ),
	.datac(\cpu|cpuregs_rtl_0_bypass [27]),
	.datad(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[14]~2 .lut_mask = 16'hA280;
defparam \cpu|cpuregs_rs1[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
fiftyfivenm_lcell_comb \cpu|timer~71 (
// Equation(s):
// \cpu|timer~71_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|instr_timer~q  & ((\cpu|cpuregs_rs1[14]~2_combout ))) # (!\cpu|instr_timer~q  & (\cpu|Add6~28_combout )))) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (((\cpu|Add6~28_combout ))))

	.dataa(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datab(\cpu|instr_timer~q ),
	.datac(\cpu|Add6~28_combout ),
	.datad(\cpu|cpuregs_rs1[14]~2_combout ),
	.cin(gnd),
	.combout(\cpu|timer~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~71 .lut_mask = 16'hF870;
defparam \cpu|timer~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N25
dffeas \cpu|timer[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[14] .is_wysiwyg = "true";
defparam \cpu|timer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N30
fiftyfivenm_lcell_comb \cpu|Add6~30 (
// Equation(s):
// \cpu|Add6~30_combout  = (\cpu|timer [15] & (\cpu|Add6~29  & VCC)) # (!\cpu|timer [15] & (!\cpu|Add6~29 ))
// \cpu|Add6~31  = CARRY((!\cpu|timer [15] & !\cpu|Add6~29 ))

	.dataa(gnd),
	.datab(\cpu|timer [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~29 ),
	.combout(\cpu|Add6~30_combout ),
	.cout(\cpu|Add6~31 ));
// synopsys translate_off
defparam \cpu|Add6~30 .lut_mask = 16'hC303;
defparam \cpu|Add6~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y12_N1
dffeas \cpu|cpuregs_rtl_0_bypass[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector142~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N26
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[15]~1 (
// Equation(s):
// \cpu|cpuregs_rs1[15]~1_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [28]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a15 ))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|cpuregs~3_combout ),
	.datac(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\cpu|cpuregs_rtl_0_bypass [28]),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[15]~1 .lut_mask = 16'hA820;
defparam \cpu|cpuregs_rs1[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N8
fiftyfivenm_lcell_comb \cpu|timer~70 (
// Equation(s):
// \cpu|timer~70_combout  = (\cpu|instr_timer~q  & ((\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|cpuregs_rs1[15]~1_combout ))) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (\cpu|Add6~30_combout )))) # (!\cpu|instr_timer~q  & (((\cpu|Add6~30_combout ))))

	.dataa(\cpu|instr_timer~q ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|Add6~30_combout ),
	.datad(\cpu|cpuregs_rs1[15]~1_combout ),
	.cin(gnd),
	.combout(\cpu|timer~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~70 .lut_mask = 16'hF870;
defparam \cpu|timer~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N9
dffeas \cpu|timer[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[15] .is_wysiwyg = "true";
defparam \cpu|timer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N0
fiftyfivenm_lcell_comb \cpu|Add6~32 (
// Equation(s):
// \cpu|Add6~32_combout  = (\cpu|timer [16] & ((GND) # (!\cpu|Add6~31 ))) # (!\cpu|timer [16] & (\cpu|Add6~31  $ (GND)))
// \cpu|Add6~33  = CARRY((\cpu|timer [16]) # (!\cpu|Add6~31 ))

	.dataa(gnd),
	.datab(\cpu|timer [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~31 ),
	.combout(\cpu|Add6~32_combout ),
	.cout(\cpu|Add6~33 ));
// synopsys translate_off
defparam \cpu|Add6~32 .lut_mask = 16'h3CCF;
defparam \cpu|Add6~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y12_N17
dffeas \cpu|cpuregs_rtl_0_bypass[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector141~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N16
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[16]~16 (
// Equation(s):
// \cpu|cpuregs_rs1[16]~16_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0_bypass [29])) # (!\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0|auto_generated|ram_block1a16 )))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|cpuregs~3_combout ),
	.datac(\cpu|cpuregs_rtl_0_bypass [29]),
	.datad(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[16]~16 .lut_mask = 16'hA280;
defparam \cpu|cpuregs_rs1[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
fiftyfivenm_lcell_comb \cpu|timer~83 (
// Equation(s):
// \cpu|timer~83_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|instr_timer~q  & ((\cpu|cpuregs_rs1[16]~16_combout ))) # (!\cpu|instr_timer~q  & (\cpu|Add6~32_combout )))) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (\cpu|Add6~32_combout ))

	.dataa(\cpu|Add6~32_combout ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|cpuregs_rs1[16]~16_combout ),
	.datad(\cpu|instr_timer~q ),
	.cin(gnd),
	.combout(\cpu|timer~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~83 .lut_mask = 16'hE2AA;
defparam \cpu|timer~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N25
dffeas \cpu|timer[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[16] .is_wysiwyg = "true";
defparam \cpu|timer[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N2
fiftyfivenm_lcell_comb \cpu|Add6~34 (
// Equation(s):
// \cpu|Add6~34_combout  = (\cpu|timer [17] & (\cpu|Add6~33  & VCC)) # (!\cpu|timer [17] & (!\cpu|Add6~33 ))
// \cpu|Add6~35  = CARRY((!\cpu|timer [17] & !\cpu|Add6~33 ))

	.dataa(\cpu|timer [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~33 ),
	.combout(\cpu|Add6~34_combout ),
	.cout(\cpu|Add6~35 ));
// synopsys translate_off
defparam \cpu|Add6~34 .lut_mask = 16'hA505;
defparam \cpu|Add6~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y12_N9
dffeas \cpu|cpuregs_rtl_0_bypass[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector140~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N8
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[17]~18 (
// Equation(s):
// \cpu|cpuregs_rs1[17]~18_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [30]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\cpu|WideOr22~combout ),
	.datac(\cpu|cpuregs_rtl_0_bypass [30]),
	.datad(\cpu|cpuregs~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[17]~18 .lut_mask = 16'hC088;
defparam \cpu|cpuregs_rs1[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
fiftyfivenm_lcell_comb \cpu|timer~84 (
// Equation(s):
// \cpu|timer~84_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|instr_timer~q  & ((\cpu|cpuregs_rs1[17]~18_combout ))) # (!\cpu|instr_timer~q  & (\cpu|Add6~34_combout )))) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (\cpu|Add6~34_combout ))

	.dataa(\cpu|Add6~34_combout ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|instr_timer~q ),
	.datad(\cpu|cpuregs_rs1[17]~18_combout ),
	.cin(gnd),
	.combout(\cpu|timer~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~84 .lut_mask = 16'hEA2A;
defparam \cpu|timer~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N3
dffeas \cpu|timer[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[17] .is_wysiwyg = "true";
defparam \cpu|timer[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N4
fiftyfivenm_lcell_comb \cpu|Add6~36 (
// Equation(s):
// \cpu|Add6~36_combout  = (\cpu|timer [18] & ((GND) # (!\cpu|Add6~35 ))) # (!\cpu|timer [18] & (\cpu|Add6~35  $ (GND)))
// \cpu|Add6~37  = CARRY((\cpu|timer [18]) # (!\cpu|Add6~35 ))

	.dataa(\cpu|timer [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~35 ),
	.combout(\cpu|Add6~36_combout ),
	.cout(\cpu|Add6~37 ));
// synopsys translate_off
defparam \cpu|Add6~36 .lut_mask = 16'h5AAF;
defparam \cpu|Add6~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
fiftyfivenm_lcell_comb \cpu|timer~85 (
// Equation(s):
// \cpu|timer~85_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|instr_timer~q  & (\cpu|cpuregs_rs1[18]~20_combout )) # (!\cpu|instr_timer~q  & ((\cpu|Add6~36_combout ))))) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (((\cpu|Add6~36_combout ))))

	.dataa(\cpu|cpuregs_rs1[18]~20_combout ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|Add6~36_combout ),
	.datad(\cpu|instr_timer~q ),
	.cin(gnd),
	.combout(\cpu|timer~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~85 .lut_mask = 16'hB8F0;
defparam \cpu|timer~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N21
dffeas \cpu|timer[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[18] .is_wysiwyg = "true";
defparam \cpu|timer[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N6
fiftyfivenm_lcell_comb \cpu|Add6~38 (
// Equation(s):
// \cpu|Add6~38_combout  = (\cpu|timer [19] & (\cpu|Add6~37  & VCC)) # (!\cpu|timer [19] & (!\cpu|Add6~37 ))
// \cpu|Add6~39  = CARRY((!\cpu|timer [19] & !\cpu|Add6~37 ))

	.dataa(gnd),
	.datab(\cpu|timer [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~37 ),
	.combout(\cpu|Add6~38_combout ),
	.cout(\cpu|Add6~39 ));
// synopsys translate_off
defparam \cpu|Add6~38 .lut_mask = 16'hC303;
defparam \cpu|Add6~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
fiftyfivenm_lcell_comb \cpu|timer~86 (
// Equation(s):
// \cpu|timer~86_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|instr_timer~q  & (\cpu|cpuregs_rs1[19]~22_combout )) # (!\cpu|instr_timer~q  & ((\cpu|Add6~38_combout ))))) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (((\cpu|Add6~38_combout ))))

	.dataa(\cpu|cpuregs_rs1[19]~22_combout ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|Add6~38_combout ),
	.datad(\cpu|instr_timer~q ),
	.cin(gnd),
	.combout(\cpu|timer~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~86 .lut_mask = 16'hB8F0;
defparam \cpu|timer~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N15
dffeas \cpu|timer[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[19] .is_wysiwyg = "true";
defparam \cpu|timer[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N8
fiftyfivenm_lcell_comb \cpu|Add6~40 (
// Equation(s):
// \cpu|Add6~40_combout  = (\cpu|timer [20] & ((GND) # (!\cpu|Add6~39 ))) # (!\cpu|timer [20] & (\cpu|Add6~39  $ (GND)))
// \cpu|Add6~41  = CARRY((\cpu|timer [20]) # (!\cpu|Add6~39 ))

	.dataa(\cpu|timer [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~39 ),
	.combout(\cpu|Add6~40_combout ),
	.cout(\cpu|Add6~41 ));
// synopsys translate_off
defparam \cpu|Add6~40 .lut_mask = 16'h5AAF;
defparam \cpu|Add6~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
fiftyfivenm_lcell_comb \cpu|timer~87 (
// Equation(s):
// \cpu|timer~87_combout  = (\cpu|instr_timer~q  & ((\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|cpuregs_rs1[20]~24_combout ))) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (\cpu|Add6~40_combout )))) # (!\cpu|instr_timer~q  & (\cpu|Add6~40_combout ))

	.dataa(\cpu|instr_timer~q ),
	.datab(\cpu|Add6~40_combout ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|cpuregs_rs1[20]~24_combout ),
	.cin(gnd),
	.combout(\cpu|timer~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~87 .lut_mask = 16'hEC4C;
defparam \cpu|timer~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N9
dffeas \cpu|timer[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[20] .is_wysiwyg = "true";
defparam \cpu|timer[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N10
fiftyfivenm_lcell_comb \cpu|Add6~42 (
// Equation(s):
// \cpu|Add6~42_combout  = (\cpu|timer [21] & (\cpu|Add6~41  & VCC)) # (!\cpu|timer [21] & (!\cpu|Add6~41 ))
// \cpu|Add6~43  = CARRY((!\cpu|timer [21] & !\cpu|Add6~41 ))

	.dataa(\cpu|timer [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~41 ),
	.combout(\cpu|Add6~42_combout ),
	.cout(\cpu|Add6~43 ));
// synopsys translate_off
defparam \cpu|Add6~42 .lut_mask = 16'hA505;
defparam \cpu|Add6~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y10_N23
dffeas \cpu|cpuregs_rtl_0_bypass[34] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector136~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N22
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[21]~26 (
// Equation(s):
// \cpu|cpuregs_rs1[21]~26_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [34]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\cpu|WideOr22~combout ),
	.datac(\cpu|cpuregs_rtl_0_bypass [34]),
	.datad(\cpu|cpuregs~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[21]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[21]~26 .lut_mask = 16'hC088;
defparam \cpu|cpuregs_rs1[21]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
fiftyfivenm_lcell_comb \cpu|timer~88 (
// Equation(s):
// \cpu|timer~88_combout  = (\cpu|instr_timer~q  & ((\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|cpuregs_rs1[21]~26_combout ))) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (\cpu|Add6~42_combout )))) # (!\cpu|instr_timer~q  & (\cpu|Add6~42_combout ))

	.dataa(\cpu|instr_timer~q ),
	.datab(\cpu|Add6~42_combout ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|cpuregs_rs1[21]~26_combout ),
	.cin(gnd),
	.combout(\cpu|timer~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~88 .lut_mask = 16'hEC4C;
defparam \cpu|timer~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N11
dffeas \cpu|timer[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[21] .is_wysiwyg = "true";
defparam \cpu|timer[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N30
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[22]~28 (
// Equation(s):
// \cpu|cpuregs_rs1[22]~28_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0_bypass [35])) # (!\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0|auto_generated|ram_block1a22 )))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|cpuregs~3_combout ),
	.datac(\cpu|cpuregs_rtl_0_bypass [35]),
	.datad(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[22]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[22]~28 .lut_mask = 16'hA280;
defparam \cpu|cpuregs_rs1[22]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
fiftyfivenm_lcell_comb \cpu|timer~89 (
// Equation(s):
// \cpu|timer~89_combout  = (\cpu|instr_timer~q  & ((\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|cpuregs_rs1[22]~28_combout ))) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (\cpu|Add6~44_combout )))) # (!\cpu|instr_timer~q  & (\cpu|Add6~44_combout ))

	.dataa(\cpu|instr_timer~q ),
	.datab(\cpu|Add6~44_combout ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|cpuregs_rs1[22]~28_combout ),
	.cin(gnd),
	.combout(\cpu|timer~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~89 .lut_mask = 16'hEC4C;
defparam \cpu|timer~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N5
dffeas \cpu|timer[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[22] .is_wysiwyg = "true";
defparam \cpu|timer[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N4
fiftyfivenm_lcell_comb \cpu|irq_mask~87 (
// Equation(s):
// \cpu|irq_mask~87_combout  = (\cpu|cpuregs_rs1[22]~28_combout ) # ((!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked ))

	.dataa(\cpu|cpuregs_rs1[22]~28_combout ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\cpu|irq_mask~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~87 .lut_mask = 16'hAFFF;
defparam \cpu|irq_mask~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N5
dffeas \cpu|irq_mask[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[22] .is_wysiwyg = "true";
defparam \cpu|irq_mask[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N6
fiftyfivenm_lcell_comb \cpu|Selector444~2 (
// Equation(s):
// \cpu|Selector444~2_combout  = (\cpu|reg_out[2]~1_combout  & ((\cpu|reg_out[2]~4_combout  & (\cpu|count_cycle [54])) # (!\cpu|reg_out[2]~4_combout  & ((\cpu|count_cycle [22]))))) # (!\cpu|reg_out[2]~1_combout  & (((\cpu|reg_out[2]~4_combout ))))

	.dataa(\cpu|count_cycle [54]),
	.datab(\cpu|count_cycle [22]),
	.datac(\cpu|reg_out[2]~1_combout ),
	.datad(\cpu|reg_out[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector444~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector444~2 .lut_mask = 16'hAFC0;
defparam \cpu|Selector444~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N16
fiftyfivenm_lcell_comb \cpu|Selector444~3 (
// Equation(s):
// \cpu|Selector444~3_combout  = (\cpu|Selector444~2_combout  & ((\cpu|reg_out[2]~1_combout ) # ((\cpu|count_instr [54])))) # (!\cpu|Selector444~2_combout  & (!\cpu|reg_out[2]~1_combout  & ((\cpu|count_instr [22]))))

	.dataa(\cpu|Selector444~2_combout ),
	.datab(\cpu|reg_out[2]~1_combout ),
	.datac(\cpu|count_instr [54]),
	.datad(\cpu|count_instr [22]),
	.cin(gnd),
	.combout(\cpu|Selector444~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector444~3 .lut_mask = 16'hB9A8;
defparam \cpu|Selector444~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N26
fiftyfivenm_lcell_comb \cpu|Selector444~4 (
// Equation(s):
// \cpu|Selector444~4_combout  = (\cpu|reg_out[2]~0_combout  & ((\cpu|reg_out[2]~3_combout  & ((\cpu|cpuregs_rs1[22]~28_combout ))) # (!\cpu|reg_out[2]~3_combout  & (\cpu|Selector444~3_combout )))) # (!\cpu|reg_out[2]~0_combout  & 
// (((\cpu|reg_out[2]~3_combout ))))

	.dataa(\cpu|reg_out[2]~0_combout ),
	.datab(\cpu|Selector444~3_combout ),
	.datac(\cpu|reg_out[2]~3_combout ),
	.datad(\cpu|cpuregs_rs1[22]~28_combout ),
	.cin(gnd),
	.combout(\cpu|Selector444~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector444~4 .lut_mask = 16'hF858;
defparam \cpu|Selector444~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N20
fiftyfivenm_lcell_comb \cpu|Selector444~5 (
// Equation(s):
// \cpu|Selector444~5_combout  = (\cpu|Selector444~4_combout  & ((\cpu|timer [22]) # ((\cpu|reg_out[2]~0_combout )))) # (!\cpu|Selector444~4_combout  & (((\cpu|irq_mask [22] & !\cpu|reg_out[2]~0_combout ))))

	.dataa(\cpu|timer [22]),
	.datab(\cpu|irq_mask [22]),
	.datac(\cpu|Selector444~4_combout ),
	.datad(\cpu|reg_out[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector444~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector444~5 .lut_mask = 16'hF0AC;
defparam \cpu|Selector444~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
fiftyfivenm_lcell_comb \cpu|Selector444~1 (
// Equation(s):
// \cpu|Selector444~1_combout  = (\cpu|cpu_state.cpu_state_exec~q  & ((\cpu|Add10~44_combout ) # ((!\cpu|reg_out[16]~13_combout  & mem_rdata[22])))) # (!\cpu|cpu_state.cpu_state_exec~q  & (!\cpu|reg_out[16]~13_combout  & ((mem_rdata[22]))))

	.dataa(\cpu|cpu_state.cpu_state_exec~q ),
	.datab(\cpu|reg_out[16]~13_combout ),
	.datac(\cpu|Add10~44_combout ),
	.datad(mem_rdata[22]),
	.cin(gnd),
	.combout(\cpu|Selector444~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector444~1 .lut_mask = 16'hB3A0;
defparam \cpu|Selector444~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N10
fiftyfivenm_lcell_comb \cpu|Selector444~6 (
// Equation(s):
// \cpu|Selector444~6_combout  = (\cpu|Selector444~1_combout ) # (((\cpu|Selector444~5_combout  & \cpu|reg_out[2]~12_combout )) # (!\cpu|Selector450~7_combout ))

	.dataa(\cpu|Selector444~5_combout ),
	.datab(\cpu|reg_out[2]~12_combout ),
	.datac(\cpu|Selector444~1_combout ),
	.datad(\cpu|Selector450~7_combout ),
	.cin(gnd),
	.combout(\cpu|Selector444~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector444~6 .lut_mask = 16'hF8FF;
defparam \cpu|Selector444~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N30
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~21 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~21_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [54]))) # (!\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [22]))

	.dataa(\cpu|pcpi_mul|rd [22]),
	.datab(\cpu|pcpi_mul|rd [54]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~21 .lut_mask = 16'hCCAA;
defparam \cpu|pcpi_mul|pcpi_rd~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N31
dffeas \cpu|pcpi_mul|pcpi_rd[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[22] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N13
dffeas \cpu|pcpi_div|pcpi_rd[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[22]~77_combout ),
	.asdata(\cpu|pcpi_div|Add2~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[22] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N8
fiftyfivenm_lcell_comb \cpu|Selector444~0 (
// Equation(s):
// \cpu|Selector444~0_combout  = (\cpu|reg_out[2]~9_combout  & (((\cpu|reg_out[2]~10_combout  & \cpu|pcpi_div|pcpi_rd [22])))) # (!\cpu|reg_out[2]~9_combout  & ((\cpu|pcpi_mul|pcpi_rd [22]) # ((\cpu|reg_out[2]~10_combout  & \cpu|pcpi_div|pcpi_rd [22]))))

	.dataa(\cpu|reg_out[2]~9_combout ),
	.datab(\cpu|pcpi_mul|pcpi_rd [22]),
	.datac(\cpu|reg_out[2]~10_combout ),
	.datad(\cpu|pcpi_div|pcpi_rd [22]),
	.cin(gnd),
	.combout(\cpu|Selector444~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector444~0 .lut_mask = 16'hF444;
defparam \cpu|Selector444~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N6
fiftyfivenm_lcell_comb \cpu|Selector444~7 (
// Equation(s):
// \cpu|Selector444~7_combout  = (\cpu|Selector444~6_combout  & (((\cpu|reg_out[16]~13_combout )) # (!\cpu|mem_wordsize.00~q ))) # (!\cpu|Selector444~6_combout  & (\cpu|Selector444~0_combout  & ((\cpu|reg_out[16]~13_combout ) # (!\cpu|mem_wordsize.00~q ))))

	.dataa(\cpu|Selector444~6_combout ),
	.datab(\cpu|mem_wordsize.00~q ),
	.datac(\cpu|Selector444~0_combout ),
	.datad(\cpu|reg_out[16]~13_combout ),
	.cin(gnd),
	.combout(\cpu|Selector444~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector444~7 .lut_mask = 16'hFA32;
defparam \cpu|Selector444~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N7
dffeas \cpu|reg_out[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector444~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[22] .is_wysiwyg = "true";
defparam \cpu|reg_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
fiftyfivenm_lcell_comb \cpu|ShiftRight0~49 (
// Equation(s):
// \cpu|ShiftRight0~49_combout  = (\cpu|reg_op2 [0] & (\cpu|ShiftRight0~40_combout )) # (!\cpu|reg_op2 [0] & ((\cpu|ShiftRight0~7_combout )))

	.dataa(\cpu|reg_op2 [0]),
	.datab(\cpu|ShiftRight0~40_combout ),
	.datac(gnd),
	.datad(\cpu|ShiftRight0~7_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~49 .lut_mask = 16'hDD88;
defparam \cpu|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N26
fiftyfivenm_lcell_comb \cpu|ShiftRight0~43 (
// Equation(s):
// \cpu|ShiftRight0~43_combout  = (\cpu|reg_op2 [1] & (\cpu|reg_op1 [25])) # (!\cpu|reg_op2 [1] & ((\cpu|reg_op1 [23])))

	.dataa(\cpu|reg_op2 [1]),
	.datab(gnd),
	.datac(\cpu|reg_op1 [25]),
	.datad(\cpu|reg_op1 [23]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~43 .lut_mask = 16'hF5A0;
defparam \cpu|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N24
fiftyfivenm_lcell_comb \cpu|ShiftRight0~17 (
// Equation(s):
// \cpu|ShiftRight0~17_combout  = (\cpu|reg_op2 [1] & (\cpu|reg_op1 [24])) # (!\cpu|reg_op2 [1] & ((\cpu|reg_op1 [22])))

	.dataa(\cpu|reg_op2 [1]),
	.datab(gnd),
	.datac(\cpu|reg_op1 [24]),
	.datad(\cpu|reg_op1 [22]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~17 .lut_mask = 16'hF5A0;
defparam \cpu|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N14
fiftyfivenm_lcell_comb \cpu|ShiftRight0~50 (
// Equation(s):
// \cpu|ShiftRight0~50_combout  = (\cpu|reg_op2 [0] & (\cpu|ShiftRight0~43_combout )) # (!\cpu|reg_op2 [0] & ((\cpu|ShiftRight0~17_combout )))

	.dataa(\cpu|ShiftRight0~43_combout ),
	.datab(gnd),
	.datac(\cpu|reg_op2 [0]),
	.datad(\cpu|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~50 .lut_mask = 16'hAFA0;
defparam \cpu|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
fiftyfivenm_lcell_comb \cpu|Selector111~5 (
// Equation(s):
// \cpu|Selector111~5_combout  = (\cpu|reg_op2 [2] & (\cpu|ShiftRight0~49_combout )) # (!\cpu|reg_op2 [2] & ((\cpu|ShiftRight0~50_combout )))

	.dataa(gnd),
	.datab(\cpu|ShiftRight0~49_combout ),
	.datac(\cpu|ShiftRight0~50_combout ),
	.datad(\cpu|reg_op2 [2]),
	.cin(gnd),
	.combout(\cpu|Selector111~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector111~5 .lut_mask = 16'hCCF0;
defparam \cpu|Selector111~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
fiftyfivenm_lcell_comb \cpu|WideNor2~18 (
// Equation(s):
// \cpu|WideNor2~18_combout  = (!\cpu|instr_sra~q  & !\cpu|instr_srai~q )

	.dataa(\cpu|instr_sra~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|instr_srai~q ),
	.cin(gnd),
	.combout(\cpu|WideNor2~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideNor2~18 .lut_mask = 16'h0055;
defparam \cpu|WideNor2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
fiftyfivenm_lcell_comb \cpu|ShiftRight0~86 (
// Equation(s):
// \cpu|ShiftRight0~86_combout  = (\cpu|reg_op1 [31] & ((\cpu|ShiftLeft1~24_combout  & ((!\cpu|WideNor2~18_combout ))) # (!\cpu|ShiftLeft1~24_combout  & (\cpu|reg_op2 [0]))))

	.dataa(\cpu|reg_op1 [31]),
	.datab(\cpu|reg_op2 [0]),
	.datac(\cpu|ShiftLeft1~24_combout ),
	.datad(\cpu|WideNor2~18_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~86 .lut_mask = 16'h08A8;
defparam \cpu|ShiftRight0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
fiftyfivenm_lcell_comb \cpu|ShiftRight0~87 (
// Equation(s):
// \cpu|ShiftRight0~87_combout  = (\cpu|ShiftRight0~86_combout ) # ((\cpu|reg_op1 [30] & (!\cpu|ShiftLeft1~24_combout  & !\cpu|reg_op2 [0])))

	.dataa(\cpu|ShiftRight0~86_combout ),
	.datab(\cpu|reg_op1 [30]),
	.datac(\cpu|ShiftLeft1~24_combout ),
	.datad(\cpu|reg_op2 [0]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~87 .lut_mask = 16'hAAAE;
defparam \cpu|ShiftRight0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
fiftyfivenm_lcell_comb \cpu|ShiftRight0~88 (
// Equation(s):
// \cpu|ShiftRight0~88_combout  = (\cpu|reg_op2 [3] & ((\cpu|ShiftRight0~87_combout ))) # (!\cpu|reg_op2 [3] & (\cpu|Selector111~5_combout ))

	.dataa(\cpu|Selector111~5_combout ),
	.datab(gnd),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|ShiftRight0~87_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~88 .lut_mask = 16'hFA0A;
defparam \cpu|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
fiftyfivenm_lcell_comb \cpu|Selector103~5 (
// Equation(s):
// \cpu|Selector103~5_combout  = (\cpu|instr_xor~q  & (\cpu|reg_op1 [22] $ ((\cpu|reg_op2 [22])))) # (!\cpu|instr_xor~q  & (\cpu|instr_xori~q  & (\cpu|reg_op1 [22] $ (\cpu|reg_op2 [22]))))

	.dataa(\cpu|reg_op1 [22]),
	.datab(\cpu|reg_op2 [22]),
	.datac(\cpu|instr_xor~q ),
	.datad(\cpu|instr_xori~q ),
	.cin(gnd),
	.combout(\cpu|Selector103~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector103~5 .lut_mask = 16'h6660;
defparam \cpu|Selector103~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
fiftyfivenm_lcell_comb \cpu|alu_out_q[23]~10 (
// Equation(s):
// \cpu|alu_out_q[23]~10_combout  = (!\cpu|reg_op2 [4] & (\cpu|reg_op2 [3] & ((\cpu|instr_sll~q ) # (\cpu|instr_slli~q ))))

	.dataa(\cpu|reg_op2 [4]),
	.datab(\cpu|reg_op2 [3]),
	.datac(\cpu|instr_sll~q ),
	.datad(\cpu|instr_slli~q ),
	.cin(gnd),
	.combout(\cpu|alu_out_q[23]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_out_q[23]~10 .lut_mask = 16'h4440;
defparam \cpu|alu_out_q[23]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~22 (
// Equation(s):
// \cpu|ShiftLeft1~22_combout  = (\cpu|reg_op2 [0] & ((\cpu|ShiftLeft1~21_combout ))) # (!\cpu|reg_op2 [0] & (\cpu|ShiftLeft1~10_combout ))

	.dataa(\cpu|reg_op2 [0]),
	.datab(\cpu|ShiftLeft1~10_combout ),
	.datac(\cpu|ShiftLeft1~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~22 .lut_mask = 16'hE4E4;
defparam \cpu|ShiftLeft1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~55 (
// Equation(s):
// \cpu|ShiftLeft1~55_combout  = (\cpu|reg_op2 [0] & ((\cpu|ShiftLeft1~51_combout ))) # (!\cpu|reg_op2 [0] & (\cpu|ShiftLeft1~54_combout ))

	.dataa(\cpu|ShiftLeft1~54_combout ),
	.datab(gnd),
	.datac(\cpu|ShiftLeft1~51_combout ),
	.datad(\cpu|reg_op2 [0]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~55 .lut_mask = 16'hF0AA;
defparam \cpu|ShiftLeft1~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
fiftyfivenm_lcell_comb \cpu|Selector103~6 (
// Equation(s):
// \cpu|Selector103~6_combout  = (\cpu|alu_out_q[23]~10_combout  & ((\cpu|ShiftLeft1~22_combout ) # ((!\cpu|alu_out_q[23]~9_combout  & \cpu|ShiftLeft1~55_combout )))) # (!\cpu|alu_out_q[23]~10_combout  & (!\cpu|alu_out_q[23]~9_combout  & 
// ((\cpu|ShiftLeft1~55_combout ))))

	.dataa(\cpu|alu_out_q[23]~10_combout ),
	.datab(\cpu|alu_out_q[23]~9_combout ),
	.datac(\cpu|ShiftLeft1~22_combout ),
	.datad(\cpu|ShiftLeft1~55_combout ),
	.cin(gnd),
	.combout(\cpu|Selector103~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector103~6 .lut_mask = 16'hB3A0;
defparam \cpu|Selector103~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
fiftyfivenm_lcell_comb \cpu|Selector103~7 (
// Equation(s):
// \cpu|Selector103~7_combout  = (\cpu|Selector103~5_combout ) # ((\cpu|Selector109~1_combout ) # ((\cpu|Selector103~6_combout  & \cpu|reg_op2 [2])))

	.dataa(\cpu|Selector103~5_combout ),
	.datab(\cpu|Selector103~6_combout ),
	.datac(\cpu|reg_op2 [2]),
	.datad(\cpu|Selector109~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector103~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector103~7 .lut_mask = 16'hFFEA;
defparam \cpu|Selector103~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~15 (
// Equation(s):
// \cpu|ShiftLeft1~15_combout  = (\cpu|reg_op2 [0] & (\cpu|ShiftLeft1~14_combout )) # (!\cpu|reg_op2 [0] & ((\cpu|ShiftLeft1~1_combout )))

	.dataa(gnd),
	.datab(\cpu|ShiftLeft1~14_combout ),
	.datac(\cpu|reg_op2 [0]),
	.datad(\cpu|ShiftLeft1~1_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~15 .lut_mask = 16'hCFC0;
defparam \cpu|ShiftLeft1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~19 (
// Equation(s):
// \cpu|ShiftLeft1~19_combout  = (!\cpu|reg_op2 [0] & ((\cpu|reg_op2 [1] & ((\cpu|reg_op1 [0]))) # (!\cpu|reg_op2 [1] & (\cpu|reg_op1 [2]))))

	.dataa(\cpu|reg_op1 [2]),
	.datab(\cpu|reg_op2 [0]),
	.datac(\cpu|reg_op2 [1]),
	.datad(\cpu|reg_op1 [0]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~19 .lut_mask = 16'h3202;
defparam \cpu|ShiftLeft1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~20 (
// Equation(s):
// \cpu|ShiftLeft1~20_combout  = (\cpu|ShiftLeft1~19_combout ) # ((\cpu|reg_op2 [0] & (!\cpu|reg_op2 [1] & \cpu|reg_op1 [1])))

	.dataa(\cpu|ShiftLeft1~19_combout ),
	.datab(\cpu|reg_op2 [0]),
	.datac(\cpu|reg_op2 [1]),
	.datad(\cpu|reg_op1 [1]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~20 .lut_mask = 16'hAEAA;
defparam \cpu|ShiftLeft1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~45 (
// Equation(s):
// \cpu|ShiftLeft1~45_combout  = (!\cpu|reg_op2 [3] & ((\cpu|reg_op2 [2] & ((\cpu|ShiftLeft1~20_combout ))) # (!\cpu|reg_op2 [2] & (\cpu|ShiftLeft1~15_combout ))))

	.dataa(\cpu|ShiftLeft1~15_combout ),
	.datab(\cpu|reg_op2 [3]),
	.datac(\cpu|ShiftLeft1~20_combout ),
	.datad(\cpu|reg_op2 [2]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~45 .lut_mask = 16'h3022;
defparam \cpu|ShiftLeft1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
fiftyfivenm_lcell_comb \cpu|Selector103~11 (
// Equation(s):
// \cpu|Selector103~11_combout  = (\cpu|reg_op2 [4] & (\cpu|ShiftLeft1~45_combout  & ((\cpu|instr_slli~q ) # (\cpu|instr_sll~q ))))

	.dataa(\cpu|reg_op2 [4]),
	.datab(\cpu|instr_slli~q ),
	.datac(\cpu|instr_sll~q ),
	.datad(\cpu|ShiftLeft1~45_combout ),
	.cin(gnd),
	.combout(\cpu|Selector103~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector103~11 .lut_mask = 16'hA800;
defparam \cpu|Selector103~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
fiftyfivenm_lcell_comb \cpu|Selector103~8 (
// Equation(s):
// \cpu|Selector103~8_combout  = (\cpu|Selector103~7_combout ) # ((\cpu|Selector103~11_combout ) # ((\cpu|ShiftRight0~88_combout  & !\cpu|alu_out_q[3]~1_combout )))

	.dataa(\cpu|ShiftRight0~88_combout ),
	.datab(\cpu|Selector103~7_combout ),
	.datac(\cpu|Selector103~11_combout ),
	.datad(\cpu|alu_out_q[3]~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector103~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector103~8 .lut_mask = 16'hFCFE;
defparam \cpu|Selector103~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N12
fiftyfivenm_lcell_comb \cpu|Selector103~3 (
// Equation(s):
// \cpu|Selector103~3_combout  = (\cpu|reg_op2 [22] & (\cpu|reg_op1 [22] & ((\cpu|instr_and~q ) # (\cpu|instr_andi~q ))))

	.dataa(\cpu|reg_op2 [22]),
	.datab(\cpu|reg_op1 [22]),
	.datac(\cpu|instr_and~q ),
	.datad(\cpu|instr_andi~q ),
	.cin(gnd),
	.combout(\cpu|Selector103~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector103~3 .lut_mask = 16'h8880;
defparam \cpu|Selector103~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N10
fiftyfivenm_lcell_comb \cpu|Selector103~2 (
// Equation(s):
// \cpu|Selector103~2_combout  = (\cpu|instr_ori~q  & ((\cpu|reg_op1 [22]) # ((\cpu|reg_op2 [22])))) # (!\cpu|instr_ori~q  & (\cpu|instr_or~q  & ((\cpu|reg_op1 [22]) # (\cpu|reg_op2 [22]))))

	.dataa(\cpu|instr_ori~q ),
	.datab(\cpu|reg_op1 [22]),
	.datac(\cpu|instr_or~q ),
	.datad(\cpu|reg_op2 [22]),
	.cin(gnd),
	.combout(\cpu|Selector103~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector103~2 .lut_mask = 16'hFAC8;
defparam \cpu|Selector103~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N30
fiftyfivenm_lcell_comb \cpu|Selector103~4 (
// Equation(s):
// \cpu|Selector103~4_combout  = (\cpu|Selector103~3_combout ) # ((\cpu|Selector103~2_combout ) # ((\cpu|Add1~69_combout  & \cpu|is_lui_auipc_jal_jalr_addi_add_sub~q )))

	.dataa(\cpu|Selector103~3_combout ),
	.datab(\cpu|Add1~69_combout ),
	.datac(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.datad(\cpu|Selector103~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector103~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector103~4 .lut_mask = 16'hFFEA;
defparam \cpu|Selector103~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N20
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~17 (
// Equation(s):
// \cpu|ShiftLeft1~17_combout  = (\cpu|reg_op2 [0] & ((\cpu|ShiftLeft1~16_combout ))) # (!\cpu|reg_op2 [0] & (\cpu|ShiftLeft1~4_combout ))

	.dataa(gnd),
	.datab(\cpu|ShiftLeft1~4_combout ),
	.datac(\cpu|reg_op2 [0]),
	.datad(\cpu|ShiftLeft1~16_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~17 .lut_mask = 16'hFC0C;
defparam \cpu|ShiftLeft1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~67 (
// Equation(s):
// \cpu|ShiftLeft1~67_combout  = (\cpu|reg_op2 [0] & (\cpu|ShiftLeft1~63_combout )) # (!\cpu|reg_op2 [0] & ((\cpu|ShiftLeft1~66_combout )))

	.dataa(\cpu|ShiftLeft1~63_combout ),
	.datab(\cpu|ShiftLeft1~66_combout ),
	.datac(gnd),
	.datad(\cpu|reg_op2 [0]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~67 .lut_mask = 16'hAACC;
defparam \cpu|ShiftLeft1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
fiftyfivenm_lcell_comb \cpu|Selector103~9 (
// Equation(s):
// \cpu|Selector103~9_combout  = (\cpu|alu_out_q[23]~10_combout  & ((\cpu|ShiftLeft1~17_combout ) # ((!\cpu|alu_out_q[23]~9_combout  & \cpu|ShiftLeft1~67_combout )))) # (!\cpu|alu_out_q[23]~10_combout  & (!\cpu|alu_out_q[23]~9_combout  & 
// ((\cpu|ShiftLeft1~67_combout ))))

	.dataa(\cpu|alu_out_q[23]~10_combout ),
	.datab(\cpu|alu_out_q[23]~9_combout ),
	.datac(\cpu|ShiftLeft1~17_combout ),
	.datad(\cpu|ShiftLeft1~67_combout ),
	.cin(gnd),
	.combout(\cpu|Selector103~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector103~9 .lut_mask = 16'hB3A0;
defparam \cpu|Selector103~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
fiftyfivenm_lcell_comb \cpu|Selector103~10 (
// Equation(s):
// \cpu|Selector103~10_combout  = (\cpu|Selector103~8_combout ) # ((\cpu|Selector103~4_combout ) # ((!\cpu|reg_op2 [2] & \cpu|Selector103~9_combout )))

	.dataa(\cpu|Selector103~8_combout ),
	.datab(\cpu|Selector103~4_combout ),
	.datac(\cpu|reg_op2 [2]),
	.datad(\cpu|Selector103~9_combout ),
	.cin(gnd),
	.combout(\cpu|Selector103~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector103~10 .lut_mask = 16'hEFEE;
defparam \cpu|Selector103~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N5
dffeas \cpu|alu_out_q[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector103~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[22] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N30
fiftyfivenm_lcell_comb \cpu|Selector135~0 (
// Equation(s):
// \cpu|Selector135~0_combout  = (\cpu|latched_stalu~q  & ((\cpu|alu_out_q [22]))) # (!\cpu|latched_stalu~q  & (\cpu|reg_out [22]))

	.dataa(gnd),
	.datab(\cpu|latched_stalu~q ),
	.datac(\cpu|reg_out [22]),
	.datad(\cpu|alu_out_q [22]),
	.cin(gnd),
	.combout(\cpu|Selector135~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector135~0 .lut_mask = 16'hFC30;
defparam \cpu|Selector135~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N24
fiftyfivenm_lcell_comb \cpu|Selector167~0 (
// Equation(s):
// \cpu|Selector167~0_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & (\cpu|Selector135~0_combout )) # (!\cpu|latched_store~q  & ((\cpu|reg_next_pc [22])))))

	.dataa(\cpu|latched_branch~q ),
	.datab(\cpu|latched_store~q ),
	.datac(\cpu|Selector135~0_combout ),
	.datad(\cpu|reg_next_pc [22]),
	.cin(gnd),
	.combout(\cpu|Selector167~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector167~0 .lut_mask = 16'hA280;
defparam \cpu|Selector167~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N26
fiftyfivenm_lcell_comb \cpu|Selector167~1 (
// Equation(s):
// \cpu|Selector167~1_combout  = (\cpu|Selector167~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [22]))

	.dataa(\cpu|WideOr26~combout ),
	.datab(\cpu|Selector167~0_combout ),
	.datac(gnd),
	.datad(\cpu|reg_next_pc [22]),
	.cin(gnd),
	.combout(\cpu|Selector167~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector167~1 .lut_mask = 16'hEECC;
defparam \cpu|Selector167~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N13
dffeas \cpu|reg_next_pc[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[22]~75_combout ),
	.asdata(\cpu|Selector167~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[22] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N18
fiftyfivenm_lcell_comb \cpu|Selector135~1 (
// Equation(s):
// \cpu|Selector135~1_combout  = (!\cpu|irq_state [0] & ((\cpu|always18~8_combout  & ((\cpu|Selector135~0_combout ))) # (!\cpu|always18~8_combout  & (\cpu|Add3~42_combout ))))

	.dataa(\cpu|Add3~42_combout ),
	.datab(\cpu|irq_state [0]),
	.datac(\cpu|Selector135~0_combout ),
	.datad(\cpu|always18~8_combout ),
	.cin(gnd),
	.combout(\cpu|Selector135~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector135~1 .lut_mask = 16'h3022;
defparam \cpu|Selector135~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N20
fiftyfivenm_lcell_comb \cpu|Selector135~2 (
// Equation(s):
// \cpu|Selector135~2_combout  = (!\cpu|irq_state [1] & ((\cpu|Selector135~1_combout ) # ((\cpu|reg_next_pc [22] & \cpu|irq_state [0]))))

	.dataa(\cpu|reg_next_pc [22]),
	.datab(\cpu|irq_state [0]),
	.datac(\cpu|irq_state [1]),
	.datad(\cpu|Selector135~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector135~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector135~2 .lut_mask = 16'h0F08;
defparam \cpu|Selector135~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N13
dffeas \cpu|cpuregs_rtl_1_bypass[41] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector129~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[41] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
fiftyfivenm_lcell_comb \cpu|reg_op2[28]~27 (
// Equation(s):
// \cpu|reg_op2[28]~27_combout  = (\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1_bypass [41]))) # (!\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1|auto_generated|ram_block1a28 ))

	.dataa(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a28 ),
	.datab(\cpu|cpuregs_rtl_1_bypass [41]),
	.datac(gnd),
	.datad(\cpu|cpuregs~7_combout ),
	.cin(gnd),
	.combout(\cpu|reg_op2[28]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[28]~27 .lut_mask = 16'hCCAA;
defparam \cpu|reg_op2[28]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N29
dffeas \cpu|reg_op2[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[28]~27_combout ),
	.asdata(\cpu|decoded_imm [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|reg_op2[6]~39_combout ),
	.sload(\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[28] .is_wysiwyg = "true";
defparam \cpu|reg_op2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
fiftyfivenm_lcell_comb \cpu|Add1~86 (
// Equation(s):
// \cpu|Add1~86_combout  = \cpu|instr_sub~q  $ (\cpu|reg_op2 [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|instr_sub~q ),
	.datad(\cpu|reg_op2 [28]),
	.cin(gnd),
	.combout(\cpu|Add1~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~86 .lut_mask = 16'h0FF0;
defparam \cpu|Add1~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
fiftyfivenm_lcell_comb \cpu|Add1~90 (
// Equation(s):
// \cpu|Add1~90_combout  = ((\cpu|Add1~89_combout  $ (\cpu|reg_op1 [29] $ (!\cpu|Add1~88 )))) # (GND)
// \cpu|Add1~91  = CARRY((\cpu|Add1~89_combout  & ((\cpu|reg_op1 [29]) # (!\cpu|Add1~88 ))) # (!\cpu|Add1~89_combout  & (\cpu|reg_op1 [29] & !\cpu|Add1~88 )))

	.dataa(\cpu|Add1~89_combout ),
	.datab(\cpu|reg_op1 [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~88 ),
	.combout(\cpu|Add1~90_combout ),
	.cout(\cpu|Add1~91 ));
// synopsys translate_off
defparam \cpu|Add1~90 .lut_mask = 16'h698E;
defparam \cpu|Add1~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
fiftyfivenm_lcell_comb \cpu|Add1~93 (
// Equation(s):
// \cpu|Add1~93_combout  = (\cpu|Add1~92_combout  & ((\cpu|reg_op1 [30] & (\cpu|Add1~91  & VCC)) # (!\cpu|reg_op1 [30] & (!\cpu|Add1~91 )))) # (!\cpu|Add1~92_combout  & ((\cpu|reg_op1 [30] & (!\cpu|Add1~91 )) # (!\cpu|reg_op1 [30] & ((\cpu|Add1~91 ) # 
// (GND)))))
// \cpu|Add1~94  = CARRY((\cpu|Add1~92_combout  & (!\cpu|reg_op1 [30] & !\cpu|Add1~91 )) # (!\cpu|Add1~92_combout  & ((!\cpu|Add1~91 ) # (!\cpu|reg_op1 [30]))))

	.dataa(\cpu|Add1~92_combout ),
	.datab(\cpu|reg_op1 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~91 ),
	.combout(\cpu|Add1~93_combout ),
	.cout(\cpu|Add1~94 ));
// synopsys translate_off
defparam \cpu|Add1~93 .lut_mask = 16'h9617;
defparam \cpu|Add1~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N14
fiftyfivenm_lcell_comb \cpu|alu_out_q[31]~11 (
// Equation(s):
// \cpu|alu_out_q[31]~11_combout  = (\cpu|reg_op2 [2]) # ((\cpu|reg_op2 [0] & !\cpu|reg_op2 [1]))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [0]),
	.datac(\cpu|reg_op2 [2]),
	.datad(\cpu|reg_op2 [1]),
	.cin(gnd),
	.combout(\cpu|alu_out_q[31]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_out_q[31]~11 .lut_mask = 16'hF0FC;
defparam \cpu|alu_out_q[31]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
fiftyfivenm_lcell_comb \cpu|Selector95~5 (
// Equation(s):
// \cpu|Selector95~5_combout  = (\cpu|alu_out_q[31]~11_combout  & (((\cpu|ShiftLeft1~24_combout )))) # (!\cpu|alu_out_q[31]~11_combout  & ((\cpu|ShiftLeft1~24_combout  & (\cpu|ShiftLeft1~80_combout )) # (!\cpu|ShiftLeft1~24_combout  & ((\cpu|reg_op1 
// [30])))))

	.dataa(\cpu|ShiftLeft1~80_combout ),
	.datab(\cpu|alu_out_q[31]~11_combout ),
	.datac(\cpu|reg_op1 [30]),
	.datad(\cpu|ShiftLeft1~24_combout ),
	.cin(gnd),
	.combout(\cpu|Selector95~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector95~5 .lut_mask = 16'hEE30;
defparam \cpu|Selector95~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~73 (
// Equation(s):
// \cpu|ShiftLeft1~73_combout  = (\cpu|reg_op2 [1] & ((\cpu|reg_op2 [0] & ((\cpu|reg_op1 [23]))) # (!\cpu|reg_op2 [0] & (\cpu|reg_op1 [24]))))

	.dataa(\cpu|reg_op1 [24]),
	.datab(\cpu|reg_op2 [0]),
	.datac(\cpu|reg_op1 [23]),
	.datad(\cpu|reg_op2 [1]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~73 .lut_mask = 16'hE200;
defparam \cpu|ShiftLeft1~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~75 (
// Equation(s):
// \cpu|ShiftLeft1~75_combout  = (\cpu|ShiftLeft1~73_combout ) # ((!\cpu|reg_op2 [1] & \cpu|ShiftLeft1~74_combout ))

	.dataa(\cpu|reg_op2 [1]),
	.datab(\cpu|ShiftLeft1~73_combout ),
	.datac(gnd),
	.datad(\cpu|ShiftLeft1~74_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~75 .lut_mask = 16'hDDCC;
defparam \cpu|ShiftLeft1~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
fiftyfivenm_lcell_comb \cpu|Selector95~6 (
// Equation(s):
// \cpu|Selector95~6_combout  = (\cpu|Selector95~5_combout  & (((\cpu|ShiftLeft1~75_combout ) # (!\cpu|alu_out_q[31]~11_combout )))) # (!\cpu|Selector95~5_combout  & (\cpu|reg_op1 [29] & (\cpu|alu_out_q[31]~11_combout )))

	.dataa(\cpu|reg_op1 [29]),
	.datab(\cpu|Selector95~5_combout ),
	.datac(\cpu|alu_out_q[31]~11_combout ),
	.datad(\cpu|ShiftLeft1~75_combout ),
	.cin(gnd),
	.combout(\cpu|Selector95~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector95~6 .lut_mask = 16'hEC2C;
defparam \cpu|Selector95~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
fiftyfivenm_lcell_comb \cpu|Selector95~4 (
// Equation(s):
// \cpu|Selector95~4_combout  = (\cpu|reg_op1 [30] & (((!\cpu|WideNor2~11_combout  & \cpu|reg_op2 [30])) # (!\cpu|WideNor2~10_combout ))) # (!\cpu|reg_op1 [30] & (((\cpu|reg_op2 [30] & !\cpu|WideNor2~10_combout ))))

	.dataa(\cpu|reg_op1 [30]),
	.datab(\cpu|WideNor2~11_combout ),
	.datac(\cpu|reg_op2 [30]),
	.datad(\cpu|WideNor2~10_combout ),
	.cin(gnd),
	.combout(\cpu|Selector95~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector95~4 .lut_mask = 16'h20FA;
defparam \cpu|Selector95~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
fiftyfivenm_lcell_comb \cpu|Selector95~3 (
// Equation(s):
// \cpu|Selector95~3_combout  = (\cpu|alu_out_q[23]~10_combout  & ((\cpu|reg_op2 [2] & ((\cpu|ShiftLeft1~55_combout ))) # (!\cpu|reg_op2 [2] & (\cpu|ShiftLeft1~67_combout ))))

	.dataa(\cpu|alu_out_q[23]~10_combout ),
	.datab(\cpu|ShiftLeft1~67_combout ),
	.datac(\cpu|reg_op2 [2]),
	.datad(\cpu|ShiftLeft1~55_combout ),
	.cin(gnd),
	.combout(\cpu|Selector95~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector95~3 .lut_mask = 16'hA808;
defparam \cpu|Selector95~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
fiftyfivenm_lcell_comb \cpu|Selector95~7 (
// Equation(s):
// \cpu|Selector95~7_combout  = (\cpu|Selector95~4_combout ) # ((\cpu|Selector95~3_combout ) # ((\cpu|Selector95~6_combout  & !\cpu|alu_out_q[23]~9_combout )))

	.dataa(\cpu|Selector95~6_combout ),
	.datab(\cpu|alu_out_q[23]~9_combout ),
	.datac(\cpu|Selector95~4_combout ),
	.datad(\cpu|Selector95~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector95~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector95~7 .lut_mask = 16'hFFF2;
defparam \cpu|Selector95~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~18 (
// Equation(s):
// \cpu|ShiftLeft1~18_combout  = (!\cpu|reg_op2 [2] & ((\cpu|reg_op2 [3] & ((\cpu|ShiftLeft1~15_combout ))) # (!\cpu|reg_op2 [3] & (\cpu|ShiftLeft1~17_combout ))))

	.dataa(\cpu|ShiftLeft1~17_combout ),
	.datab(\cpu|reg_op2 [2]),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|ShiftLeft1~15_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~18 .lut_mask = 16'h3202;
defparam \cpu|ShiftLeft1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~23 (
// Equation(s):
// \cpu|ShiftLeft1~23_combout  = (\cpu|reg_op2 [3] & (\cpu|ShiftLeft1~20_combout )) # (!\cpu|reg_op2 [3] & ((\cpu|ShiftLeft1~22_combout )))

	.dataa(\cpu|ShiftLeft1~20_combout ),
	.datab(gnd),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|ShiftLeft1~22_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~23 .lut_mask = 16'hAFA0;
defparam \cpu|ShiftLeft1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
fiftyfivenm_lcell_comb \cpu|Selector95~0 (
// Equation(s):
// \cpu|Selector95~0_combout  = (\cpu|alu_out_q[6]~5_combout  & ((\cpu|ShiftLeft1~18_combout ) # ((\cpu|reg_op2 [2] & \cpu|ShiftLeft1~23_combout ))))

	.dataa(\cpu|alu_out_q[6]~5_combout ),
	.datab(\cpu|reg_op2 [2]),
	.datac(\cpu|ShiftLeft1~18_combout ),
	.datad(\cpu|ShiftLeft1~23_combout ),
	.cin(gnd),
	.combout(\cpu|Selector95~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector95~0 .lut_mask = 16'hA8A0;
defparam \cpu|Selector95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
fiftyfivenm_lcell_comb \cpu|ShiftRight0~6 (
// Equation(s):
// \cpu|ShiftRight0~6_combout  = (!\cpu|reg_op2 [1] & (!\cpu|reg_op2 [3] & !\cpu|reg_op2 [2]))

	.dataa(\cpu|reg_op2 [1]),
	.datab(\cpu|reg_op2 [3]),
	.datac(gnd),
	.datad(\cpu|reg_op2 [2]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~6 .lut_mask = 16'h0011;
defparam \cpu|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
fiftyfivenm_lcell_comb \cpu|ShiftRight0~47 (
// Equation(s):
// \cpu|ShiftRight0~47_combout  = (\cpu|ShiftLeft1~24_combout  & (((!\cpu|WideNor2~18_combout )))) # (!\cpu|ShiftLeft1~24_combout  & ((\cpu|reg_op2 [3] & ((!\cpu|WideNor2~18_combout ))) # (!\cpu|reg_op2 [3] & (\cpu|reg_op2 [0]))))

	.dataa(\cpu|ShiftLeft1~24_combout ),
	.datab(\cpu|reg_op2 [0]),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|WideNor2~18_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~47 .lut_mask = 16'h04FE;
defparam \cpu|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
fiftyfivenm_lcell_comb \cpu|ShiftRight0~48 (
// Equation(s):
// \cpu|ShiftRight0~48_combout  = (\cpu|ShiftRight0~47_combout  & (\cpu|reg_op1 [31])) # (!\cpu|ShiftRight0~47_combout  & (((\cpu|ShiftRight0~6_combout  & \cpu|reg_op1 [30]))))

	.dataa(\cpu|reg_op1 [31]),
	.datab(\cpu|ShiftRight0~6_combout ),
	.datac(\cpu|ShiftRight0~47_combout ),
	.datad(\cpu|reg_op1 [30]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~48 .lut_mask = 16'hACA0;
defparam \cpu|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
fiftyfivenm_lcell_comb \cpu|Selector95~1 (
// Equation(s):
// \cpu|Selector95~1_combout  = (\cpu|Selector109~1_combout ) # ((!\cpu|WideNor2~9_combout  & (\cpu|reg_op1 [30] $ (\cpu|reg_op2 [30]))))

	.dataa(\cpu|reg_op1 [30]),
	.datab(\cpu|Selector109~1_combout ),
	.datac(\cpu|reg_op2 [30]),
	.datad(\cpu|WideNor2~9_combout ),
	.cin(gnd),
	.combout(\cpu|Selector95~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector95~1 .lut_mask = 16'hCCDE;
defparam \cpu|Selector95~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
fiftyfivenm_lcell_comb \cpu|Selector95~2 (
// Equation(s):
// \cpu|Selector95~2_combout  = (\cpu|Selector95~0_combout ) # ((\cpu|Selector95~1_combout ) # ((\cpu|ShiftRight0~48_combout  & !\cpu|alu_out_q[3]~1_combout )))

	.dataa(\cpu|Selector95~0_combout ),
	.datab(\cpu|ShiftRight0~48_combout ),
	.datac(\cpu|alu_out_q[3]~1_combout ),
	.datad(\cpu|Selector95~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector95~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector95~2 .lut_mask = 16'hFFAE;
defparam \cpu|Selector95~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
fiftyfivenm_lcell_comb \cpu|Selector95~8 (
// Equation(s):
// \cpu|Selector95~8_combout  = (\cpu|Selector95~7_combout ) # ((\cpu|Selector95~2_combout ) # ((\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q  & \cpu|Add1~93_combout )))

	.dataa(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.datab(\cpu|Add1~93_combout ),
	.datac(\cpu|Selector95~7_combout ),
	.datad(\cpu|Selector95~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector95~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector95~8 .lut_mask = 16'hFFF8;
defparam \cpu|Selector95~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N27
dffeas \cpu|alu_out_q[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector95~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[30] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N2
fiftyfivenm_lcell_comb \cpu|Selector159~1 (
// Equation(s):
// \cpu|Selector159~1_combout  = (\cpu|Selector159~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [30]))

	.dataa(\cpu|WideOr26~combout ),
	.datab(gnd),
	.datac(\cpu|Selector159~0_combout ),
	.datad(\cpu|reg_next_pc [30]),
	.cin(gnd),
	.combout(\cpu|Selector159~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector159~1 .lut_mask = 16'hFAF0;
defparam \cpu|Selector159~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N26
fiftyfivenm_lcell_comb \cpu|reg_next_pc[29]~89 (
// Equation(s):
// \cpu|reg_next_pc[29]~89_combout  = ((\cpu|Selector160~1_combout  $ (\cpu|Add7~19_combout  $ (!\cpu|reg_next_pc[28]~88 )))) # (GND)
// \cpu|reg_next_pc[29]~90  = CARRY((\cpu|Selector160~1_combout  & ((\cpu|Add7~19_combout ) # (!\cpu|reg_next_pc[28]~88 ))) # (!\cpu|Selector160~1_combout  & (\cpu|Add7~19_combout  & !\cpu|reg_next_pc[28]~88 )))

	.dataa(\cpu|Selector160~1_combout ),
	.datab(\cpu|Add7~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|reg_next_pc[28]~88 ),
	.combout(\cpu|reg_next_pc[29]~89_combout ),
	.cout(\cpu|reg_next_pc[29]~90 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[29]~89 .lut_mask = 16'h698E;
defparam \cpu|reg_next_pc[29]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N28
fiftyfivenm_lcell_comb \cpu|reg_next_pc[30]~91 (
// Equation(s):
// \cpu|reg_next_pc[30]~91_combout  = (\cpu|Selector159~1_combout  & ((\cpu|Add7~19_combout  & (\cpu|reg_next_pc[29]~90  & VCC)) # (!\cpu|Add7~19_combout  & (!\cpu|reg_next_pc[29]~90 )))) # (!\cpu|Selector159~1_combout  & ((\cpu|Add7~19_combout  & 
// (!\cpu|reg_next_pc[29]~90 )) # (!\cpu|Add7~19_combout  & ((\cpu|reg_next_pc[29]~90 ) # (GND)))))
// \cpu|reg_next_pc[30]~92  = CARRY((\cpu|Selector159~1_combout  & (!\cpu|Add7~19_combout  & !\cpu|reg_next_pc[29]~90 )) # (!\cpu|Selector159~1_combout  & ((!\cpu|reg_next_pc[29]~90 ) # (!\cpu|Add7~19_combout ))))

	.dataa(\cpu|Selector159~1_combout ),
	.datab(\cpu|Add7~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|reg_next_pc[29]~90 ),
	.combout(\cpu|reg_next_pc[30]~91_combout ),
	.cout(\cpu|reg_next_pc[30]~92 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[30]~91 .lut_mask = 16'h9617;
defparam \cpu|reg_next_pc[30]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N29
dffeas \cpu|reg_next_pc[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[30]~91_combout ),
	.asdata(\cpu|Selector159~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[30] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N8
fiftyfivenm_lcell_comb \cpu|Selector159~0 (
// Equation(s):
// \cpu|Selector159~0_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & ((\cpu|Selector127~2_combout ))) # (!\cpu|latched_store~q  & (\cpu|reg_next_pc [30]))))

	.dataa(\cpu|reg_next_pc [30]),
	.datab(\cpu|latched_branch~q ),
	.datac(\cpu|Selector127~2_combout ),
	.datad(\cpu|latched_store~q ),
	.cin(gnd),
	.combout(\cpu|Selector159~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector159~0 .lut_mask = 16'hC088;
defparam \cpu|Selector159~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N4
fiftyfivenm_lcell_comb \cpu|reg_pc~31 (
// Equation(s):
// \cpu|reg_pc~31_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|Selector159~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [30]))))

	.dataa(\cpu|WideOr26~combout ),
	.datab(\cpu|Selector159~0_combout ),
	.datac(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datad(\cpu|reg_next_pc [30]),
	.cin(gnd),
	.combout(\cpu|reg_pc~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~31 .lut_mask = 16'hE0C0;
defparam \cpu|reg_pc~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N5
dffeas \cpu|reg_pc[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[30] .is_wysiwyg = "true";
defparam \cpu|reg_pc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
fiftyfivenm_lcell_comb \cpu|reg_pc~30 (
// Equation(s):
// \cpu|reg_pc~30_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|Selector160~0_combout ) # ((\cpu|reg_next_pc [29] & \cpu|WideOr26~combout ))))

	.dataa(\cpu|reg_next_pc [29]),
	.datab(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datac(\cpu|Selector160~0_combout ),
	.datad(\cpu|WideOr26~combout ),
	.cin(gnd),
	.combout(\cpu|reg_pc~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~30 .lut_mask = 16'hC8C0;
defparam \cpu|reg_pc~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N29
dffeas \cpu|reg_pc[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[29] .is_wysiwyg = "true";
defparam \cpu|reg_pc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N24
fiftyfivenm_lcell_comb \cpu|decoded_imm[29]~17 (
// Equation(s):
// \cpu|decoded_imm[29]~17_combout  = (\cpu|WideOr16~0_combout  & ((\cpu|decoded_imm_uj [20]))) # (!\cpu|WideOr16~0_combout  & (\cpu|mem_rdata_q [29]))

	.dataa(\cpu|WideOr16~0_combout ),
	.datab(\cpu|mem_rdata_q [29]),
	.datac(gnd),
	.datad(\cpu|decoded_imm_uj [20]),
	.cin(gnd),
	.combout(\cpu|decoded_imm[29]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm[29]~17 .lut_mask = 16'hEE44;
defparam \cpu|decoded_imm[29]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N25
dffeas \cpu|decoded_imm[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm[29]~17_combout ),
	.asdata(\cpu|mem_rdata_q [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Selector61~0_combout ),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[29] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N26
fiftyfivenm_lcell_comb \cpu|Add10~58 (
// Equation(s):
// \cpu|Add10~58_combout  = ((\cpu|reg_pc [29] $ (\cpu|decoded_imm [29] $ (!\cpu|Add10~57 )))) # (GND)
// \cpu|Add10~59  = CARRY((\cpu|reg_pc [29] & ((\cpu|decoded_imm [29]) # (!\cpu|Add10~57 ))) # (!\cpu|reg_pc [29] & (\cpu|decoded_imm [29] & !\cpu|Add10~57 )))

	.dataa(\cpu|reg_pc [29]),
	.datab(\cpu|decoded_imm [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add10~57 ),
	.combout(\cpu|Add10~58_combout ),
	.cout(\cpu|Add10~59 ));
// synopsys translate_off
defparam \cpu|Add10~58 .lut_mask = 16'h698E;
defparam \cpu|Add10~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N28
fiftyfivenm_lcell_comb \cpu|Add10~60 (
// Equation(s):
// \cpu|Add10~60_combout  = (\cpu|decoded_imm [30] & ((\cpu|reg_pc [30] & (\cpu|Add10~59  & VCC)) # (!\cpu|reg_pc [30] & (!\cpu|Add10~59 )))) # (!\cpu|decoded_imm [30] & ((\cpu|reg_pc [30] & (!\cpu|Add10~59 )) # (!\cpu|reg_pc [30] & ((\cpu|Add10~59 ) # 
// (GND)))))
// \cpu|Add10~61  = CARRY((\cpu|decoded_imm [30] & (!\cpu|reg_pc [30] & !\cpu|Add10~59 )) # (!\cpu|decoded_imm [30] & ((!\cpu|Add10~59 ) # (!\cpu|reg_pc [30]))))

	.dataa(\cpu|decoded_imm [30]),
	.datab(\cpu|reg_pc [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add10~59 ),
	.combout(\cpu|Add10~60_combout ),
	.cout(\cpu|Add10~61 ));
// synopsys translate_off
defparam \cpu|Add10~60 .lut_mask = 16'h9617;
defparam \cpu|Add10~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N2
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~59 (
// Equation(s):
// \cpu|pcpi_mul|rs2~59_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|instr_mulh~q  & (\cpu|reg_op2 [31]))) # (!\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|rs2 [60]))))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(\cpu|pcpi_mul|instr_mulh~q ),
	.datac(\cpu|reg_op2 [31]),
	.datad(\cpu|pcpi_mul|rs2 [60]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~59 .lut_mask = 16'hD580;
defparam \cpu|pcpi_mul|rs2~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N3
dffeas \cpu|pcpi_mul|rs2[61] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [61]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[61] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~61 (
// Equation(s):
// \cpu|pcpi_mul|rs2~61_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|instr_mulh~q  & (\cpu|reg_op2 [31]))) # (!\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|rs2 [61]))))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(\cpu|pcpi_mul|instr_mulh~q ),
	.datac(\cpu|reg_op2 [31]),
	.datad(\cpu|pcpi_mul|rs2 [61]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~61 .lut_mask = 16'hD580;
defparam \cpu|pcpi_mul|rs2~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N7
dffeas \cpu|pcpi_mul|rs2[62] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [62]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[62] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[62]~61 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[62]~61_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [62])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1 [0]),
	.datad(\cpu|pcpi_mul|rs2 [62]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[62]~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[62]~61 .lut_mask = 16'hF000;
defparam \cpu|pcpi_mul|this_rs2[62]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add30~2 (
// Equation(s):
// \cpu|pcpi_mul|Add30~2_combout  = (\cpu|pcpi_mul|rd [61] & (!\cpu|pcpi_mul|Add30~1 )) # (!\cpu|pcpi_mul|rd [61] & ((\cpu|pcpi_mul|Add30~1 ) # (GND)))
// \cpu|pcpi_mul|Add30~3  = CARRY((!\cpu|pcpi_mul|Add30~1 ) # (!\cpu|pcpi_mul|rd [61]))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [61]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add30~1 ),
	.combout(\cpu|pcpi_mul|Add30~2_combout ),
	.cout(\cpu|pcpi_mul|Add30~3 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add30~2 .lut_mask = 16'h3C3F;
defparam \cpu|pcpi_mul|Add30~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[61]~59 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[61]~59_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [61])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1 [0]),
	.datad(\cpu|pcpi_mul|rs2 [61]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[61]~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[61]~59 .lut_mask = 16'hF000;
defparam \cpu|pcpi_mul|this_rs2[61]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N20
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[61]~182 (
// Equation(s):
// \cpu|pcpi_mul|rd[61]~182_combout  = (\cpu|pcpi_mul|Add30~2_combout  & ((\cpu|pcpi_mul|this_rs2[61]~59_combout  & (\cpu|pcpi_mul|rd[60]~179  & VCC)) # (!\cpu|pcpi_mul|this_rs2[61]~59_combout  & (!\cpu|pcpi_mul|rd[60]~179 )))) # 
// (!\cpu|pcpi_mul|Add30~2_combout  & ((\cpu|pcpi_mul|this_rs2[61]~59_combout  & (!\cpu|pcpi_mul|rd[60]~179 )) # (!\cpu|pcpi_mul|this_rs2[61]~59_combout  & ((\cpu|pcpi_mul|rd[60]~179 ) # (GND)))))
// \cpu|pcpi_mul|rd[61]~183  = CARRY((\cpu|pcpi_mul|Add30~2_combout  & (!\cpu|pcpi_mul|this_rs2[61]~59_combout  & !\cpu|pcpi_mul|rd[60]~179 )) # (!\cpu|pcpi_mul|Add30~2_combout  & ((!\cpu|pcpi_mul|rd[60]~179 ) # (!\cpu|pcpi_mul|this_rs2[61]~59_combout ))))

	.dataa(\cpu|pcpi_mul|Add30~2_combout ),
	.datab(\cpu|pcpi_mul|this_rs2[61]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[60]~179 ),
	.combout(\cpu|pcpi_mul|rd[61]~182_combout ),
	.cout(\cpu|pcpi_mul|rd[61]~183 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[61]~182 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[61]~182 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y15_N21
dffeas \cpu|pcpi_mul|rd[61] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[61]~182_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [61]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[61] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N14
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add30~4 (
// Equation(s):
// \cpu|pcpi_mul|Add30~4_combout  = (\cpu|pcpi_mul|rd [62] & (\cpu|pcpi_mul|Add30~3  $ (GND))) # (!\cpu|pcpi_mul|rd [62] & (!\cpu|pcpi_mul|Add30~3  & VCC))
// \cpu|pcpi_mul|Add30~5  = CARRY((\cpu|pcpi_mul|rd [62] & !\cpu|pcpi_mul|Add30~3 ))

	.dataa(\cpu|pcpi_mul|rd [62]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add30~3 ),
	.combout(\cpu|pcpi_mul|Add30~4_combout ),
	.cout(\cpu|pcpi_mul|Add30~5 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add30~4 .lut_mask = 16'hA50A;
defparam \cpu|pcpi_mul|Add30~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[62]~186 (
// Equation(s):
// \cpu|pcpi_mul|rd[62]~186_combout  = ((\cpu|pcpi_mul|this_rs2[62]~61_combout  $ (\cpu|pcpi_mul|Add30~4_combout  $ (!\cpu|pcpi_mul|rd[61]~183 )))) # (GND)
// \cpu|pcpi_mul|rd[62]~187  = CARRY((\cpu|pcpi_mul|this_rs2[62]~61_combout  & ((\cpu|pcpi_mul|Add30~4_combout ) # (!\cpu|pcpi_mul|rd[61]~183 ))) # (!\cpu|pcpi_mul|this_rs2[62]~61_combout  & (\cpu|pcpi_mul|Add30~4_combout  & !\cpu|pcpi_mul|rd[61]~183 )))

	.dataa(\cpu|pcpi_mul|this_rs2[62]~61_combout ),
	.datab(\cpu|pcpi_mul|Add30~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[61]~183 ),
	.combout(\cpu|pcpi_mul|rd[62]~186_combout ),
	.cout(\cpu|pcpi_mul|rd[62]~187 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[62]~186 .lut_mask = 16'h698E;
defparam \cpu|pcpi_mul|rd[62]~186 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y15_N23
dffeas \cpu|pcpi_mul|rd[62] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[62]~186_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [62]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[62] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N14
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~29 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~29_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [62]))) # (!\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [30]))

	.dataa(\cpu|pcpi_mul|WideOr0~0_combout ),
	.datab(\cpu|pcpi_mul|rd [30]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rd [62]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~29 .lut_mask = 16'hEE44;
defparam \cpu|pcpi_mul|pcpi_rd~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N15
dffeas \cpu|pcpi_mul|pcpi_rd[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[30] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~44 (
// Equation(s):
// \cpu|pcpi_div|quotient~44_combout  = (!\cpu|pcpi_div|LessThan0~0_combout  & (\cpu|pcpi_div|quotient_msk [30] & !\cpu|pcpi_div|LessThan0~71_combout ))

	.dataa(\cpu|pcpi_div|LessThan0~0_combout ),
	.datab(\cpu|pcpi_div|quotient_msk [30]),
	.datac(\cpu|pcpi_div|LessThan0~71_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~44 .lut_mask = 16'h0404;
defparam \cpu|pcpi_div|quotient~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~45 (
// Equation(s):
// \cpu|pcpi_div|quotient~45_combout  = (\cpu|pcpi_div|quotient [30]) # ((\cpu|pcpi_div|quotient~44_combout  & (!\cpu|pcpi_div|LessThan0~76_combout  & !\cpu|pcpi_div|LessThan0~75_combout )))

	.dataa(\cpu|pcpi_div|quotient~44_combout ),
	.datab(\cpu|pcpi_div|LessThan0~76_combout ),
	.datac(\cpu|pcpi_div|quotient [30]),
	.datad(\cpu|pcpi_div|LessThan0~75_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~45 .lut_mask = 16'hF0F2;
defparam \cpu|pcpi_div|quotient~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N23
dffeas \cpu|pcpi_div|quotient[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[30] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~29 (
// Equation(s):
// \cpu|pcpi_div|Add2~29_combout  = (\cpu|pcpi_div|instr_divu~q  & (((\cpu|pcpi_div|quotient [30])))) # (!\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|quotient [30]))) # (!\cpu|pcpi_div|instr_div~q  & (\cpu|pcpi_div|dividend 
// [30]))))

	.dataa(\cpu|pcpi_div|dividend [30]),
	.datab(\cpu|pcpi_div|instr_divu~q ),
	.datac(\cpu|pcpi_div|quotient [30]),
	.datad(\cpu|pcpi_div|instr_div~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~29 .lut_mask = 16'hF0E2;
defparam \cpu|pcpi_div|Add2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N28
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~43 (
// Equation(s):
// \cpu|pcpi_div|quotient~43_combout  = (\cpu|pcpi_div|quotient [29]) # ((!\cpu|pcpi_div|LessThan0~74_combout  & \cpu|pcpi_div|quotient_msk [29]))

	.dataa(\cpu|pcpi_div|LessThan0~74_combout ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|quotient [29]),
	.datad(\cpu|pcpi_div|quotient_msk [29]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~43 .lut_mask = 16'hF5F0;
defparam \cpu|pcpi_div|quotient~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N29
dffeas \cpu|pcpi_div|quotient[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[29] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~28 (
// Equation(s):
// \cpu|pcpi_div|Add2~28_combout  = (\cpu|pcpi_div|instr_div~q  & (((\cpu|pcpi_div|quotient [29])))) # (!\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|quotient [29]))) # (!\cpu|pcpi_div|instr_divu~q  & (\cpu|pcpi_div|dividend 
// [29]))))

	.dataa(\cpu|pcpi_div|dividend [29]),
	.datab(\cpu|pcpi_div|instr_div~q ),
	.datac(\cpu|pcpi_div|instr_divu~q ),
	.datad(\cpu|pcpi_div|quotient [29]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~28 .lut_mask = 16'hFE02;
defparam \cpu|pcpi_div|Add2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[29]~91 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[29]~91_combout  = (\cpu|pcpi_div|Add2~28_combout  & ((\cpu|pcpi_div|pcpi_rd[28]~90 ) # (GND))) # (!\cpu|pcpi_div|Add2~28_combout  & (!\cpu|pcpi_div|pcpi_rd[28]~90 ))
// \cpu|pcpi_div|pcpi_rd[29]~92  = CARRY((\cpu|pcpi_div|Add2~28_combout ) # (!\cpu|pcpi_div|pcpi_rd[28]~90 ))

	.dataa(\cpu|pcpi_div|Add2~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[28]~90 ),
	.combout(\cpu|pcpi_div|pcpi_rd[29]~91_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[29]~92 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[29]~91 .lut_mask = 16'hA5AF;
defparam \cpu|pcpi_div|pcpi_rd[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[30]~93 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[30]~93_combout  = (\cpu|pcpi_div|Add2~29_combout  & (!\cpu|pcpi_div|pcpi_rd[29]~92  & VCC)) # (!\cpu|pcpi_div|Add2~29_combout  & (\cpu|pcpi_div|pcpi_rd[29]~92  $ (GND)))
// \cpu|pcpi_div|pcpi_rd[30]~94  = CARRY((!\cpu|pcpi_div|Add2~29_combout  & !\cpu|pcpi_div|pcpi_rd[29]~92 ))

	.dataa(\cpu|pcpi_div|Add2~29_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|pcpi_rd[29]~92 ),
	.combout(\cpu|pcpi_div|pcpi_rd[30]~93_combout ),
	.cout(\cpu|pcpi_div|pcpi_rd[30]~94 ));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[30]~93 .lut_mask = 16'h5A05;
defparam \cpu|pcpi_div|pcpi_rd[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y15_N29
dffeas \cpu|pcpi_div|pcpi_rd[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[30]~93_combout ),
	.asdata(\cpu|pcpi_div|Add2~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[30] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N24
fiftyfivenm_lcell_comb \cpu|Selector436~2 (
// Equation(s):
// \cpu|Selector436~2_combout  = (\cpu|reg_out[2]~10_combout  & ((\cpu|pcpi_div|pcpi_rd [30]) # ((\cpu|pcpi_mul|pcpi_rd [30] & !\cpu|reg_out[2]~9_combout )))) # (!\cpu|reg_out[2]~10_combout  & (\cpu|pcpi_mul|pcpi_rd [30] & (!\cpu|reg_out[2]~9_combout )))

	.dataa(\cpu|reg_out[2]~10_combout ),
	.datab(\cpu|pcpi_mul|pcpi_rd [30]),
	.datac(\cpu|reg_out[2]~9_combout ),
	.datad(\cpu|pcpi_div|pcpi_rd [30]),
	.cin(gnd),
	.combout(\cpu|Selector436~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector436~2 .lut_mask = 16'hAE0C;
defparam \cpu|Selector436~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N2
fiftyfivenm_lcell_comb \cpu|Selector436~3 (
// Equation(s):
// \cpu|Selector436~3_combout  = (\cpu|Selector436~2_combout ) # ((!\cpu|reg_out[16]~13_combout  & mem_rdata[30]))

	.dataa(\cpu|reg_out[16]~13_combout ),
	.datab(mem_rdata[30]),
	.datac(gnd),
	.datad(\cpu|Selector436~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector436~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector436~3 .lut_mask = 16'hFF44;
defparam \cpu|Selector436~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N10
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[30]~38 (
// Equation(s):
// \cpu|cpuregs_rs1[30]~38_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0_bypass [43])) # (!\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0|auto_generated|ram_block1a30 )))))

	.dataa(\cpu|cpuregs~3_combout ),
	.datab(\cpu|WideOr22~combout ),
	.datac(\cpu|cpuregs_rtl_0_bypass [43]),
	.datad(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[30]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[30]~38 .lut_mask = 16'hC480;
defparam \cpu|cpuregs_rs1[30]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
fiftyfivenm_lcell_comb \cpu|irq_mask~95 (
// Equation(s):
// \cpu|irq_mask~95_combout  = ((\cpu|cpuregs_rs1[30]~38_combout ) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\cpu|cpuregs_rs1[30]~38_combout ),
	.cin(gnd),
	.combout(\cpu|irq_mask~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~95 .lut_mask = 16'hFF5F;
defparam \cpu|irq_mask~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N31
dffeas \cpu|irq_mask[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[30] .is_wysiwyg = "true";
defparam \cpu|irq_mask[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N26
fiftyfivenm_lcell_comb \cpu|count_cycle[61]~186 (
// Equation(s):
// \cpu|count_cycle[61]~186_combout  = (\cpu|count_cycle [61] & (!\cpu|count_cycle[60]~185 )) # (!\cpu|count_cycle [61] & ((\cpu|count_cycle[60]~185 ) # (GND)))
// \cpu|count_cycle[61]~187  = CARRY((!\cpu|count_cycle[60]~185 ) # (!\cpu|count_cycle [61]))

	.dataa(\cpu|count_cycle [61]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[60]~185 ),
	.combout(\cpu|count_cycle[61]~186_combout ),
	.cout(\cpu|count_cycle[61]~187 ));
// synopsys translate_off
defparam \cpu|count_cycle[61]~186 .lut_mask = 16'h5A5F;
defparam \cpu|count_cycle[61]~186 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N27
dffeas \cpu|count_cycle[61] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[61]~186_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [61]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[61] .is_wysiwyg = "true";
defparam \cpu|count_cycle[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N28
fiftyfivenm_lcell_comb \cpu|count_cycle[62]~188 (
// Equation(s):
// \cpu|count_cycle[62]~188_combout  = (\cpu|count_cycle [62] & (\cpu|count_cycle[61]~187  $ (GND))) # (!\cpu|count_cycle [62] & (!\cpu|count_cycle[61]~187  & VCC))
// \cpu|count_cycle[62]~189  = CARRY((\cpu|count_cycle [62] & !\cpu|count_cycle[61]~187 ))

	.dataa(gnd),
	.datab(\cpu|count_cycle [62]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_cycle[61]~187 ),
	.combout(\cpu|count_cycle[62]~188_combout ),
	.cout(\cpu|count_cycle[62]~189 ));
// synopsys translate_off
defparam \cpu|count_cycle[62]~188 .lut_mask = 16'hC30C;
defparam \cpu|count_cycle[62]~188 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N29
dffeas \cpu|count_cycle[62] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[62]~188_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [62]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[62] .is_wysiwyg = "true";
defparam \cpu|count_cycle[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N26
fiftyfivenm_lcell_comb \cpu|Selector436~4 (
// Equation(s):
// \cpu|Selector436~4_combout  = (\cpu|reg_out[2]~4_combout  & (((\cpu|count_cycle [62]) # (!\cpu|reg_out[2]~1_combout )))) # (!\cpu|reg_out[2]~4_combout  & (\cpu|count_cycle [30] & ((\cpu|reg_out[2]~1_combout ))))

	.dataa(\cpu|count_cycle [30]),
	.datab(\cpu|count_cycle [62]),
	.datac(\cpu|reg_out[2]~4_combout ),
	.datad(\cpu|reg_out[2]~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector436~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector436~4 .lut_mask = 16'hCAF0;
defparam \cpu|Selector436~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
fiftyfivenm_lcell_comb \cpu|count_instr[61]~187 (
// Equation(s):
// \cpu|count_instr[61]~187_combout  = (\cpu|count_instr [61] & (!\cpu|count_instr[60]~186 )) # (!\cpu|count_instr [61] & ((\cpu|count_instr[60]~186 ) # (GND)))
// \cpu|count_instr[61]~188  = CARRY((!\cpu|count_instr[60]~186 ) # (!\cpu|count_instr [61]))

	.dataa(\cpu|count_instr [61]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[60]~186 ),
	.combout(\cpu|count_instr[61]~187_combout ),
	.cout(\cpu|count_instr[61]~188 ));
// synopsys translate_off
defparam \cpu|count_instr[61]~187 .lut_mask = 16'h5A5F;
defparam \cpu|count_instr[61]~187 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N27
dffeas \cpu|count_instr[61] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[61]~187_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [61]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[61] .is_wysiwyg = "true";
defparam \cpu|count_instr[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
fiftyfivenm_lcell_comb \cpu|count_instr[62]~189 (
// Equation(s):
// \cpu|count_instr[62]~189_combout  = (\cpu|count_instr [62] & (\cpu|count_instr[61]~188  $ (GND))) # (!\cpu|count_instr [62] & (!\cpu|count_instr[61]~188  & VCC))
// \cpu|count_instr[62]~190  = CARRY((\cpu|count_instr [62] & !\cpu|count_instr[61]~188 ))

	.dataa(gnd),
	.datab(\cpu|count_instr [62]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|count_instr[61]~188 ),
	.combout(\cpu|count_instr[62]~189_combout ),
	.cout(\cpu|count_instr[62]~190 ));
// synopsys translate_off
defparam \cpu|count_instr[62]~189 .lut_mask = 16'hC30C;
defparam \cpu|count_instr[62]~189 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N29
dffeas \cpu|count_instr[62] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[62]~189_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [62]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[62] .is_wysiwyg = "true";
defparam \cpu|count_instr[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N12
fiftyfivenm_lcell_comb \cpu|Selector436~5 (
// Equation(s):
// \cpu|Selector436~5_combout  = (\cpu|reg_out[2]~1_combout  & (((\cpu|Selector436~4_combout )))) # (!\cpu|reg_out[2]~1_combout  & ((\cpu|Selector436~4_combout  & ((\cpu|count_instr [62]))) # (!\cpu|Selector436~4_combout  & (\cpu|count_instr [30]))))

	.dataa(\cpu|count_instr [30]),
	.datab(\cpu|reg_out[2]~1_combout ),
	.datac(\cpu|Selector436~4_combout ),
	.datad(\cpu|count_instr [62]),
	.cin(gnd),
	.combout(\cpu|Selector436~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector436~5 .lut_mask = 16'hF2C2;
defparam \cpu|Selector436~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
fiftyfivenm_lcell_comb \cpu|Selector436~6 (
// Equation(s):
// \cpu|Selector436~6_combout  = (\cpu|reg_out[2]~0_combout  & ((\cpu|reg_out[2]~3_combout  & (\cpu|cpuregs_rs1[30]~38_combout )) # (!\cpu|reg_out[2]~3_combout  & ((\cpu|Selector436~5_combout ))))) # (!\cpu|reg_out[2]~0_combout  & 
// (((\cpu|reg_out[2]~3_combout ))))

	.dataa(\cpu|cpuregs_rs1[30]~38_combout ),
	.datab(\cpu|Selector436~5_combout ),
	.datac(\cpu|reg_out[2]~0_combout ),
	.datad(\cpu|reg_out[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector436~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector436~6 .lut_mask = 16'hAFC0;
defparam \cpu|Selector436~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N25
dffeas \cpu|cpuregs_rtl_0_bypass[42] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector128~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N24
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[29]~37 (
// Equation(s):
// \cpu|cpuregs_rs1[29]~37_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [42]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a29 ))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a29 ),
	.datac(\cpu|cpuregs_rtl_0_bypass [42]),
	.datad(\cpu|cpuregs~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[29]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[29]~37 .lut_mask = 16'hA088;
defparam \cpu|cpuregs_rs1[29]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N26
fiftyfivenm_lcell_comb \cpu|Add6~58 (
// Equation(s):
// \cpu|Add6~58_combout  = (\cpu|timer [29] & (\cpu|Add6~57  & VCC)) # (!\cpu|timer [29] & (!\cpu|Add6~57 ))
// \cpu|Add6~59  = CARRY((!\cpu|timer [29] & !\cpu|Add6~57 ))

	.dataa(\cpu|timer [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~57 ),
	.combout(\cpu|Add6~58_combout ),
	.cout(\cpu|Add6~59 ));
// synopsys translate_off
defparam \cpu|Add6~58 .lut_mask = 16'hA505;
defparam \cpu|Add6~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
fiftyfivenm_lcell_comb \cpu|timer~96 (
// Equation(s):
// \cpu|timer~96_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|instr_timer~q  & (\cpu|cpuregs_rs1[29]~37_combout )) # (!\cpu|instr_timer~q  & ((\cpu|Add6~58_combout ))))) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (((\cpu|Add6~58_combout ))))

	.dataa(\cpu|cpuregs_rs1[29]~37_combout ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|instr_timer~q ),
	.datad(\cpu|Add6~58_combout ),
	.cin(gnd),
	.combout(\cpu|timer~96_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~96 .lut_mask = 16'hBF80;
defparam \cpu|timer~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N1
dffeas \cpu|timer[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[29] .is_wysiwyg = "true";
defparam \cpu|timer[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N28
fiftyfivenm_lcell_comb \cpu|Add6~60 (
// Equation(s):
// \cpu|Add6~60_combout  = (\cpu|timer [30] & ((GND) # (!\cpu|Add6~59 ))) # (!\cpu|timer [30] & (\cpu|Add6~59  $ (GND)))
// \cpu|Add6~61  = CARRY((\cpu|timer [30]) # (!\cpu|Add6~59 ))

	.dataa(\cpu|timer [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add6~59 ),
	.combout(\cpu|Add6~60_combout ),
	.cout(\cpu|Add6~61 ));
// synopsys translate_off
defparam \cpu|Add6~60 .lut_mask = 16'h5AAF;
defparam \cpu|Add6~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
fiftyfivenm_lcell_comb \cpu|timer~97 (
// Equation(s):
// \cpu|timer~97_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|instr_timer~q  & ((\cpu|cpuregs_rs1[30]~38_combout ))) # (!\cpu|instr_timer~q  & (\cpu|Add6~60_combout )))) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (\cpu|Add6~60_combout ))

	.dataa(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datab(\cpu|Add6~60_combout ),
	.datac(\cpu|instr_timer~q ),
	.datad(\cpu|cpuregs_rs1[30]~38_combout ),
	.cin(gnd),
	.combout(\cpu|timer~97_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~97 .lut_mask = 16'hEC4C;
defparam \cpu|timer~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N17
dffeas \cpu|timer[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[30] .is_wysiwyg = "true";
defparam \cpu|timer[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
fiftyfivenm_lcell_comb \cpu|Selector436~7 (
// Equation(s):
// \cpu|Selector436~7_combout  = (\cpu|Selector436~6_combout  & (((\cpu|reg_out[2]~0_combout ) # (\cpu|timer [30])))) # (!\cpu|Selector436~6_combout  & (\cpu|irq_mask [30] & (!\cpu|reg_out[2]~0_combout )))

	.dataa(\cpu|irq_mask [30]),
	.datab(\cpu|Selector436~6_combout ),
	.datac(\cpu|reg_out[2]~0_combout ),
	.datad(\cpu|timer [30]),
	.cin(gnd),
	.combout(\cpu|Selector436~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector436~7 .lut_mask = 16'hCEC2;
defparam \cpu|Selector436~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N20
fiftyfivenm_lcell_comb \cpu|Selector436~8 (
// Equation(s):
// \cpu|Selector436~8_combout  = ((\cpu|Selector436~3_combout ) # ((\cpu|reg_out[2]~12_combout  & \cpu|Selector436~7_combout ))) # (!\cpu|Selector450~7_combout )

	.dataa(\cpu|Selector450~7_combout ),
	.datab(\cpu|Selector436~3_combout ),
	.datac(\cpu|reg_out[2]~12_combout ),
	.datad(\cpu|Selector436~7_combout ),
	.cin(gnd),
	.combout(\cpu|Selector436~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector436~8 .lut_mask = 16'hFDDD;
defparam \cpu|Selector436~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N22
fiftyfivenm_lcell_comb \cpu|Selector436~9 (
// Equation(s):
// \cpu|Selector436~9_combout  = (\cpu|Selector439~10_combout  & ((\cpu|Selector436~8_combout ) # ((\cpu|cpu_state.cpu_state_exec~q  & \cpu|Add10~60_combout ))))

	.dataa(\cpu|Selector439~10_combout ),
	.datab(\cpu|cpu_state.cpu_state_exec~q ),
	.datac(\cpu|Add10~60_combout ),
	.datad(\cpu|Selector436~8_combout ),
	.cin(gnd),
	.combout(\cpu|Selector436~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector436~9 .lut_mask = 16'hAA80;
defparam \cpu|Selector436~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N23
dffeas \cpu|reg_out[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector436~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[30] .is_wysiwyg = "true";
defparam \cpu|reg_out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N30
fiftyfivenm_lcell_comb \cpu|Selector127~2 (
// Equation(s):
// \cpu|Selector127~2_combout  = (\cpu|latched_stalu~q  & (\cpu|alu_out_q [30])) # (!\cpu|latched_stalu~q  & ((\cpu|reg_out [30])))

	.dataa(\cpu|alu_out_q [30]),
	.datab(\cpu|latched_stalu~q ),
	.datac(gnd),
	.datad(\cpu|reg_out [30]),
	.cin(gnd),
	.combout(\cpu|Selector127~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector127~2 .lut_mask = 16'hBB88;
defparam \cpu|Selector127~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N26
fiftyfivenm_lcell_comb \cpu|Add3~56 (
// Equation(s):
// \cpu|Add3~56_combout  = (\cpu|reg_pc [29] & (\cpu|Add3~55  $ (GND))) # (!\cpu|reg_pc [29] & (!\cpu|Add3~55  & VCC))
// \cpu|Add3~57  = CARRY((\cpu|reg_pc [29] & !\cpu|Add3~55 ))

	.dataa(gnd),
	.datab(\cpu|reg_pc [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~55 ),
	.combout(\cpu|Add3~56_combout ),
	.cout(\cpu|Add3~57 ));
// synopsys translate_off
defparam \cpu|Add3~56 .lut_mask = 16'hC30C;
defparam \cpu|Add3~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N28
fiftyfivenm_lcell_comb \cpu|Add3~58 (
// Equation(s):
// \cpu|Add3~58_combout  = (\cpu|reg_pc [30] & (!\cpu|Add3~57 )) # (!\cpu|reg_pc [30] & ((\cpu|Add3~57 ) # (GND)))
// \cpu|Add3~59  = CARRY((!\cpu|Add3~57 ) # (!\cpu|reg_pc [30]))

	.dataa(gnd),
	.datab(\cpu|reg_pc [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~57 ),
	.combout(\cpu|Add3~58_combout ),
	.cout(\cpu|Add3~59 ));
// synopsys translate_off
defparam \cpu|Add3~58 .lut_mask = 16'h3C3F;
defparam \cpu|Add3~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
fiftyfivenm_lcell_comb \cpu|Selector127~4 (
// Equation(s):
// \cpu|Selector127~4_combout  = (\cpu|latched_store~q  & ((\cpu|latched_branch~q  & ((\cpu|Add3~58_combout ))) # (!\cpu|latched_branch~q  & (\cpu|Selector127~2_combout )))) # (!\cpu|latched_store~q  & (((\cpu|Add3~58_combout ))))

	.dataa(\cpu|latched_store~q ),
	.datab(\cpu|latched_branch~q ),
	.datac(\cpu|Selector127~2_combout ),
	.datad(\cpu|Add3~58_combout ),
	.cin(gnd),
	.combout(\cpu|Selector127~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector127~4 .lut_mask = 16'hFD20;
defparam \cpu|Selector127~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N28
fiftyfivenm_lcell_comb \cpu|Selector127~3 (
// Equation(s):
// \cpu|Selector127~3_combout  = (!\cpu|irq_state [1] & ((\cpu|irq_state [0] & ((\cpu|reg_next_pc [30]))) # (!\cpu|irq_state [0] & (\cpu|Selector127~4_combout ))))

	.dataa(\cpu|Selector127~4_combout ),
	.datab(\cpu|irq_state [0]),
	.datac(\cpu|irq_state [1]),
	.datad(\cpu|reg_next_pc [30]),
	.cin(gnd),
	.combout(\cpu|Selector127~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector127~3 .lut_mask = 16'h0E02;
defparam \cpu|Selector127~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N11
dffeas \cpu|cpuregs_rtl_0_bypass[43] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector127~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N12
fiftyfivenm_lcell_comb \cpu|Selector476~0 (
// Equation(s):
// \cpu|Selector476~0_combout  = (!\cpu|is_lui_auipc_jal~q  & ((\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0_bypass [43])) # (!\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0|auto_generated|ram_block1a30 )))))

	.dataa(\cpu|cpuregs_rtl_0_bypass [43]),
	.datab(\cpu|is_lui_auipc_jal~q ),
	.datac(\cpu|cpuregs~3_combout ),
	.datad(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\cpu|Selector476~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector476~0 .lut_mask = 16'h2320;
defparam \cpu|Selector476~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N8
fiftyfivenm_lcell_comb \cpu|Selector476~1 (
// Equation(s):
// \cpu|Selector476~1_combout  = (\cpu|Selector505~0_combout  & ((\cpu|Selector476~0_combout ) # ((\cpu|is_lui_auipc_jal~q  & \cpu|reg_pc [30]))))

	.dataa(\cpu|Selector505~0_combout ),
	.datab(\cpu|Selector476~0_combout ),
	.datac(\cpu|is_lui_auipc_jal~q ),
	.datad(\cpu|reg_pc [30]),
	.cin(gnd),
	.combout(\cpu|Selector476~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector476~1 .lut_mask = 16'hA888;
defparam \cpu|Selector476~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N22
fiftyfivenm_lcell_comb \cpu|reg_op1[30]~feeder (
// Equation(s):
// \cpu|reg_op1[30]~feeder_combout  = \cpu|Selector476~1_combout 

	.dataa(gnd),
	.datab(\cpu|Selector476~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|reg_op1[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op1[30]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|reg_op1[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N26
fiftyfivenm_lcell_comb \cpu|Add13~58 (
// Equation(s):
// \cpu|Add13~58_combout  = (\cpu|reg_op1 [29] & ((\cpu|decoded_imm [29] & (\cpu|Add13~57  & VCC)) # (!\cpu|decoded_imm [29] & (!\cpu|Add13~57 )))) # (!\cpu|reg_op1 [29] & ((\cpu|decoded_imm [29] & (!\cpu|Add13~57 )) # (!\cpu|decoded_imm [29] & 
// ((\cpu|Add13~57 ) # (GND)))))
// \cpu|Add13~59  = CARRY((\cpu|reg_op1 [29] & (!\cpu|decoded_imm [29] & !\cpu|Add13~57 )) # (!\cpu|reg_op1 [29] & ((!\cpu|Add13~57 ) # (!\cpu|decoded_imm [29]))))

	.dataa(\cpu|reg_op1 [29]),
	.datab(\cpu|decoded_imm [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~57 ),
	.combout(\cpu|Add13~58_combout ),
	.cout(\cpu|Add13~59 ));
// synopsys translate_off
defparam \cpu|Add13~58 .lut_mask = 16'h9617;
defparam \cpu|Add13~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N28
fiftyfivenm_lcell_comb \cpu|Add13~60 (
// Equation(s):
// \cpu|Add13~60_combout  = ((\cpu|decoded_imm [30] $ (\cpu|reg_op1 [30] $ (!\cpu|Add13~59 )))) # (GND)
// \cpu|Add13~61  = CARRY((\cpu|decoded_imm [30] & ((\cpu|reg_op1 [30]) # (!\cpu|Add13~59 ))) # (!\cpu|decoded_imm [30] & (\cpu|reg_op1 [30] & !\cpu|Add13~59 )))

	.dataa(\cpu|decoded_imm [30]),
	.datab(\cpu|reg_op1 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~59 ),
	.combout(\cpu|Add13~60_combout ),
	.cout(\cpu|Add13~61 ));
// synopsys translate_off
defparam \cpu|Add13~60 .lut_mask = 16'h698E;
defparam \cpu|Add13~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y11_N23
dffeas \cpu|reg_op1[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op1[30]~feeder_combout ),
	.asdata(\cpu|Add13~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[30] .is_wysiwyg = "true";
defparam \cpu|reg_op1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N30
fiftyfivenm_lcell_comb \cpu|Add13~62 (
// Equation(s):
// \cpu|Add13~62_combout  = \cpu|reg_op1 [31] $ (\cpu|Add13~61  $ (\cpu|decoded_imm [31]))

	.dataa(\cpu|reg_op1 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|decoded_imm [31]),
	.cin(\cpu|Add13~61 ),
	.combout(\cpu|Add13~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add13~62 .lut_mask = 16'hA55A;
defparam \cpu|Add13~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y4_N23
dffeas \cpu|cpuregs_rtl_0_bypass[44] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector126~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N22
fiftyfivenm_lcell_comb \cpu|Selector475~0 (
// Equation(s):
// \cpu|Selector475~0_combout  = (\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0_bypass [44])) # (!\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0|auto_generated|ram_block1a31 )))

	.dataa(\cpu|cpuregs~3_combout ),
	.datab(gnd),
	.datac(\cpu|cpuregs_rtl_0_bypass [44]),
	.datad(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\cpu|Selector475~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector475~0 .lut_mask = 16'hF5A0;
defparam \cpu|Selector475~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N24
fiftyfivenm_lcell_comb \cpu|Selector158~0 (
// Equation(s):
// \cpu|Selector158~0_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & ((\cpu|Selector126~2_combout ))) # (!\cpu|latched_store~q  & (\cpu|reg_next_pc [31]))))

	.dataa(\cpu|reg_next_pc [31]),
	.datab(\cpu|latched_store~q ),
	.datac(\cpu|Selector126~2_combout ),
	.datad(\cpu|latched_branch~q ),
	.cin(gnd),
	.combout(\cpu|Selector158~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector158~0 .lut_mask = 16'hE200;
defparam \cpu|Selector158~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
fiftyfivenm_lcell_comb \cpu|Selector158~1 (
// Equation(s):
// \cpu|Selector158~1_combout  = (\cpu|Selector158~0_combout ) # ((\cpu|reg_next_pc [31] & \cpu|WideOr26~combout ))

	.dataa(\cpu|reg_next_pc [31]),
	.datab(\cpu|WideOr26~combout ),
	.datac(gnd),
	.datad(\cpu|Selector158~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector158~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector158~1 .lut_mask = 16'hFF88;
defparam \cpu|Selector158~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N30
fiftyfivenm_lcell_comb \cpu|reg_next_pc[31]~93 (
// Equation(s):
// \cpu|reg_next_pc[31]~93_combout  = \cpu|Selector158~1_combout  $ (\cpu|reg_next_pc[30]~92  $ (!\cpu|Add7~19_combout ))

	.dataa(gnd),
	.datab(\cpu|Selector158~1_combout ),
	.datac(gnd),
	.datad(\cpu|Add7~19_combout ),
	.cin(\cpu|reg_next_pc[30]~92 ),
	.combout(\cpu|reg_next_pc[31]~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_next_pc[31]~93 .lut_mask = 16'h3CC3;
defparam \cpu|reg_next_pc[31]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N31
dffeas \cpu|reg_next_pc[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[31]~93_combout ),
	.asdata(\cpu|Selector158~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[31] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N20
fiftyfivenm_lcell_comb \cpu|reg_pc~32 (
// Equation(s):
// \cpu|reg_pc~32_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|Selector158~0_combout ) # ((\cpu|reg_next_pc [31] & \cpu|WideOr26~combout ))))

	.dataa(\cpu|reg_next_pc [31]),
	.datab(\cpu|Selector158~0_combout ),
	.datac(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datad(\cpu|WideOr26~combout ),
	.cin(gnd),
	.combout(\cpu|reg_pc~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~32 .lut_mask = 16'hE0C0;
defparam \cpu|reg_pc~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N21
dffeas \cpu|reg_pc[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[31] .is_wysiwyg = "true";
defparam \cpu|reg_pc[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N22
fiftyfivenm_lcell_comb \cpu|Selector475~1 (
// Equation(s):
// \cpu|Selector475~1_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|is_lui_auipc_jal~q  & ((\cpu|reg_pc [31]))) # (!\cpu|is_lui_auipc_jal~q  & (\cpu|Selector475~0_combout ))))

	.dataa(\cpu|Selector475~0_combout ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|is_lui_auipc_jal~q ),
	.datad(\cpu|reg_pc [31]),
	.cin(gnd),
	.combout(\cpu|Selector475~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector475~1 .lut_mask = 16'hC808;
defparam \cpu|Selector475~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N6
fiftyfivenm_lcell_comb \cpu|Selector429~0 (
// Equation(s):
// \cpu|Selector429~0_combout  = (!\cpu|cpu_state.cpu_state_exec~q  & !\cpu|cpu_state.cpu_state_fetch~q )

	.dataa(gnd),
	.datab(\cpu|cpu_state.cpu_state_exec~q ),
	.datac(gnd),
	.datad(\cpu|cpu_state.cpu_state_fetch~q ),
	.cin(gnd),
	.combout(\cpu|Selector429~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector429~0 .lut_mask = 16'h0033;
defparam \cpu|Selector429~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
fiftyfivenm_lcell_comb \cpu|Selector506~3 (
// Equation(s):
// \cpu|Selector506~3_combout  = (!\cpu|reg_op1[2]~5_combout  & (\cpu|Selector429~0_combout  & (!\cpu|cpu_state.cpu_state_trap~q  & !\cpu|reg_op1[2]~4_combout )))

	.dataa(\cpu|reg_op1[2]~5_combout ),
	.datab(\cpu|Selector429~0_combout ),
	.datac(\cpu|cpu_state.cpu_state_trap~q ),
	.datad(\cpu|reg_op1[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector506~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector506~3 .lut_mask = 16'h0004;
defparam \cpu|Selector506~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N8
fiftyfivenm_lcell_comb \cpu|Selector475~2 (
// Equation(s):
// \cpu|Selector475~2_combout  = (\cpu|Selector475~1_combout  & ((\cpu|Selector505~0_combout ) # ((\cpu|reg_op1 [31] & !\cpu|Selector506~3_combout )))) # (!\cpu|Selector475~1_combout  & (\cpu|reg_op1 [31] & ((!\cpu|Selector506~3_combout ))))

	.dataa(\cpu|Selector475~1_combout ),
	.datab(\cpu|reg_op1 [31]),
	.datac(\cpu|Selector505~0_combout ),
	.datad(\cpu|Selector506~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector475~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector475~2 .lut_mask = 16'hA0EC;
defparam \cpu|Selector475~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N20
fiftyfivenm_lcell_comb \cpu|Selector475~3 (
// Equation(s):
// \cpu|Selector475~3_combout  = (\cpu|Selector475~2_combout ) # ((\cpu|Add13~62_combout  & ((\cpu|mem_do_rdata~1_combout ) # (\cpu|mem_do_wdata~1_combout ))))

	.dataa(\cpu|Add13~62_combout ),
	.datab(\cpu|mem_do_rdata~1_combout ),
	.datac(\cpu|Selector475~2_combout ),
	.datad(\cpu|mem_do_wdata~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector475~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector475~3 .lut_mask = 16'hFAF8;
defparam \cpu|Selector475~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N21
dffeas \cpu|reg_op1[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector475~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[31] .is_wysiwyg = "true";
defparam \cpu|reg_op1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
fiftyfivenm_lcell_comb \cpu|Selector109~0 (
// Equation(s):
// \cpu|Selector109~0_combout  = (\cpu|reg_op1 [31] & ((\cpu|instr_sra~q ) # (\cpu|instr_srai~q )))

	.dataa(\cpu|instr_sra~q ),
	.datab(gnd),
	.datac(\cpu|reg_op1 [31]),
	.datad(\cpu|instr_srai~q ),
	.cin(gnd),
	.combout(\cpu|Selector109~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector109~0 .lut_mask = 16'hF0A0;
defparam \cpu|Selector109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
fiftyfivenm_lcell_comb \cpu|Selector109~1 (
// Equation(s):
// \cpu|Selector109~1_combout  = (\cpu|reg_op2 [4] & (!\cpu|WideNor2~5_combout  & \cpu|Selector109~0_combout ))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [4]),
	.datac(\cpu|WideNor2~5_combout ),
	.datad(\cpu|Selector109~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector109~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector109~1 .lut_mask = 16'h0C00;
defparam \cpu|Selector109~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
fiftyfivenm_lcell_comb \cpu|Selector109~2 (
// Equation(s):
// \cpu|Selector109~2_combout  = (\cpu|instr_xor~q  & (\cpu|reg_op1 [16] $ ((\cpu|reg_op2 [16])))) # (!\cpu|instr_xor~q  & (\cpu|instr_xori~q  & (\cpu|reg_op1 [16] $ (\cpu|reg_op2 [16]))))

	.dataa(\cpu|reg_op1 [16]),
	.datab(\cpu|instr_xor~q ),
	.datac(\cpu|reg_op2 [16]),
	.datad(\cpu|instr_xori~q ),
	.cin(gnd),
	.combout(\cpu|Selector109~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector109~2 .lut_mask = 16'h5A48;
defparam \cpu|Selector109~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
fiftyfivenm_lcell_comb \cpu|Selector109~3 (
// Equation(s):
// \cpu|Selector109~3_combout  = (\cpu|Selector109~1_combout ) # ((\cpu|Selector109~2_combout ) # ((!\cpu|alu_out_q[23]~9_combout  & \cpu|ShiftLeft1~50_combout )))

	.dataa(\cpu|alu_out_q[23]~9_combout ),
	.datab(\cpu|ShiftLeft1~50_combout ),
	.datac(\cpu|Selector109~1_combout ),
	.datad(\cpu|Selector109~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector109~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector109~3 .lut_mask = 16'hFFF4;
defparam \cpu|Selector109~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
fiftyfivenm_lcell_comb \cpu|Selector109~5 (
// Equation(s):
// \cpu|Selector109~5_combout  = (\cpu|reg_op2 [16] & (((\cpu|reg_op1 [16] & !\cpu|WideNor2~11_combout )) # (!\cpu|WideNor2~10_combout ))) # (!\cpu|reg_op2 [16] & (!\cpu|WideNor2~10_combout  & (\cpu|reg_op1 [16])))

	.dataa(\cpu|reg_op2 [16]),
	.datab(\cpu|WideNor2~10_combout ),
	.datac(\cpu|reg_op1 [16]),
	.datad(\cpu|WideNor2~11_combout ),
	.cin(gnd),
	.combout(\cpu|Selector109~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector109~5 .lut_mask = 16'h32B2;
defparam \cpu|Selector109~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
fiftyfivenm_lcell_comb \cpu|Selector125~4 (
// Equation(s):
// \cpu|Selector125~4_combout  = (!\cpu|reg_op2 [2] & (!\cpu|reg_op2 [3] & (!\cpu|reg_op2 [0] & !\cpu|reg_op2 [1])))

	.dataa(\cpu|reg_op2 [2]),
	.datab(\cpu|reg_op2 [3]),
	.datac(\cpu|reg_op2 [0]),
	.datad(\cpu|reg_op2 [1]),
	.cin(gnd),
	.combout(\cpu|Selector125~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector125~4 .lut_mask = 16'h0001;
defparam \cpu|Selector125~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
fiftyfivenm_lcell_comb \cpu|Selector109~6 (
// Equation(s):
// \cpu|Selector109~6_combout  = (\cpu|Selector109~5_combout ) # ((\cpu|reg_op1 [0] & (\cpu|alu_out_q[6]~5_combout  & \cpu|Selector125~4_combout )))

	.dataa(\cpu|Selector109~5_combout ),
	.datab(\cpu|reg_op1 [0]),
	.datac(\cpu|alu_out_q[6]~5_combout ),
	.datad(\cpu|Selector125~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector109~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector109~6 .lut_mask = 16'hEAAA;
defparam \cpu|Selector109~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
fiftyfivenm_lcell_comb \cpu|Selector109~4 (
// Equation(s):
// \cpu|Selector109~4_combout  = (\cpu|alu_out_q[23]~10_combout  & ((\cpu|reg_op2 [2] & (\cpu|ShiftLeft1~37_combout )) # (!\cpu|reg_op2 [2] & ((\cpu|ShiftLeft1~33_combout )))))

	.dataa(\cpu|alu_out_q[23]~10_combout ),
	.datab(\cpu|ShiftLeft1~37_combout ),
	.datac(\cpu|ShiftLeft1~33_combout ),
	.datad(\cpu|reg_op2 [2]),
	.cin(gnd),
	.combout(\cpu|Selector109~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector109~4 .lut_mask = 16'h88A0;
defparam \cpu|Selector109~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
fiftyfivenm_lcell_comb \cpu|Selector109~7 (
// Equation(s):
// \cpu|Selector109~7_combout  = (\cpu|Selector109~6_combout ) # ((\cpu|Selector109~4_combout ) # ((\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q  & \cpu|Add1~51_combout )))

	.dataa(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.datab(\cpu|Selector109~6_combout ),
	.datac(\cpu|Selector109~4_combout ),
	.datad(\cpu|Add1~51_combout ),
	.cin(gnd),
	.combout(\cpu|Selector109~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector109~7 .lut_mask = 16'hFEFC;
defparam \cpu|Selector109~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
fiftyfivenm_lcell_comb \cpu|ShiftRight0~35 (
// Equation(s):
// \cpu|ShiftRight0~35_combout  = (\cpu|reg_op2 [1] & ((\cpu|reg_op1 [18]))) # (!\cpu|reg_op2 [1] & (\cpu|reg_op1 [16]))

	.dataa(gnd),
	.datab(\cpu|reg_op1 [16]),
	.datac(\cpu|reg_op2 [1]),
	.datad(\cpu|reg_op1 [18]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~35 .lut_mask = 16'hFC0C;
defparam \cpu|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
fiftyfivenm_lcell_comb \cpu|ShiftRight0~11 (
// Equation(s):
// \cpu|ShiftRight0~11_combout  = (\cpu|reg_op2 [1] & (\cpu|reg_op1 [19])) # (!\cpu|reg_op2 [1] & ((\cpu|reg_op1 [17])))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [1]),
	.datac(\cpu|reg_op1 [19]),
	.datad(\cpu|reg_op1 [17]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~11 .lut_mask = 16'hF3C0;
defparam \cpu|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
fiftyfivenm_lcell_comb \cpu|ShiftRight0~58 (
// Equation(s):
// \cpu|ShiftRight0~58_combout  = (\cpu|reg_op2 [0] & ((\cpu|ShiftRight0~11_combout ))) # (!\cpu|reg_op2 [0] & (\cpu|ShiftRight0~35_combout ))

	.dataa(\cpu|ShiftRight0~35_combout ),
	.datab(\cpu|reg_op2 [0]),
	.datac(gnd),
	.datad(\cpu|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~58 .lut_mask = 16'hEE22;
defparam \cpu|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
fiftyfivenm_lcell_comb \cpu|ShiftRight0~100 (
// Equation(s):
// \cpu|ShiftRight0~100_combout  = (!\cpu|reg_op2 [2] & ((\cpu|reg_op2 [3] & ((\cpu|ShiftRight0~56_combout ))) # (!\cpu|reg_op2 [3] & (\cpu|ShiftRight0~58_combout ))))

	.dataa(\cpu|reg_op2 [2]),
	.datab(\cpu|ShiftRight0~58_combout ),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|ShiftRight0~56_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~100_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~100 .lut_mask = 16'h5404;
defparam \cpu|ShiftRight0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
fiftyfivenm_lcell_comb \cpu|ShiftRight0~95 (
// Equation(s):
// \cpu|ShiftRight0~95_combout  = (\cpu|reg_op2 [3] & (\cpu|ShiftRight0~63_combout )) # (!\cpu|reg_op2 [3] & ((\cpu|ShiftRight0~57_combout )))

	.dataa(\cpu|ShiftRight0~63_combout ),
	.datab(gnd),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|ShiftRight0~57_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~95 .lut_mask = 16'hAFA0;
defparam \cpu|ShiftRight0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
fiftyfivenm_lcell_comb \cpu|ShiftRight0~101 (
// Equation(s):
// \cpu|ShiftRight0~101_combout  = (\cpu|ShiftRight0~100_combout ) # ((\cpu|reg_op2 [2] & \cpu|ShiftRight0~95_combout ))

	.dataa(\cpu|reg_op2 [2]),
	.datab(\cpu|ShiftRight0~100_combout ),
	.datac(gnd),
	.datad(\cpu|ShiftRight0~95_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~101_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~101 .lut_mask = 16'hEECC;
defparam \cpu|ShiftRight0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
fiftyfivenm_lcell_comb \cpu|Selector109~8 (
// Equation(s):
// \cpu|Selector109~8_combout  = (\cpu|Selector109~3_combout ) # ((\cpu|Selector109~7_combout ) # ((!\cpu|alu_out_q[3]~1_combout  & \cpu|ShiftRight0~101_combout )))

	.dataa(\cpu|Selector109~3_combout ),
	.datab(\cpu|alu_out_q[3]~1_combout ),
	.datac(\cpu|Selector109~7_combout ),
	.datad(\cpu|ShiftRight0~101_combout ),
	.cin(gnd),
	.combout(\cpu|Selector109~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector109~8 .lut_mask = 16'hFBFA;
defparam \cpu|Selector109~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N3
dffeas \cpu|alu_out_q[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector109~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[16] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~29 (
// Equation(s):
// \cpu|pcpi_mul|rs2~29_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [2])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs2 [1])))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [2]),
	.datac(\cpu|pcpi_mul|mul_waiting~q ),
	.datad(\cpu|pcpi_mul|rs2 [1]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~29 .lut_mask = 16'hCFC0;
defparam \cpu|pcpi_mul|rs2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N29
dffeas \cpu|pcpi_mul|rs2[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[2] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~28 (
// Equation(s):
// \cpu|pcpi_mul|rs2~28_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [3])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs2 [2])))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [3]),
	.datac(\cpu|pcpi_mul|mul_waiting~q ),
	.datad(\cpu|pcpi_mul|rs2 [2]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~28 .lut_mask = 16'hCFC0;
defparam \cpu|pcpi_mul|rs2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N1
dffeas \cpu|pcpi_mul|rs2[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[3] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~23 (
// Equation(s):
// \cpu|pcpi_mul|rs2~23_combout  = (\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|reg_op2 [4]))) # (!\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|rs2 [3]))

	.dataa(\cpu|pcpi_mul|rs2 [3]),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(\cpu|reg_op2 [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~23 .lut_mask = 16'hE2E2;
defparam \cpu|pcpi_mul|rs2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N7
dffeas \cpu|pcpi_mul|rs2[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[4] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~22 (
// Equation(s):
// \cpu|pcpi_mul|rs2~22_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [5])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs2 [4])))

	.dataa(\cpu|reg_op2 [5]),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|mul_waiting~q ),
	.datad(\cpu|pcpi_mul|rs2 [4]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~22 .lut_mask = 16'hAFA0;
defparam \cpu|pcpi_mul|rs2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N3
dffeas \cpu|pcpi_mul|rs2[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[5] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~21 (
// Equation(s):
// \cpu|pcpi_mul|rs2~21_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [6])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs2 [5])))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [6]),
	.datac(\cpu|pcpi_mul|mul_waiting~q ),
	.datad(\cpu|pcpi_mul|rs2 [5]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~21 .lut_mask = 16'hCFC0;
defparam \cpu|pcpi_mul|rs2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N31
dffeas \cpu|pcpi_mul|rs2[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[6] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~20 (
// Equation(s):
// \cpu|pcpi_mul|rs2~20_combout  = (\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|reg_op2 [7]))) # (!\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|rs2 [6]))

	.dataa(\cpu|pcpi_mul|rs2 [6]),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(\cpu|reg_op2 [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~20 .lut_mask = 16'hE2E2;
defparam \cpu|pcpi_mul|rs2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N29
dffeas \cpu|pcpi_mul|rs2[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[7] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N16
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~15 (
// Equation(s):
// \cpu|pcpi_mul|rs2~15_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [8])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs2 [7])))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [8]),
	.datac(\cpu|pcpi_mul|rs2 [7]),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~15 .lut_mask = 16'hCCF0;
defparam \cpu|pcpi_mul|rs2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N17
dffeas \cpu|pcpi_mul|rs2[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[8] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N12
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~14 (
// Equation(s):
// \cpu|pcpi_mul|rs2~14_combout  = (\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|reg_op2 [9]))) # (!\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|rs2 [8]))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs2 [8]),
	.datac(\cpu|reg_op2 [9]),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~14 .lut_mask = 16'hF0CC;
defparam \cpu|pcpi_mul|rs2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N13
dffeas \cpu|pcpi_mul|rs2[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[9] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~13 (
// Equation(s):
// \cpu|pcpi_mul|rs2~13_combout  = (\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|reg_op2 [10]))) # (!\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|rs2 [9]))

	.dataa(\cpu|pcpi_mul|rs2 [9]),
	.datab(gnd),
	.datac(\cpu|reg_op2 [10]),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~13 .lut_mask = 16'hF0AA;
defparam \cpu|pcpi_mul|rs2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N31
dffeas \cpu|pcpi_mul|rs2[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[10] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~12 (
// Equation(s):
// \cpu|pcpi_mul|rs2~12_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [11])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs2 [10])))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [11]),
	.datac(\cpu|pcpi_mul|rs2 [10]),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~12 .lut_mask = 16'hCCF0;
defparam \cpu|pcpi_mul|rs2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N29
dffeas \cpu|pcpi_mul|rs2[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[11] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~7 (
// Equation(s):
// \cpu|pcpi_mul|rs2~7_combout  = (\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|reg_op2 [12]))) # (!\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|rs2 [11]))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(\cpu|pcpi_mul|rs2 [11]),
	.datad(\cpu|reg_op2 [12]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~7 .lut_mask = 16'hFC30;
defparam \cpu|pcpi_mul|rs2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N17
dffeas \cpu|pcpi_mul|rs2[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[12] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~6 (
// Equation(s):
// \cpu|pcpi_mul|rs2~6_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [13])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs2 [12])))

	.dataa(\cpu|reg_op2 [13]),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs2 [12]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~6 .lut_mask = 16'hBB88;
defparam \cpu|pcpi_mul|rs2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N13
dffeas \cpu|pcpi_mul|rs2[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[13] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~5 (
// Equation(s):
// \cpu|pcpi_mul|rs2~5_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [14])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs2 [13])))

	.dataa(\cpu|reg_op2 [14]),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs2 [13]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~5 .lut_mask = 16'hBB88;
defparam \cpu|pcpi_mul|rs2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N9
dffeas \cpu|pcpi_mul|rs2[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[14] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~4 (
// Equation(s):
// \cpu|pcpi_mul|rs2~4_combout  = (\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|reg_op2 [15]))) # (!\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|rs2 [14]))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(\cpu|pcpi_mul|rs2 [14]),
	.datad(\cpu|reg_op2 [15]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~4 .lut_mask = 16'hFC30;
defparam \cpu|pcpi_mul|rs2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N23
dffeas \cpu|pcpi_mul|rs2[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[15] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~32 (
// Equation(s):
// \cpu|pcpi_mul|rs2~32_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [16])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs2 [15])))

	.dataa(\cpu|reg_op2 [16]),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|mul_waiting~q ),
	.datad(\cpu|pcpi_mul|rs2 [15]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~32 .lut_mask = 16'hAFA0;
defparam \cpu|pcpi_mul|rs2~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N25
dffeas \cpu|pcpi_mul|rs2[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[16] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[16]~32 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[16]~32_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1 [0]),
	.datad(\cpu|pcpi_mul|rs2 [16]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[16]~32 .lut_mask = 16'hF000;
defparam \cpu|pcpi_mul|this_rs2[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[15]~4 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[15]~4_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1 [0]),
	.datad(\cpu|pcpi_mul|rs2 [15]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[15]~4 .lut_mask = 16'hF000;
defparam \cpu|pcpi_mul|this_rs2[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[13]~6 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[13]~6_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1 [0]),
	.datad(\cpu|pcpi_mul|rs2 [13]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[13]~6 .lut_mask = 16'hF000;
defparam \cpu|pcpi_mul|this_rs2[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[12]~7 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[12]~7_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1 [0]),
	.datad(\cpu|pcpi_mul|rs2 [12]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[12]~7 .lut_mask = 16'hF000;
defparam \cpu|pcpi_mul|this_rs2[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[10]~13 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[10]~13_combout  = (\cpu|pcpi_mul|rs2 [10] & \cpu|pcpi_mul|rs1 [0])

	.dataa(\cpu|pcpi_mul|rs2 [10]),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[10]~13 .lut_mask = 16'hA0A0;
defparam \cpu|pcpi_mul|this_rs2[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N30
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[9]~14 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[9]~14_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [9])

	.dataa(\cpu|pcpi_mul|rs1 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs2 [9]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[9]~14 .lut_mask = 16'hAA00;
defparam \cpu|pcpi_mul|this_rs2[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N16
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[7]~20 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[7]~20_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [7])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs1 [0]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs2 [7]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[7]~20 .lut_mask = 16'hCC00;
defparam \cpu|pcpi_mul|this_rs2[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[6]~21 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[6]~21_combout  = (\cpu|pcpi_mul|rs2 [6] & \cpu|pcpi_mul|rs1 [0])

	.dataa(\cpu|pcpi_mul|rs2 [6]),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[6]~21 .lut_mask = 16'hA0A0;
defparam \cpu|pcpi_mul|this_rs2[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[5]~22 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[5]~22_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1 [0]),
	.datad(\cpu|pcpi_mul|rs2 [5]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[5]~22 .lut_mask = 16'hF000;
defparam \cpu|pcpi_mul|this_rs2[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[2]~29 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[2]~29_combout  = (\cpu|pcpi_mul|rs2 [2] & \cpu|pcpi_mul|rs1 [0])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs2 [2]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1 [0]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[2]~29 .lut_mask = 16'hCC00;
defparam \cpu|pcpi_mul|this_rs2[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[0]~1 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[0]~1_combout  = (\cpu|pcpi_mul|rs2 [0] & \cpu|pcpi_mul|rs1 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs2 [0]),
	.datad(\cpu|pcpi_mul|rs1 [0]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[0]~1 .lut_mask = 16'hF000;
defparam \cpu|pcpi_mul|this_rs2[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N4
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[0]~64 (
// Equation(s):
// \cpu|pcpi_mul|rd[0]~64_combout  = (\cpu|pcpi_mul|this_rs2[0]~1_combout  & (\cpu|pcpi_mul|rd [0] $ (VCC))) # (!\cpu|pcpi_mul|this_rs2[0]~1_combout  & (\cpu|pcpi_mul|rd [0] & VCC))
// \cpu|pcpi_mul|rd[0]~65  = CARRY((\cpu|pcpi_mul|this_rs2[0]~1_combout  & \cpu|pcpi_mul|rd [0]))

	.dataa(\cpu|pcpi_mul|this_rs2[0]~1_combout ),
	.datab(\cpu|pcpi_mul|rd [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rd[0]~64_combout ),
	.cout(\cpu|pcpi_mul|rd[0]~65 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[0]~64 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|rd[0]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N5
dffeas \cpu|pcpi_mul|rd[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[0]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[0] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[1]~66 (
// Equation(s):
// \cpu|pcpi_mul|rd[1]~66_combout  = (\cpu|pcpi_mul|rd [1] & ((\cpu|pcpi_mul|this_rs2[1]~0_combout  & (\cpu|pcpi_mul|rd[0]~65  & VCC)) # (!\cpu|pcpi_mul|this_rs2[1]~0_combout  & (!\cpu|pcpi_mul|rd[0]~65 )))) # (!\cpu|pcpi_mul|rd [1] & 
// ((\cpu|pcpi_mul|this_rs2[1]~0_combout  & (!\cpu|pcpi_mul|rd[0]~65 )) # (!\cpu|pcpi_mul|this_rs2[1]~0_combout  & ((\cpu|pcpi_mul|rd[0]~65 ) # (GND)))))
// \cpu|pcpi_mul|rd[1]~67  = CARRY((\cpu|pcpi_mul|rd [1] & (!\cpu|pcpi_mul|this_rs2[1]~0_combout  & !\cpu|pcpi_mul|rd[0]~65 )) # (!\cpu|pcpi_mul|rd [1] & ((!\cpu|pcpi_mul|rd[0]~65 ) # (!\cpu|pcpi_mul|this_rs2[1]~0_combout ))))

	.dataa(\cpu|pcpi_mul|rd [1]),
	.datab(\cpu|pcpi_mul|this_rs2[1]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[0]~65 ),
	.combout(\cpu|pcpi_mul|rd[1]~66_combout ),
	.cout(\cpu|pcpi_mul|rd[1]~67 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[1]~66 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[1]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[2]~120 (
// Equation(s):
// \cpu|pcpi_mul|rd[2]~120_combout  = ((\cpu|pcpi_mul|this_rs2[2]~29_combout  $ (\cpu|pcpi_mul|rd [2] $ (!\cpu|pcpi_mul|rd[1]~67 )))) # (GND)
// \cpu|pcpi_mul|rd[2]~121  = CARRY((\cpu|pcpi_mul|this_rs2[2]~29_combout  & ((\cpu|pcpi_mul|rd [2]) # (!\cpu|pcpi_mul|rd[1]~67 ))) # (!\cpu|pcpi_mul|this_rs2[2]~29_combout  & (\cpu|pcpi_mul|rd [2] & !\cpu|pcpi_mul|rd[1]~67 )))

	.dataa(\cpu|pcpi_mul|this_rs2[2]~29_combout ),
	.datab(\cpu|pcpi_mul|rd [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[1]~67 ),
	.combout(\cpu|pcpi_mul|rd[2]~120_combout ),
	.cout(\cpu|pcpi_mul|rd[2]~121 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[2]~120 .lut_mask = 16'h698E;
defparam \cpu|pcpi_mul|rd[2]~120 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y10_N9
dffeas \cpu|pcpi_mul|rd[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[2]~120_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[2] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[3]~122 (
// Equation(s):
// \cpu|pcpi_mul|rd[3]~122_combout  = (\cpu|pcpi_mul|this_rs2[3]~28_combout  & ((\cpu|pcpi_mul|rd [3] & (\cpu|pcpi_mul|rd[2]~121  & VCC)) # (!\cpu|pcpi_mul|rd [3] & (!\cpu|pcpi_mul|rd[2]~121 )))) # (!\cpu|pcpi_mul|this_rs2[3]~28_combout  & ((\cpu|pcpi_mul|rd 
// [3] & (!\cpu|pcpi_mul|rd[2]~121 )) # (!\cpu|pcpi_mul|rd [3] & ((\cpu|pcpi_mul|rd[2]~121 ) # (GND)))))
// \cpu|pcpi_mul|rd[3]~123  = CARRY((\cpu|pcpi_mul|this_rs2[3]~28_combout  & (!\cpu|pcpi_mul|rd [3] & !\cpu|pcpi_mul|rd[2]~121 )) # (!\cpu|pcpi_mul|this_rs2[3]~28_combout  & ((!\cpu|pcpi_mul|rd[2]~121 ) # (!\cpu|pcpi_mul|rd [3]))))

	.dataa(\cpu|pcpi_mul|this_rs2[3]~28_combout ),
	.datab(\cpu|pcpi_mul|rd [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[2]~121 ),
	.combout(\cpu|pcpi_mul|rd[3]~122_combout ),
	.cout(\cpu|pcpi_mul|rd[3]~123 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[3]~122 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[3]~122 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rdx[4]~25 (
// Equation(s):
// \cpu|pcpi_mul|rdx[4]~25_combout  = !\cpu|pcpi_mul|rd[3]~123 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|pcpi_mul|rd[3]~123 ),
	.combout(\cpu|pcpi_mul|rdx[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[4]~25 .lut_mask = 16'h0F0F;
defparam \cpu|pcpi_mul|rdx[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y10_N13
dffeas \cpu|pcpi_mul|rdx[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rdx[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rdx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[4] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rdx[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[4]~23 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[4]~23_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1 [0]),
	.datad(\cpu|pcpi_mul|rs2 [4]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[4]~23 .lut_mask = 16'hF000;
defparam \cpu|pcpi_mul|this_rs2[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N14
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add2~0 (
// Equation(s):
// \cpu|pcpi_mul|Add2~0_combout  = (\cpu|pcpi_mul|rdx [4] & (\cpu|pcpi_mul|rd [4] $ (VCC))) # (!\cpu|pcpi_mul|rdx [4] & (\cpu|pcpi_mul|rd [4] & VCC))
// \cpu|pcpi_mul|Add2~1  = CARRY((\cpu|pcpi_mul|rdx [4] & \cpu|pcpi_mul|rd [4]))

	.dataa(\cpu|pcpi_mul|rdx [4]),
	.datab(\cpu|pcpi_mul|rd [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|Add2~0_combout ),
	.cout(\cpu|pcpi_mul|Add2~1 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add2~0 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N4
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[4]~104 (
// Equation(s):
// \cpu|pcpi_mul|rd[4]~104_combout  = (\cpu|pcpi_mul|this_rs2[4]~23_combout  & (\cpu|pcpi_mul|Add2~0_combout  $ (VCC))) # (!\cpu|pcpi_mul|this_rs2[4]~23_combout  & (\cpu|pcpi_mul|Add2~0_combout  & VCC))
// \cpu|pcpi_mul|rd[4]~105  = CARRY((\cpu|pcpi_mul|this_rs2[4]~23_combout  & \cpu|pcpi_mul|Add2~0_combout ))

	.dataa(\cpu|pcpi_mul|this_rs2[4]~23_combout ),
	.datab(\cpu|pcpi_mul|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rd[4]~104_combout ),
	.cout(\cpu|pcpi_mul|rd[4]~105 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[4]~104 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|rd[4]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N5
dffeas \cpu|pcpi_mul|rd[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[4]~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[4] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N16
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add2~2 (
// Equation(s):
// \cpu|pcpi_mul|Add2~2_combout  = (\cpu|pcpi_mul|rd [5] & (!\cpu|pcpi_mul|Add2~1 )) # (!\cpu|pcpi_mul|rd [5] & ((\cpu|pcpi_mul|Add2~1 ) # (GND)))
// \cpu|pcpi_mul|Add2~3  = CARRY((!\cpu|pcpi_mul|Add2~1 ) # (!\cpu|pcpi_mul|rd [5]))

	.dataa(\cpu|pcpi_mul|rd [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add2~1 ),
	.combout(\cpu|pcpi_mul|Add2~2_combout ),
	.cout(\cpu|pcpi_mul|Add2~3 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add2~2 .lut_mask = 16'h5A5F;
defparam \cpu|pcpi_mul|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N6
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[5]~106 (
// Equation(s):
// \cpu|pcpi_mul|rd[5]~106_combout  = (\cpu|pcpi_mul|this_rs2[5]~22_combout  & ((\cpu|pcpi_mul|Add2~2_combout  & (\cpu|pcpi_mul|rd[4]~105  & VCC)) # (!\cpu|pcpi_mul|Add2~2_combout  & (!\cpu|pcpi_mul|rd[4]~105 )))) # (!\cpu|pcpi_mul|this_rs2[5]~22_combout  & 
// ((\cpu|pcpi_mul|Add2~2_combout  & (!\cpu|pcpi_mul|rd[4]~105 )) # (!\cpu|pcpi_mul|Add2~2_combout  & ((\cpu|pcpi_mul|rd[4]~105 ) # (GND)))))
// \cpu|pcpi_mul|rd[5]~107  = CARRY((\cpu|pcpi_mul|this_rs2[5]~22_combout  & (!\cpu|pcpi_mul|Add2~2_combout  & !\cpu|pcpi_mul|rd[4]~105 )) # (!\cpu|pcpi_mul|this_rs2[5]~22_combout  & ((!\cpu|pcpi_mul|rd[4]~105 ) # (!\cpu|pcpi_mul|Add2~2_combout ))))

	.dataa(\cpu|pcpi_mul|this_rs2[5]~22_combout ),
	.datab(\cpu|pcpi_mul|Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[4]~105 ),
	.combout(\cpu|pcpi_mul|rd[5]~106_combout ),
	.cout(\cpu|pcpi_mul|rd[5]~107 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[5]~106 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[5]~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y16_N7
dffeas \cpu|pcpi_mul|rd[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[5]~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[5] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N18
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add2~4 (
// Equation(s):
// \cpu|pcpi_mul|Add2~4_combout  = (\cpu|pcpi_mul|rd [6] & (\cpu|pcpi_mul|Add2~3  $ (GND))) # (!\cpu|pcpi_mul|rd [6] & (!\cpu|pcpi_mul|Add2~3  & VCC))
// \cpu|pcpi_mul|Add2~5  = CARRY((\cpu|pcpi_mul|rd [6] & !\cpu|pcpi_mul|Add2~3 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add2~3 ),
	.combout(\cpu|pcpi_mul|Add2~4_combout ),
	.cout(\cpu|pcpi_mul|Add2~5 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add2~4 .lut_mask = 16'hC30C;
defparam \cpu|pcpi_mul|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N8
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[6]~108 (
// Equation(s):
// \cpu|pcpi_mul|rd[6]~108_combout  = ((\cpu|pcpi_mul|this_rs2[6]~21_combout  $ (\cpu|pcpi_mul|Add2~4_combout  $ (!\cpu|pcpi_mul|rd[5]~107 )))) # (GND)
// \cpu|pcpi_mul|rd[6]~109  = CARRY((\cpu|pcpi_mul|this_rs2[6]~21_combout  & ((\cpu|pcpi_mul|Add2~4_combout ) # (!\cpu|pcpi_mul|rd[5]~107 ))) # (!\cpu|pcpi_mul|this_rs2[6]~21_combout  & (\cpu|pcpi_mul|Add2~4_combout  & !\cpu|pcpi_mul|rd[5]~107 )))

	.dataa(\cpu|pcpi_mul|this_rs2[6]~21_combout ),
	.datab(\cpu|pcpi_mul|Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[5]~107 ),
	.combout(\cpu|pcpi_mul|rd[6]~108_combout ),
	.cout(\cpu|pcpi_mul|rd[6]~109 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[6]~108 .lut_mask = 16'h698E;
defparam \cpu|pcpi_mul|rd[6]~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y16_N9
dffeas \cpu|pcpi_mul|rd[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[6]~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[6] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N20
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add2~6 (
// Equation(s):
// \cpu|pcpi_mul|Add2~6_combout  = (\cpu|pcpi_mul|rd [7] & (!\cpu|pcpi_mul|Add2~5 )) # (!\cpu|pcpi_mul|rd [7] & ((\cpu|pcpi_mul|Add2~5 ) # (GND)))
// \cpu|pcpi_mul|Add2~7  = CARRY((!\cpu|pcpi_mul|Add2~5 ) # (!\cpu|pcpi_mul|rd [7]))

	.dataa(\cpu|pcpi_mul|rd [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add2~5 ),
	.combout(\cpu|pcpi_mul|Add2~6_combout ),
	.cout(\cpu|pcpi_mul|Add2~7 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add2~6 .lut_mask = 16'h5A5F;
defparam \cpu|pcpi_mul|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N10
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[7]~110 (
// Equation(s):
// \cpu|pcpi_mul|rd[7]~110_combout  = (\cpu|pcpi_mul|this_rs2[7]~20_combout  & ((\cpu|pcpi_mul|Add2~6_combout  & (\cpu|pcpi_mul|rd[6]~109  & VCC)) # (!\cpu|pcpi_mul|Add2~6_combout  & (!\cpu|pcpi_mul|rd[6]~109 )))) # (!\cpu|pcpi_mul|this_rs2[7]~20_combout  & 
// ((\cpu|pcpi_mul|Add2~6_combout  & (!\cpu|pcpi_mul|rd[6]~109 )) # (!\cpu|pcpi_mul|Add2~6_combout  & ((\cpu|pcpi_mul|rd[6]~109 ) # (GND)))))
// \cpu|pcpi_mul|rd[7]~111  = CARRY((\cpu|pcpi_mul|this_rs2[7]~20_combout  & (!\cpu|pcpi_mul|Add2~6_combout  & !\cpu|pcpi_mul|rd[6]~109 )) # (!\cpu|pcpi_mul|this_rs2[7]~20_combout  & ((!\cpu|pcpi_mul|rd[6]~109 ) # (!\cpu|pcpi_mul|Add2~6_combout ))))

	.dataa(\cpu|pcpi_mul|this_rs2[7]~20_combout ),
	.datab(\cpu|pcpi_mul|Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[6]~109 ),
	.combout(\cpu|pcpi_mul|rd[7]~110_combout ),
	.cout(\cpu|pcpi_mul|rd[7]~111 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[7]~110 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[7]~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y16_N11
dffeas \cpu|pcpi_mul|rd[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[7]~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[7] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N22
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add2~8 (
// Equation(s):
// \cpu|pcpi_mul|Add2~8_combout  = !\cpu|pcpi_mul|Add2~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|pcpi_mul|Add2~7 ),
	.combout(\cpu|pcpi_mul|Add2~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|Add2~8 .lut_mask = 16'h0F0F;
defparam \cpu|pcpi_mul|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N12
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rdx[8]~21 (
// Equation(s):
// \cpu|pcpi_mul|rdx[8]~21_combout  = \cpu|pcpi_mul|Add2~8_combout  $ (!\cpu|pcpi_mul|rd[7]~111 )

	.dataa(\cpu|pcpi_mul|Add2~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|pcpi_mul|rd[7]~111 ),
	.combout(\cpu|pcpi_mul|rdx[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[8]~21 .lut_mask = 16'hA5A5;
defparam \cpu|pcpi_mul|rdx[8]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y16_N13
dffeas \cpu|pcpi_mul|rdx[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rdx[8]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rdx [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[8] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rdx[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N0
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add4~0 (
// Equation(s):
// \cpu|pcpi_mul|Add4~0_combout  = (\cpu|pcpi_mul|rd [8] & (\cpu|pcpi_mul|rdx [8] $ (VCC))) # (!\cpu|pcpi_mul|rd [8] & (\cpu|pcpi_mul|rdx [8] & VCC))
// \cpu|pcpi_mul|Add4~1  = CARRY((\cpu|pcpi_mul|rd [8] & \cpu|pcpi_mul|rdx [8]))

	.dataa(\cpu|pcpi_mul|rd [8]),
	.datab(\cpu|pcpi_mul|rdx [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|Add4~0_combout ),
	.cout(\cpu|pcpi_mul|Add4~1 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add4~0 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N18
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[8]~15 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[8]~15_combout  = (\cpu|pcpi_mul|rs2 [8] & \cpu|pcpi_mul|rs1 [0])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs2 [8]),
	.datac(\cpu|pcpi_mul|rs1 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[8]~15 .lut_mask = 16'hC0C0;
defparam \cpu|pcpi_mul|this_rs2[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N20
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[8]~88 (
// Equation(s):
// \cpu|pcpi_mul|rd[8]~88_combout  = (\cpu|pcpi_mul|Add4~0_combout  & (\cpu|pcpi_mul|this_rs2[8]~15_combout  $ (VCC))) # (!\cpu|pcpi_mul|Add4~0_combout  & (\cpu|pcpi_mul|this_rs2[8]~15_combout  & VCC))
// \cpu|pcpi_mul|rd[8]~89  = CARRY((\cpu|pcpi_mul|Add4~0_combout  & \cpu|pcpi_mul|this_rs2[8]~15_combout ))

	.dataa(\cpu|pcpi_mul|Add4~0_combout ),
	.datab(\cpu|pcpi_mul|this_rs2[8]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rd[8]~88_combout ),
	.cout(\cpu|pcpi_mul|rd[8]~89 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[8]~88 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|rd[8]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N21
dffeas \cpu|pcpi_mul|rd[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[8]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[8] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N2
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add4~2 (
// Equation(s):
// \cpu|pcpi_mul|Add4~2_combout  = (\cpu|pcpi_mul|rd [9] & (!\cpu|pcpi_mul|Add4~1 )) # (!\cpu|pcpi_mul|rd [9] & ((\cpu|pcpi_mul|Add4~1 ) # (GND)))
// \cpu|pcpi_mul|Add4~3  = CARRY((!\cpu|pcpi_mul|Add4~1 ) # (!\cpu|pcpi_mul|rd [9]))

	.dataa(\cpu|pcpi_mul|rd [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add4~1 ),
	.combout(\cpu|pcpi_mul|Add4~2_combout ),
	.cout(\cpu|pcpi_mul|Add4~3 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add4~2 .lut_mask = 16'h5A5F;
defparam \cpu|pcpi_mul|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N22
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[9]~90 (
// Equation(s):
// \cpu|pcpi_mul|rd[9]~90_combout  = (\cpu|pcpi_mul|this_rs2[9]~14_combout  & ((\cpu|pcpi_mul|Add4~2_combout  & (\cpu|pcpi_mul|rd[8]~89  & VCC)) # (!\cpu|pcpi_mul|Add4~2_combout  & (!\cpu|pcpi_mul|rd[8]~89 )))) # (!\cpu|pcpi_mul|this_rs2[9]~14_combout  & 
// ((\cpu|pcpi_mul|Add4~2_combout  & (!\cpu|pcpi_mul|rd[8]~89 )) # (!\cpu|pcpi_mul|Add4~2_combout  & ((\cpu|pcpi_mul|rd[8]~89 ) # (GND)))))
// \cpu|pcpi_mul|rd[9]~91  = CARRY((\cpu|pcpi_mul|this_rs2[9]~14_combout  & (!\cpu|pcpi_mul|Add4~2_combout  & !\cpu|pcpi_mul|rd[8]~89 )) # (!\cpu|pcpi_mul|this_rs2[9]~14_combout  & ((!\cpu|pcpi_mul|rd[8]~89 ) # (!\cpu|pcpi_mul|Add4~2_combout ))))

	.dataa(\cpu|pcpi_mul|this_rs2[9]~14_combout ),
	.datab(\cpu|pcpi_mul|Add4~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[8]~89 ),
	.combout(\cpu|pcpi_mul|rd[9]~90_combout ),
	.cout(\cpu|pcpi_mul|rd[9]~91 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[9]~90 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[9]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N23
dffeas \cpu|pcpi_mul|rd[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[9]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[9] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N4
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add4~4 (
// Equation(s):
// \cpu|pcpi_mul|Add4~4_combout  = (\cpu|pcpi_mul|rd [10] & (\cpu|pcpi_mul|Add4~3  $ (GND))) # (!\cpu|pcpi_mul|rd [10] & (!\cpu|pcpi_mul|Add4~3  & VCC))
// \cpu|pcpi_mul|Add4~5  = CARRY((\cpu|pcpi_mul|rd [10] & !\cpu|pcpi_mul|Add4~3 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add4~3 ),
	.combout(\cpu|pcpi_mul|Add4~4_combout ),
	.cout(\cpu|pcpi_mul|Add4~5 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add4~4 .lut_mask = 16'hC30C;
defparam \cpu|pcpi_mul|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N24
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[10]~92 (
// Equation(s):
// \cpu|pcpi_mul|rd[10]~92_combout  = ((\cpu|pcpi_mul|this_rs2[10]~13_combout  $ (\cpu|pcpi_mul|Add4~4_combout  $ (!\cpu|pcpi_mul|rd[9]~91 )))) # (GND)
// \cpu|pcpi_mul|rd[10]~93  = CARRY((\cpu|pcpi_mul|this_rs2[10]~13_combout  & ((\cpu|pcpi_mul|Add4~4_combout ) # (!\cpu|pcpi_mul|rd[9]~91 ))) # (!\cpu|pcpi_mul|this_rs2[10]~13_combout  & (\cpu|pcpi_mul|Add4~4_combout  & !\cpu|pcpi_mul|rd[9]~91 )))

	.dataa(\cpu|pcpi_mul|this_rs2[10]~13_combout ),
	.datab(\cpu|pcpi_mul|Add4~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[9]~91 ),
	.combout(\cpu|pcpi_mul|rd[10]~92_combout ),
	.cout(\cpu|pcpi_mul|rd[10]~93 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[10]~92 .lut_mask = 16'h698E;
defparam \cpu|pcpi_mul|rd[10]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N25
dffeas \cpu|pcpi_mul|rd[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[10]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[10] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N6
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add4~6 (
// Equation(s):
// \cpu|pcpi_mul|Add4~6_combout  = (\cpu|pcpi_mul|rd [11] & (!\cpu|pcpi_mul|Add4~5 )) # (!\cpu|pcpi_mul|rd [11] & ((\cpu|pcpi_mul|Add4~5 ) # (GND)))
// \cpu|pcpi_mul|Add4~7  = CARRY((!\cpu|pcpi_mul|Add4~5 ) # (!\cpu|pcpi_mul|rd [11]))

	.dataa(\cpu|pcpi_mul|rd [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add4~5 ),
	.combout(\cpu|pcpi_mul|Add4~6_combout ),
	.cout(\cpu|pcpi_mul|Add4~7 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add4~6 .lut_mask = 16'h5A5F;
defparam \cpu|pcpi_mul|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N10
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[11]~12 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[11]~12_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1 [0]),
	.datad(\cpu|pcpi_mul|rs2 [11]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[11]~12 .lut_mask = 16'hF000;
defparam \cpu|pcpi_mul|this_rs2[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N26
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[11]~94 (
// Equation(s):
// \cpu|pcpi_mul|rd[11]~94_combout  = (\cpu|pcpi_mul|Add4~6_combout  & ((\cpu|pcpi_mul|this_rs2[11]~12_combout  & (\cpu|pcpi_mul|rd[10]~93  & VCC)) # (!\cpu|pcpi_mul|this_rs2[11]~12_combout  & (!\cpu|pcpi_mul|rd[10]~93 )))) # (!\cpu|pcpi_mul|Add4~6_combout  
// & ((\cpu|pcpi_mul|this_rs2[11]~12_combout  & (!\cpu|pcpi_mul|rd[10]~93 )) # (!\cpu|pcpi_mul|this_rs2[11]~12_combout  & ((\cpu|pcpi_mul|rd[10]~93 ) # (GND)))))
// \cpu|pcpi_mul|rd[11]~95  = CARRY((\cpu|pcpi_mul|Add4~6_combout  & (!\cpu|pcpi_mul|this_rs2[11]~12_combout  & !\cpu|pcpi_mul|rd[10]~93 )) # (!\cpu|pcpi_mul|Add4~6_combout  & ((!\cpu|pcpi_mul|rd[10]~93 ) # (!\cpu|pcpi_mul|this_rs2[11]~12_combout ))))

	.dataa(\cpu|pcpi_mul|Add4~6_combout ),
	.datab(\cpu|pcpi_mul|this_rs2[11]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[10]~93 ),
	.combout(\cpu|pcpi_mul|rd[11]~94_combout ),
	.cout(\cpu|pcpi_mul|rd[11]~95 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[11]~94 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[11]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N27
dffeas \cpu|pcpi_mul|rd[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[11]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[11] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N8
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add4~8 (
// Equation(s):
// \cpu|pcpi_mul|Add4~8_combout  = !\cpu|pcpi_mul|Add4~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|pcpi_mul|Add4~7 ),
	.combout(\cpu|pcpi_mul|Add4~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|Add4~8 .lut_mask = 16'h0F0F;
defparam \cpu|pcpi_mul|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N28
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rdx[12]~17 (
// Equation(s):
// \cpu|pcpi_mul|rdx[12]~17_combout  = \cpu|pcpi_mul|Add4~8_combout  $ (!\cpu|pcpi_mul|rd[11]~95 )

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|Add4~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|pcpi_mul|rd[11]~95 ),
	.combout(\cpu|pcpi_mul|rdx[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[12]~17 .lut_mask = 16'hC3C3;
defparam \cpu|pcpi_mul|rdx[12]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N29
dffeas \cpu|pcpi_mul|rdx[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rdx[12]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rdx [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[12] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rdx[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N2
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add6~0 (
// Equation(s):
// \cpu|pcpi_mul|Add6~0_combout  = (\cpu|pcpi_mul|rd [12] & (\cpu|pcpi_mul|rdx [12] $ (VCC))) # (!\cpu|pcpi_mul|rd [12] & (\cpu|pcpi_mul|rdx [12] & VCC))
// \cpu|pcpi_mul|Add6~1  = CARRY((\cpu|pcpi_mul|rd [12] & \cpu|pcpi_mul|rdx [12]))

	.dataa(\cpu|pcpi_mul|rd [12]),
	.datab(\cpu|pcpi_mul|rdx [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|Add6~0_combout ),
	.cout(\cpu|pcpi_mul|Add6~1 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add6~0 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N22
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[12]~72 (
// Equation(s):
// \cpu|pcpi_mul|rd[12]~72_combout  = (\cpu|pcpi_mul|this_rs2[12]~7_combout  & (\cpu|pcpi_mul|Add6~0_combout  $ (VCC))) # (!\cpu|pcpi_mul|this_rs2[12]~7_combout  & (\cpu|pcpi_mul|Add6~0_combout  & VCC))
// \cpu|pcpi_mul|rd[12]~73  = CARRY((\cpu|pcpi_mul|this_rs2[12]~7_combout  & \cpu|pcpi_mul|Add6~0_combout ))

	.dataa(\cpu|pcpi_mul|this_rs2[12]~7_combout ),
	.datab(\cpu|pcpi_mul|Add6~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rd[12]~72_combout ),
	.cout(\cpu|pcpi_mul|rd[12]~73 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[12]~72 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|rd[12]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N23
dffeas \cpu|pcpi_mul|rd[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[12]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[12] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N4
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add6~2 (
// Equation(s):
// \cpu|pcpi_mul|Add6~2_combout  = (\cpu|pcpi_mul|rd [13] & (!\cpu|pcpi_mul|Add6~1 )) # (!\cpu|pcpi_mul|rd [13] & ((\cpu|pcpi_mul|Add6~1 ) # (GND)))
// \cpu|pcpi_mul|Add6~3  = CARRY((!\cpu|pcpi_mul|Add6~1 ) # (!\cpu|pcpi_mul|rd [13]))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add6~1 ),
	.combout(\cpu|pcpi_mul|Add6~2_combout ),
	.cout(\cpu|pcpi_mul|Add6~3 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add6~2 .lut_mask = 16'h3C3F;
defparam \cpu|pcpi_mul|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[13]~74 (
// Equation(s):
// \cpu|pcpi_mul|rd[13]~74_combout  = (\cpu|pcpi_mul|this_rs2[13]~6_combout  & ((\cpu|pcpi_mul|Add6~2_combout  & (\cpu|pcpi_mul|rd[12]~73  & VCC)) # (!\cpu|pcpi_mul|Add6~2_combout  & (!\cpu|pcpi_mul|rd[12]~73 )))) # (!\cpu|pcpi_mul|this_rs2[13]~6_combout  & 
// ((\cpu|pcpi_mul|Add6~2_combout  & (!\cpu|pcpi_mul|rd[12]~73 )) # (!\cpu|pcpi_mul|Add6~2_combout  & ((\cpu|pcpi_mul|rd[12]~73 ) # (GND)))))
// \cpu|pcpi_mul|rd[13]~75  = CARRY((\cpu|pcpi_mul|this_rs2[13]~6_combout  & (!\cpu|pcpi_mul|Add6~2_combout  & !\cpu|pcpi_mul|rd[12]~73 )) # (!\cpu|pcpi_mul|this_rs2[13]~6_combout  & ((!\cpu|pcpi_mul|rd[12]~73 ) # (!\cpu|pcpi_mul|Add6~2_combout ))))

	.dataa(\cpu|pcpi_mul|this_rs2[13]~6_combout ),
	.datab(\cpu|pcpi_mul|Add6~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[12]~73 ),
	.combout(\cpu|pcpi_mul|rd[13]~74_combout ),
	.cout(\cpu|pcpi_mul|rd[13]~75 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[13]~74 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[13]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y14_N25
dffeas \cpu|pcpi_mul|rd[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[13]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[13] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N6
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add6~4 (
// Equation(s):
// \cpu|pcpi_mul|Add6~4_combout  = (\cpu|pcpi_mul|rd [14] & (\cpu|pcpi_mul|Add6~3  $ (GND))) # (!\cpu|pcpi_mul|rd [14] & (!\cpu|pcpi_mul|Add6~3  & VCC))
// \cpu|pcpi_mul|Add6~5  = CARRY((\cpu|pcpi_mul|rd [14] & !\cpu|pcpi_mul|Add6~3 ))

	.dataa(\cpu|pcpi_mul|rd [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add6~3 ),
	.combout(\cpu|pcpi_mul|Add6~4_combout ),
	.cout(\cpu|pcpi_mul|Add6~5 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add6~4 .lut_mask = 16'hA50A;
defparam \cpu|pcpi_mul|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[14]~5 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[14]~5_combout  = (\cpu|pcpi_mul|rs2 [14] & \cpu|pcpi_mul|rs1 [0])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs2 [14]),
	.datac(\cpu|pcpi_mul|rs1 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[14]~5 .lut_mask = 16'hC0C0;
defparam \cpu|pcpi_mul|this_rs2[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N26
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[14]~76 (
// Equation(s):
// \cpu|pcpi_mul|rd[14]~76_combout  = ((\cpu|pcpi_mul|Add6~4_combout  $ (\cpu|pcpi_mul|this_rs2[14]~5_combout  $ (!\cpu|pcpi_mul|rd[13]~75 )))) # (GND)
// \cpu|pcpi_mul|rd[14]~77  = CARRY((\cpu|pcpi_mul|Add6~4_combout  & ((\cpu|pcpi_mul|this_rs2[14]~5_combout ) # (!\cpu|pcpi_mul|rd[13]~75 ))) # (!\cpu|pcpi_mul|Add6~4_combout  & (\cpu|pcpi_mul|this_rs2[14]~5_combout  & !\cpu|pcpi_mul|rd[13]~75 )))

	.dataa(\cpu|pcpi_mul|Add6~4_combout ),
	.datab(\cpu|pcpi_mul|this_rs2[14]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[13]~75 ),
	.combout(\cpu|pcpi_mul|rd[14]~76_combout ),
	.cout(\cpu|pcpi_mul|rd[14]~77 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[14]~76 .lut_mask = 16'h698E;
defparam \cpu|pcpi_mul|rd[14]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y14_N27
dffeas \cpu|pcpi_mul|rd[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[14]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[14] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N8
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add6~6 (
// Equation(s):
// \cpu|pcpi_mul|Add6~6_combout  = (\cpu|pcpi_mul|rd [15] & (!\cpu|pcpi_mul|Add6~5 )) # (!\cpu|pcpi_mul|rd [15] & ((\cpu|pcpi_mul|Add6~5 ) # (GND)))
// \cpu|pcpi_mul|Add6~7  = CARRY((!\cpu|pcpi_mul|Add6~5 ) # (!\cpu|pcpi_mul|rd [15]))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add6~5 ),
	.combout(\cpu|pcpi_mul|Add6~6_combout ),
	.cout(\cpu|pcpi_mul|Add6~7 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add6~6 .lut_mask = 16'h3C3F;
defparam \cpu|pcpi_mul|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N28
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[15]~78 (
// Equation(s):
// \cpu|pcpi_mul|rd[15]~78_combout  = (\cpu|pcpi_mul|this_rs2[15]~4_combout  & ((\cpu|pcpi_mul|Add6~6_combout  & (\cpu|pcpi_mul|rd[14]~77  & VCC)) # (!\cpu|pcpi_mul|Add6~6_combout  & (!\cpu|pcpi_mul|rd[14]~77 )))) # (!\cpu|pcpi_mul|this_rs2[15]~4_combout  & 
// ((\cpu|pcpi_mul|Add6~6_combout  & (!\cpu|pcpi_mul|rd[14]~77 )) # (!\cpu|pcpi_mul|Add6~6_combout  & ((\cpu|pcpi_mul|rd[14]~77 ) # (GND)))))
// \cpu|pcpi_mul|rd[15]~79  = CARRY((\cpu|pcpi_mul|this_rs2[15]~4_combout  & (!\cpu|pcpi_mul|Add6~6_combout  & !\cpu|pcpi_mul|rd[14]~77 )) # (!\cpu|pcpi_mul|this_rs2[15]~4_combout  & ((!\cpu|pcpi_mul|rd[14]~77 ) # (!\cpu|pcpi_mul|Add6~6_combout ))))

	.dataa(\cpu|pcpi_mul|this_rs2[15]~4_combout ),
	.datab(\cpu|pcpi_mul|Add6~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[14]~77 ),
	.combout(\cpu|pcpi_mul|rd[15]~78_combout ),
	.cout(\cpu|pcpi_mul|rd[15]~79 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[15]~78 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[15]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y14_N29
dffeas \cpu|pcpi_mul|rd[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[15]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[15] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N10
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add6~8 (
// Equation(s):
// \cpu|pcpi_mul|Add6~8_combout  = !\cpu|pcpi_mul|Add6~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|pcpi_mul|Add6~7 ),
	.combout(\cpu|pcpi_mul|Add6~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|Add6~8 .lut_mask = 16'h0F0F;
defparam \cpu|pcpi_mul|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N30
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rdx[16]~29 (
// Equation(s):
// \cpu|pcpi_mul|rdx[16]~29_combout  = \cpu|pcpi_mul|rd[15]~79  $ (!\cpu|pcpi_mul|Add6~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|Add6~8_combout ),
	.cin(\cpu|pcpi_mul|rd[15]~79 ),
	.combout(\cpu|pcpi_mul|rdx[16]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[16]~29 .lut_mask = 16'hF00F;
defparam \cpu|pcpi_mul|rdx[16]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y14_N31
dffeas \cpu|pcpi_mul|rdx[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rdx[16]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rdx [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[16] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rdx[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N0
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add8~0 (
// Equation(s):
// \cpu|pcpi_mul|Add8~0_combout  = (\cpu|pcpi_mul|rdx [16] & (\cpu|pcpi_mul|rd [16] $ (VCC))) # (!\cpu|pcpi_mul|rdx [16] & (\cpu|pcpi_mul|rd [16] & VCC))
// \cpu|pcpi_mul|Add8~1  = CARRY((\cpu|pcpi_mul|rdx [16] & \cpu|pcpi_mul|rd [16]))

	.dataa(\cpu|pcpi_mul|rdx [16]),
	.datab(\cpu|pcpi_mul|rd [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|Add8~0_combout ),
	.cout(\cpu|pcpi_mul|Add8~1 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add8~0 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[16]~128 (
// Equation(s):
// \cpu|pcpi_mul|rd[16]~128_combout  = (\cpu|pcpi_mul|this_rs2[16]~32_combout  & (\cpu|pcpi_mul|Add8~0_combout  $ (VCC))) # (!\cpu|pcpi_mul|this_rs2[16]~32_combout  & (\cpu|pcpi_mul|Add8~0_combout  & VCC))
// \cpu|pcpi_mul|rd[16]~129  = CARRY((\cpu|pcpi_mul|this_rs2[16]~32_combout  & \cpu|pcpi_mul|Add8~0_combout ))

	.dataa(\cpu|pcpi_mul|this_rs2[16]~32_combout ),
	.datab(\cpu|pcpi_mul|Add8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rd[16]~128_combout ),
	.cout(\cpu|pcpi_mul|rd[16]~129 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[16]~128 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|rd[16]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N21
dffeas \cpu|pcpi_mul|rd[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[16]~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[16] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~15 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~15_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [48])) # (!\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [16])))

	.dataa(\cpu|pcpi_mul|rd [48]),
	.datab(\cpu|pcpi_mul|WideOr0~0_combout ),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rd [16]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~15 .lut_mask = 16'hBB88;
defparam \cpu|pcpi_mul|pcpi_rd~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N19
dffeas \cpu|pcpi_mul|pcpi_rd[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[16] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N1
dffeas \cpu|pcpi_div|pcpi_rd[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[16]~65_combout ),
	.asdata(\cpu|pcpi_div|Add2~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[16] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N24
fiftyfivenm_lcell_comb \cpu|Selector450~1 (
// Equation(s):
// \cpu|Selector450~1_combout  = (\cpu|reg_out[2]~9_combout  & (\cpu|reg_out[2]~10_combout  & ((\cpu|pcpi_div|pcpi_rd [16])))) # (!\cpu|reg_out[2]~9_combout  & ((\cpu|pcpi_mul|pcpi_rd [16]) # ((\cpu|reg_out[2]~10_combout  & \cpu|pcpi_div|pcpi_rd [16]))))

	.dataa(\cpu|reg_out[2]~9_combout ),
	.datab(\cpu|reg_out[2]~10_combout ),
	.datac(\cpu|pcpi_mul|pcpi_rd [16]),
	.datad(\cpu|pcpi_div|pcpi_rd [16]),
	.cin(gnd),
	.combout(\cpu|Selector450~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector450~1 .lut_mask = 16'hDC50;
defparam \cpu|Selector450~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
fiftyfivenm_lcell_comb \cpu|Selector450~2 (
// Equation(s):
// \cpu|Selector450~2_combout  = (\cpu|cpu_state.cpu_state_exec~q  & ((\cpu|Add10~32_combout ) # ((!\cpu|reg_out[16]~13_combout  & mem_rdata[16])))) # (!\cpu|cpu_state.cpu_state_exec~q  & (((!\cpu|reg_out[16]~13_combout  & mem_rdata[16]))))

	.dataa(\cpu|cpu_state.cpu_state_exec~q ),
	.datab(\cpu|Add10~32_combout ),
	.datac(\cpu|reg_out[16]~13_combout ),
	.datad(mem_rdata[16]),
	.cin(gnd),
	.combout(\cpu|Selector450~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector450~2 .lut_mask = 16'h8F88;
defparam \cpu|Selector450~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
fiftyfivenm_lcell_comb \cpu|irq_mask~81 (
// Equation(s):
// \cpu|irq_mask~81_combout  = ((\cpu|cpuregs_rs1[16]~16_combout ) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\cpu|cpuregs_rs1[16]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|irq_mask~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~81 .lut_mask = 16'hF7F7;
defparam \cpu|irq_mask~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N1
dffeas \cpu|irq_mask[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[16] .is_wysiwyg = "true";
defparam \cpu|irq_mask[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N24
fiftyfivenm_lcell_comb \cpu|Selector450~3 (
// Equation(s):
// \cpu|Selector450~3_combout  = (\cpu|reg_out[2]~4_combout  & ((\cpu|count_cycle [48]) # ((!\cpu|reg_out[2]~1_combout )))) # (!\cpu|reg_out[2]~4_combout  & (((\cpu|count_cycle [16] & \cpu|reg_out[2]~1_combout ))))

	.dataa(\cpu|count_cycle [48]),
	.datab(\cpu|count_cycle [16]),
	.datac(\cpu|reg_out[2]~4_combout ),
	.datad(\cpu|reg_out[2]~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector450~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector450~3 .lut_mask = 16'hACF0;
defparam \cpu|Selector450~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N2
fiftyfivenm_lcell_comb \cpu|Selector450~4 (
// Equation(s):
// \cpu|Selector450~4_combout  = (\cpu|reg_out[2]~1_combout  & (((\cpu|Selector450~3_combout )))) # (!\cpu|reg_out[2]~1_combout  & ((\cpu|Selector450~3_combout  & (\cpu|count_instr [48])) # (!\cpu|Selector450~3_combout  & ((\cpu|count_instr [16])))))

	.dataa(\cpu|count_instr [48]),
	.datab(\cpu|reg_out[2]~1_combout ),
	.datac(\cpu|count_instr [16]),
	.datad(\cpu|Selector450~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector450~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector450~4 .lut_mask = 16'hEE30;
defparam \cpu|Selector450~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
fiftyfivenm_lcell_comb \cpu|Selector450~5 (
// Equation(s):
// \cpu|Selector450~5_combout  = (\cpu|reg_out[2]~0_combout  & ((\cpu|reg_out[2]~3_combout  & (\cpu|cpuregs_rs1[16]~16_combout )) # (!\cpu|reg_out[2]~3_combout  & ((\cpu|Selector450~4_combout ))))) # (!\cpu|reg_out[2]~0_combout  & 
// (((\cpu|reg_out[2]~3_combout ))))

	.dataa(\cpu|reg_out[2]~0_combout ),
	.datab(\cpu|cpuregs_rs1[16]~16_combout ),
	.datac(\cpu|Selector450~4_combout ),
	.datad(\cpu|reg_out[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector450~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector450~5 .lut_mask = 16'hDDA0;
defparam \cpu|Selector450~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
fiftyfivenm_lcell_comb \cpu|Selector450~6 (
// Equation(s):
// \cpu|Selector450~6_combout  = (\cpu|reg_out[2]~0_combout  & (((\cpu|Selector450~5_combout )))) # (!\cpu|reg_out[2]~0_combout  & ((\cpu|Selector450~5_combout  & ((\cpu|timer [16]))) # (!\cpu|Selector450~5_combout  & (\cpu|irq_mask [16]))))

	.dataa(\cpu|reg_out[2]~0_combout ),
	.datab(\cpu|irq_mask [16]),
	.datac(\cpu|timer [16]),
	.datad(\cpu|Selector450~5_combout ),
	.cin(gnd),
	.combout(\cpu|Selector450~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector450~6 .lut_mask = 16'hFA44;
defparam \cpu|Selector450~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
fiftyfivenm_lcell_comb \cpu|Selector450~8 (
// Equation(s):
// \cpu|Selector450~8_combout  = ((\cpu|Selector450~2_combout ) # ((\cpu|reg_out[2]~12_combout  & \cpu|Selector450~6_combout ))) # (!\cpu|Selector450~7_combout )

	.dataa(\cpu|Selector450~7_combout ),
	.datab(\cpu|reg_out[2]~12_combout ),
	.datac(\cpu|Selector450~2_combout ),
	.datad(\cpu|Selector450~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector450~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector450~8 .lut_mask = 16'hFDF5;
defparam \cpu|Selector450~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N10
fiftyfivenm_lcell_comb \cpu|Selector450~9 (
// Equation(s):
// \cpu|Selector450~9_combout  = (\cpu|mem_wordsize.00~q  & (\cpu|reg_out[16]~13_combout  & ((\cpu|Selector450~1_combout ) # (\cpu|Selector450~8_combout )))) # (!\cpu|mem_wordsize.00~q  & ((\cpu|Selector450~1_combout ) # ((\cpu|Selector450~8_combout ))))

	.dataa(\cpu|mem_wordsize.00~q ),
	.datab(\cpu|Selector450~1_combout ),
	.datac(\cpu|reg_out[16]~13_combout ),
	.datad(\cpu|Selector450~8_combout ),
	.cin(gnd),
	.combout(\cpu|Selector450~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector450~9 .lut_mask = 16'hF5C4;
defparam \cpu|Selector450~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N11
dffeas \cpu|reg_out[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector450~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[16] .is_wysiwyg = "true";
defparam \cpu|reg_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N20
fiftyfivenm_lcell_comb \cpu|Selector141~0 (
// Equation(s):
// \cpu|Selector141~0_combout  = (\cpu|latched_stalu~q  & (\cpu|alu_out_q [16])) # (!\cpu|latched_stalu~q  & ((\cpu|reg_out [16])))

	.dataa(gnd),
	.datab(\cpu|latched_stalu~q ),
	.datac(\cpu|alu_out_q [16]),
	.datad(\cpu|reg_out [16]),
	.cin(gnd),
	.combout(\cpu|Selector141~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector141~0 .lut_mask = 16'hF3C0;
defparam \cpu|Selector141~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N10
fiftyfivenm_lcell_comb \cpu|Selector141~1 (
// Equation(s):
// \cpu|Selector141~1_combout  = (!\cpu|irq_state [0] & ((\cpu|always18~8_combout  & (\cpu|Selector141~0_combout )) # (!\cpu|always18~8_combout  & ((\cpu|Add3~30_combout )))))

	.dataa(\cpu|Selector141~0_combout ),
	.datab(\cpu|irq_state [0]),
	.datac(\cpu|always18~8_combout ),
	.datad(\cpu|Add3~30_combout ),
	.cin(gnd),
	.combout(\cpu|Selector141~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector141~1 .lut_mask = 16'h2320;
defparam \cpu|Selector141~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N16
fiftyfivenm_lcell_comb \cpu|Selector141~2 (
// Equation(s):
// \cpu|Selector141~2_combout  = (!\cpu|irq_state [1] & ((\cpu|Selector141~1_combout ) # ((\cpu|reg_next_pc [16] & \cpu|irq_state [0]))))

	.dataa(\cpu|Selector141~1_combout ),
	.datab(\cpu|reg_next_pc [16]),
	.datac(\cpu|irq_state [1]),
	.datad(\cpu|irq_state [0]),
	.cin(gnd),
	.combout(\cpu|Selector141~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector141~2 .lut_mask = 16'h0E0A;
defparam \cpu|Selector141~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N30
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[10]~44 (
// Equation(s):
// \cpu|cpuregs_rs1[10]~44_combout  = (\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [23]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a10 ))

	.dataa(gnd),
	.datab(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a10 ),
	.datac(\cpu|cpuregs~3_combout ),
	.datad(\cpu|cpuregs_rtl_0_bypass [23]),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[10]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[10]~44 .lut_mask = 16'hFC0C;
defparam \cpu|cpuregs_rs1[10]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N16
fiftyfivenm_lcell_comb \cpu|Selector496~0 (
// Equation(s):
// \cpu|Selector496~0_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|is_lui_auipc_jal~q ) # ((\cpu|WideOr22~combout  & \cpu|cpuregs_rs1[10]~44_combout ))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|is_lui_auipc_jal~q ),
	.datac(\cpu|cpuregs_rs1[10]~44_combout ),
	.datad(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.cin(gnd),
	.combout(\cpu|Selector496~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector496~0 .lut_mask = 16'hEC00;
defparam \cpu|Selector496~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N10
fiftyfivenm_lcell_comb \cpu|Selector496~1 (
// Equation(s):
// \cpu|Selector496~1_combout  = (\cpu|Selector506~5_combout  & (((\cpu|Selector496~0_combout )))) # (!\cpu|Selector506~5_combout  & ((\cpu|Selector496~0_combout  & ((\cpu|reg_pc [10]))) # (!\cpu|Selector496~0_combout  & (\cpu|Add13~20_combout ))))

	.dataa(\cpu|Add13~20_combout ),
	.datab(\cpu|reg_pc [10]),
	.datac(\cpu|Selector506~5_combout ),
	.datad(\cpu|Selector496~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector496~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector496~1 .lut_mask = 16'hFC0A;
defparam \cpu|Selector496~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N6
fiftyfivenm_lcell_comb \cpu|Selector496~2 (
// Equation(s):
// \cpu|Selector496~2_combout  = (\cpu|Selector496~1_combout  & (((!\cpu|cpu_state.cpu_state_ld_rs1~q ) # (!\cpu|instr_lui~q )) # (!\cpu|is_lui_auipc_jal~q )))

	.dataa(\cpu|is_lui_auipc_jal~q ),
	.datab(\cpu|instr_lui~q ),
	.datac(\cpu|Selector496~1_combout ),
	.datad(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.cin(gnd),
	.combout(\cpu|Selector496~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector496~2 .lut_mask = 16'h70F0;
defparam \cpu|Selector496~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N7
dffeas \cpu|reg_op1[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector496~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[10] .is_wysiwyg = "true";
defparam \cpu|reg_op1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N22
fiftyfivenm_lcell_comb \cpu|Add13~22 (
// Equation(s):
// \cpu|Add13~22_combout  = (\cpu|reg_op1 [11] & ((\cpu|decoded_imm [11] & (\cpu|Add13~21  & VCC)) # (!\cpu|decoded_imm [11] & (!\cpu|Add13~21 )))) # (!\cpu|reg_op1 [11] & ((\cpu|decoded_imm [11] & (!\cpu|Add13~21 )) # (!\cpu|decoded_imm [11] & 
// ((\cpu|Add13~21 ) # (GND)))))
// \cpu|Add13~23  = CARRY((\cpu|reg_op1 [11] & (!\cpu|decoded_imm [11] & !\cpu|Add13~21 )) # (!\cpu|reg_op1 [11] & ((!\cpu|Add13~21 ) # (!\cpu|decoded_imm [11]))))

	.dataa(\cpu|reg_op1 [11]),
	.datab(\cpu|decoded_imm [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~21 ),
	.combout(\cpu|Add13~22_combout ),
	.cout(\cpu|Add13~23 ));
// synopsys translate_off
defparam \cpu|Add13~22 .lut_mask = 16'h9617;
defparam \cpu|Add13~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N8
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[11]~45 (
// Equation(s):
// \cpu|cpuregs_rs1[11]~45_combout  = (\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0_bypass [24])) # (!\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0|auto_generated|ram_block1a11 )))

	.dataa(gnd),
	.datab(\cpu|cpuregs~3_combout ),
	.datac(\cpu|cpuregs_rtl_0_bypass [24]),
	.datad(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[11]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[11]~45 .lut_mask = 16'hF3C0;
defparam \cpu|cpuregs_rs1[11]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N6
fiftyfivenm_lcell_comb \cpu|Selector495~0 (
// Equation(s):
// \cpu|Selector495~0_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|is_lui_auipc_jal~q ) # ((\cpu|WideOr22~combout  & \cpu|cpuregs_rs1[11]~45_combout ))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|is_lui_auipc_jal~q ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|cpuregs_rs1[11]~45_combout ),
	.cin(gnd),
	.combout(\cpu|Selector495~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector495~0 .lut_mask = 16'hE0C0;
defparam \cpu|Selector495~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N0
fiftyfivenm_lcell_comb \cpu|Selector495~1 (
// Equation(s):
// \cpu|Selector495~1_combout  = (\cpu|Selector506~5_combout  & (((\cpu|Selector495~0_combout )))) # (!\cpu|Selector506~5_combout  & ((\cpu|Selector495~0_combout  & ((\cpu|reg_pc [11]))) # (!\cpu|Selector495~0_combout  & (\cpu|Add13~22_combout ))))

	.dataa(\cpu|Selector506~5_combout ),
	.datab(\cpu|Add13~22_combout ),
	.datac(\cpu|reg_pc [11]),
	.datad(\cpu|Selector495~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector495~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector495~1 .lut_mask = 16'hFA44;
defparam \cpu|Selector495~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N24
fiftyfivenm_lcell_comb \cpu|Selector495~2 (
// Equation(s):
// \cpu|Selector495~2_combout  = (\cpu|Selector495~1_combout  & (((!\cpu|instr_lui~q ) # (!\cpu|cpu_state.cpu_state_ld_rs1~q )) # (!\cpu|is_lui_auipc_jal~q )))

	.dataa(\cpu|is_lui_auipc_jal~q ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|Selector495~1_combout ),
	.datad(\cpu|instr_lui~q ),
	.cin(gnd),
	.combout(\cpu|Selector495~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector495~2 .lut_mask = 16'h70F0;
defparam \cpu|Selector495~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N25
dffeas \cpu|reg_op1[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector495~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[11] .is_wysiwyg = "true";
defparam \cpu|reg_op1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N24
fiftyfivenm_lcell_comb \cpu|Add13~24 (
// Equation(s):
// \cpu|Add13~24_combout  = ((\cpu|reg_op1 [12] $ (\cpu|decoded_imm [12] $ (!\cpu|Add13~23 )))) # (GND)
// \cpu|Add13~25  = CARRY((\cpu|reg_op1 [12] & ((\cpu|decoded_imm [12]) # (!\cpu|Add13~23 ))) # (!\cpu|reg_op1 [12] & (\cpu|decoded_imm [12] & !\cpu|Add13~23 )))

	.dataa(\cpu|reg_op1 [12]),
	.datab(\cpu|decoded_imm [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~23 ),
	.combout(\cpu|Add13~24_combout ),
	.cout(\cpu|Add13~25 ));
// synopsys translate_off
defparam \cpu|Add13~24 .lut_mask = 16'h698E;
defparam \cpu|Add13~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N18
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[12]~46 (
// Equation(s):
// \cpu|cpuregs_rs1[12]~46_combout  = (\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [25]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a12 ))

	.dataa(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a12 ),
	.datab(gnd),
	.datac(\cpu|cpuregs_rtl_0_bypass [25]),
	.datad(\cpu|cpuregs~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[12]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[12]~46 .lut_mask = 16'hF0AA;
defparam \cpu|cpuregs_rs1[12]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N28
fiftyfivenm_lcell_comb \cpu|Selector494~0 (
// Equation(s):
// \cpu|Selector494~0_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|is_lui_auipc_jal~q ) # ((\cpu|WideOr22~combout  & \cpu|cpuregs_rs1[12]~46_combout ))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|is_lui_auipc_jal~q ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|cpuregs_rs1[12]~46_combout ),
	.cin(gnd),
	.combout(\cpu|Selector494~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector494~0 .lut_mask = 16'hE0C0;
defparam \cpu|Selector494~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N22
fiftyfivenm_lcell_comb \cpu|Selector494~1 (
// Equation(s):
// \cpu|Selector494~1_combout  = (\cpu|Selector506~5_combout  & (((\cpu|Selector494~0_combout )))) # (!\cpu|Selector506~5_combout  & ((\cpu|Selector494~0_combout  & (\cpu|reg_pc [12])) # (!\cpu|Selector494~0_combout  & ((\cpu|Add13~24_combout )))))

	.dataa(\cpu|reg_pc [12]),
	.datab(\cpu|Add13~24_combout ),
	.datac(\cpu|Selector506~5_combout ),
	.datad(\cpu|Selector494~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector494~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector494~1 .lut_mask = 16'hFA0C;
defparam \cpu|Selector494~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
fiftyfivenm_lcell_comb \cpu|Selector494~2 (
// Equation(s):
// \cpu|Selector494~2_combout  = (\cpu|Selector494~1_combout  & (((!\cpu|is_lui_auipc_jal~q ) # (!\cpu|cpu_state.cpu_state_ld_rs1~q )) # (!\cpu|instr_lui~q )))

	.dataa(\cpu|instr_lui~q ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|Selector494~1_combout ),
	.datad(\cpu|is_lui_auipc_jal~q ),
	.cin(gnd),
	.combout(\cpu|Selector494~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector494~2 .lut_mask = 16'h70F0;
defparam \cpu|Selector494~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N31
dffeas \cpu|reg_op1[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector494~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[12] .is_wysiwyg = "true";
defparam \cpu|reg_op1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N26
fiftyfivenm_lcell_comb \cpu|Add13~26 (
// Equation(s):
// \cpu|Add13~26_combout  = (\cpu|decoded_imm [13] & ((\cpu|reg_op1 [13] & (\cpu|Add13~25  & VCC)) # (!\cpu|reg_op1 [13] & (!\cpu|Add13~25 )))) # (!\cpu|decoded_imm [13] & ((\cpu|reg_op1 [13] & (!\cpu|Add13~25 )) # (!\cpu|reg_op1 [13] & ((\cpu|Add13~25 ) # 
// (GND)))))
// \cpu|Add13~27  = CARRY((\cpu|decoded_imm [13] & (!\cpu|reg_op1 [13] & !\cpu|Add13~25 )) # (!\cpu|decoded_imm [13] & ((!\cpu|Add13~25 ) # (!\cpu|reg_op1 [13]))))

	.dataa(\cpu|decoded_imm [13]),
	.datab(\cpu|reg_op1 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~25 ),
	.combout(\cpu|Add13~26_combout ),
	.cout(\cpu|Add13~27 ));
// synopsys translate_off
defparam \cpu|Add13~26 .lut_mask = 16'h9617;
defparam \cpu|Add13~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N0
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[13]~47 (
// Equation(s):
// \cpu|cpuregs_rs1[13]~47_combout  = (\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [26]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a13 ))

	.dataa(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a13 ),
	.datab(gnd),
	.datac(\cpu|cpuregs_rtl_0_bypass [26]),
	.datad(\cpu|cpuregs~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[13]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[13]~47 .lut_mask = 16'hF0AA;
defparam \cpu|cpuregs_rs1[13]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N28
fiftyfivenm_lcell_comb \cpu|Selector493~0 (
// Equation(s):
// \cpu|Selector493~0_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|is_lui_auipc_jal~q ) # ((\cpu|WideOr22~combout  & \cpu|cpuregs_rs1[13]~47_combout ))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|is_lui_auipc_jal~q ),
	.datad(\cpu|cpuregs_rs1[13]~47_combout ),
	.cin(gnd),
	.combout(\cpu|Selector493~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector493~0 .lut_mask = 16'hC8C0;
defparam \cpu|Selector493~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N6
fiftyfivenm_lcell_comb \cpu|Selector493~1 (
// Equation(s):
// \cpu|Selector493~1_combout  = (\cpu|Selector506~5_combout  & (((\cpu|Selector493~0_combout )))) # (!\cpu|Selector506~5_combout  & ((\cpu|Selector493~0_combout  & ((\cpu|reg_pc [13]))) # (!\cpu|Selector493~0_combout  & (\cpu|Add13~26_combout ))))

	.dataa(\cpu|Add13~26_combout ),
	.datab(\cpu|Selector506~5_combout ),
	.datac(\cpu|reg_pc [13]),
	.datad(\cpu|Selector493~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector493~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector493~1 .lut_mask = 16'hFC22;
defparam \cpu|Selector493~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
fiftyfivenm_lcell_comb \cpu|Selector493~2 (
// Equation(s):
// \cpu|Selector493~2_combout  = (\cpu|Selector493~1_combout  & (((!\cpu|is_lui_auipc_jal~q ) # (!\cpu|cpu_state.cpu_state_ld_rs1~q )) # (!\cpu|instr_lui~q )))

	.dataa(\cpu|instr_lui~q ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|Selector493~1_combout ),
	.datad(\cpu|is_lui_auipc_jal~q ),
	.cin(gnd),
	.combout(\cpu|Selector493~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector493~2 .lut_mask = 16'h70F0;
defparam \cpu|Selector493~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N1
dffeas \cpu|reg_op1[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector493~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[13] .is_wysiwyg = "true";
defparam \cpu|reg_op1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N28
fiftyfivenm_lcell_comb \cpu|Add13~28 (
// Equation(s):
// \cpu|Add13~28_combout  = ((\cpu|reg_op1 [14] $ (\cpu|decoded_imm [14] $ (!\cpu|Add13~27 )))) # (GND)
// \cpu|Add13~29  = CARRY((\cpu|reg_op1 [14] & ((\cpu|decoded_imm [14]) # (!\cpu|Add13~27 ))) # (!\cpu|reg_op1 [14] & (\cpu|decoded_imm [14] & !\cpu|Add13~27 )))

	.dataa(\cpu|reg_op1 [14]),
	.datab(\cpu|decoded_imm [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~27 ),
	.combout(\cpu|Add13~28_combout ),
	.cout(\cpu|Add13~29 ));
// synopsys translate_off
defparam \cpu|Add13~28 .lut_mask = 16'h698E;
defparam \cpu|Add13~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N30
fiftyfivenm_lcell_comb \cpu|Add13~30 (
// Equation(s):
// \cpu|Add13~30_combout  = (\cpu|reg_op1 [15] & ((\cpu|decoded_imm [15] & (\cpu|Add13~29  & VCC)) # (!\cpu|decoded_imm [15] & (!\cpu|Add13~29 )))) # (!\cpu|reg_op1 [15] & ((\cpu|decoded_imm [15] & (!\cpu|Add13~29 )) # (!\cpu|decoded_imm [15] & 
// ((\cpu|Add13~29 ) # (GND)))))
// \cpu|Add13~31  = CARRY((\cpu|reg_op1 [15] & (!\cpu|decoded_imm [15] & !\cpu|Add13~29 )) # (!\cpu|reg_op1 [15] & ((!\cpu|Add13~29 ) # (!\cpu|decoded_imm [15]))))

	.dataa(\cpu|reg_op1 [15]),
	.datab(\cpu|decoded_imm [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~29 ),
	.combout(\cpu|Add13~30_combout ),
	.cout(\cpu|Add13~31 ));
// synopsys translate_off
defparam \cpu|Add13~30 .lut_mask = 16'h9617;
defparam \cpu|Add13~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N0
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[15]~15 (
// Equation(s):
// \cpu|cpuregs_rs1[15]~15_combout  = (\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [28]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a15 ))

	.dataa(gnd),
	.datab(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\cpu|cpuregs_rtl_0_bypass [28]),
	.datad(\cpu|cpuregs~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[15]~15 .lut_mask = 16'hF0CC;
defparam \cpu|cpuregs_rs1[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N14
fiftyfivenm_lcell_comb \cpu|Selector491~0 (
// Equation(s):
// \cpu|Selector491~0_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|is_lui_auipc_jal~q ) # ((\cpu|WideOr22~combout  & \cpu|cpuregs_rs1[15]~15_combout ))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|is_lui_auipc_jal~q ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|cpuregs_rs1[15]~15_combout ),
	.cin(gnd),
	.combout(\cpu|Selector491~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector491~0 .lut_mask = 16'hE0C0;
defparam \cpu|Selector491~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
fiftyfivenm_lcell_comb \cpu|Selector491~1 (
// Equation(s):
// \cpu|Selector491~1_combout  = (\cpu|Selector506~5_combout  & (((\cpu|Selector491~0_combout )))) # (!\cpu|Selector506~5_combout  & ((\cpu|Selector491~0_combout  & (\cpu|reg_pc [15])) # (!\cpu|Selector491~0_combout  & ((\cpu|Add13~30_combout )))))

	.dataa(\cpu|Selector506~5_combout ),
	.datab(\cpu|reg_pc [15]),
	.datac(\cpu|Add13~30_combout ),
	.datad(\cpu|Selector491~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector491~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector491~1 .lut_mask = 16'hEE50;
defparam \cpu|Selector491~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
fiftyfivenm_lcell_comb \cpu|Selector491~2 (
// Equation(s):
// \cpu|Selector491~2_combout  = (\cpu|Selector491~1_combout  & (((!\cpu|cpu_state.cpu_state_ld_rs1~q ) # (!\cpu|is_lui_auipc_jal~q )) # (!\cpu|instr_lui~q )))

	.dataa(\cpu|instr_lui~q ),
	.datab(\cpu|is_lui_auipc_jal~q ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|Selector491~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector491~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector491~2 .lut_mask = 16'h7F00;
defparam \cpu|Selector491~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N17
dffeas \cpu|reg_op1[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector491~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[15] .is_wysiwyg = "true";
defparam \cpu|reg_op1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N0
fiftyfivenm_lcell_comb \cpu|Add13~32 (
// Equation(s):
// \cpu|Add13~32_combout  = ((\cpu|decoded_imm [16] $ (\cpu|reg_op1 [16] $ (!\cpu|Add13~31 )))) # (GND)
// \cpu|Add13~33  = CARRY((\cpu|decoded_imm [16] & ((\cpu|reg_op1 [16]) # (!\cpu|Add13~31 ))) # (!\cpu|decoded_imm [16] & (\cpu|reg_op1 [16] & !\cpu|Add13~31 )))

	.dataa(\cpu|decoded_imm [16]),
	.datab(\cpu|reg_op1 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~31 ),
	.combout(\cpu|Add13~32_combout ),
	.cout(\cpu|Add13~33 ));
// synopsys translate_off
defparam \cpu|Add13~32 .lut_mask = 16'h698E;
defparam \cpu|Add13~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N10
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[16]~17 (
// Equation(s):
// \cpu|cpuregs_rs1[16]~17_combout  = (\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [29]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a16 ))

	.dataa(gnd),
	.datab(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\cpu|cpuregs~3_combout ),
	.datad(\cpu|cpuregs_rtl_0_bypass [29]),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[16]~17 .lut_mask = 16'hFC0C;
defparam \cpu|cpuregs_rs1[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N12
fiftyfivenm_lcell_comb \cpu|Selector490~0 (
// Equation(s):
// \cpu|Selector490~0_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|is_lui_auipc_jal~q ) # ((\cpu|WideOr22~combout  & \cpu|cpuregs_rs1[16]~17_combout ))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|is_lui_auipc_jal~q ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|cpuregs_rs1[16]~17_combout ),
	.cin(gnd),
	.combout(\cpu|Selector490~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector490~0 .lut_mask = 16'hE0C0;
defparam \cpu|Selector490~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N6
fiftyfivenm_lcell_comb \cpu|Selector490~1 (
// Equation(s):
// \cpu|Selector490~1_combout  = (\cpu|Selector506~5_combout  & (((\cpu|Selector490~0_combout )))) # (!\cpu|Selector506~5_combout  & ((\cpu|Selector490~0_combout  & ((\cpu|reg_pc [16]))) # (!\cpu|Selector490~0_combout  & (\cpu|Add13~32_combout ))))

	.dataa(\cpu|Add13~32_combout ),
	.datab(\cpu|Selector506~5_combout ),
	.datac(\cpu|reg_pc [16]),
	.datad(\cpu|Selector490~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector490~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector490~1 .lut_mask = 16'hFC22;
defparam \cpu|Selector490~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N8
fiftyfivenm_lcell_comb \cpu|Selector490~2 (
// Equation(s):
// \cpu|Selector490~2_combout  = (\cpu|Selector490~1_combout  & (((!\cpu|instr_lui~q ) # (!\cpu|cpu_state.cpu_state_ld_rs1~q )) # (!\cpu|is_lui_auipc_jal~q )))

	.dataa(\cpu|is_lui_auipc_jal~q ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|Selector490~1_combout ),
	.datad(\cpu|instr_lui~q ),
	.cin(gnd),
	.combout(\cpu|Selector490~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector490~2 .lut_mask = 16'h70F0;
defparam \cpu|Selector490~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N9
dffeas \cpu|reg_op1[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector490~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[16] .is_wysiwyg = "true";
defparam \cpu|reg_op1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N2
fiftyfivenm_lcell_comb \cpu|Add13~34 (
// Equation(s):
// \cpu|Add13~34_combout  = (\cpu|decoded_imm [17] & ((\cpu|reg_op1 [17] & (\cpu|Add13~33  & VCC)) # (!\cpu|reg_op1 [17] & (!\cpu|Add13~33 )))) # (!\cpu|decoded_imm [17] & ((\cpu|reg_op1 [17] & (!\cpu|Add13~33 )) # (!\cpu|reg_op1 [17] & ((\cpu|Add13~33 ) # 
// (GND)))))
// \cpu|Add13~35  = CARRY((\cpu|decoded_imm [17] & (!\cpu|reg_op1 [17] & !\cpu|Add13~33 )) # (!\cpu|decoded_imm [17] & ((!\cpu|Add13~33 ) # (!\cpu|reg_op1 [17]))))

	.dataa(\cpu|decoded_imm [17]),
	.datab(\cpu|reg_op1 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~33 ),
	.combout(\cpu|Add13~34_combout ),
	.cout(\cpu|Add13~35 ));
// synopsys translate_off
defparam \cpu|Add13~34 .lut_mask = 16'h9617;
defparam \cpu|Add13~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N2
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[17]~19 (
// Equation(s):
// \cpu|cpuregs_rs1[17]~19_combout  = (\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [30]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a17 ))

	.dataa(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a17 ),
	.datab(gnd),
	.datac(\cpu|cpuregs_rtl_0_bypass [30]),
	.datad(\cpu|cpuregs~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[17]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[17]~19 .lut_mask = 16'hF0AA;
defparam \cpu|cpuregs_rs1[17]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N20
fiftyfivenm_lcell_comb \cpu|Selector489~0 (
// Equation(s):
// \cpu|Selector489~0_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|is_lui_auipc_jal~q ) # ((\cpu|WideOr22~combout  & \cpu|cpuregs_rs1[17]~19_combout ))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|is_lui_auipc_jal~q ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|cpuregs_rs1[17]~19_combout ),
	.cin(gnd),
	.combout(\cpu|Selector489~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector489~0 .lut_mask = 16'hE0C0;
defparam \cpu|Selector489~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N30
fiftyfivenm_lcell_comb \cpu|Selector489~1 (
// Equation(s):
// \cpu|Selector489~1_combout  = (\cpu|Selector506~5_combout  & (((\cpu|Selector489~0_combout )))) # (!\cpu|Selector506~5_combout  & ((\cpu|Selector489~0_combout  & ((\cpu|reg_pc [17]))) # (!\cpu|Selector489~0_combout  & (\cpu|Add13~34_combout ))))

	.dataa(\cpu|Add13~34_combout ),
	.datab(\cpu|reg_pc [17]),
	.datac(\cpu|Selector506~5_combout ),
	.datad(\cpu|Selector489~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector489~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector489~1 .lut_mask = 16'hFC0A;
defparam \cpu|Selector489~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N10
fiftyfivenm_lcell_comb \cpu|Selector489~2 (
// Equation(s):
// \cpu|Selector489~2_combout  = (\cpu|Selector489~1_combout  & (((!\cpu|instr_lui~q ) # (!\cpu|cpu_state.cpu_state_ld_rs1~q )) # (!\cpu|is_lui_auipc_jal~q )))

	.dataa(\cpu|is_lui_auipc_jal~q ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|Selector489~1_combout ),
	.datad(\cpu|instr_lui~q ),
	.cin(gnd),
	.combout(\cpu|Selector489~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector489~2 .lut_mask = 16'h70F0;
defparam \cpu|Selector489~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N11
dffeas \cpu|reg_op1[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector489~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[17] .is_wysiwyg = "true";
defparam \cpu|reg_op1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N4
fiftyfivenm_lcell_comb \cpu|Add13~36 (
// Equation(s):
// \cpu|Add13~36_combout  = ((\cpu|reg_op1 [18] $ (\cpu|decoded_imm [18] $ (!\cpu|Add13~35 )))) # (GND)
// \cpu|Add13~37  = CARRY((\cpu|reg_op1 [18] & ((\cpu|decoded_imm [18]) # (!\cpu|Add13~35 ))) # (!\cpu|reg_op1 [18] & (\cpu|decoded_imm [18] & !\cpu|Add13~35 )))

	.dataa(\cpu|reg_op1 [18]),
	.datab(\cpu|decoded_imm [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~35 ),
	.combout(\cpu|Add13~36_combout ),
	.cout(\cpu|Add13~37 ));
// synopsys translate_off
defparam \cpu|Add13~36 .lut_mask = 16'h698E;
defparam \cpu|Add13~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N0
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[18]~21 (
// Equation(s):
// \cpu|cpuregs_rs1[18]~21_combout  = (\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [31]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a18 ))

	.dataa(gnd),
	.datab(\cpu|cpuregs~3_combout ),
	.datac(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\cpu|cpuregs_rtl_0_bypass [31]),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[18]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[18]~21 .lut_mask = 16'hFC30;
defparam \cpu|cpuregs_rs1[18]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N18
fiftyfivenm_lcell_comb \cpu|Selector488~0 (
// Equation(s):
// \cpu|Selector488~0_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|is_lui_auipc_jal~q ) # ((\cpu|WideOr22~combout  & \cpu|cpuregs_rs1[18]~21_combout ))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|cpuregs_rs1[18]~21_combout ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|is_lui_auipc_jal~q ),
	.cin(gnd),
	.combout(\cpu|Selector488~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector488~0 .lut_mask = 16'hF080;
defparam \cpu|Selector488~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
fiftyfivenm_lcell_comb \cpu|Selector488~1 (
// Equation(s):
// \cpu|Selector488~1_combout  = (\cpu|Selector506~5_combout  & (((\cpu|Selector488~0_combout )))) # (!\cpu|Selector506~5_combout  & ((\cpu|Selector488~0_combout  & ((\cpu|reg_pc [18]))) # (!\cpu|Selector488~0_combout  & (\cpu|Add13~36_combout ))))

	.dataa(\cpu|Add13~36_combout ),
	.datab(\cpu|reg_pc [18]),
	.datac(\cpu|Selector506~5_combout ),
	.datad(\cpu|Selector488~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector488~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector488~1 .lut_mask = 16'hFC0A;
defparam \cpu|Selector488~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N12
fiftyfivenm_lcell_comb \cpu|Selector488~2 (
// Equation(s):
// \cpu|Selector488~2_combout  = (\cpu|Selector488~1_combout  & (((!\cpu|instr_lui~q ) # (!\cpu|cpu_state.cpu_state_ld_rs1~q )) # (!\cpu|is_lui_auipc_jal~q )))

	.dataa(\cpu|is_lui_auipc_jal~q ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|Selector488~1_combout ),
	.datad(\cpu|instr_lui~q ),
	.cin(gnd),
	.combout(\cpu|Selector488~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector488~2 .lut_mask = 16'h70F0;
defparam \cpu|Selector488~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N13
dffeas \cpu|reg_op1[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector488~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[18] .is_wysiwyg = "true";
defparam \cpu|reg_op1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N24
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[19]~23 (
// Equation(s):
// \cpu|cpuregs_rs1[19]~23_combout  = (\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0_bypass [32])) # (!\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0|auto_generated|ram_block1a19 )))

	.dataa(gnd),
	.datab(\cpu|cpuregs_rtl_0_bypass [32]),
	.datac(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\cpu|cpuregs~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[19]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[19]~23 .lut_mask = 16'hCCF0;
defparam \cpu|cpuregs_rs1[19]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N2
fiftyfivenm_lcell_comb \cpu|Selector487~0 (
// Equation(s):
// \cpu|Selector487~0_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|is_lui_auipc_jal~q ) # ((\cpu|WideOr22~combout  & \cpu|cpuregs_rs1[19]~23_combout ))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|is_lui_auipc_jal~q ),
	.datad(\cpu|cpuregs_rs1[19]~23_combout ),
	.cin(gnd),
	.combout(\cpu|Selector487~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector487~0 .lut_mask = 16'hC8C0;
defparam \cpu|Selector487~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N4
fiftyfivenm_lcell_comb \cpu|Selector487~1 (
// Equation(s):
// \cpu|Selector487~1_combout  = (\cpu|Selector506~5_combout  & (((\cpu|Selector487~0_combout )))) # (!\cpu|Selector506~5_combout  & ((\cpu|Selector487~0_combout  & (\cpu|reg_pc [19])) # (!\cpu|Selector487~0_combout  & ((\cpu|Add13~38_combout )))))

	.dataa(\cpu|reg_pc [19]),
	.datab(\cpu|Selector506~5_combout ),
	.datac(\cpu|Add13~38_combout ),
	.datad(\cpu|Selector487~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector487~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector487~1 .lut_mask = 16'hEE30;
defparam \cpu|Selector487~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N30
fiftyfivenm_lcell_comb \cpu|Selector487~2 (
// Equation(s):
// \cpu|Selector487~2_combout  = (\cpu|Selector487~1_combout  & (((!\cpu|cpu_state.cpu_state_ld_rs1~q ) # (!\cpu|instr_lui~q )) # (!\cpu|is_lui_auipc_jal~q )))

	.dataa(\cpu|is_lui_auipc_jal~q ),
	.datab(\cpu|instr_lui~q ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|Selector487~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector487~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector487~2 .lut_mask = 16'h7F00;
defparam \cpu|Selector487~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N31
dffeas \cpu|reg_op1[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector487~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[19] .is_wysiwyg = "true";
defparam \cpu|reg_op1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
fiftyfivenm_lcell_comb \cpu|ShiftRight0~33 (
// Equation(s):
// \cpu|ShiftRight0~33_combout  = (\cpu|reg_op2 [1] & ((\cpu|reg_op1 [21]))) # (!\cpu|reg_op2 [1] & (\cpu|reg_op1 [19]))

	.dataa(\cpu|reg_op1 [19]),
	.datab(\cpu|reg_op1 [21]),
	.datac(\cpu|reg_op2 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~33 .lut_mask = 16'hCACA;
defparam \cpu|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
fiftyfivenm_lcell_comb \cpu|ShiftRight0~10 (
// Equation(s):
// \cpu|ShiftRight0~10_combout  = (\cpu|reg_op2 [1] & ((\cpu|reg_op1 [20]))) # (!\cpu|reg_op2 [1] & (\cpu|reg_op1 [18]))

	.dataa(\cpu|reg_op1 [18]),
	.datab(gnd),
	.datac(\cpu|reg_op2 [1]),
	.datad(\cpu|reg_op1 [20]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~10 .lut_mask = 16'hFA0A;
defparam \cpu|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
fiftyfivenm_lcell_comb \cpu|ShiftRight0~51 (
// Equation(s):
// \cpu|ShiftRight0~51_combout  = (\cpu|reg_op2 [0] & (\cpu|ShiftRight0~33_combout )) # (!\cpu|reg_op2 [0] & ((\cpu|ShiftRight0~10_combout )))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [0]),
	.datac(\cpu|ShiftRight0~33_combout ),
	.datad(\cpu|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~51 .lut_mask = 16'hF3C0;
defparam \cpu|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
fiftyfivenm_lcell_comb \cpu|ShiftRight0~36 (
// Equation(s):
// \cpu|ShiftRight0~36_combout  = (\cpu|reg_op2 [1] & (\cpu|reg_op1 [17])) # (!\cpu|reg_op2 [1] & ((\cpu|reg_op1 [15])))

	.dataa(\cpu|reg_op1 [17]),
	.datab(\cpu|reg_op2 [1]),
	.datac(\cpu|reg_op1 [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~36 .lut_mask = 16'hB8B8;
defparam \cpu|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
fiftyfivenm_lcell_comb \cpu|ShiftRight0~52 (
// Equation(s):
// \cpu|ShiftRight0~52_combout  = (\cpu|reg_op2 [0] & ((\cpu|ShiftRight0~36_combout ))) # (!\cpu|reg_op2 [0] & (\cpu|ShiftRight0~26_combout ))

	.dataa(\cpu|reg_op2 [0]),
	.datab(\cpu|ShiftRight0~26_combout ),
	.datac(\cpu|ShiftRight0~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~52 .lut_mask = 16'hE4E4;
defparam \cpu|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
fiftyfivenm_lcell_comb \cpu|ShiftRight0~53 (
// Equation(s):
// \cpu|ShiftRight0~53_combout  = (\cpu|reg_op2 [2] & (\cpu|ShiftRight0~51_combout )) # (!\cpu|reg_op2 [2] & ((\cpu|ShiftRight0~52_combout )))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [2]),
	.datac(\cpu|ShiftRight0~51_combout ),
	.datad(\cpu|ShiftRight0~52_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~53 .lut_mask = 16'hF3C0;
defparam \cpu|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
fiftyfivenm_lcell_comb \cpu|Selector111~6 (
// Equation(s):
// \cpu|Selector111~6_combout  = (!\cpu|alu_out_q[3]~1_combout  & ((\cpu|reg_op2 [3] & ((\cpu|Selector111~5_combout ))) # (!\cpu|reg_op2 [3] & (\cpu|ShiftRight0~53_combout ))))

	.dataa(\cpu|alu_out_q[3]~1_combout ),
	.datab(\cpu|ShiftRight0~53_combout ),
	.datac(\cpu|Selector111~5_combout ),
	.datad(\cpu|reg_op2 [3]),
	.cin(gnd),
	.combout(\cpu|Selector111~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector111~6 .lut_mask = 16'h5044;
defparam \cpu|Selector111~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
fiftyfivenm_lcell_comb \cpu|alu_out_q[3]~2 (
// Equation(s):
// \cpu|alu_out_q[3]~2_combout  = (\cpu|reg_op2 [4] & !\cpu|WideNor2~5_combout )

	.dataa(gnd),
	.datab(\cpu|reg_op2 [4]),
	.datac(\cpu|WideNor2~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|alu_out_q[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_out_q[3]~2 .lut_mask = 16'h0C0C;
defparam \cpu|alu_out_q[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
fiftyfivenm_lcell_comb \cpu|Selector111~2 (
// Equation(s):
// \cpu|Selector111~2_combout  = (\cpu|reg_op1 [14] & (\cpu|reg_op2 [14] & ((\cpu|instr_and~q ) # (\cpu|instr_andi~q ))))

	.dataa(\cpu|instr_and~q ),
	.datab(\cpu|reg_op1 [14]),
	.datac(\cpu|reg_op2 [14]),
	.datad(\cpu|instr_andi~q ),
	.cin(gnd),
	.combout(\cpu|Selector111~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector111~2 .lut_mask = 16'hC080;
defparam \cpu|Selector111~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
fiftyfivenm_lcell_comb \cpu|Selector111~1 (
// Equation(s):
// \cpu|Selector111~1_combout  = (\cpu|WideNor2~10_combout  & (!\cpu|WideNor2~9_combout  & (\cpu|reg_op1 [14] $ (\cpu|reg_op2 [14])))) # (!\cpu|WideNor2~10_combout  & (((\cpu|reg_op1 [14]) # (\cpu|reg_op2 [14]))))

	.dataa(\cpu|WideNor2~10_combout ),
	.datab(\cpu|WideNor2~9_combout ),
	.datac(\cpu|reg_op1 [14]),
	.datad(\cpu|reg_op2 [14]),
	.cin(gnd),
	.combout(\cpu|Selector111~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector111~1 .lut_mask = 16'h5770;
defparam \cpu|Selector111~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
fiftyfivenm_lcell_comb \cpu|Selector111~3 (
// Equation(s):
// \cpu|Selector111~3_combout  = (\cpu|Selector111~2_combout ) # ((\cpu|Selector111~1_combout ) # ((\cpu|Add1~46_combout  & \cpu|is_lui_auipc_jal_jalr_addi_add_sub~q )))

	.dataa(\cpu|Selector111~2_combout ),
	.datab(\cpu|Add1~46_combout ),
	.datac(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.datad(\cpu|Selector111~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector111~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector111~3 .lut_mask = 16'hFFEA;
defparam \cpu|Selector111~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
fiftyfivenm_lcell_comb \cpu|Selector111~0 (
// Equation(s):
// \cpu|Selector111~0_combout  = (!\cpu|WideNor2~8_combout  & ((\cpu|ShiftLeft1~18_combout ) # ((\cpu|reg_op2 [2] & \cpu|ShiftLeft1~23_combout ))))

	.dataa(\cpu|WideNor2~8_combout ),
	.datab(\cpu|reg_op2 [2]),
	.datac(\cpu|ShiftLeft1~18_combout ),
	.datad(\cpu|ShiftLeft1~23_combout ),
	.cin(gnd),
	.combout(\cpu|Selector111~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector111~0 .lut_mask = 16'h5450;
defparam \cpu|Selector111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
fiftyfivenm_lcell_comb \cpu|Selector111~4 (
// Equation(s):
// \cpu|Selector111~4_combout  = (\cpu|Selector111~3_combout ) # ((\cpu|Selector111~0_combout ) # ((\cpu|alu_out_q[3]~2_combout  & \cpu|ShiftRight0~48_combout )))

	.dataa(\cpu|alu_out_q[3]~2_combout ),
	.datab(\cpu|Selector111~3_combout ),
	.datac(\cpu|ShiftRight0~48_combout ),
	.datad(\cpu|Selector111~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector111~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector111~4 .lut_mask = 16'hFFEC;
defparam \cpu|Selector111~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
fiftyfivenm_lcell_comb \cpu|Selector111~7 (
// Equation(s):
// \cpu|Selector111~7_combout  = (!\cpu|alu_out_q[6]~5_combout  & ((\cpu|Selector111~6_combout ) # (\cpu|Selector111~4_combout )))

	.dataa(gnd),
	.datab(\cpu|Selector111~6_combout ),
	.datac(\cpu|alu_out_q[6]~5_combout ),
	.datad(\cpu|Selector111~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector111~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector111~7 .lut_mask = 16'h0F0C;
defparam \cpu|Selector111~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N17
dffeas \cpu|alu_out_q[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector111~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[14] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
fiftyfivenm_lcell_comb \cpu|Selector143~0 (
// Equation(s):
// \cpu|Selector143~0_combout  = (\cpu|latched_stalu~q  & ((\cpu|alu_out_q [14]))) # (!\cpu|latched_stalu~q  & (\cpu|reg_out [14]))

	.dataa(\cpu|reg_out [14]),
	.datab(gnd),
	.datac(\cpu|latched_stalu~q ),
	.datad(\cpu|alu_out_q [14]),
	.cin(gnd),
	.combout(\cpu|Selector143~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector143~0 .lut_mask = 16'hFA0A;
defparam \cpu|Selector143~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
fiftyfivenm_lcell_comb \cpu|Selector143~1 (
// Equation(s):
// \cpu|Selector143~1_combout  = (!\cpu|irq_state [0] & ((\cpu|always18~8_combout  & ((\cpu|Selector143~0_combout ))) # (!\cpu|always18~8_combout  & (\cpu|Add3~26_combout ))))

	.dataa(\cpu|irq_state [0]),
	.datab(\cpu|Add3~26_combout ),
	.datac(\cpu|Selector143~0_combout ),
	.datad(\cpu|always18~8_combout ),
	.cin(gnd),
	.combout(\cpu|Selector143~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector143~1 .lut_mask = 16'h5044;
defparam \cpu|Selector143~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
fiftyfivenm_lcell_comb \cpu|Selector143~2 (
// Equation(s):
// \cpu|Selector143~2_combout  = (!\cpu|irq_state [1] & ((\cpu|Selector143~1_combout ) # ((\cpu|irq_state [0] & \cpu|reg_next_pc [14]))))

	.dataa(\cpu|irq_state [0]),
	.datab(\cpu|irq_state [1]),
	.datac(\cpu|reg_next_pc [14]),
	.datad(\cpu|Selector143~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector143~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector143~2 .lut_mask = 16'h3320;
defparam \cpu|Selector143~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N12
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[4]~50 (
// Equation(s):
// \cpu|cpuregs_rs1[4]~50_combout  = (\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [17]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a4 ))

	.dataa(\cpu|cpuregs~3_combout ),
	.datab(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\cpu|cpuregs_rtl_0_bypass [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[4]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[4]~50 .lut_mask = 16'hE4E4;
defparam \cpu|cpuregs_rs1[4]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N0
fiftyfivenm_lcell_comb \cpu|Selector502~0 (
// Equation(s):
// \cpu|Selector502~0_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|is_lui_auipc_jal~q ) # ((\cpu|WideOr22~combout  & \cpu|cpuregs_rs1[4]~50_combout ))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|is_lui_auipc_jal~q ),
	.datad(\cpu|cpuregs_rs1[4]~50_combout ),
	.cin(gnd),
	.combout(\cpu|Selector502~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector502~0 .lut_mask = 16'hC8C0;
defparam \cpu|Selector502~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N26
fiftyfivenm_lcell_comb \cpu|Selector502~1 (
// Equation(s):
// \cpu|Selector502~1_combout  = (\cpu|Selector506~5_combout  & (\cpu|Selector502~0_combout )) # (!\cpu|Selector506~5_combout  & ((\cpu|Selector502~0_combout  & (\cpu|reg_pc [4])) # (!\cpu|Selector502~0_combout  & ((\cpu|Add13~8_combout )))))

	.dataa(\cpu|Selector506~5_combout ),
	.datab(\cpu|Selector502~0_combout ),
	.datac(\cpu|reg_pc [4]),
	.datad(\cpu|Add13~8_combout ),
	.cin(gnd),
	.combout(\cpu|Selector502~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector502~1 .lut_mask = 16'hD9C8;
defparam \cpu|Selector502~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N4
fiftyfivenm_lcell_comb \cpu|Selector502~2 (
// Equation(s):
// \cpu|Selector502~2_combout  = (\cpu|Selector502~1_combout  & (((!\cpu|instr_lui~q ) # (!\cpu|cpu_state.cpu_state_ld_rs1~q )) # (!\cpu|is_lui_auipc_jal~q )))

	.dataa(\cpu|is_lui_auipc_jal~q ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|Selector502~1_combout ),
	.datad(\cpu|instr_lui~q ),
	.cin(gnd),
	.combout(\cpu|Selector502~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector502~2 .lut_mask = 16'h70F0;
defparam \cpu|Selector502~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N5
dffeas \cpu|reg_op1[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector502~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[4] .is_wysiwyg = "true";
defparam \cpu|reg_op1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
fiftyfivenm_lcell_comb \cpu|Selector121~3 (
// Equation(s):
// \cpu|Selector121~3_combout  = (\cpu|reg_op1 [4] & (\cpu|reg_op2 [4] & ((\cpu|instr_andi~q ) # (\cpu|instr_and~q ))))

	.dataa(\cpu|instr_andi~q ),
	.datab(\cpu|reg_op1 [4]),
	.datac(\cpu|instr_and~q ),
	.datad(\cpu|reg_op2 [4]),
	.cin(gnd),
	.combout(\cpu|Selector121~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector121~3 .lut_mask = 16'hC800;
defparam \cpu|Selector121~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N16
fiftyfivenm_lcell_comb \cpu|Selector121~9 (
// Equation(s):
// \cpu|Selector121~9_combout  = (!\cpu|reg_op2 [3] & (\cpu|ShiftLeft1~38_combout  & ((\cpu|instr_sll~q ) # (\cpu|instr_slli~q ))))

	.dataa(\cpu|instr_sll~q ),
	.datab(\cpu|instr_slli~q ),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|ShiftLeft1~38_combout ),
	.cin(gnd),
	.combout(\cpu|Selector121~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector121~9 .lut_mask = 16'h0E00;
defparam \cpu|Selector121~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
fiftyfivenm_lcell_comb \cpu|Selector121~4 (
// Equation(s):
// \cpu|Selector121~4_combout  = (\cpu|WideNor2~10_combout  & (!\cpu|WideNor2~9_combout  & (\cpu|reg_op1 [4] $ (\cpu|reg_op2 [4])))) # (!\cpu|WideNor2~10_combout  & ((\cpu|reg_op1 [4]) # ((\cpu|reg_op2 [4]))))

	.dataa(\cpu|reg_op1 [4]),
	.datab(\cpu|reg_op2 [4]),
	.datac(\cpu|WideNor2~9_combout ),
	.datad(\cpu|WideNor2~10_combout ),
	.cin(gnd),
	.combout(\cpu|Selector121~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector121~4 .lut_mask = 16'h06EE;
defparam \cpu|Selector121~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N26
fiftyfivenm_lcell_comb \cpu|ShiftRight0~59 (
// Equation(s):
// \cpu|ShiftRight0~59_combout  = (\cpu|reg_op2 [1] & (\cpu|reg_op1 [14])) # (!\cpu|reg_op2 [1] & ((\cpu|reg_op1 [12])))

	.dataa(\cpu|reg_op1 [14]),
	.datab(gnd),
	.datac(\cpu|reg_op1 [12]),
	.datad(\cpu|reg_op2 [1]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~59 .lut_mask = 16'hAAF0;
defparam \cpu|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
fiftyfivenm_lcell_comb \cpu|ShiftRight0~27 (
// Equation(s):
// \cpu|ShiftRight0~27_combout  = (\cpu|reg_op2 [1] & (\cpu|reg_op1 [15])) # (!\cpu|reg_op2 [1] & ((\cpu|reg_op1 [13])))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [1]),
	.datac(\cpu|reg_op1 [15]),
	.datad(\cpu|reg_op1 [13]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~27 .lut_mask = 16'hF3C0;
defparam \cpu|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
fiftyfivenm_lcell_comb \cpu|ShiftRight0~60 (
// Equation(s):
// \cpu|ShiftRight0~60_combout  = (\cpu|reg_op2 [0] & ((\cpu|ShiftRight0~27_combout ))) # (!\cpu|reg_op2 [0] & (\cpu|ShiftRight0~59_combout ))

	.dataa(\cpu|ShiftRight0~59_combout ),
	.datab(gnd),
	.datac(\cpu|reg_op2 [0]),
	.datad(\cpu|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~60 .lut_mask = 16'hFA0A;
defparam \cpu|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
fiftyfivenm_lcell_comb \cpu|ShiftRight0~61 (
// Equation(s):
// \cpu|ShiftRight0~61_combout  = (\cpu|reg_op2 [2] & (\cpu|ShiftRight0~58_combout )) # (!\cpu|reg_op2 [2] & ((\cpu|ShiftRight0~60_combout )))

	.dataa(\cpu|reg_op2 [2]),
	.datab(\cpu|ShiftRight0~58_combout ),
	.datac(\cpu|ShiftRight0~60_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~61 .lut_mask = 16'hD8D8;
defparam \cpu|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
fiftyfivenm_lcell_comb \cpu|ShiftRight0~92 (
// Equation(s):
// \cpu|ShiftRight0~92_combout  = (\cpu|reg_op2 [0] & (\cpu|reg_op1 [5])) # (!\cpu|reg_op2 [0] & ((\cpu|reg_op1 [4])))

	.dataa(\cpu|reg_op1 [5]),
	.datab(gnd),
	.datac(\cpu|reg_op2 [0]),
	.datad(\cpu|reg_op1 [4]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~92 .lut_mask = 16'hAFA0;
defparam \cpu|ShiftRight0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
fiftyfivenm_lcell_comb \cpu|ShiftRight0~91 (
// Equation(s):
// \cpu|ShiftRight0~91_combout  = (\cpu|reg_op2 [1] & ((\cpu|reg_op2 [0] & ((\cpu|reg_op1 [7]))) # (!\cpu|reg_op2 [0] & (\cpu|reg_op1 [6]))))

	.dataa(\cpu|reg_op1 [6]),
	.datab(\cpu|reg_op1 [7]),
	.datac(\cpu|reg_op2 [0]),
	.datad(\cpu|reg_op2 [1]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~91 .lut_mask = 16'hCA00;
defparam \cpu|ShiftRight0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
fiftyfivenm_lcell_comb \cpu|ShiftRight0~93 (
// Equation(s):
// \cpu|ShiftRight0~93_combout  = (\cpu|ShiftRight0~91_combout ) # ((!\cpu|reg_op2 [1] & \cpu|ShiftRight0~92_combout ))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [1]),
	.datac(\cpu|ShiftRight0~92_combout ),
	.datad(\cpu|ShiftRight0~91_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~93 .lut_mask = 16'hFF30;
defparam \cpu|ShiftRight0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
fiftyfivenm_lcell_comb \cpu|ShiftRight0~79 (
// Equation(s):
// \cpu|ShiftRight0~79_combout  = (\cpu|reg_op2 [1] & (\cpu|reg_op1 [10])) # (!\cpu|reg_op2 [1] & ((\cpu|reg_op1 [8])))

	.dataa(gnd),
	.datab(\cpu|reg_op1 [10]),
	.datac(\cpu|reg_op2 [1]),
	.datad(\cpu|reg_op1 [8]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~79 .lut_mask = 16'hCFC0;
defparam \cpu|ShiftRight0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N2
fiftyfivenm_lcell_comb \cpu|ShiftRight0~80 (
// Equation(s):
// \cpu|ShiftRight0~80_combout  = (\cpu|reg_op2 [0] & ((\cpu|ShiftRight0~30_combout ))) # (!\cpu|reg_op2 [0] & (\cpu|ShiftRight0~79_combout ))

	.dataa(\cpu|ShiftRight0~79_combout ),
	.datab(\cpu|ShiftRight0~30_combout ),
	.datac(\cpu|reg_op2 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~80 .lut_mask = 16'hCACA;
defparam \cpu|ShiftRight0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
fiftyfivenm_lcell_comb \cpu|Selector121~5 (
// Equation(s):
// \cpu|Selector121~5_combout  = (\cpu|alu_out_q[6]~7_combout  & (((\cpu|alu_out_q[6]~6_combout )))) # (!\cpu|alu_out_q[6]~7_combout  & ((\cpu|alu_out_q[6]~6_combout  & ((\cpu|ShiftRight0~80_combout ))) # (!\cpu|alu_out_q[6]~6_combout  & 
// (\cpu|ShiftRight0~93_combout ))))

	.dataa(\cpu|ShiftRight0~93_combout ),
	.datab(\cpu|alu_out_q[6]~7_combout ),
	.datac(\cpu|ShiftRight0~80_combout ),
	.datad(\cpu|alu_out_q[6]~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector121~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector121~5 .lut_mask = 16'hFC22;
defparam \cpu|Selector121~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
fiftyfivenm_lcell_comb \cpu|ShiftRight0~94 (
// Equation(s):
// \cpu|ShiftRight0~94_combout  = (\cpu|reg_op2 [2] & ((\cpu|reg_op2 [3] & (\cpu|Selector109~0_combout )) # (!\cpu|reg_op2 [3] & ((\cpu|ShiftRight0~56_combout )))))

	.dataa(\cpu|reg_op2 [3]),
	.datab(\cpu|Selector109~0_combout ),
	.datac(\cpu|reg_op2 [2]),
	.datad(\cpu|ShiftRight0~56_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~94 .lut_mask = 16'hD080;
defparam \cpu|ShiftRight0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
fiftyfivenm_lcell_comb \cpu|ShiftRight0~96 (
// Equation(s):
// \cpu|ShiftRight0~96_combout  = (\cpu|ShiftRight0~94_combout ) # ((!\cpu|reg_op2 [2] & \cpu|ShiftRight0~95_combout ))

	.dataa(gnd),
	.datab(\cpu|ShiftRight0~94_combout ),
	.datac(\cpu|reg_op2 [2]),
	.datad(\cpu|ShiftRight0~95_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~96_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~96 .lut_mask = 16'hCFCC;
defparam \cpu|ShiftRight0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
fiftyfivenm_lcell_comb \cpu|Selector121~6 (
// Equation(s):
// \cpu|Selector121~6_combout  = (\cpu|Selector121~5_combout  & (((\cpu|ShiftRight0~96_combout ) # (!\cpu|alu_out_q[6]~7_combout )))) # (!\cpu|Selector121~5_combout  & (\cpu|ShiftRight0~61_combout  & ((\cpu|alu_out_q[6]~7_combout ))))

	.dataa(\cpu|ShiftRight0~61_combout ),
	.datab(\cpu|Selector121~5_combout ),
	.datac(\cpu|ShiftRight0~96_combout ),
	.datad(\cpu|alu_out_q[6]~7_combout ),
	.cin(gnd),
	.combout(\cpu|Selector121~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector121~6 .lut_mask = 16'hE2CC;
defparam \cpu|Selector121~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
fiftyfivenm_lcell_comb \cpu|Selector121~7 (
// Equation(s):
// \cpu|Selector121~7_combout  = (\cpu|Selector121~9_combout ) # ((\cpu|Selector121~4_combout ) # ((!\cpu|WideNor2~5_combout  & \cpu|Selector121~6_combout )))

	.dataa(\cpu|Selector121~9_combout ),
	.datab(\cpu|WideNor2~5_combout ),
	.datac(\cpu|Selector121~4_combout ),
	.datad(\cpu|Selector121~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector121~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector121~7 .lut_mask = 16'hFBFA;
defparam \cpu|Selector121~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
fiftyfivenm_lcell_comb \cpu|Selector121~2 (
// Equation(s):
// \cpu|Selector121~2_combout  = (\cpu|Add1~26_combout  & \cpu|is_lui_auipc_jal_jalr_addi_add_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Add1~26_combout ),
	.datad(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.cin(gnd),
	.combout(\cpu|Selector121~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector121~2 .lut_mask = 16'hF000;
defparam \cpu|Selector121~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
fiftyfivenm_lcell_comb \cpu|Selector121~8 (
// Equation(s):
// \cpu|Selector121~8_combout  = (!\cpu|alu_out_q[6]~5_combout  & ((\cpu|Selector121~3_combout ) # ((\cpu|Selector121~7_combout ) # (\cpu|Selector121~2_combout ))))

	.dataa(\cpu|Selector121~3_combout ),
	.datab(\cpu|alu_out_q[6]~5_combout ),
	.datac(\cpu|Selector121~7_combout ),
	.datad(\cpu|Selector121~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector121~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector121~8 .lut_mask = 16'h3332;
defparam \cpu|Selector121~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N17
dffeas \cpu|alu_out_q[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector121~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[4] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N6
fiftyfivenm_lcell_comb \cpu|Selector153~0 (
// Equation(s):
// \cpu|Selector153~0_combout  = (\cpu|latched_stalu~q  & (\cpu|alu_out_q [4])) # (!\cpu|latched_stalu~q  & ((\cpu|reg_out [4])))

	.dataa(gnd),
	.datab(\cpu|alu_out_q [4]),
	.datac(\cpu|reg_out [4]),
	.datad(\cpu|latched_stalu~q ),
	.cin(gnd),
	.combout(\cpu|Selector153~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector153~0 .lut_mask = 16'hCCF0;
defparam \cpu|Selector153~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N16
fiftyfivenm_lcell_comb \cpu|Selector185~0 (
// Equation(s):
// \cpu|Selector185~0_combout  = ((\cpu|latched_store~q  & (\cpu|Selector153~0_combout )) # (!\cpu|latched_store~q  & ((\cpu|reg_next_pc [4])))) # (!\cpu|latched_branch~q )

	.dataa(\cpu|Selector153~0_combout ),
	.datab(\cpu|latched_branch~q ),
	.datac(\cpu|latched_store~q ),
	.datad(\cpu|reg_next_pc [4]),
	.cin(gnd),
	.combout(\cpu|Selector185~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector185~0 .lut_mask = 16'hBFB3;
defparam \cpu|Selector185~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N12
fiftyfivenm_lcell_comb \cpu|Selector185~1 (
// Equation(s):
// \cpu|Selector185~1_combout  = (\cpu|Selector185~0_combout  & ((\cpu|reg_next_pc [4]) # (!\cpu|WideOr26~combout )))

	.dataa(\cpu|reg_next_pc [4]),
	.datab(\cpu|WideOr26~combout ),
	.datac(gnd),
	.datad(\cpu|Selector185~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector185~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector185~1 .lut_mask = 16'hBB00;
defparam \cpu|Selector185~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
fiftyfivenm_lcell_comb \cpu|Selector186~1 (
// Equation(s):
// \cpu|Selector186~1_combout  = (\cpu|Selector186~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [3]))

	.dataa(gnd),
	.datab(\cpu|WideOr26~combout ),
	.datac(\cpu|reg_next_pc [3]),
	.datad(\cpu|Selector186~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector186~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector186~1 .lut_mask = 16'hFFC0;
defparam \cpu|Selector186~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N6
fiftyfivenm_lcell_comb \cpu|reg_next_pc[3]~37 (
// Equation(s):
// \cpu|reg_next_pc[3]~37_combout  = ((\cpu|Add7~13_combout  $ (\cpu|Selector186~1_combout  $ (!\cpu|reg_next_pc[2]~36 )))) # (GND)
// \cpu|reg_next_pc[3]~38  = CARRY((\cpu|Add7~13_combout  & ((\cpu|Selector186~1_combout ) # (!\cpu|reg_next_pc[2]~36 ))) # (!\cpu|Add7~13_combout  & (\cpu|Selector186~1_combout  & !\cpu|reg_next_pc[2]~36 )))

	.dataa(\cpu|Add7~13_combout ),
	.datab(\cpu|Selector186~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|reg_next_pc[2]~36 ),
	.combout(\cpu|reg_next_pc[3]~37_combout ),
	.cout(\cpu|reg_next_pc[3]~38 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[3]~37 .lut_mask = 16'h698E;
defparam \cpu|reg_next_pc[3]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N8
fiftyfivenm_lcell_comb \cpu|reg_next_pc[4]~39 (
// Equation(s):
// \cpu|reg_next_pc[4]~39_combout  = (\cpu|Add7~12_combout  & ((\cpu|Selector185~1_combout  & (\cpu|reg_next_pc[3]~38  & VCC)) # (!\cpu|Selector185~1_combout  & (!\cpu|reg_next_pc[3]~38 )))) # (!\cpu|Add7~12_combout  & ((\cpu|Selector185~1_combout  & 
// (!\cpu|reg_next_pc[3]~38 )) # (!\cpu|Selector185~1_combout  & ((\cpu|reg_next_pc[3]~38 ) # (GND)))))
// \cpu|reg_next_pc[4]~40  = CARRY((\cpu|Add7~12_combout  & (!\cpu|Selector185~1_combout  & !\cpu|reg_next_pc[3]~38 )) # (!\cpu|Add7~12_combout  & ((!\cpu|reg_next_pc[3]~38 ) # (!\cpu|Selector185~1_combout ))))

	.dataa(\cpu|Add7~12_combout ),
	.datab(\cpu|Selector185~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|reg_next_pc[3]~38 ),
	.combout(\cpu|reg_next_pc[4]~39_combout ),
	.cout(\cpu|reg_next_pc[4]~40 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[4]~39 .lut_mask = 16'h9617;
defparam \cpu|reg_next_pc[4]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N10
fiftyfivenm_lcell_comb \cpu|reg_next_pc[5]~41 (
// Equation(s):
// \cpu|reg_next_pc[5]~41_combout  = ((\cpu|Selector184~1_combout  $ (\cpu|Add7~11_combout  $ (!\cpu|reg_next_pc[4]~40 )))) # (GND)
// \cpu|reg_next_pc[5]~42  = CARRY((\cpu|Selector184~1_combout  & ((\cpu|Add7~11_combout ) # (!\cpu|reg_next_pc[4]~40 ))) # (!\cpu|Selector184~1_combout  & (\cpu|Add7~11_combout  & !\cpu|reg_next_pc[4]~40 )))

	.dataa(\cpu|Selector184~1_combout ),
	.datab(\cpu|Add7~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|reg_next_pc[4]~40 ),
	.combout(\cpu|reg_next_pc[5]~41_combout ),
	.cout(\cpu|reg_next_pc[5]~42 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[5]~41 .lut_mask = 16'h698E;
defparam \cpu|reg_next_pc[5]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N12
fiftyfivenm_lcell_comb \cpu|reg_next_pc[6]~43 (
// Equation(s):
// \cpu|reg_next_pc[6]~43_combout  = (\cpu|Add7~10_combout  & ((\cpu|Selector183~1_combout  & (\cpu|reg_next_pc[5]~42  & VCC)) # (!\cpu|Selector183~1_combout  & (!\cpu|reg_next_pc[5]~42 )))) # (!\cpu|Add7~10_combout  & ((\cpu|Selector183~1_combout  & 
// (!\cpu|reg_next_pc[5]~42 )) # (!\cpu|Selector183~1_combout  & ((\cpu|reg_next_pc[5]~42 ) # (GND)))))
// \cpu|reg_next_pc[6]~44  = CARRY((\cpu|Add7~10_combout  & (!\cpu|Selector183~1_combout  & !\cpu|reg_next_pc[5]~42 )) # (!\cpu|Add7~10_combout  & ((!\cpu|reg_next_pc[5]~42 ) # (!\cpu|Selector183~1_combout ))))

	.dataa(\cpu|Add7~10_combout ),
	.datab(\cpu|Selector183~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|reg_next_pc[5]~42 ),
	.combout(\cpu|reg_next_pc[6]~43_combout ),
	.cout(\cpu|reg_next_pc[6]~44 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[6]~43 .lut_mask = 16'h9617;
defparam \cpu|reg_next_pc[6]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N14
fiftyfivenm_lcell_comb \cpu|reg_next_pc[7]~45 (
// Equation(s):
// \cpu|reg_next_pc[7]~45_combout  = ((\cpu|Selector182~1_combout  $ (\cpu|Add7~9_combout  $ (!\cpu|reg_next_pc[6]~44 )))) # (GND)
// \cpu|reg_next_pc[7]~46  = CARRY((\cpu|Selector182~1_combout  & ((\cpu|Add7~9_combout ) # (!\cpu|reg_next_pc[6]~44 ))) # (!\cpu|Selector182~1_combout  & (\cpu|Add7~9_combout  & !\cpu|reg_next_pc[6]~44 )))

	.dataa(\cpu|Selector182~1_combout ),
	.datab(\cpu|Add7~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|reg_next_pc[6]~44 ),
	.combout(\cpu|reg_next_pc[7]~45_combout ),
	.cout(\cpu|reg_next_pc[7]~46 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[7]~45 .lut_mask = 16'h698E;
defparam \cpu|reg_next_pc[7]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N16
fiftyfivenm_lcell_comb \cpu|reg_next_pc[8]~47 (
// Equation(s):
// \cpu|reg_next_pc[8]~47_combout  = (\cpu|Add7~8_combout  & ((\cpu|Selector181~1_combout  & (\cpu|reg_next_pc[7]~46  & VCC)) # (!\cpu|Selector181~1_combout  & (!\cpu|reg_next_pc[7]~46 )))) # (!\cpu|Add7~8_combout  & ((\cpu|Selector181~1_combout  & 
// (!\cpu|reg_next_pc[7]~46 )) # (!\cpu|Selector181~1_combout  & ((\cpu|reg_next_pc[7]~46 ) # (GND)))))
// \cpu|reg_next_pc[8]~48  = CARRY((\cpu|Add7~8_combout  & (!\cpu|Selector181~1_combout  & !\cpu|reg_next_pc[7]~46 )) # (!\cpu|Add7~8_combout  & ((!\cpu|reg_next_pc[7]~46 ) # (!\cpu|Selector181~1_combout ))))

	.dataa(\cpu|Add7~8_combout ),
	.datab(\cpu|Selector181~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|reg_next_pc[7]~46 ),
	.combout(\cpu|reg_next_pc[8]~47_combout ),
	.cout(\cpu|reg_next_pc[8]~48 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[8]~47 .lut_mask = 16'h9617;
defparam \cpu|reg_next_pc[8]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N18
fiftyfivenm_lcell_comb \cpu|reg_next_pc[9]~49 (
// Equation(s):
// \cpu|reg_next_pc[9]~49_combout  = ((\cpu|Add7~7_combout  $ (\cpu|Selector180~1_combout  $ (!\cpu|reg_next_pc[8]~48 )))) # (GND)
// \cpu|reg_next_pc[9]~50  = CARRY((\cpu|Add7~7_combout  & ((\cpu|Selector180~1_combout ) # (!\cpu|reg_next_pc[8]~48 ))) # (!\cpu|Add7~7_combout  & (\cpu|Selector180~1_combout  & !\cpu|reg_next_pc[8]~48 )))

	.dataa(\cpu|Add7~7_combout ),
	.datab(\cpu|Selector180~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|reg_next_pc[8]~48 ),
	.combout(\cpu|reg_next_pc[9]~49_combout ),
	.cout(\cpu|reg_next_pc[9]~50 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[9]~49 .lut_mask = 16'h698E;
defparam \cpu|reg_next_pc[9]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N20
fiftyfivenm_lcell_comb \cpu|reg_next_pc[10]~51 (
// Equation(s):
// \cpu|reg_next_pc[10]~51_combout  = (\cpu|Selector179~1_combout  & ((\cpu|Add7~6_combout  & (\cpu|reg_next_pc[9]~50  & VCC)) # (!\cpu|Add7~6_combout  & (!\cpu|reg_next_pc[9]~50 )))) # (!\cpu|Selector179~1_combout  & ((\cpu|Add7~6_combout  & 
// (!\cpu|reg_next_pc[9]~50 )) # (!\cpu|Add7~6_combout  & ((\cpu|reg_next_pc[9]~50 ) # (GND)))))
// \cpu|reg_next_pc[10]~52  = CARRY((\cpu|Selector179~1_combout  & (!\cpu|Add7~6_combout  & !\cpu|reg_next_pc[9]~50 )) # (!\cpu|Selector179~1_combout  & ((!\cpu|reg_next_pc[9]~50 ) # (!\cpu|Add7~6_combout ))))

	.dataa(\cpu|Selector179~1_combout ),
	.datab(\cpu|Add7~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|reg_next_pc[9]~50 ),
	.combout(\cpu|reg_next_pc[10]~51_combout ),
	.cout(\cpu|reg_next_pc[10]~52 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[10]~51 .lut_mask = 16'h9617;
defparam \cpu|reg_next_pc[10]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N22
fiftyfivenm_lcell_comb \cpu|reg_next_pc[11]~53 (
// Equation(s):
// \cpu|reg_next_pc[11]~53_combout  = ((\cpu|Selector178~1_combout  $ (\cpu|Add7~5_combout  $ (!\cpu|reg_next_pc[10]~52 )))) # (GND)
// \cpu|reg_next_pc[11]~54  = CARRY((\cpu|Selector178~1_combout  & ((\cpu|Add7~5_combout ) # (!\cpu|reg_next_pc[10]~52 ))) # (!\cpu|Selector178~1_combout  & (\cpu|Add7~5_combout  & !\cpu|reg_next_pc[10]~52 )))

	.dataa(\cpu|Selector178~1_combout ),
	.datab(\cpu|Add7~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|reg_next_pc[10]~52 ),
	.combout(\cpu|reg_next_pc[11]~53_combout ),
	.cout(\cpu|reg_next_pc[11]~54 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[11]~53 .lut_mask = 16'h698E;
defparam \cpu|reg_next_pc[11]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N24
fiftyfivenm_lcell_comb \cpu|reg_next_pc[12]~55 (
// Equation(s):
// \cpu|reg_next_pc[12]~55_combout  = (\cpu|Selector177~1_combout  & ((\cpu|Add7~4_combout  & (\cpu|reg_next_pc[11]~54  & VCC)) # (!\cpu|Add7~4_combout  & (!\cpu|reg_next_pc[11]~54 )))) # (!\cpu|Selector177~1_combout  & ((\cpu|Add7~4_combout  & 
// (!\cpu|reg_next_pc[11]~54 )) # (!\cpu|Add7~4_combout  & ((\cpu|reg_next_pc[11]~54 ) # (GND)))))
// \cpu|reg_next_pc[12]~56  = CARRY((\cpu|Selector177~1_combout  & (!\cpu|Add7~4_combout  & !\cpu|reg_next_pc[11]~54 )) # (!\cpu|Selector177~1_combout  & ((!\cpu|reg_next_pc[11]~54 ) # (!\cpu|Add7~4_combout ))))

	.dataa(\cpu|Selector177~1_combout ),
	.datab(\cpu|Add7~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|reg_next_pc[11]~54 ),
	.combout(\cpu|reg_next_pc[12]~55_combout ),
	.cout(\cpu|reg_next_pc[12]~56 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[12]~55 .lut_mask = 16'h9617;
defparam \cpu|reg_next_pc[12]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y8_N25
dffeas \cpu|reg_next_pc[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[12]~55_combout ),
	.asdata(\cpu|Selector177~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[12] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
fiftyfivenm_lcell_comb \cpu|reg_pc~7 (
// Equation(s):
// \cpu|reg_pc~7_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|Selector177~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [12]))))

	.dataa(\cpu|Selector177~0_combout ),
	.datab(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datac(\cpu|WideOr26~combout ),
	.datad(\cpu|reg_next_pc [12]),
	.cin(gnd),
	.combout(\cpu|reg_pc~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~7 .lut_mask = 16'hC888;
defparam \cpu|reg_pc~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N31
dffeas \cpu|reg_pc[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[12] .is_wysiwyg = "true";
defparam \cpu|reg_pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
fiftyfivenm_lcell_comb \cpu|Selector145~1 (
// Equation(s):
// \cpu|Selector145~1_combout  = (!\cpu|irq_state [0] & ((\cpu|always18~8_combout  & (\cpu|Selector145~0_combout )) # (!\cpu|always18~8_combout  & ((\cpu|Add3~22_combout )))))

	.dataa(\cpu|irq_state [0]),
	.datab(\cpu|Selector145~0_combout ),
	.datac(\cpu|always18~8_combout ),
	.datad(\cpu|Add3~22_combout ),
	.cin(gnd),
	.combout(\cpu|Selector145~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector145~1 .lut_mask = 16'h4540;
defparam \cpu|Selector145~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
fiftyfivenm_lcell_comb \cpu|Selector145~2 (
// Equation(s):
// \cpu|Selector145~2_combout  = (!\cpu|irq_state [1] & ((\cpu|Selector145~1_combout ) # ((\cpu|irq_state [0] & \cpu|reg_next_pc [12]))))

	.dataa(\cpu|irq_state [0]),
	.datab(\cpu|Selector145~1_combout ),
	.datac(\cpu|irq_state [1]),
	.datad(\cpu|reg_next_pc [12]),
	.cin(gnd),
	.combout(\cpu|Selector145~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector145~2 .lut_mask = 16'h0E0C;
defparam \cpu|Selector145~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N26
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[11]~5 (
// Equation(s):
// \cpu|cpuregs_rs1[11]~5_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0_bypass [24])) # (!\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0|auto_generated|ram_block1a11 )))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|cpuregs~3_combout ),
	.datac(\cpu|cpuregs_rtl_0_bypass [24]),
	.datad(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[11]~5 .lut_mask = 16'hA280;
defparam \cpu|cpuregs_rs1[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
fiftyfivenm_lcell_comb \cpu|irq_mask~72 (
// Equation(s):
// \cpu|irq_mask~72_combout  = ((\cpu|cpuregs_rs1[11]~5_combout ) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\cpu|cpuregs_rs1[11]~5_combout ),
	.cin(gnd),
	.combout(\cpu|irq_mask~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~72 .lut_mask = 16'hFF5F;
defparam \cpu|irq_mask~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N7
dffeas \cpu|irq_mask[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[11] .is_wysiwyg = "true";
defparam \cpu|irq_mask[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N8
fiftyfivenm_lcell_comb \cpu|Selector455~3 (
// Equation(s):
// \cpu|Selector455~3_combout  = (\cpu|reg_out[2]~1_combout  & (\cpu|count_cycle [11] & ((!\cpu|reg_out[2]~4_combout )))) # (!\cpu|reg_out[2]~1_combout  & (((\cpu|count_instr [11]) # (\cpu|reg_out[2]~4_combout ))))

	.dataa(\cpu|reg_out[2]~1_combout ),
	.datab(\cpu|count_cycle [11]),
	.datac(\cpu|count_instr [11]),
	.datad(\cpu|reg_out[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector455~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector455~3 .lut_mask = 16'h55D8;
defparam \cpu|Selector455~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N18
fiftyfivenm_lcell_comb \cpu|Selector455~4 (
// Equation(s):
// \cpu|Selector455~4_combout  = (\cpu|reg_out[2]~4_combout  & ((\cpu|Selector455~3_combout  & ((\cpu|count_instr [43]))) # (!\cpu|Selector455~3_combout  & (\cpu|count_cycle [43])))) # (!\cpu|reg_out[2]~4_combout  & (((\cpu|Selector455~3_combout ))))

	.dataa(\cpu|count_cycle [43]),
	.datab(\cpu|reg_out[2]~4_combout ),
	.datac(\cpu|Selector455~3_combout ),
	.datad(\cpu|count_instr [43]),
	.cin(gnd),
	.combout(\cpu|Selector455~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector455~4 .lut_mask = 16'hF838;
defparam \cpu|Selector455~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
fiftyfivenm_lcell_comb \cpu|Selector455~5 (
// Equation(s):
// \cpu|Selector455~5_combout  = (\cpu|reg_out[2]~0_combout  & (((!\cpu|reg_out[2]~3_combout  & \cpu|Selector455~4_combout )))) # (!\cpu|reg_out[2]~0_combout  & ((\cpu|irq_mask [11]) # ((\cpu|reg_out[2]~3_combout ))))

	.dataa(\cpu|irq_mask [11]),
	.datab(\cpu|reg_out[2]~0_combout ),
	.datac(\cpu|reg_out[2]~3_combout ),
	.datad(\cpu|Selector455~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector455~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector455~5 .lut_mask = 16'h3E32;
defparam \cpu|Selector455~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
fiftyfivenm_lcell_comb \cpu|Selector455~6 (
// Equation(s):
// \cpu|Selector455~6_combout  = (\cpu|Selector455~5_combout  & (((\cpu|timer [11]) # (!\cpu|reg_out[2]~3_combout )))) # (!\cpu|Selector455~5_combout  & (\cpu|cpuregs_rs1[11]~5_combout  & (\cpu|reg_out[2]~3_combout )))

	.dataa(\cpu|Selector455~5_combout ),
	.datab(\cpu|cpuregs_rs1[11]~5_combout ),
	.datac(\cpu|reg_out[2]~3_combout ),
	.datad(\cpu|timer [11]),
	.cin(gnd),
	.combout(\cpu|Selector455~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector455~6 .lut_mask = 16'hEA4A;
defparam \cpu|Selector455~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N8
fiftyfivenm_lcell_comb \cpu|Selector455~7 (
// Equation(s):
// \cpu|Selector455~7_combout  = (\cpu|latched_is_lb~q  & ((\cpu|Selector459~0_combout ) # ((\cpu|Selector455~6_combout  & \cpu|reg_out[2]~12_combout )))) # (!\cpu|latched_is_lb~q  & (\cpu|Selector455~6_combout  & (\cpu|reg_out[2]~12_combout )))

	.dataa(\cpu|latched_is_lb~q ),
	.datab(\cpu|Selector455~6_combout ),
	.datac(\cpu|reg_out[2]~12_combout ),
	.datad(\cpu|Selector459~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector455~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector455~7 .lut_mask = 16'hEAC0;
defparam \cpu|Selector455~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N0
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~5 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~5_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [43]))) # (!\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [11]))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [11]),
	.datac(\cpu|pcpi_mul|rd [43]),
	.datad(\cpu|pcpi_mul|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~5 .lut_mask = 16'hF0CC;
defparam \cpu|pcpi_mul|pcpi_rd~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N1
dffeas \cpu|pcpi_mul|pcpi_rd[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[11] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N23
dffeas \cpu|pcpi_div|pcpi_rd[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[11]~55_combout ),
	.asdata(\cpu|pcpi_div|Add2~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[11] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N12
fiftyfivenm_lcell_comb \cpu|Selector455~0 (
// Equation(s):
// \cpu|Selector455~0_combout  = (\cpu|pcpi_mul|pcpi_rd [11] & (((\cpu|reg_out[2]~10_combout  & \cpu|pcpi_div|pcpi_rd [11])) # (!\cpu|reg_out[2]~9_combout ))) # (!\cpu|pcpi_mul|pcpi_rd [11] & (\cpu|reg_out[2]~10_combout  & ((\cpu|pcpi_div|pcpi_rd [11]))))

	.dataa(\cpu|pcpi_mul|pcpi_rd [11]),
	.datab(\cpu|reg_out[2]~10_combout ),
	.datac(\cpu|reg_out[2]~9_combout ),
	.datad(\cpu|pcpi_div|pcpi_rd [11]),
	.cin(gnd),
	.combout(\cpu|Selector455~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector455~0 .lut_mask = 16'hCE0A;
defparam \cpu|Selector455~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N18
fiftyfivenm_lcell_comb \cpu|Selector455~8 (
// Equation(s):
// \cpu|Selector455~8_combout  = (\cpu|Selector455~2_combout ) # ((\cpu|Selector455~7_combout ) # (\cpu|Selector455~0_combout ))

	.dataa(\cpu|Selector455~2_combout ),
	.datab(gnd),
	.datac(\cpu|Selector455~7_combout ),
	.datad(\cpu|Selector455~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector455~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector455~8 .lut_mask = 16'hFFFA;
defparam \cpu|Selector455~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y10_N19
dffeas \cpu|reg_out[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector455~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[11] .is_wysiwyg = "true";
defparam \cpu|reg_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
fiftyfivenm_lcell_comb \cpu|Selector98~4 (
// Equation(s):
// \cpu|Selector98~4_combout  = (\cpu|reg_op2 [3] & ((\cpu|Selector109~0_combout ))) # (!\cpu|reg_op2 [3] & (\cpu|ShiftRight0~66_combout ))

	.dataa(\cpu|ShiftRight0~66_combout ),
	.datab(gnd),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|Selector109~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector98~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector98~4 .lut_mask = 16'hFA0A;
defparam \cpu|Selector98~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
fiftyfivenm_lcell_comb \cpu|Selector114~0 (
// Equation(s):
// \cpu|Selector114~0_combout  = (\cpu|Selector98~4_combout  & ((\cpu|alu_out_q[3]~2_combout ) # ((!\cpu|WideNor2~8_combout  & \cpu|ShiftLeft1~39_combout )))) # (!\cpu|Selector98~4_combout  & (!\cpu|WideNor2~8_combout  & ((\cpu|ShiftLeft1~39_combout ))))

	.dataa(\cpu|Selector98~4_combout ),
	.datab(\cpu|WideNor2~8_combout ),
	.datac(\cpu|alu_out_q[3]~2_combout ),
	.datad(\cpu|ShiftLeft1~39_combout ),
	.cin(gnd),
	.combout(\cpu|Selector114~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector114~0 .lut_mask = 16'hB3A0;
defparam \cpu|Selector114~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
fiftyfivenm_lcell_comb \cpu|ShiftRight0~34 (
// Equation(s):
// \cpu|ShiftRight0~34_combout  = (\cpu|reg_op2 [0] & ((\cpu|ShiftRight0~32_combout ))) # (!\cpu|reg_op2 [0] & (\cpu|ShiftRight0~33_combout ))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [0]),
	.datac(\cpu|ShiftRight0~33_combout ),
	.datad(\cpu|ShiftRight0~32_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~34 .lut_mask = 16'hFC30;
defparam \cpu|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
fiftyfivenm_lcell_comb \cpu|alu_out_q[9]~3 (
// Equation(s):
// \cpu|alu_out_q[9]~3_combout  = (!\cpu|WideNor2~5_combout  & (\cpu|reg_op2 [3] & !\cpu|reg_op2 [4]))

	.dataa(\cpu|WideNor2~5_combout ),
	.datab(\cpu|reg_op2 [3]),
	.datac(\cpu|reg_op2 [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|alu_out_q[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_out_q[9]~3 .lut_mask = 16'h0404;
defparam \cpu|alu_out_q[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N20
fiftyfivenm_lcell_comb \cpu|ShiftRight0~44 (
// Equation(s):
// \cpu|ShiftRight0~44_combout  = (\cpu|reg_op2 [0] & ((\cpu|ShiftRight0~42_combout ))) # (!\cpu|reg_op2 [0] & (\cpu|ShiftRight0~43_combout ))

	.dataa(\cpu|ShiftRight0~43_combout ),
	.datab(\cpu|ShiftRight0~42_combout ),
	.datac(\cpu|reg_op2 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~44 .lut_mask = 16'hCACA;
defparam \cpu|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
fiftyfivenm_lcell_comb \cpu|Selector114~1 (
// Equation(s):
// \cpu|Selector114~1_combout  = (\cpu|alu_out_q[9]~3_combout  & ((\cpu|reg_op2 [2] & ((\cpu|ShiftRight0~44_combout ))) # (!\cpu|reg_op2 [2] & (\cpu|ShiftRight0~34_combout ))))

	.dataa(\cpu|ShiftRight0~34_combout ),
	.datab(\cpu|alu_out_q[9]~3_combout ),
	.datac(\cpu|ShiftRight0~44_combout ),
	.datad(\cpu|reg_op2 [2]),
	.cin(gnd),
	.combout(\cpu|Selector114~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector114~1 .lut_mask = 16'hC088;
defparam \cpu|Selector114~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N12
fiftyfivenm_lcell_comb \cpu|ShiftRight0~67 (
// Equation(s):
// \cpu|ShiftRight0~67_combout  = (\cpu|reg_op2 [1] & (\cpu|reg_op1 [13])) # (!\cpu|reg_op2 [1] & ((\cpu|reg_op1 [11])))

	.dataa(\cpu|reg_op2 [1]),
	.datab(gnd),
	.datac(\cpu|reg_op1 [13]),
	.datad(\cpu|reg_op1 [11]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~67 .lut_mask = 16'hF5A0;
defparam \cpu|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N22
fiftyfivenm_lcell_comb \cpu|ShiftRight0~68 (
// Equation(s):
// \cpu|ShiftRight0~68_combout  = (\cpu|reg_op2 [0] & (\cpu|ShiftRight0~59_combout )) # (!\cpu|reg_op2 [0] & ((\cpu|ShiftRight0~67_combout )))

	.dataa(\cpu|ShiftRight0~59_combout ),
	.datab(gnd),
	.datac(\cpu|reg_op2 [0]),
	.datad(\cpu|ShiftRight0~67_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~68 .lut_mask = 16'hAFA0;
defparam \cpu|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
fiftyfivenm_lcell_comb \cpu|ShiftRight0~37 (
// Equation(s):
// \cpu|ShiftRight0~37_combout  = (\cpu|reg_op2 [0] & ((\cpu|ShiftRight0~35_combout ))) # (!\cpu|reg_op2 [0] & (\cpu|ShiftRight0~36_combout ))

	.dataa(\cpu|reg_op2 [0]),
	.datab(gnd),
	.datac(\cpu|ShiftRight0~36_combout ),
	.datad(\cpu|ShiftRight0~35_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~37 .lut_mask = 16'hFA50;
defparam \cpu|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
fiftyfivenm_lcell_comb \cpu|ShiftRight0~69 (
// Equation(s):
// \cpu|ShiftRight0~69_combout  = (\cpu|reg_op2 [2] & ((\cpu|ShiftRight0~37_combout ))) # (!\cpu|reg_op2 [2] & (\cpu|ShiftRight0~68_combout ))

	.dataa(\cpu|reg_op2 [2]),
	.datab(\cpu|ShiftRight0~68_combout ),
	.datac(gnd),
	.datad(\cpu|ShiftRight0~37_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~69 .lut_mask = 16'hEE44;
defparam \cpu|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
fiftyfivenm_lcell_comb \cpu|Selector114~3 (
// Equation(s):
// \cpu|Selector114~3_combout  = (\cpu|reg_op1 [11] & (\cpu|reg_op2 [11] & ((\cpu|instr_and~q ) # (\cpu|instr_andi~q ))))

	.dataa(\cpu|instr_and~q ),
	.datab(\cpu|reg_op1 [11]),
	.datac(\cpu|reg_op2 [11]),
	.datad(\cpu|instr_andi~q ),
	.cin(gnd),
	.combout(\cpu|Selector114~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector114~3 .lut_mask = 16'hC080;
defparam \cpu|Selector114~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
fiftyfivenm_lcell_comb \cpu|Selector114~2 (
// Equation(s):
// \cpu|Selector114~2_combout  = (\cpu|WideNor2~10_combout  & (!\cpu|WideNor2~9_combout  & (\cpu|reg_op1 [11] $ (\cpu|reg_op2 [11])))) # (!\cpu|WideNor2~10_combout  & (((\cpu|reg_op1 [11]) # (\cpu|reg_op2 [11]))))

	.dataa(\cpu|WideNor2~9_combout ),
	.datab(\cpu|reg_op1 [11]),
	.datac(\cpu|WideNor2~10_combout ),
	.datad(\cpu|reg_op2 [11]),
	.cin(gnd),
	.combout(\cpu|Selector114~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector114~2 .lut_mask = 16'h1F4C;
defparam \cpu|Selector114~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
fiftyfivenm_lcell_comb \cpu|Selector114~4 (
// Equation(s):
// \cpu|Selector114~4_combout  = (\cpu|Selector114~3_combout ) # ((\cpu|Selector114~2_combout ) # ((\cpu|Add1~40_combout  & \cpu|is_lui_auipc_jal_jalr_addi_add_sub~q )))

	.dataa(\cpu|Add1~40_combout ),
	.datab(\cpu|Selector114~3_combout ),
	.datac(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.datad(\cpu|Selector114~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector114~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector114~4 .lut_mask = 16'hFFEC;
defparam \cpu|Selector114~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
fiftyfivenm_lcell_comb \cpu|Selector114~5 (
// Equation(s):
// \cpu|Selector114~5_combout  = (\cpu|Selector114~4_combout ) # ((!\cpu|reg_op2 [3] & (\cpu|ShiftRight0~69_combout  & !\cpu|alu_out_q[3]~1_combout )))

	.dataa(\cpu|reg_op2 [3]),
	.datab(\cpu|ShiftRight0~69_combout ),
	.datac(\cpu|alu_out_q[3]~1_combout ),
	.datad(\cpu|Selector114~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector114~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector114~5 .lut_mask = 16'hFF04;
defparam \cpu|Selector114~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
fiftyfivenm_lcell_comb \cpu|Selector114~6 (
// Equation(s):
// \cpu|Selector114~6_combout  = (!\cpu|alu_out_q[6]~5_combout  & ((\cpu|Selector114~0_combout ) # ((\cpu|Selector114~1_combout ) # (\cpu|Selector114~5_combout ))))

	.dataa(\cpu|Selector114~0_combout ),
	.datab(\cpu|Selector114~1_combout ),
	.datac(\cpu|alu_out_q[6]~5_combout ),
	.datad(\cpu|Selector114~5_combout ),
	.cin(gnd),
	.combout(\cpu|Selector114~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector114~6 .lut_mask = 16'h0F0E;
defparam \cpu|Selector114~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N3
dffeas \cpu|alu_out_q[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector114~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[11] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
fiftyfivenm_lcell_comb \cpu|Selector146~0 (
// Equation(s):
// \cpu|Selector146~0_combout  = (\cpu|latched_stalu~q  & ((\cpu|alu_out_q [11]))) # (!\cpu|latched_stalu~q  & (\cpu|reg_out [11]))

	.dataa(\cpu|reg_out [11]),
	.datab(\cpu|latched_stalu~q ),
	.datac(\cpu|alu_out_q [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Selector146~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector146~0 .lut_mask = 16'hE2E2;
defparam \cpu|Selector146~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
fiftyfivenm_lcell_comb \cpu|Selector178~0 (
// Equation(s):
// \cpu|Selector178~0_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & ((\cpu|Selector146~0_combout ))) # (!\cpu|latched_store~q  & (\cpu|reg_next_pc [11]))))

	.dataa(\cpu|latched_store~q ),
	.datab(\cpu|latched_branch~q ),
	.datac(\cpu|reg_next_pc [11]),
	.datad(\cpu|Selector146~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector178~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector178~0 .lut_mask = 16'hC840;
defparam \cpu|Selector178~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
fiftyfivenm_lcell_comb \cpu|Selector178~1 (
// Equation(s):
// \cpu|Selector178~1_combout  = (\cpu|Selector178~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [11]))

	.dataa(\cpu|WideOr26~combout ),
	.datab(gnd),
	.datac(\cpu|reg_next_pc [11]),
	.datad(\cpu|Selector178~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector178~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector178~1 .lut_mask = 16'hFFA0;
defparam \cpu|Selector178~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N23
dffeas \cpu|reg_next_pc[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[11]~53_combout ),
	.asdata(\cpu|Selector178~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[11] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
fiftyfivenm_lcell_comb \cpu|Selector146~1 (
// Equation(s):
// \cpu|Selector146~1_combout  = (!\cpu|irq_state [0] & ((\cpu|always18~8_combout  & ((\cpu|Selector146~0_combout ))) # (!\cpu|always18~8_combout  & (\cpu|Add3~20_combout ))))

	.dataa(\cpu|always18~8_combout ),
	.datab(\cpu|irq_state [0]),
	.datac(\cpu|Add3~20_combout ),
	.datad(\cpu|Selector146~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector146~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector146~1 .lut_mask = 16'h3210;
defparam \cpu|Selector146~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N26
fiftyfivenm_lcell_comb \cpu|Selector146~2 (
// Equation(s):
// \cpu|Selector146~2_combout  = (!\cpu|irq_state [1] & ((\cpu|Selector146~1_combout ) # ((\cpu|irq_state [0] & \cpu|reg_next_pc [11]))))

	.dataa(\cpu|irq_state [1]),
	.datab(\cpu|irq_state [0]),
	.datac(\cpu|reg_next_pc [11]),
	.datad(\cpu|Selector146~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector146~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector146~2 .lut_mask = 16'h5540;
defparam \cpu|Selector146~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N14
fiftyfivenm_lcell_comb \cpu|cpuregs_rtl_1_bypass[30]~feeder (
// Equation(s):
// \cpu|cpuregs_rtl_1_bypass[30]~feeder_combout  = \cpu|Selector140~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Selector140~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpuregs_rtl_1_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[30]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpuregs_rtl_1_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N15
dffeas \cpu|cpuregs_rtl_1_bypass[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|cpuregs_rtl_1_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N8
fiftyfivenm_lcell_comb \cpu|reg_op2[17]~16 (
// Equation(s):
// \cpu|reg_op2[17]~16_combout  = (\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1_bypass [30]))) # (!\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1|auto_generated|ram_block1a17 ))

	.dataa(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a17 ),
	.datab(\cpu|cpuregs_rtl_1_bypass [30]),
	.datac(gnd),
	.datad(\cpu|cpuregs~7_combout ),
	.cin(gnd),
	.combout(\cpu|reg_op2[17]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[17]~16 .lut_mask = 16'hCCAA;
defparam \cpu|reg_op2[17]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N9
dffeas \cpu|reg_op2[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[17]~16_combout ),
	.asdata(\cpu|decoded_imm [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|reg_op2[6]~39_combout ),
	.sload(\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[17] .is_wysiwyg = "true";
defparam \cpu|reg_op2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~34 (
// Equation(s):
// \cpu|pcpi_mul|rs2~34_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [17])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs2 [16])))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [17]),
	.datac(\cpu|pcpi_mul|mul_waiting~q ),
	.datad(\cpu|pcpi_mul|rs2 [16]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~34 .lut_mask = 16'hCFC0;
defparam \cpu|pcpi_mul|rs2~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N13
dffeas \cpu|pcpi_mul|rs2[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[17] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[17]~34 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[17]~34_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1 [0]),
	.datad(\cpu|pcpi_mul|rs2 [17]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[17]~34 .lut_mask = 16'hF000;
defparam \cpu|pcpi_mul|this_rs2[17]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N2
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add8~2 (
// Equation(s):
// \cpu|pcpi_mul|Add8~2_combout  = (\cpu|pcpi_mul|rd [17] & (!\cpu|pcpi_mul|Add8~1 )) # (!\cpu|pcpi_mul|rd [17] & ((\cpu|pcpi_mul|Add8~1 ) # (GND)))
// \cpu|pcpi_mul|Add8~3  = CARRY((!\cpu|pcpi_mul|Add8~1 ) # (!\cpu|pcpi_mul|rd [17]))

	.dataa(\cpu|pcpi_mul|rd [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add8~1 ),
	.combout(\cpu|pcpi_mul|Add8~2_combout ),
	.cout(\cpu|pcpi_mul|Add8~3 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add8~2 .lut_mask = 16'h5A5F;
defparam \cpu|pcpi_mul|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N22
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[17]~132 (
// Equation(s):
// \cpu|pcpi_mul|rd[17]~132_combout  = (\cpu|pcpi_mul|this_rs2[17]~34_combout  & ((\cpu|pcpi_mul|Add8~2_combout  & (\cpu|pcpi_mul|rd[16]~129  & VCC)) # (!\cpu|pcpi_mul|Add8~2_combout  & (!\cpu|pcpi_mul|rd[16]~129 )))) # 
// (!\cpu|pcpi_mul|this_rs2[17]~34_combout  & ((\cpu|pcpi_mul|Add8~2_combout  & (!\cpu|pcpi_mul|rd[16]~129 )) # (!\cpu|pcpi_mul|Add8~2_combout  & ((\cpu|pcpi_mul|rd[16]~129 ) # (GND)))))
// \cpu|pcpi_mul|rd[17]~133  = CARRY((\cpu|pcpi_mul|this_rs2[17]~34_combout  & (!\cpu|pcpi_mul|Add8~2_combout  & !\cpu|pcpi_mul|rd[16]~129 )) # (!\cpu|pcpi_mul|this_rs2[17]~34_combout  & ((!\cpu|pcpi_mul|rd[16]~129 ) # (!\cpu|pcpi_mul|Add8~2_combout ))))

	.dataa(\cpu|pcpi_mul|this_rs2[17]~34_combout ),
	.datab(\cpu|pcpi_mul|Add8~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[16]~129 ),
	.combout(\cpu|pcpi_mul|rd[17]~132_combout ),
	.cout(\cpu|pcpi_mul|rd[17]~133 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[17]~132 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[17]~132 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y14_N23
dffeas \cpu|pcpi_mul|rd[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[17]~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[17] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~16 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~16_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [49])) # (!\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [17])))

	.dataa(\cpu|pcpi_mul|rd [49]),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rd [17]),
	.datad(\cpu|pcpi_mul|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~16 .lut_mask = 16'hAAF0;
defparam \cpu|pcpi_mul|pcpi_rd~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N13
dffeas \cpu|pcpi_mul|pcpi_rd[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[17] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N3
dffeas \cpu|pcpi_div|pcpi_rd[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[17]~67_combout ),
	.asdata(\cpu|pcpi_div|Add2~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[17] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
fiftyfivenm_lcell_comb \cpu|Selector449~0 (
// Equation(s):
// \cpu|Selector449~0_combout  = (\cpu|reg_out[2]~9_combout  & (\cpu|reg_out[2]~10_combout  & ((\cpu|pcpi_div|pcpi_rd [17])))) # (!\cpu|reg_out[2]~9_combout  & ((\cpu|pcpi_mul|pcpi_rd [17]) # ((\cpu|reg_out[2]~10_combout  & \cpu|pcpi_div|pcpi_rd [17]))))

	.dataa(\cpu|reg_out[2]~9_combout ),
	.datab(\cpu|reg_out[2]~10_combout ),
	.datac(\cpu|pcpi_mul|pcpi_rd [17]),
	.datad(\cpu|pcpi_div|pcpi_rd [17]),
	.cin(gnd),
	.combout(\cpu|Selector449~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector449~0 .lut_mask = 16'hDC50;
defparam \cpu|Selector449~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
fiftyfivenm_lcell_comb \cpu|Selector449~1 (
// Equation(s):
// \cpu|Selector449~1_combout  = (\cpu|reg_out[16]~13_combout  & (((\cpu|Add10~34_combout  & \cpu|cpu_state.cpu_state_exec~q )))) # (!\cpu|reg_out[16]~13_combout  & ((mem_rdata[17]) # ((\cpu|Add10~34_combout  & \cpu|cpu_state.cpu_state_exec~q ))))

	.dataa(\cpu|reg_out[16]~13_combout ),
	.datab(mem_rdata[17]),
	.datac(\cpu|Add10~34_combout ),
	.datad(\cpu|cpu_state.cpu_state_exec~q ),
	.cin(gnd),
	.combout(\cpu|Selector449~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector449~1 .lut_mask = 16'hF444;
defparam \cpu|Selector449~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
fiftyfivenm_lcell_comb \cpu|irq_mask~82 (
// Equation(s):
// \cpu|irq_mask~82_combout  = ((\cpu|cpuregs_rs1[17]~18_combout ) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\cpu|cpuregs_rs1[17]~18_combout ),
	.cin(gnd),
	.combout(\cpu|irq_mask~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~82 .lut_mask = 16'hFF5F;
defparam \cpu|irq_mask~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N31
dffeas \cpu|irq_mask[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[17] .is_wysiwyg = "true";
defparam \cpu|irq_mask[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N22
fiftyfivenm_lcell_comb \cpu|Selector449~2 (
// Equation(s):
// \cpu|Selector449~2_combout  = (\cpu|reg_out[2]~4_combout  & (((!\cpu|reg_out[2]~1_combout )))) # (!\cpu|reg_out[2]~4_combout  & ((\cpu|reg_out[2]~1_combout  & (\cpu|count_cycle [17])) # (!\cpu|reg_out[2]~1_combout  & ((\cpu|count_instr [17])))))

	.dataa(\cpu|count_cycle [17]),
	.datab(\cpu|reg_out[2]~4_combout ),
	.datac(\cpu|reg_out[2]~1_combout ),
	.datad(\cpu|count_instr [17]),
	.cin(gnd),
	.combout(\cpu|Selector449~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector449~2 .lut_mask = 16'h2F2C;
defparam \cpu|Selector449~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N24
fiftyfivenm_lcell_comb \cpu|Selector449~3 (
// Equation(s):
// \cpu|Selector449~3_combout  = (\cpu|Selector449~2_combout  & (((\cpu|count_instr [49])) # (!\cpu|reg_out[2]~4_combout ))) # (!\cpu|Selector449~2_combout  & (\cpu|reg_out[2]~4_combout  & (\cpu|count_cycle [49])))

	.dataa(\cpu|Selector449~2_combout ),
	.datab(\cpu|reg_out[2]~4_combout ),
	.datac(\cpu|count_cycle [49]),
	.datad(\cpu|count_instr [49]),
	.cin(gnd),
	.combout(\cpu|Selector449~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector449~3 .lut_mask = 16'hEA62;
defparam \cpu|Selector449~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
fiftyfivenm_lcell_comb \cpu|Selector449~4 (
// Equation(s):
// \cpu|Selector449~4_combout  = (\cpu|reg_out[2]~0_combout  & (((\cpu|Selector449~3_combout  & !\cpu|reg_out[2]~3_combout )))) # (!\cpu|reg_out[2]~0_combout  & ((\cpu|irq_mask [17]) # ((\cpu|reg_out[2]~3_combout ))))

	.dataa(\cpu|irq_mask [17]),
	.datab(\cpu|Selector449~3_combout ),
	.datac(\cpu|reg_out[2]~0_combout ),
	.datad(\cpu|reg_out[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector449~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector449~4 .lut_mask = 16'h0FCA;
defparam \cpu|Selector449~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
fiftyfivenm_lcell_comb \cpu|Selector449~5 (
// Equation(s):
// \cpu|Selector449~5_combout  = (\cpu|reg_out[2]~3_combout  & ((\cpu|Selector449~4_combout  & ((\cpu|timer [17]))) # (!\cpu|Selector449~4_combout  & (\cpu|cpuregs_rs1[17]~18_combout )))) # (!\cpu|reg_out[2]~3_combout  & (((\cpu|Selector449~4_combout ))))

	.dataa(\cpu|reg_out[2]~3_combout ),
	.datab(\cpu|cpuregs_rs1[17]~18_combout ),
	.datac(\cpu|Selector449~4_combout ),
	.datad(\cpu|timer [17]),
	.cin(gnd),
	.combout(\cpu|Selector449~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector449~5 .lut_mask = 16'hF858;
defparam \cpu|Selector449~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
fiftyfivenm_lcell_comb \cpu|Selector449~6 (
// Equation(s):
// \cpu|Selector449~6_combout  = ((\cpu|Selector449~1_combout ) # ((\cpu|reg_out[2]~12_combout  & \cpu|Selector449~5_combout ))) # (!\cpu|Selector450~7_combout )

	.dataa(\cpu|reg_out[2]~12_combout ),
	.datab(\cpu|Selector450~7_combout ),
	.datac(\cpu|Selector449~1_combout ),
	.datad(\cpu|Selector449~5_combout ),
	.cin(gnd),
	.combout(\cpu|Selector449~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector449~6 .lut_mask = 16'hFBF3;
defparam \cpu|Selector449~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
fiftyfivenm_lcell_comb \cpu|Selector449~7 (
// Equation(s):
// \cpu|Selector449~7_combout  = (\cpu|mem_wordsize.00~q  & (\cpu|reg_out[16]~13_combout  & ((\cpu|Selector449~0_combout ) # (\cpu|Selector449~6_combout )))) # (!\cpu|mem_wordsize.00~q  & ((\cpu|Selector449~0_combout ) # ((\cpu|Selector449~6_combout ))))

	.dataa(\cpu|mem_wordsize.00~q ),
	.datab(\cpu|Selector449~0_combout ),
	.datac(\cpu|reg_out[16]~13_combout ),
	.datad(\cpu|Selector449~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector449~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector449~7 .lut_mask = 16'hF5C4;
defparam \cpu|Selector449~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N17
dffeas \cpu|reg_out[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector449~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[17] .is_wysiwyg = "true";
defparam \cpu|reg_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
fiftyfivenm_lcell_comb \cpu|Selector108~1 (
// Equation(s):
// \cpu|Selector108~1_combout  = (\cpu|instr_xor~q  & (\cpu|reg_op1 [17] $ ((\cpu|reg_op2 [17])))) # (!\cpu|instr_xor~q  & (\cpu|instr_xori~q  & (\cpu|reg_op1 [17] $ (\cpu|reg_op2 [17]))))

	.dataa(\cpu|reg_op1 [17]),
	.datab(\cpu|reg_op2 [17]),
	.datac(\cpu|instr_xor~q ),
	.datad(\cpu|instr_xori~q ),
	.cin(gnd),
	.combout(\cpu|Selector108~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector108~1 .lut_mask = 16'h6660;
defparam \cpu|Selector108~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
fiftyfivenm_lcell_comb \cpu|Selector108~2 (
// Equation(s):
// \cpu|Selector108~2_combout  = (\cpu|Selector108~1_combout ) # ((\cpu|Selector109~1_combout ) # ((\cpu|ShiftLeft1~53_combout  & !\cpu|alu_out_q[23]~9_combout )))

	.dataa(\cpu|Selector108~1_combout ),
	.datab(\cpu|Selector109~1_combout ),
	.datac(\cpu|ShiftLeft1~53_combout ),
	.datad(\cpu|alu_out_q[23]~9_combout ),
	.cin(gnd),
	.combout(\cpu|Selector108~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector108~2 .lut_mask = 16'hEEFE;
defparam \cpu|Selector108~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N18
fiftyfivenm_lcell_comb \cpu|ShiftRight0~18 (
// Equation(s):
// \cpu|ShiftRight0~18_combout  = (\cpu|reg_op2 [1] & ((\cpu|reg_op1 [23]))) # (!\cpu|reg_op2 [1] & (\cpu|reg_op1 [21]))

	.dataa(\cpu|reg_op2 [1]),
	.datab(gnd),
	.datac(\cpu|reg_op1 [21]),
	.datad(\cpu|reg_op1 [23]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~18 .lut_mask = 16'hFA50;
defparam \cpu|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N28
fiftyfivenm_lcell_comb \cpu|ShiftRight0~19 (
// Equation(s):
// \cpu|ShiftRight0~19_combout  = (\cpu|reg_op2 [0] & ((\cpu|ShiftRight0~17_combout ))) # (!\cpu|reg_op2 [0] & (\cpu|ShiftRight0~18_combout ))

	.dataa(gnd),
	.datab(\cpu|ShiftRight0~18_combout ),
	.datac(\cpu|reg_op2 [0]),
	.datad(\cpu|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~19 .lut_mask = 16'hFC0C;
defparam \cpu|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
fiftyfivenm_lcell_comb \cpu|ShiftRight0~20 (
// Equation(s):
// \cpu|ShiftRight0~20_combout  = (\cpu|reg_op2 [3] & (\cpu|ShiftRight0~16_combout )) # (!\cpu|reg_op2 [3] & ((\cpu|ShiftRight0~19_combout )))

	.dataa(gnd),
	.datab(\cpu|ShiftRight0~16_combout ),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|ShiftRight0~19_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~20 .lut_mask = 16'hCFC0;
defparam \cpu|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
fiftyfivenm_lcell_comb \cpu|ShiftRight0~12 (
// Equation(s):
// \cpu|ShiftRight0~12_combout  = (\cpu|reg_op2 [0] & ((\cpu|ShiftRight0~10_combout ))) # (!\cpu|reg_op2 [0] & (\cpu|ShiftRight0~11_combout ))

	.dataa(gnd),
	.datab(\cpu|ShiftRight0~11_combout ),
	.datac(\cpu|ShiftRight0~10_combout ),
	.datad(\cpu|reg_op2 [0]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~12 .lut_mask = 16'hF0CC;
defparam \cpu|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
fiftyfivenm_lcell_comb \cpu|ShiftRight0~13 (
// Equation(s):
// \cpu|ShiftRight0~13_combout  = (!\cpu|reg_op2 [2] & ((\cpu|reg_op2 [3] & ((\cpu|ShiftRight0~9_combout ))) # (!\cpu|reg_op2 [3] & (\cpu|ShiftRight0~12_combout ))))

	.dataa(\cpu|ShiftRight0~12_combout ),
	.datab(\cpu|reg_op2 [2]),
	.datac(\cpu|ShiftRight0~9_combout ),
	.datad(\cpu|reg_op2 [3]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~13 .lut_mask = 16'h3022;
defparam \cpu|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
fiftyfivenm_lcell_comb \cpu|ShiftRight0~21 (
// Equation(s):
// \cpu|ShiftRight0~21_combout  = (\cpu|ShiftRight0~13_combout ) # ((\cpu|ShiftRight0~20_combout  & \cpu|reg_op2 [2]))

	.dataa(\cpu|ShiftRight0~20_combout ),
	.datab(gnd),
	.datac(\cpu|reg_op2 [2]),
	.datad(\cpu|ShiftRight0~13_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~21 .lut_mask = 16'hFFA0;
defparam \cpu|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
fiftyfivenm_lcell_comb \cpu|Selector108~4 (
// Equation(s):
// \cpu|Selector108~4_combout  = (!\cpu|reg_op2 [3] & (!\cpu|ShiftLeft1~24_combout  & (\cpu|ShiftLeft1~0_combout  & \cpu|alu_out_q[6]~5_combout )))

	.dataa(\cpu|reg_op2 [3]),
	.datab(\cpu|ShiftLeft1~24_combout ),
	.datac(\cpu|ShiftLeft1~0_combout ),
	.datad(\cpu|alu_out_q[6]~5_combout ),
	.cin(gnd),
	.combout(\cpu|Selector108~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector108~4 .lut_mask = 16'h1000;
defparam \cpu|Selector108~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N14
fiftyfivenm_lcell_comb \cpu|Selector108~5 (
// Equation(s):
// \cpu|Selector108~5_combout  = (\cpu|reg_op1 [17] & (((\cpu|instr_or~q ) # (\cpu|instr_ori~q )))) # (!\cpu|reg_op1 [17] & (\cpu|reg_op2 [17] & ((\cpu|instr_or~q ) # (\cpu|instr_ori~q ))))

	.dataa(\cpu|reg_op1 [17]),
	.datab(\cpu|reg_op2 [17]),
	.datac(\cpu|instr_or~q ),
	.datad(\cpu|instr_ori~q ),
	.cin(gnd),
	.combout(\cpu|Selector108~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector108~5 .lut_mask = 16'hEEE0;
defparam \cpu|Selector108~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
fiftyfivenm_lcell_comb \cpu|Selector108~6 (
// Equation(s):
// \cpu|Selector108~6_combout  = (\cpu|Selector108~4_combout ) # ((\cpu|Selector108~5_combout ) # ((\cpu|Selector108~0_combout  & \cpu|alu_out_q[23]~10_combout )))

	.dataa(\cpu|Selector108~4_combout ),
	.datab(\cpu|Selector108~0_combout ),
	.datac(\cpu|Selector108~5_combout ),
	.datad(\cpu|alu_out_q[23]~10_combout ),
	.cin(gnd),
	.combout(\cpu|Selector108~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector108~6 .lut_mask = 16'hFEFA;
defparam \cpu|Selector108~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N4
fiftyfivenm_lcell_comb \cpu|Selector108~3 (
// Equation(s):
// \cpu|Selector108~3_combout  = (\cpu|reg_op1 [17] & (\cpu|reg_op2 [17] & ((\cpu|instr_and~q ) # (\cpu|instr_andi~q ))))

	.dataa(\cpu|reg_op1 [17]),
	.datab(\cpu|instr_and~q ),
	.datac(\cpu|reg_op2 [17]),
	.datad(\cpu|instr_andi~q ),
	.cin(gnd),
	.combout(\cpu|Selector108~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector108~3 .lut_mask = 16'hA080;
defparam \cpu|Selector108~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N2
fiftyfivenm_lcell_comb \cpu|Selector108~7 (
// Equation(s):
// \cpu|Selector108~7_combout  = (\cpu|Selector108~6_combout ) # ((\cpu|Selector108~3_combout ) # ((\cpu|Add1~54_combout  & \cpu|is_lui_auipc_jal_jalr_addi_add_sub~q )))

	.dataa(\cpu|Selector108~6_combout ),
	.datab(\cpu|Add1~54_combout ),
	.datac(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.datad(\cpu|Selector108~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector108~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector108~7 .lut_mask = 16'hFFEA;
defparam \cpu|Selector108~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N12
fiftyfivenm_lcell_comb \cpu|Selector108~8 (
// Equation(s):
// \cpu|Selector108~8_combout  = (\cpu|Selector108~2_combout ) # ((\cpu|Selector108~7_combout ) # ((!\cpu|alu_out_q[3]~1_combout  & \cpu|ShiftRight0~21_combout )))

	.dataa(\cpu|alu_out_q[3]~1_combout ),
	.datab(\cpu|Selector108~2_combout ),
	.datac(\cpu|ShiftRight0~21_combout ),
	.datad(\cpu|Selector108~7_combout ),
	.cin(gnd),
	.combout(\cpu|Selector108~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector108~8 .lut_mask = 16'hFFDC;
defparam \cpu|Selector108~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N13
dffeas \cpu|alu_out_q[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector108~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[17] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N14
fiftyfivenm_lcell_comb \cpu|Selector140~0 (
// Equation(s):
// \cpu|Selector140~0_combout  = (\cpu|latched_stalu~q  & ((\cpu|alu_out_q [17]))) # (!\cpu|latched_stalu~q  & (\cpu|reg_out [17]))

	.dataa(\cpu|latched_stalu~q ),
	.datab(gnd),
	.datac(\cpu|reg_out [17]),
	.datad(\cpu|alu_out_q [17]),
	.cin(gnd),
	.combout(\cpu|Selector140~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector140~0 .lut_mask = 16'hFA50;
defparam \cpu|Selector140~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
fiftyfivenm_lcell_comb \cpu|Selector172~0 (
// Equation(s):
// \cpu|Selector172~0_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & (\cpu|Selector140~0_combout )) # (!\cpu|latched_store~q  & ((\cpu|reg_next_pc [17])))))

	.dataa(\cpu|latched_branch~q ),
	.datab(\cpu|Selector140~0_combout ),
	.datac(\cpu|latched_store~q ),
	.datad(\cpu|reg_next_pc [17]),
	.cin(gnd),
	.combout(\cpu|Selector172~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector172~0 .lut_mask = 16'h8A80;
defparam \cpu|Selector172~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
fiftyfivenm_lcell_comb \cpu|Selector172~1 (
// Equation(s):
// \cpu|Selector172~1_combout  = (\cpu|Selector172~0_combout ) # ((\cpu|reg_next_pc [17] & \cpu|WideOr26~combout ))

	.dataa(\cpu|reg_next_pc [17]),
	.datab(gnd),
	.datac(\cpu|WideOr26~combout ),
	.datad(\cpu|Selector172~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector172~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector172~1 .lut_mask = 16'hFFA0;
defparam \cpu|Selector172~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N3
dffeas \cpu|reg_next_pc[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[17]~65_combout ),
	.asdata(\cpu|Selector172~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[17] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
fiftyfivenm_lcell_comb \cpu|reg_pc~18 (
// Equation(s):
// \cpu|reg_pc~18_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|Selector172~0_combout ) # ((\cpu|reg_next_pc [17] & \cpu|WideOr26~combout ))))

	.dataa(\cpu|reg_next_pc [17]),
	.datab(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datac(\cpu|WideOr26~combout ),
	.datad(\cpu|Selector172~0_combout ),
	.cin(gnd),
	.combout(\cpu|reg_pc~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~18 .lut_mask = 16'hCC80;
defparam \cpu|reg_pc~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N23
dffeas \cpu|reg_pc[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[17] .is_wysiwyg = "true";
defparam \cpu|reg_pc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N4
fiftyfivenm_lcell_comb \cpu|Add3~34 (
// Equation(s):
// \cpu|Add3~34_combout  = (\cpu|reg_pc [18] & (!\cpu|Add3~33 )) # (!\cpu|reg_pc [18] & ((\cpu|Add3~33 ) # (GND)))
// \cpu|Add3~35  = CARRY((!\cpu|Add3~33 ) # (!\cpu|reg_pc [18]))

	.dataa(gnd),
	.datab(\cpu|reg_pc [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~33 ),
	.combout(\cpu|Add3~34_combout ),
	.cout(\cpu|Add3~35 ));
// synopsys translate_off
defparam \cpu|Add3~34 .lut_mask = 16'h3C3F;
defparam \cpu|Add3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N6
fiftyfivenm_lcell_comb \cpu|Add3~36 (
// Equation(s):
// \cpu|Add3~36_combout  = (\cpu|reg_pc [19] & (\cpu|Add3~35  $ (GND))) # (!\cpu|reg_pc [19] & (!\cpu|Add3~35  & VCC))
// \cpu|Add3~37  = CARRY((\cpu|reg_pc [19] & !\cpu|Add3~35 ))

	.dataa(\cpu|reg_pc [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~35 ),
	.combout(\cpu|Add3~36_combout ),
	.cout(\cpu|Add3~37 ));
// synopsys translate_off
defparam \cpu|Add3~36 .lut_mask = 16'hA50A;
defparam \cpu|Add3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
fiftyfivenm_lcell_comb \cpu|Selector138~1 (
// Equation(s):
// \cpu|Selector138~1_combout  = (!\cpu|irq_state [0] & ((\cpu|always18~8_combout  & (\cpu|Selector138~0_combout )) # (!\cpu|always18~8_combout  & ((\cpu|Add3~36_combout )))))

	.dataa(\cpu|always18~8_combout ),
	.datab(\cpu|irq_state [0]),
	.datac(\cpu|Selector138~0_combout ),
	.datad(\cpu|Add3~36_combout ),
	.cin(gnd),
	.combout(\cpu|Selector138~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector138~1 .lut_mask = 16'h3120;
defparam \cpu|Selector138~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N30
fiftyfivenm_lcell_comb \cpu|Selector138~2 (
// Equation(s):
// \cpu|Selector138~2_combout  = (!\cpu|irq_state [1] & ((\cpu|Selector138~1_combout ) # ((\cpu|irq_state [0] & \cpu|reg_next_pc [19]))))

	.dataa(\cpu|Selector138~1_combout ),
	.datab(\cpu|irq_state [0]),
	.datac(\cpu|irq_state [1]),
	.datad(\cpu|reg_next_pc [19]),
	.cin(gnd),
	.combout(\cpu|Selector138~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector138~2 .lut_mask = 16'h0E0A;
defparam \cpu|Selector138~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N31
dffeas \cpu|cpuregs_rtl_1_bypass[32] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector138~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N4
fiftyfivenm_lcell_comb \cpu|reg_op2[19]~18 (
// Equation(s):
// \cpu|reg_op2[19]~18_combout  = (\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1_bypass [32])) # (!\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1|auto_generated|ram_block1a19 )))

	.dataa(\cpu|cpuregs_rtl_1_bypass [32]),
	.datab(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a19 ),
	.datac(gnd),
	.datad(\cpu|cpuregs~7_combout ),
	.cin(gnd),
	.combout(\cpu|reg_op2[19]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[19]~18 .lut_mask = 16'hAACC;
defparam \cpu|reg_op2[19]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N5
dffeas \cpu|reg_op2[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[19]~18_combout ),
	.asdata(\cpu|decoded_imm [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|reg_op2[6]~39_combout ),
	.sload(\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[19] .is_wysiwyg = "true";
defparam \cpu|reg_op2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~39 (
// Equation(s):
// \cpu|pcpi_div|Add1~39_combout  = (\cpu|pcpi_div|Add1~38  & (\cpu|pcpi_div|divisor~2_combout  $ ((!\cpu|reg_op2 [19])))) # (!\cpu|pcpi_div|Add1~38  & ((\cpu|pcpi_div|divisor~2_combout  $ (\cpu|reg_op2 [19])) # (GND)))
// \cpu|pcpi_div|Add1~40  = CARRY((\cpu|pcpi_div|divisor~2_combout  $ (!\cpu|reg_op2 [19])) # (!\cpu|pcpi_div|Add1~38 ))

	.dataa(\cpu|pcpi_div|divisor~2_combout ),
	.datab(\cpu|reg_op2 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~38 ),
	.combout(\cpu|pcpi_div|Add1~39_combout ),
	.cout(\cpu|pcpi_div|Add1~40 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~39 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add1~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~41 (
// Equation(s):
// \cpu|pcpi_div|Add1~41_combout  = (\cpu|pcpi_div|Add1~40  & ((\cpu|pcpi_div|divisor~2_combout  $ (\cpu|reg_op2 [20])))) # (!\cpu|pcpi_div|Add1~40  & (\cpu|pcpi_div|divisor~2_combout  $ (\cpu|reg_op2 [20] $ (VCC))))
// \cpu|pcpi_div|Add1~42  = CARRY((!\cpu|pcpi_div|Add1~40  & (\cpu|pcpi_div|divisor~2_combout  $ (\cpu|reg_op2 [20]))))

	.dataa(\cpu|pcpi_div|divisor~2_combout ),
	.datab(\cpu|reg_op2 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~40 ),
	.combout(\cpu|pcpi_div|Add1~41_combout ),
	.cout(\cpu|pcpi_div|Add1~42 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~41 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add1~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~43 (
// Equation(s):
// \cpu|pcpi_div|Add1~43_combout  = (\cpu|pcpi_div|Add1~42  & (\cpu|reg_op2 [21] $ ((!\cpu|pcpi_div|divisor~2_combout )))) # (!\cpu|pcpi_div|Add1~42  & ((\cpu|reg_op2 [21] $ (\cpu|pcpi_div|divisor~2_combout )) # (GND)))
// \cpu|pcpi_div|Add1~44  = CARRY((\cpu|reg_op2 [21] $ (!\cpu|pcpi_div|divisor~2_combout )) # (!\cpu|pcpi_div|Add1~42 ))

	.dataa(\cpu|reg_op2 [21]),
	.datab(\cpu|pcpi_div|divisor~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~42 ),
	.combout(\cpu|pcpi_div|Add1~43_combout ),
	.cout(\cpu|pcpi_div|Add1~44 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~43 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add1~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~45 (
// Equation(s):
// \cpu|pcpi_div|Add1~45_combout  = (\cpu|pcpi_div|Add1~44  & ((\cpu|pcpi_div|divisor~2_combout  $ (\cpu|reg_op2 [22])))) # (!\cpu|pcpi_div|Add1~44  & (\cpu|pcpi_div|divisor~2_combout  $ (\cpu|reg_op2 [22] $ (VCC))))
// \cpu|pcpi_div|Add1~46  = CARRY((!\cpu|pcpi_div|Add1~44  & (\cpu|pcpi_div|divisor~2_combout  $ (\cpu|reg_op2 [22]))))

	.dataa(\cpu|pcpi_div|divisor~2_combout ),
	.datab(\cpu|reg_op2 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~44 ),
	.combout(\cpu|pcpi_div|Add1~45_combout ),
	.cout(\cpu|pcpi_div|Add1~46 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~45 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add1~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~47 (
// Equation(s):
// \cpu|pcpi_div|Add1~47_combout  = (\cpu|pcpi_div|Add1~46  & (\cpu|pcpi_div|divisor~2_combout  $ ((!\cpu|reg_op2 [23])))) # (!\cpu|pcpi_div|Add1~46  & ((\cpu|pcpi_div|divisor~2_combout  $ (\cpu|reg_op2 [23])) # (GND)))
// \cpu|pcpi_div|Add1~48  = CARRY((\cpu|pcpi_div|divisor~2_combout  $ (!\cpu|reg_op2 [23])) # (!\cpu|pcpi_div|Add1~46 ))

	.dataa(\cpu|pcpi_div|divisor~2_combout ),
	.datab(\cpu|reg_op2 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~46 ),
	.combout(\cpu|pcpi_div|Add1~47_combout ),
	.cout(\cpu|pcpi_div|Add1~48 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~47 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~49 (
// Equation(s):
// \cpu|pcpi_div|Add1~49_combout  = (\cpu|pcpi_div|Add1~48  & ((\cpu|reg_op2 [24] $ (\cpu|pcpi_div|divisor~2_combout )))) # (!\cpu|pcpi_div|Add1~48  & (\cpu|reg_op2 [24] $ (\cpu|pcpi_div|divisor~2_combout  $ (VCC))))
// \cpu|pcpi_div|Add1~50  = CARRY((!\cpu|pcpi_div|Add1~48  & (\cpu|reg_op2 [24] $ (\cpu|pcpi_div|divisor~2_combout ))))

	.dataa(\cpu|reg_op2 [24]),
	.datab(\cpu|pcpi_div|divisor~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~48 ),
	.combout(\cpu|pcpi_div|Add1~49_combout ),
	.cout(\cpu|pcpi_div|Add1~50 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~49 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add1~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~51 (
// Equation(s):
// \cpu|pcpi_div|Add1~51_combout  = (\cpu|pcpi_div|Add1~50  & (\cpu|reg_op2 [25] $ ((!\cpu|pcpi_div|divisor~2_combout )))) # (!\cpu|pcpi_div|Add1~50  & ((\cpu|reg_op2 [25] $ (\cpu|pcpi_div|divisor~2_combout )) # (GND)))
// \cpu|pcpi_div|Add1~52  = CARRY((\cpu|reg_op2 [25] $ (!\cpu|pcpi_div|divisor~2_combout )) # (!\cpu|pcpi_div|Add1~50 ))

	.dataa(\cpu|reg_op2 [25]),
	.datab(\cpu|pcpi_div|divisor~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~50 ),
	.combout(\cpu|pcpi_div|Add1~51_combout ),
	.cout(\cpu|pcpi_div|Add1~52 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~51 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add1~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~53 (
// Equation(s):
// \cpu|pcpi_div|Add1~53_combout  = (\cpu|pcpi_div|Add1~52  & ((\cpu|reg_op2 [26] $ (\cpu|pcpi_div|divisor~2_combout )))) # (!\cpu|pcpi_div|Add1~52  & (\cpu|reg_op2 [26] $ (\cpu|pcpi_div|divisor~2_combout  $ (VCC))))
// \cpu|pcpi_div|Add1~54  = CARRY((!\cpu|pcpi_div|Add1~52  & (\cpu|reg_op2 [26] $ (\cpu|pcpi_div|divisor~2_combout ))))

	.dataa(\cpu|reg_op2 [26]),
	.datab(\cpu|pcpi_div|divisor~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~52 ),
	.combout(\cpu|pcpi_div|Add1~53_combout ),
	.cout(\cpu|pcpi_div|Add1~54 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~53 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add1~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~55 (
// Equation(s):
// \cpu|pcpi_div|Add1~55_combout  = (\cpu|pcpi_div|Add1~54  & (\cpu|reg_op2 [27] $ ((!\cpu|pcpi_div|divisor~2_combout )))) # (!\cpu|pcpi_div|Add1~54  & ((\cpu|reg_op2 [27] $ (\cpu|pcpi_div|divisor~2_combout )) # (GND)))
// \cpu|pcpi_div|Add1~56  = CARRY((\cpu|reg_op2 [27] $ (!\cpu|pcpi_div|divisor~2_combout )) # (!\cpu|pcpi_div|Add1~54 ))

	.dataa(\cpu|reg_op2 [27]),
	.datab(\cpu|pcpi_div|divisor~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~54 ),
	.combout(\cpu|pcpi_div|Add1~55_combout ),
	.cout(\cpu|pcpi_div|Add1~56 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~55 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add1~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~57 (
// Equation(s):
// \cpu|pcpi_div|Add1~57_combout  = (\cpu|pcpi_div|Add1~56  & ((\cpu|reg_op2 [28] $ (\cpu|pcpi_div|divisor~2_combout )))) # (!\cpu|pcpi_div|Add1~56  & (\cpu|reg_op2 [28] $ (\cpu|pcpi_div|divisor~2_combout  $ (VCC))))
// \cpu|pcpi_div|Add1~58  = CARRY((!\cpu|pcpi_div|Add1~56  & (\cpu|reg_op2 [28] $ (\cpu|pcpi_div|divisor~2_combout ))))

	.dataa(\cpu|reg_op2 [28]),
	.datab(\cpu|pcpi_div|divisor~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~56 ),
	.combout(\cpu|pcpi_div|Add1~57_combout ),
	.cout(\cpu|pcpi_div|Add1~58 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~57 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add1~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~59 (
// Equation(s):
// \cpu|pcpi_div|Add1~59_combout  = (\cpu|pcpi_div|Add1~58  & (\cpu|reg_op2 [29] $ ((!\cpu|pcpi_div|divisor~2_combout )))) # (!\cpu|pcpi_div|Add1~58  & ((\cpu|reg_op2 [29] $ (\cpu|pcpi_div|divisor~2_combout )) # (GND)))
// \cpu|pcpi_div|Add1~60  = CARRY((\cpu|reg_op2 [29] $ (!\cpu|pcpi_div|divisor~2_combout )) # (!\cpu|pcpi_div|Add1~58 ))

	.dataa(\cpu|reg_op2 [29]),
	.datab(\cpu|pcpi_div|divisor~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~58 ),
	.combout(\cpu|pcpi_div|Add1~59_combout ),
	.cout(\cpu|pcpi_div|Add1~60 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~59 .lut_mask = 16'h969F;
defparam \cpu|pcpi_div|Add1~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~61 (
// Equation(s):
// \cpu|pcpi_div|Add1~61_combout  = (\cpu|pcpi_div|Add1~60  & ((\cpu|pcpi_div|divisor~2_combout  $ (\cpu|reg_op2 [30])))) # (!\cpu|pcpi_div|Add1~60  & (\cpu|pcpi_div|divisor~2_combout  $ (\cpu|reg_op2 [30] $ (VCC))))
// \cpu|pcpi_div|Add1~62  = CARRY((!\cpu|pcpi_div|Add1~60  & (\cpu|pcpi_div|divisor~2_combout  $ (\cpu|reg_op2 [30]))))

	.dataa(\cpu|pcpi_div|divisor~2_combout ),
	.datab(\cpu|reg_op2 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_div|Add1~60 ),
	.combout(\cpu|pcpi_div|Add1~61_combout ),
	.cout(\cpu|pcpi_div|Add1~62 ));
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~61 .lut_mask = 16'h6906;
defparam \cpu|pcpi_div|Add1~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y17_N29
dffeas \cpu|pcpi_div|divisor[61] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~61_combout ),
	.asdata(\cpu|pcpi_div|divisor [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [61]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[61] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[61] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N27
dffeas \cpu|pcpi_div|divisor[60] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~59_combout ),
	.asdata(\cpu|pcpi_div|divisor [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [60]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[60] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N25
dffeas \cpu|pcpi_div|divisor[59] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~57_combout ),
	.asdata(\cpu|pcpi_div|divisor [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [59]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[59] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N23
dffeas \cpu|pcpi_div|divisor[58] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~55_combout ),
	.asdata(\cpu|pcpi_div|divisor [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [58]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[58] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N21
dffeas \cpu|pcpi_div|divisor[57] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~53_combout ),
	.asdata(\cpu|pcpi_div|divisor [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [57]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[57] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[57] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N19
dffeas \cpu|pcpi_div|divisor[56] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~51_combout ),
	.asdata(\cpu|pcpi_div|divisor [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [56]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[56] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N17
dffeas \cpu|pcpi_div|divisor[55] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~49_combout ),
	.asdata(\cpu|pcpi_div|divisor [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [55]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[55] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[55] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N15
dffeas \cpu|pcpi_div|divisor[54] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~47_combout ),
	.asdata(\cpu|pcpi_div|divisor [55]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [54]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[54] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N13
dffeas \cpu|pcpi_div|divisor[53] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~45_combout ),
	.asdata(\cpu|pcpi_div|divisor [54]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [53]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[53] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[53] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N11
dffeas \cpu|pcpi_div|divisor[52] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~43_combout ),
	.asdata(\cpu|pcpi_div|divisor [53]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [52]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[52] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N9
dffeas \cpu|pcpi_div|divisor[51] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~41_combout ),
	.asdata(\cpu|pcpi_div|divisor [52]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [51]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[51] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[51] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N7
dffeas \cpu|pcpi_div|divisor[50] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|Add1~39_combout ),
	.asdata(\cpu|pcpi_div|divisor [51]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|start~combout ),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [50]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[50] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N10
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~70 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~70_combout  = (\cpu|pcpi_div|divisor [50]) # ((\cpu|pcpi_div|divisor [47]) # ((\cpu|pcpi_div|divisor [49]) # (\cpu|pcpi_div|divisor [48])))

	.dataa(\cpu|pcpi_div|divisor [50]),
	.datab(\cpu|pcpi_div|divisor [47]),
	.datac(\cpu|pcpi_div|divisor [49]),
	.datad(\cpu|pcpi_div|divisor [48]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|LessThan0~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~70 .lut_mask = 16'hFFFE;
defparam \cpu|pcpi_div|LessThan0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N16
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~69 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~69_combout  = (\cpu|pcpi_div|divisor [53]) # ((\cpu|pcpi_div|divisor [52]) # ((\cpu|pcpi_div|divisor [54]) # (\cpu|pcpi_div|divisor [51])))

	.dataa(\cpu|pcpi_div|divisor [53]),
	.datab(\cpu|pcpi_div|divisor [52]),
	.datac(\cpu|pcpi_div|divisor [54]),
	.datad(\cpu|pcpi_div|divisor [51]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|LessThan0~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~69 .lut_mask = 16'hFFFE;
defparam \cpu|pcpi_div|LessThan0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N18
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~68 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~68_combout  = (\cpu|pcpi_div|divisor [57]) # ((\cpu|pcpi_div|divisor [58]) # ((\cpu|pcpi_div|divisor [55]) # (\cpu|pcpi_div|divisor [56])))

	.dataa(\cpu|pcpi_div|divisor [57]),
	.datab(\cpu|pcpi_div|divisor [58]),
	.datac(\cpu|pcpi_div|divisor [55]),
	.datad(\cpu|pcpi_div|divisor [56]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|LessThan0~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~68 .lut_mask = 16'hFFFE;
defparam \cpu|pcpi_div|LessThan0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N0
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~75 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~75_combout  = (\cpu|pcpi_div|LessThan0~67_combout ) # ((\cpu|pcpi_div|LessThan0~70_combout ) # ((\cpu|pcpi_div|LessThan0~69_combout ) # (\cpu|pcpi_div|LessThan0~68_combout )))

	.dataa(\cpu|pcpi_div|LessThan0~67_combout ),
	.datab(\cpu|pcpi_div|LessThan0~70_combout ),
	.datac(\cpu|pcpi_div|LessThan0~69_combout ),
	.datad(\cpu|pcpi_div|LessThan0~68_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|LessThan0~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~75 .lut_mask = 16'hFFFE;
defparam \cpu|pcpi_div|LessThan0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N24
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~25 (
// Equation(s):
// \cpu|pcpi_div|quotient~25_combout  = (!\cpu|pcpi_div|LessThan0~71_combout  & (\cpu|pcpi_div|quotient_msk [18] & !\cpu|pcpi_div|LessThan0~0_combout ))

	.dataa(\cpu|pcpi_div|LessThan0~71_combout ),
	.datab(\cpu|pcpi_div|quotient_msk [18]),
	.datac(\cpu|pcpi_div|LessThan0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~25 .lut_mask = 16'h0404;
defparam \cpu|pcpi_div|quotient~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N30
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~26 (
// Equation(s):
// \cpu|pcpi_div|quotient~26_combout  = (\cpu|pcpi_div|quotient [18]) # ((!\cpu|pcpi_div|LessThan0~75_combout  & (!\cpu|pcpi_div|LessThan0~76_combout  & \cpu|pcpi_div|quotient~25_combout )))

	.dataa(\cpu|pcpi_div|LessThan0~75_combout ),
	.datab(\cpu|pcpi_div|LessThan0~76_combout ),
	.datac(\cpu|pcpi_div|quotient [18]),
	.datad(\cpu|pcpi_div|quotient~25_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~26 .lut_mask = 16'hF1F0;
defparam \cpu|pcpi_div|quotient~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N31
dffeas \cpu|pcpi_div|quotient[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[18] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N20
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~17 (
// Equation(s):
// \cpu|pcpi_div|Add2~17_combout  = (\cpu|pcpi_div|instr_div~q  & (\cpu|pcpi_div|quotient [18])) # (!\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|instr_divu~q  & (\cpu|pcpi_div|quotient [18])) # (!\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|dividend 
// [18])))))

	.dataa(\cpu|pcpi_div|quotient [18]),
	.datab(\cpu|pcpi_div|instr_div~q ),
	.datac(\cpu|pcpi_div|instr_divu~q ),
	.datad(\cpu|pcpi_div|dividend [18]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~17 .lut_mask = 16'hABA8;
defparam \cpu|pcpi_div|Add2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N5
dffeas \cpu|pcpi_div|pcpi_rd[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[18]~69_combout ),
	.asdata(\cpu|pcpi_div|Add2~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[18] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N18
fiftyfivenm_lcell_comb \cpu|Selector448~0 (
// Equation(s):
// \cpu|Selector448~0_combout  = (\cpu|reg_out[2]~10_combout  & ((\cpu|pcpi_div|pcpi_rd [18]) # ((\cpu|pcpi_mul|pcpi_rd [18] & !\cpu|reg_out[2]~9_combout )))) # (!\cpu|reg_out[2]~10_combout  & (\cpu|pcpi_mul|pcpi_rd [18] & (!\cpu|reg_out[2]~9_combout )))

	.dataa(\cpu|reg_out[2]~10_combout ),
	.datab(\cpu|pcpi_mul|pcpi_rd [18]),
	.datac(\cpu|reg_out[2]~9_combout ),
	.datad(\cpu|pcpi_div|pcpi_rd [18]),
	.cin(gnd),
	.combout(\cpu|Selector448~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector448~0 .lut_mask = 16'hAE0C;
defparam \cpu|Selector448~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N16
fiftyfivenm_lcell_comb \cpu|mem_la_wdata[18]~5 (
// Equation(s):
// \cpu|mem_la_wdata[18]~5_combout  = (\cpu|mem_wordsize.00~q  & (\cpu|reg_op2 [2])) # (!\cpu|mem_wordsize.00~q  & ((\cpu|reg_op2 [18])))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [2]),
	.datac(\cpu|mem_wordsize.00~q ),
	.datad(\cpu|reg_op2 [18]),
	.cin(gnd),
	.combout(\cpu|mem_la_wdata[18]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_wdata[18]~5 .lut_mask = 16'hCFC0;
defparam \cpu|mem_la_wdata[18]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N28
fiftyfivenm_lcell_comb \cpu|mem_la_write~4 (
// Equation(s):
// \cpu|mem_la_write~4_combout  = (!\cpu|mem_state [0] & !\cpu|mem_state [1])

	.dataa(gnd),
	.datab(\cpu|mem_state [0]),
	.datac(\cpu|mem_state [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|mem_la_write~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_write~4 .lut_mask = 16'h0303;
defparam \cpu|mem_la_write~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N0
fiftyfivenm_lcell_comb \cpu|mem_wdata[0]~0 (
// Equation(s):
// \cpu|mem_wdata[0]~0_combout  = (!\cpu|trap~q  & (\pll_inst|altpll_component|auto_generated|locked~0_combout  & (\cpu|mem_do_wdata~q  & \cpu|mem_la_write~4_combout )))

	.dataa(\cpu|trap~q ),
	.datab(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datac(\cpu|mem_do_wdata~q ),
	.datad(\cpu|mem_la_write~4_combout ),
	.cin(gnd),
	.combout(\cpu|mem_wdata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[0]~0 .lut_mask = 16'h4000;
defparam \cpu|mem_wdata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N17
dffeas \cpu|mem_wdata[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_la_wdata[18]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[18] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N10
fiftyfivenm_lcell_comb \seg2_reg~25 (
// Equation(s):
// \seg2_reg~25_combout  = (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & \cpu|mem_wdata [18]))

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(gnd),
	.datad(\cpu|mem_wdata [18]),
	.cin(gnd),
	.combout(\seg2_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg~25 .lut_mask = 16'h8800;
defparam \seg2_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N10
fiftyfivenm_lcell_comb \simpleuart|cfg_divider[18]~feeder (
// Equation(s):
// \simpleuart|cfg_divider[18]~feeder_combout  = \seg2_reg~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\seg2_reg~25_combout ),
	.cin(gnd),
	.combout(\simpleuart|cfg_divider[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|cfg_divider[18]~feeder .lut_mask = 16'hFF00;
defparam \simpleuart|cfg_divider[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N30
fiftyfivenm_lcell_comb \cpu|mem_wstrb~0 (
// Equation(s):
// \cpu|mem_wstrb~0_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & (!\cpu|mem_la_read~4_combout  & (\cpu|mem_do_wdata~q  & \cpu|mem_la_write~4_combout )))

	.dataa(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datab(\cpu|mem_la_read~4_combout ),
	.datac(\cpu|mem_do_wdata~q ),
	.datad(\cpu|mem_la_write~4_combout ),
	.cin(gnd),
	.combout(\cpu|mem_wstrb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wstrb~0 .lut_mask = 16'h2000;
defparam \cpu|mem_wstrb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N12
fiftyfivenm_lcell_comb \cpu|Selector41~0 (
// Equation(s):
// \cpu|Selector41~0_combout  = (!\cpu|mem_wordsize.10~q  & ((\cpu|reg_op1 [1]) # (!\cpu|mem_wordsize.01~q )))

	.dataa(gnd),
	.datab(\cpu|reg_op1 [1]),
	.datac(\cpu|mem_wordsize.01~q ),
	.datad(\cpu|mem_wordsize.10~q ),
	.cin(gnd),
	.combout(\cpu|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector41~0 .lut_mask = 16'h00CF;
defparam \cpu|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N4
fiftyfivenm_lcell_comb \cpu|mem_wstrb~6 (
// Equation(s):
// \cpu|mem_wstrb~6_combout  = (\cpu|mem_wstrb~0_combout  & ((\cpu|Selector41~0_combout ) # ((\cpu|mem_wstrb~1_combout  & \cpu|reg_op1 [1]))))

	.dataa(\cpu|mem_wstrb~1_combout ),
	.datab(\cpu|reg_op1 [1]),
	.datac(\cpu|mem_wstrb~0_combout ),
	.datad(\cpu|Selector41~0_combout ),
	.cin(gnd),
	.combout(\cpu|mem_wstrb~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wstrb~6 .lut_mask = 16'hF080;
defparam \cpu|mem_wstrb~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N24
fiftyfivenm_lcell_comb \cpu|mem_wstrb~3 (
// Equation(s):
// \cpu|mem_wstrb~3_combout  = (\cpu|mem_la_write~4_combout  & ((\cpu|mem_do_prefetch~q ) # ((\cpu|mem_do_rinst~q ) # (\cpu|mem_do_rdata~q ))))

	.dataa(\cpu|mem_do_prefetch~q ),
	.datab(\cpu|mem_do_rinst~q ),
	.datac(\cpu|mem_do_rdata~q ),
	.datad(\cpu|mem_la_write~4_combout ),
	.cin(gnd),
	.combout(\cpu|mem_wstrb~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wstrb~3 .lut_mask = 16'hFE00;
defparam \cpu|mem_wstrb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N12
fiftyfivenm_lcell_comb \cpu|mem_la_write~5 (
// Equation(s):
// \cpu|mem_la_write~5_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\cpu|mem_la_write~4_combout  & (\cpu|mem_do_wdata~q  & \pll_inst|altpll_component|auto_generated|wire_pll1_locked )))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\cpu|mem_la_write~4_combout ),
	.datac(\cpu|mem_do_wdata~q ),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\cpu|mem_la_write~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_write~5 .lut_mask = 16'h8000;
defparam \cpu|mem_la_write~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N4
fiftyfivenm_lcell_comb \cpu|mem_la_read~8 (
// Equation(s):
// \cpu|mem_la_read~8_combout  = (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & ((\cpu|mem_la_read~7_combout ) # (\cpu|mem_la_read~5_combout ))))

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\cpu|mem_la_read~7_combout ),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\cpu|mem_la_read~5_combout ),
	.cin(gnd),
	.combout(\cpu|mem_la_read~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_read~8 .lut_mask = 16'hA080;
defparam \cpu|mem_la_read~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N0
fiftyfivenm_lcell_comb \cpu|mem_wstrb[0]~4 (
// Equation(s):
// \cpu|mem_wstrb[0]~4_combout  = (!\cpu|always5~0_combout  & ((\cpu|mem_wstrb~3_combout ) # ((\cpu|mem_la_write~5_combout ) # (\cpu|mem_la_read~8_combout ))))

	.dataa(\cpu|mem_wstrb~3_combout ),
	.datab(\cpu|mem_la_write~5_combout ),
	.datac(\cpu|always5~0_combout ),
	.datad(\cpu|mem_la_read~8_combout ),
	.cin(gnd),
	.combout(\cpu|mem_wstrb[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wstrb[0]~4 .lut_mask = 16'h0F0E;
defparam \cpu|mem_wstrb[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N5
dffeas \cpu|mem_wstrb[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_wstrb~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_wstrb[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wstrb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wstrb[2] .is_wysiwyg = "true";
defparam \cpu|mem_wstrb[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N2
fiftyfivenm_lcell_comb \simpleuart|cfg_divider[23]~9 (
// Equation(s):
// \simpleuart|cfg_divider[23]~9_combout  = (((\cpu|mem_wstrb [2] & \simpleuart_reg_div_sel~combout )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\cpu|mem_wstrb [2]),
	.datad(\simpleuart_reg_div_sel~combout ),
	.cin(gnd),
	.combout(\simpleuart|cfg_divider[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|cfg_divider[23]~9 .lut_mask = 16'hF777;
defparam \simpleuart|cfg_divider[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N11
dffeas \simpleuart|cfg_divider[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|cfg_divider[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|cfg_divider[23]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [18]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[18] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N16
fiftyfivenm_lcell_comb \always6~0 (
// Equation(s):
// \always6~0_combout  = (\cpu|mem_valid~q  & (!\cpu|mem_addr [4] & \Equal5~1_combout ))

	.dataa(\cpu|mem_valid~q ),
	.datab(gnd),
	.datac(\cpu|mem_addr [4]),
	.datad(\Equal5~1_combout ),
	.cin(gnd),
	.combout(\always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \always6~0 .lut_mask = 16'h0A00;
defparam \always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N10
fiftyfivenm_lcell_comb \seg1_reg[18]~13 (
// Equation(s):
// \seg1_reg[18]~13_combout  = (((\cpu|mem_wstrb [2] & \always6~0_combout )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\cpu|mem_wstrb [2]),
	.datad(\always6~0_combout ),
	.cin(gnd),
	.combout(\seg1_reg[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \seg1_reg[18]~13 .lut_mask = 16'hF777;
defparam \seg1_reg[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N11
dffeas \seg1_reg[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg2_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seg1_reg[18]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[18] .is_wysiwyg = "true";
defparam \seg1_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
fiftyfivenm_lcell_comb \cpu|next_pc[24]~25 (
// Equation(s):
// \cpu|next_pc[24]~25_combout  = (\cpu|latched_store~q  & ((\cpu|latched_branch~q  & ((\cpu|reg_out [24]))) # (!\cpu|latched_branch~q  & (\cpu|reg_next_pc [24])))) # (!\cpu|latched_store~q  & (((\cpu|reg_next_pc [24]))))

	.dataa(\cpu|latched_store~q ),
	.datab(\cpu|latched_branch~q ),
	.datac(\cpu|reg_next_pc [24]),
	.datad(\cpu|reg_out [24]),
	.cin(gnd),
	.combout(\cpu|next_pc[24]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[24]~25 .lut_mask = 16'hF870;
defparam \cpu|next_pc[24]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
fiftyfivenm_lcell_comb \cpu|Selector443~1 (
// Equation(s):
// \cpu|Selector443~1_combout  = (\cpu|reg_out[16]~13_combout  & (\cpu|Add10~46_combout  & ((\cpu|cpu_state.cpu_state_exec~q )))) # (!\cpu|reg_out[16]~13_combout  & ((mem_rdata[23]) # ((\cpu|Add10~46_combout  & \cpu|cpu_state.cpu_state_exec~q ))))

	.dataa(\cpu|reg_out[16]~13_combout ),
	.datab(\cpu|Add10~46_combout ),
	.datac(mem_rdata[23]),
	.datad(\cpu|cpu_state.cpu_state_exec~q ),
	.cin(gnd),
	.combout(\cpu|Selector443~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector443~1 .lut_mask = 16'hDC50;
defparam \cpu|Selector443~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
fiftyfivenm_lcell_comb \cpu|irq_mask~88 (
// Equation(s):
// \cpu|irq_mask~88_combout  = ((\cpu|cpuregs_rs1[23]~30_combout ) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(gnd),
	.datab(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\cpu|cpuregs_rs1[23]~30_combout ),
	.datad(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\cpu|irq_mask~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~88 .lut_mask = 16'hF3FF;
defparam \cpu|irq_mask~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N19
dffeas \cpu|irq_mask[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[23] .is_wysiwyg = "true";
defparam \cpu|irq_mask[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N0
fiftyfivenm_lcell_comb \cpu|Selector443~2 (
// Equation(s):
// \cpu|Selector443~2_combout  = (\cpu|reg_out[2]~4_combout  & (((!\cpu|reg_out[2]~1_combout )))) # (!\cpu|reg_out[2]~4_combout  & ((\cpu|reg_out[2]~1_combout  & (\cpu|count_cycle [23])) # (!\cpu|reg_out[2]~1_combout  & ((\cpu|count_instr [23])))))

	.dataa(\cpu|reg_out[2]~4_combout ),
	.datab(\cpu|count_cycle [23]),
	.datac(\cpu|reg_out[2]~1_combout ),
	.datad(\cpu|count_instr [23]),
	.cin(gnd),
	.combout(\cpu|Selector443~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector443~2 .lut_mask = 16'h4F4A;
defparam \cpu|Selector443~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N10
fiftyfivenm_lcell_comb \cpu|Selector443~3 (
// Equation(s):
// \cpu|Selector443~3_combout  = (\cpu|Selector443~2_combout  & (((\cpu|count_instr [55]) # (!\cpu|reg_out[2]~4_combout )))) # (!\cpu|Selector443~2_combout  & (\cpu|count_cycle [55] & ((\cpu|reg_out[2]~4_combout ))))

	.dataa(\cpu|count_cycle [55]),
	.datab(\cpu|Selector443~2_combout ),
	.datac(\cpu|count_instr [55]),
	.datad(\cpu|reg_out[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector443~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector443~3 .lut_mask = 16'hE2CC;
defparam \cpu|Selector443~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N12
fiftyfivenm_lcell_comb \cpu|Selector443~4 (
// Equation(s):
// \cpu|Selector443~4_combout  = (\cpu|reg_out[2]~3_combout  & (((!\cpu|reg_out[2]~0_combout )))) # (!\cpu|reg_out[2]~3_combout  & ((\cpu|reg_out[2]~0_combout  & ((\cpu|Selector443~3_combout ))) # (!\cpu|reg_out[2]~0_combout  & (\cpu|irq_mask [23]))))

	.dataa(\cpu|reg_out[2]~3_combout ),
	.datab(\cpu|irq_mask [23]),
	.datac(\cpu|reg_out[2]~0_combout ),
	.datad(\cpu|Selector443~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector443~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector443~4 .lut_mask = 16'h5E0E;
defparam \cpu|Selector443~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N6
fiftyfivenm_lcell_comb \cpu|Selector443~5 (
// Equation(s):
// \cpu|Selector443~5_combout  = (\cpu|reg_out[2]~3_combout  & ((\cpu|Selector443~4_combout  & (\cpu|timer [23])) # (!\cpu|Selector443~4_combout  & ((\cpu|cpuregs_rs1[23]~30_combout ))))) # (!\cpu|reg_out[2]~3_combout  & (((\cpu|Selector443~4_combout ))))

	.dataa(\cpu|reg_out[2]~3_combout ),
	.datab(\cpu|timer [23]),
	.datac(\cpu|cpuregs_rs1[23]~30_combout ),
	.datad(\cpu|Selector443~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector443~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector443~5 .lut_mask = 16'hDDA0;
defparam \cpu|Selector443~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
fiftyfivenm_lcell_comb \cpu|Selector443~6 (
// Equation(s):
// \cpu|Selector443~6_combout  = (\cpu|Selector443~1_combout ) # (((\cpu|reg_out[2]~12_combout  & \cpu|Selector443~5_combout )) # (!\cpu|Selector450~7_combout ))

	.dataa(\cpu|reg_out[2]~12_combout ),
	.datab(\cpu|Selector443~1_combout ),
	.datac(\cpu|Selector450~7_combout ),
	.datad(\cpu|Selector443~5_combout ),
	.cin(gnd),
	.combout(\cpu|Selector443~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector443~6 .lut_mask = 16'hEFCF;
defparam \cpu|Selector443~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N15
dffeas \cpu|pcpi_div|pcpi_rd[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[23]~79_combout ),
	.asdata(\cpu|pcpi_div|Add2~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[23] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~22 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~22_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [55])) # (!\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [23])))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|WideOr0~0_combout ),
	.datac(\cpu|pcpi_mul|rd [55]),
	.datad(\cpu|pcpi_mul|rd [23]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~22 .lut_mask = 16'hF3C0;
defparam \cpu|pcpi_mul|pcpi_rd~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N19
dffeas \cpu|pcpi_mul|pcpi_rd[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[23] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
fiftyfivenm_lcell_comb \cpu|Selector443~0 (
// Equation(s):
// \cpu|Selector443~0_combout  = (\cpu|reg_out[2]~9_combout  & (\cpu|reg_out[2]~10_combout  & (\cpu|pcpi_div|pcpi_rd [23]))) # (!\cpu|reg_out[2]~9_combout  & ((\cpu|pcpi_mul|pcpi_rd [23]) # ((\cpu|reg_out[2]~10_combout  & \cpu|pcpi_div|pcpi_rd [23]))))

	.dataa(\cpu|reg_out[2]~9_combout ),
	.datab(\cpu|reg_out[2]~10_combout ),
	.datac(\cpu|pcpi_div|pcpi_rd [23]),
	.datad(\cpu|pcpi_mul|pcpi_rd [23]),
	.cin(gnd),
	.combout(\cpu|Selector443~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector443~0 .lut_mask = 16'hD5C0;
defparam \cpu|Selector443~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
fiftyfivenm_lcell_comb \cpu|Selector443~7 (
// Equation(s):
// \cpu|Selector443~7_combout  = (\cpu|reg_out[16]~13_combout  & ((\cpu|Selector443~6_combout ) # ((\cpu|Selector443~0_combout )))) # (!\cpu|reg_out[16]~13_combout  & (!\cpu|mem_wordsize.00~q  & ((\cpu|Selector443~6_combout ) # (\cpu|Selector443~0_combout 
// ))))

	.dataa(\cpu|reg_out[16]~13_combout ),
	.datab(\cpu|Selector443~6_combout ),
	.datac(\cpu|Selector443~0_combout ),
	.datad(\cpu|mem_wordsize.00~q ),
	.cin(gnd),
	.combout(\cpu|Selector443~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector443~7 .lut_mask = 16'hA8FC;
defparam \cpu|Selector443~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N3
dffeas \cpu|reg_out[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector443~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[23] .is_wysiwyg = "true";
defparam \cpu|reg_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N14
fiftyfivenm_lcell_comb \cpu|next_pc[23]~21 (
// Equation(s):
// \cpu|next_pc[23]~21_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & ((\cpu|reg_out [23]))) # (!\cpu|latched_store~q  & (\cpu|reg_next_pc [23])))) # (!\cpu|latched_branch~q  & (\cpu|reg_next_pc [23]))

	.dataa(\cpu|latched_branch~q ),
	.datab(\cpu|reg_next_pc [23]),
	.datac(\cpu|latched_store~q ),
	.datad(\cpu|reg_out [23]),
	.cin(gnd),
	.combout(\cpu|next_pc[23]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[23]~21 .lut_mask = 16'hEC4C;
defparam \cpu|next_pc[23]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N2
fiftyfivenm_lcell_comb \cpu|next_pc[22]~20 (
// Equation(s):
// \cpu|next_pc[22]~20_combout  = (\cpu|latched_store~q  & ((\cpu|latched_branch~q  & (\cpu|reg_out [22])) # (!\cpu|latched_branch~q  & ((\cpu|reg_next_pc [22]))))) # (!\cpu|latched_store~q  & (((\cpu|reg_next_pc [22]))))

	.dataa(\cpu|reg_out [22]),
	.datab(\cpu|latched_store~q ),
	.datac(\cpu|latched_branch~q ),
	.datad(\cpu|reg_next_pc [22]),
	.cin(gnd),
	.combout(\cpu|next_pc[22]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[22]~20 .lut_mask = 16'hBF80;
defparam \cpu|next_pc[22]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
fiftyfivenm_lcell_comb \cpu|next_pc[21]~19 (
// Equation(s):
// \cpu|next_pc[21]~19_combout  = (\cpu|latched_store~q  & ((\cpu|latched_branch~q  & (\cpu|reg_out [21])) # (!\cpu|latched_branch~q  & ((\cpu|reg_next_pc [21]))))) # (!\cpu|latched_store~q  & (((\cpu|reg_next_pc [21]))))

	.dataa(\cpu|latched_store~q ),
	.datab(\cpu|reg_out [21]),
	.datac(\cpu|reg_next_pc [21]),
	.datad(\cpu|latched_branch~q ),
	.cin(gnd),
	.combout(\cpu|next_pc[21]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[21]~19 .lut_mask = 16'hD8F0;
defparam \cpu|next_pc[21]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
fiftyfivenm_lcell_comb \cpu|next_pc[20]~18 (
// Equation(s):
// \cpu|next_pc[20]~18_combout  = (\cpu|latched_store~q  & ((\cpu|latched_branch~q  & (\cpu|reg_out [20])) # (!\cpu|latched_branch~q  & ((\cpu|reg_next_pc [20]))))) # (!\cpu|latched_store~q  & (((\cpu|reg_next_pc [20]))))

	.dataa(\cpu|latched_store~q ),
	.datab(\cpu|reg_out [20]),
	.datac(\cpu|reg_next_pc [20]),
	.datad(\cpu|latched_branch~q ),
	.cin(gnd),
	.combout(\cpu|next_pc[20]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[20]~18 .lut_mask = 16'hD8F0;
defparam \cpu|next_pc[20]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N18
fiftyfivenm_lcell_comb \cpu|next_pc[19]~17 (
// Equation(s):
// \cpu|next_pc[19]~17_combout  = (\cpu|latched_store~q  & ((\cpu|latched_branch~q  & (\cpu|reg_out [19])) # (!\cpu|latched_branch~q  & ((\cpu|reg_next_pc [19]))))) # (!\cpu|latched_store~q  & (((\cpu|reg_next_pc [19]))))

	.dataa(\cpu|reg_out [19]),
	.datab(\cpu|latched_store~q ),
	.datac(\cpu|latched_branch~q ),
	.datad(\cpu|reg_next_pc [19]),
	.cin(gnd),
	.combout(\cpu|next_pc[19]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[19]~17 .lut_mask = 16'hBF80;
defparam \cpu|next_pc[19]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
fiftyfivenm_lcell_comb \cpu|next_pc[18]~16 (
// Equation(s):
// \cpu|next_pc[18]~16_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & ((\cpu|reg_out [18]))) # (!\cpu|latched_store~q  & (\cpu|reg_next_pc [18])))) # (!\cpu|latched_branch~q  & (((\cpu|reg_next_pc [18]))))

	.dataa(\cpu|latched_branch~q ),
	.datab(\cpu|latched_store~q ),
	.datac(\cpu|reg_next_pc [18]),
	.datad(\cpu|reg_out [18]),
	.cin(gnd),
	.combout(\cpu|next_pc[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[18]~16 .lut_mask = 16'hF870;
defparam \cpu|next_pc[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
fiftyfivenm_lcell_comb \cpu|next_pc[17]~15 (
// Equation(s):
// \cpu|next_pc[17]~15_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & (\cpu|reg_out [17])) # (!\cpu|latched_store~q  & ((\cpu|reg_next_pc [17]))))) # (!\cpu|latched_branch~q  & (((\cpu|reg_next_pc [17]))))

	.dataa(\cpu|latched_branch~q ),
	.datab(\cpu|reg_out [17]),
	.datac(\cpu|latched_store~q ),
	.datad(\cpu|reg_next_pc [17]),
	.cin(gnd),
	.combout(\cpu|next_pc[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[17]~15 .lut_mask = 16'hDF80;
defparam \cpu|next_pc[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N4
fiftyfivenm_lcell_comb \cpu|next_pc[16]~14 (
// Equation(s):
// \cpu|next_pc[16]~14_combout  = (\cpu|latched_store~q  & ((\cpu|latched_branch~q  & ((\cpu|reg_out [16]))) # (!\cpu|latched_branch~q  & (\cpu|reg_next_pc [16])))) # (!\cpu|latched_store~q  & (\cpu|reg_next_pc [16]))

	.dataa(\cpu|reg_next_pc [16]),
	.datab(\cpu|latched_store~q ),
	.datac(\cpu|latched_branch~q ),
	.datad(\cpu|reg_out [16]),
	.cin(gnd),
	.combout(\cpu|next_pc[16]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[16]~14 .lut_mask = 16'hEA2A;
defparam \cpu|next_pc[16]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
fiftyfivenm_lcell_comb \cpu|next_pc[15]~0 (
// Equation(s):
// \cpu|next_pc[15]~0_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & ((\cpu|reg_out [15]))) # (!\cpu|latched_store~q  & (\cpu|reg_next_pc [15])))) # (!\cpu|latched_branch~q  & (\cpu|reg_next_pc [15]))

	.dataa(\cpu|reg_next_pc [15]),
	.datab(\cpu|latched_branch~q ),
	.datac(\cpu|latched_store~q ),
	.datad(\cpu|reg_out [15]),
	.cin(gnd),
	.combout(\cpu|next_pc[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[15]~0 .lut_mask = 16'hEA2A;
defparam \cpu|next_pc[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N27
dffeas \cpu|pcpi_div|pcpi_rd[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[13]~59_combout ),
	.asdata(\cpu|pcpi_div|Add2~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[13] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N14
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~3 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~3_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [45])) # (!\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [13])))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|WideOr0~0_combout ),
	.datac(\cpu|pcpi_mul|rd [45]),
	.datad(\cpu|pcpi_mul|rd [13]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~3 .lut_mask = 16'hF3C0;
defparam \cpu|pcpi_mul|pcpi_rd~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N15
dffeas \cpu|pcpi_mul|pcpi_rd[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[13] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N12
fiftyfivenm_lcell_comb \cpu|Selector453~0 (
// Equation(s):
// \cpu|Selector453~0_combout  = (\cpu|pcpi_div|pcpi_rd [13] & ((\cpu|reg_out[2]~10_combout ) # ((\cpu|pcpi_mul|pcpi_rd [13] & !\cpu|reg_out[2]~9_combout )))) # (!\cpu|pcpi_div|pcpi_rd [13] & (\cpu|pcpi_mul|pcpi_rd [13] & ((!\cpu|reg_out[2]~9_combout ))))

	.dataa(\cpu|pcpi_div|pcpi_rd [13]),
	.datab(\cpu|pcpi_mul|pcpi_rd [13]),
	.datac(\cpu|reg_out[2]~10_combout ),
	.datad(\cpu|reg_out[2]~9_combout ),
	.cin(gnd),
	.combout(\cpu|Selector453~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector453~0 .lut_mask = 16'hA0EC;
defparam \cpu|Selector453~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N26
fiftyfivenm_lcell_comb \cpu|Selector453~1 (
// Equation(s):
// \cpu|Selector453~1_combout  = (\cpu|Selector458~1_combout  & ((mem_rdata[13]) # ((\cpu|Selector458~0_combout  & mem_rdata[29])))) # (!\cpu|Selector458~1_combout  & (((\cpu|Selector458~0_combout  & mem_rdata[29]))))

	.dataa(\cpu|Selector458~1_combout ),
	.datab(mem_rdata[13]),
	.datac(\cpu|Selector458~0_combout ),
	.datad(mem_rdata[29]),
	.cin(gnd),
	.combout(\cpu|Selector453~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector453~1 .lut_mask = 16'hF888;
defparam \cpu|Selector453~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
fiftyfivenm_lcell_comb \cpu|Add10~22 (
// Equation(s):
// \cpu|Add10~22_combout  = (\cpu|decoded_imm [12] & ((\cpu|reg_pc [12] & (\cpu|Add10~21  & VCC)) # (!\cpu|reg_pc [12] & (!\cpu|Add10~21 )))) # (!\cpu|decoded_imm [12] & ((\cpu|reg_pc [12] & (!\cpu|Add10~21 )) # (!\cpu|reg_pc [12] & ((\cpu|Add10~21 ) # 
// (GND)))))
// \cpu|Add10~23  = CARRY((\cpu|decoded_imm [12] & (!\cpu|reg_pc [12] & !\cpu|Add10~21 )) # (!\cpu|decoded_imm [12] & ((!\cpu|Add10~21 ) # (!\cpu|reg_pc [12]))))

	.dataa(\cpu|decoded_imm [12]),
	.datab(\cpu|reg_pc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add10~21 ),
	.combout(\cpu|Add10~22_combout ),
	.cout(\cpu|Add10~23 ));
// synopsys translate_off
defparam \cpu|Add10~22 .lut_mask = 16'h9617;
defparam \cpu|Add10~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
fiftyfivenm_lcell_comb \cpu|Add10~24 (
// Equation(s):
// \cpu|Add10~24_combout  = ((\cpu|decoded_imm [13] $ (\cpu|reg_pc [13] $ (!\cpu|Add10~23 )))) # (GND)
// \cpu|Add10~25  = CARRY((\cpu|decoded_imm [13] & ((\cpu|reg_pc [13]) # (!\cpu|Add10~23 ))) # (!\cpu|decoded_imm [13] & (\cpu|reg_pc [13] & !\cpu|Add10~23 )))

	.dataa(\cpu|decoded_imm [13]),
	.datab(\cpu|reg_pc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add10~23 ),
	.combout(\cpu|Add10~24_combout ),
	.cout(\cpu|Add10~25 ));
// synopsys translate_off
defparam \cpu|Add10~24 .lut_mask = 16'h698E;
defparam \cpu|Add10~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N22
fiftyfivenm_lcell_comb \cpu|Selector453~2 (
// Equation(s):
// \cpu|Selector453~2_combout  = (\cpu|Selector453~1_combout  & (((\cpu|cpu_state.cpu_state_exec~q  & \cpu|Add10~24_combout )) # (!\cpu|reg_out[14]~11_combout ))) # (!\cpu|Selector453~1_combout  & (\cpu|cpu_state.cpu_state_exec~q  & (\cpu|Add10~24_combout 
// )))

	.dataa(\cpu|Selector453~1_combout ),
	.datab(\cpu|cpu_state.cpu_state_exec~q ),
	.datac(\cpu|Add10~24_combout ),
	.datad(\cpu|reg_out[14]~11_combout ),
	.cin(gnd),
	.combout(\cpu|Selector453~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector453~2 .lut_mask = 16'hC0EA;
defparam \cpu|Selector453~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
fiftyfivenm_lcell_comb \cpu|Selector453~3 (
// Equation(s):
// \cpu|Selector453~3_combout  = (\cpu|reg_out[2]~4_combout  & (((!\cpu|reg_out[2]~1_combout )))) # (!\cpu|reg_out[2]~4_combout  & ((\cpu|reg_out[2]~1_combout  & (\cpu|count_cycle [13])) # (!\cpu|reg_out[2]~1_combout  & ((\cpu|count_instr [13])))))

	.dataa(\cpu|count_cycle [13]),
	.datab(\cpu|reg_out[2]~4_combout ),
	.datac(\cpu|reg_out[2]~1_combout ),
	.datad(\cpu|count_instr [13]),
	.cin(gnd),
	.combout(\cpu|Selector453~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector453~3 .lut_mask = 16'h2F2C;
defparam \cpu|Selector453~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
fiftyfivenm_lcell_comb \cpu|Selector453~4 (
// Equation(s):
// \cpu|Selector453~4_combout  = (\cpu|Selector453~3_combout  & (((\cpu|count_instr [45]) # (!\cpu|reg_out[2]~4_combout )))) # (!\cpu|Selector453~3_combout  & (\cpu|count_cycle [45] & ((\cpu|reg_out[2]~4_combout ))))

	.dataa(\cpu|Selector453~3_combout ),
	.datab(\cpu|count_cycle [45]),
	.datac(\cpu|count_instr [45]),
	.datad(\cpu|reg_out[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector453~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector453~4 .lut_mask = 16'hE4AA;
defparam \cpu|Selector453~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N0
fiftyfivenm_lcell_comb \cpu|irq_mask~70 (
// Equation(s):
// \cpu|irq_mask~70_combout  = (\cpu|cpuregs_rs1[13]~3_combout ) # ((!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked ))

	.dataa(gnd),
	.datab(\cpu|cpuregs_rs1[13]~3_combout ),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\cpu|irq_mask~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~70 .lut_mask = 16'hCFFF;
defparam \cpu|irq_mask~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N1
dffeas \cpu|irq_mask[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[13] .is_wysiwyg = "true";
defparam \cpu|irq_mask[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
fiftyfivenm_lcell_comb \cpu|Selector453~5 (
// Equation(s):
// \cpu|Selector453~5_combout  = (\cpu|reg_out[2]~0_combout  & (\cpu|Selector453~4_combout  & ((!\cpu|reg_out[2]~3_combout )))) # (!\cpu|reg_out[2]~0_combout  & (((\cpu|irq_mask [13]) # (\cpu|reg_out[2]~3_combout ))))

	.dataa(\cpu|Selector453~4_combout ),
	.datab(\cpu|irq_mask [13]),
	.datac(\cpu|reg_out[2]~0_combout ),
	.datad(\cpu|reg_out[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector453~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector453~5 .lut_mask = 16'h0FAC;
defparam \cpu|Selector453~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N12
fiftyfivenm_lcell_comb \cpu|Selector453~6 (
// Equation(s):
// \cpu|Selector453~6_combout  = (\cpu|Selector453~5_combout  & ((\cpu|timer [13]) # ((!\cpu|reg_out[2]~3_combout )))) # (!\cpu|Selector453~5_combout  & (((\cpu|cpuregs_rs1[13]~3_combout  & \cpu|reg_out[2]~3_combout ))))

	.dataa(\cpu|Selector453~5_combout ),
	.datab(\cpu|timer [13]),
	.datac(\cpu|cpuregs_rs1[13]~3_combout ),
	.datad(\cpu|reg_out[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector453~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector453~6 .lut_mask = 16'hD8AA;
defparam \cpu|Selector453~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N24
fiftyfivenm_lcell_comb \cpu|Selector453~7 (
// Equation(s):
// \cpu|Selector453~7_combout  = (\cpu|Selector459~0_combout  & ((\cpu|latched_is_lb~q ) # ((\cpu|reg_out[2]~12_combout  & \cpu|Selector453~6_combout )))) # (!\cpu|Selector459~0_combout  & (((\cpu|reg_out[2]~12_combout  & \cpu|Selector453~6_combout ))))

	.dataa(\cpu|Selector459~0_combout ),
	.datab(\cpu|latched_is_lb~q ),
	.datac(\cpu|reg_out[2]~12_combout ),
	.datad(\cpu|Selector453~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector453~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector453~7 .lut_mask = 16'hF888;
defparam \cpu|Selector453~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N4
fiftyfivenm_lcell_comb \cpu|Selector453~8 (
// Equation(s):
// \cpu|Selector453~8_combout  = (\cpu|Selector453~0_combout ) # ((\cpu|Selector453~2_combout ) # (\cpu|Selector453~7_combout ))

	.dataa(\cpu|Selector453~0_combout ),
	.datab(gnd),
	.datac(\cpu|Selector453~2_combout ),
	.datad(\cpu|Selector453~7_combout ),
	.cin(gnd),
	.combout(\cpu|Selector453~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector453~8 .lut_mask = 16'hFFFA;
defparam \cpu|Selector453~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N5
dffeas \cpu|reg_out[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector453~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[13] .is_wysiwyg = "true";
defparam \cpu|reg_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
fiftyfivenm_lcell_comb \cpu|next_pc[13]~2 (
// Equation(s):
// \cpu|next_pc[13]~2_combout  = (\cpu|latched_store~q  & ((\cpu|latched_branch~q  & (\cpu|reg_out [13])) # (!\cpu|latched_branch~q  & ((\cpu|reg_next_pc [13]))))) # (!\cpu|latched_store~q  & (((\cpu|reg_next_pc [13]))))

	.dataa(\cpu|latched_store~q ),
	.datab(\cpu|reg_out [13]),
	.datac(\cpu|reg_next_pc [13]),
	.datad(\cpu|latched_branch~q ),
	.cin(gnd),
	.combout(\cpu|next_pc[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[13]~2 .lut_mask = 16'hD8F0;
defparam \cpu|next_pc[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N4
fiftyfivenm_lcell_comb \cpu|next_pc[11]~4 (
// Equation(s):
// \cpu|next_pc[11]~4_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & (\cpu|reg_out [11])) # (!\cpu|latched_store~q  & ((\cpu|reg_next_pc [11]))))) # (!\cpu|latched_branch~q  & (((\cpu|reg_next_pc [11]))))

	.dataa(\cpu|latched_branch~q ),
	.datab(\cpu|reg_out [11]),
	.datac(\cpu|reg_next_pc [11]),
	.datad(\cpu|latched_store~q ),
	.cin(gnd),
	.combout(\cpu|next_pc[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[11]~4 .lut_mask = 16'hD8F0;
defparam \cpu|next_pc[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
fiftyfivenm_lcell_comb \cpu|next_pc[10]~5 (
// Equation(s):
// \cpu|next_pc[10]~5_combout  = (\cpu|latched_store~q  & ((\cpu|latched_branch~q  & ((\cpu|reg_out [10]))) # (!\cpu|latched_branch~q  & (\cpu|reg_next_pc [10])))) # (!\cpu|latched_store~q  & (\cpu|reg_next_pc [10]))

	.dataa(\cpu|reg_next_pc [10]),
	.datab(\cpu|latched_store~q ),
	.datac(\cpu|reg_out [10]),
	.datad(\cpu|latched_branch~q ),
	.cin(gnd),
	.combout(\cpu|next_pc[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[10]~5 .lut_mask = 16'hE2AA;
defparam \cpu|next_pc[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N8
fiftyfivenm_lcell_comb \cpu|next_pc[2]~13 (
// Equation(s):
// \cpu|next_pc[2]~13_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & (\cpu|reg_out [2])) # (!\cpu|latched_store~q  & ((\cpu|reg_next_pc [2]))))) # (!\cpu|latched_branch~q  & (((\cpu|reg_next_pc [2]))))

	.dataa(\cpu|latched_branch~q ),
	.datab(\cpu|reg_out [2]),
	.datac(\cpu|latched_store~q ),
	.datad(\cpu|reg_next_pc [2]),
	.cin(gnd),
	.combout(\cpu|next_pc[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[2]~13 .lut_mask = 16'hDF80;
defparam \cpu|next_pc[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
fiftyfivenm_lcell_comb \cpu|mem_addr[2]~30 (
// Equation(s):
// \cpu|mem_addr[2]~30_combout  = (\cpu|mem_la_firstword_xfer~1_combout  & (\cpu|next_pc[2]~13_combout  $ (VCC))) # (!\cpu|mem_la_firstword_xfer~1_combout  & (\cpu|next_pc[2]~13_combout  & VCC))
// \cpu|mem_addr[2]~31  = CARRY((\cpu|mem_la_firstword_xfer~1_combout  & \cpu|next_pc[2]~13_combout ))

	.dataa(\cpu|mem_la_firstword_xfer~1_combout ),
	.datab(\cpu|next_pc[2]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|mem_addr[2]~30_combout ),
	.cout(\cpu|mem_addr[2]~31 ));
// synopsys translate_off
defparam \cpu|mem_addr[2]~30 .lut_mask = 16'h6688;
defparam \cpu|mem_addr[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
fiftyfivenm_lcell_comb \cpu|mem_addr[3]~32 (
// Equation(s):
// \cpu|mem_addr[3]~32_combout  = (\cpu|next_pc[3]~12_combout  & (!\cpu|mem_addr[2]~31 )) # (!\cpu|next_pc[3]~12_combout  & ((\cpu|mem_addr[2]~31 ) # (GND)))
// \cpu|mem_addr[3]~33  = CARRY((!\cpu|mem_addr[2]~31 ) # (!\cpu|next_pc[3]~12_combout ))

	.dataa(gnd),
	.datab(\cpu|next_pc[3]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|mem_addr[2]~31 ),
	.combout(\cpu|mem_addr[3]~32_combout ),
	.cout(\cpu|mem_addr[3]~33 ));
// synopsys translate_off
defparam \cpu|mem_addr[3]~32 .lut_mask = 16'h3C3F;
defparam \cpu|mem_addr[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
fiftyfivenm_lcell_comb \cpu|mem_addr[4]~34 (
// Equation(s):
// \cpu|mem_addr[4]~34_combout  = (\cpu|next_pc[4]~11_combout  & (\cpu|mem_addr[3]~33  $ (GND))) # (!\cpu|next_pc[4]~11_combout  & (!\cpu|mem_addr[3]~33  & VCC))
// \cpu|mem_addr[4]~35  = CARRY((\cpu|next_pc[4]~11_combout  & !\cpu|mem_addr[3]~33 ))

	.dataa(gnd),
	.datab(\cpu|next_pc[4]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|mem_addr[3]~33 ),
	.combout(\cpu|mem_addr[4]~34_combout ),
	.cout(\cpu|mem_addr[4]~35 ));
// synopsys translate_off
defparam \cpu|mem_addr[4]~34 .lut_mask = 16'hC30C;
defparam \cpu|mem_addr[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
fiftyfivenm_lcell_comb \cpu|mem_addr[5]~36 (
// Equation(s):
// \cpu|mem_addr[5]~36_combout  = (\cpu|next_pc[5]~10_combout  & (!\cpu|mem_addr[4]~35 )) # (!\cpu|next_pc[5]~10_combout  & ((\cpu|mem_addr[4]~35 ) # (GND)))
// \cpu|mem_addr[5]~37  = CARRY((!\cpu|mem_addr[4]~35 ) # (!\cpu|next_pc[5]~10_combout ))

	.dataa(\cpu|next_pc[5]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|mem_addr[4]~35 ),
	.combout(\cpu|mem_addr[5]~36_combout ),
	.cout(\cpu|mem_addr[5]~37 ));
// synopsys translate_off
defparam \cpu|mem_addr[5]~36 .lut_mask = 16'h5A5F;
defparam \cpu|mem_addr[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
fiftyfivenm_lcell_comb \cpu|mem_addr[6]~38 (
// Equation(s):
// \cpu|mem_addr[6]~38_combout  = (\cpu|next_pc[6]~9_combout  & (\cpu|mem_addr[5]~37  $ (GND))) # (!\cpu|next_pc[6]~9_combout  & (!\cpu|mem_addr[5]~37  & VCC))
// \cpu|mem_addr[6]~39  = CARRY((\cpu|next_pc[6]~9_combout  & !\cpu|mem_addr[5]~37 ))

	.dataa(gnd),
	.datab(\cpu|next_pc[6]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|mem_addr[5]~37 ),
	.combout(\cpu|mem_addr[6]~38_combout ),
	.cout(\cpu|mem_addr[6]~39 ));
// synopsys translate_off
defparam \cpu|mem_addr[6]~38 .lut_mask = 16'hC30C;
defparam \cpu|mem_addr[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
fiftyfivenm_lcell_comb \cpu|mem_addr[7]~40 (
// Equation(s):
// \cpu|mem_addr[7]~40_combout  = (\cpu|next_pc[7]~8_combout  & (!\cpu|mem_addr[6]~39 )) # (!\cpu|next_pc[7]~8_combout  & ((\cpu|mem_addr[6]~39 ) # (GND)))
// \cpu|mem_addr[7]~41  = CARRY((!\cpu|mem_addr[6]~39 ) # (!\cpu|next_pc[7]~8_combout ))

	.dataa(gnd),
	.datab(\cpu|next_pc[7]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|mem_addr[6]~39 ),
	.combout(\cpu|mem_addr[7]~40_combout ),
	.cout(\cpu|mem_addr[7]~41 ));
// synopsys translate_off
defparam \cpu|mem_addr[7]~40 .lut_mask = 16'h3C3F;
defparam \cpu|mem_addr[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
fiftyfivenm_lcell_comb \cpu|mem_addr[8]~42 (
// Equation(s):
// \cpu|mem_addr[8]~42_combout  = (\cpu|next_pc[8]~7_combout  & (\cpu|mem_addr[7]~41  $ (GND))) # (!\cpu|next_pc[8]~7_combout  & (!\cpu|mem_addr[7]~41  & VCC))
// \cpu|mem_addr[8]~43  = CARRY((\cpu|next_pc[8]~7_combout  & !\cpu|mem_addr[7]~41 ))

	.dataa(\cpu|next_pc[8]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|mem_addr[7]~41 ),
	.combout(\cpu|mem_addr[8]~42_combout ),
	.cout(\cpu|mem_addr[8]~43 ));
// synopsys translate_off
defparam \cpu|mem_addr[8]~42 .lut_mask = 16'hA50A;
defparam \cpu|mem_addr[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
fiftyfivenm_lcell_comb \cpu|mem_addr[9]~44 (
// Equation(s):
// \cpu|mem_addr[9]~44_combout  = (\cpu|next_pc[9]~6_combout  & (!\cpu|mem_addr[8]~43 )) # (!\cpu|next_pc[9]~6_combout  & ((\cpu|mem_addr[8]~43 ) # (GND)))
// \cpu|mem_addr[9]~45  = CARRY((!\cpu|mem_addr[8]~43 ) # (!\cpu|next_pc[9]~6_combout ))

	.dataa(\cpu|next_pc[9]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|mem_addr[8]~43 ),
	.combout(\cpu|mem_addr[9]~44_combout ),
	.cout(\cpu|mem_addr[9]~45 ));
// synopsys translate_off
defparam \cpu|mem_addr[9]~44 .lut_mask = 16'h5A5F;
defparam \cpu|mem_addr[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
fiftyfivenm_lcell_comb \cpu|mem_addr[10]~46 (
// Equation(s):
// \cpu|mem_addr[10]~46_combout  = (\cpu|next_pc[10]~5_combout  & (\cpu|mem_addr[9]~45  $ (GND))) # (!\cpu|next_pc[10]~5_combout  & (!\cpu|mem_addr[9]~45  & VCC))
// \cpu|mem_addr[10]~47  = CARRY((\cpu|next_pc[10]~5_combout  & !\cpu|mem_addr[9]~45 ))

	.dataa(gnd),
	.datab(\cpu|next_pc[10]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|mem_addr[9]~45 ),
	.combout(\cpu|mem_addr[10]~46_combout ),
	.cout(\cpu|mem_addr[10]~47 ));
// synopsys translate_off
defparam \cpu|mem_addr[10]~46 .lut_mask = 16'hC30C;
defparam \cpu|mem_addr[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
fiftyfivenm_lcell_comb \cpu|mem_addr[11]~48 (
// Equation(s):
// \cpu|mem_addr[11]~48_combout  = (\cpu|next_pc[11]~4_combout  & (!\cpu|mem_addr[10]~47 )) # (!\cpu|next_pc[11]~4_combout  & ((\cpu|mem_addr[10]~47 ) # (GND)))
// \cpu|mem_addr[11]~49  = CARRY((!\cpu|mem_addr[10]~47 ) # (!\cpu|next_pc[11]~4_combout ))

	.dataa(\cpu|next_pc[11]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|mem_addr[10]~47 ),
	.combout(\cpu|mem_addr[11]~48_combout ),
	.cout(\cpu|mem_addr[11]~49 ));
// synopsys translate_off
defparam \cpu|mem_addr[11]~48 .lut_mask = 16'h5A5F;
defparam \cpu|mem_addr[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
fiftyfivenm_lcell_comb \cpu|mem_addr[12]~50 (
// Equation(s):
// \cpu|mem_addr[12]~50_combout  = (\cpu|next_pc[12]~3_combout  & (\cpu|mem_addr[11]~49  $ (GND))) # (!\cpu|next_pc[12]~3_combout  & (!\cpu|mem_addr[11]~49  & VCC))
// \cpu|mem_addr[12]~51  = CARRY((\cpu|next_pc[12]~3_combout  & !\cpu|mem_addr[11]~49 ))

	.dataa(\cpu|next_pc[12]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|mem_addr[11]~49 ),
	.combout(\cpu|mem_addr[12]~50_combout ),
	.cout(\cpu|mem_addr[12]~51 ));
// synopsys translate_off
defparam \cpu|mem_addr[12]~50 .lut_mask = 16'hA50A;
defparam \cpu|mem_addr[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
fiftyfivenm_lcell_comb \cpu|mem_addr[13]~52 (
// Equation(s):
// \cpu|mem_addr[13]~52_combout  = (\cpu|next_pc[13]~2_combout  & (!\cpu|mem_addr[12]~51 )) # (!\cpu|next_pc[13]~2_combout  & ((\cpu|mem_addr[12]~51 ) # (GND)))
// \cpu|mem_addr[13]~53  = CARRY((!\cpu|mem_addr[12]~51 ) # (!\cpu|next_pc[13]~2_combout ))

	.dataa(gnd),
	.datab(\cpu|next_pc[13]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|mem_addr[12]~51 ),
	.combout(\cpu|mem_addr[13]~52_combout ),
	.cout(\cpu|mem_addr[13]~53 ));
// synopsys translate_off
defparam \cpu|mem_addr[13]~52 .lut_mask = 16'h3C3F;
defparam \cpu|mem_addr[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
fiftyfivenm_lcell_comb \cpu|mem_addr[14]~54 (
// Equation(s):
// \cpu|mem_addr[14]~54_combout  = (\cpu|next_pc[14]~1_combout  & (\cpu|mem_addr[13]~53  $ (GND))) # (!\cpu|next_pc[14]~1_combout  & (!\cpu|mem_addr[13]~53  & VCC))
// \cpu|mem_addr[14]~55  = CARRY((\cpu|next_pc[14]~1_combout  & !\cpu|mem_addr[13]~53 ))

	.dataa(gnd),
	.datab(\cpu|next_pc[14]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|mem_addr[13]~53 ),
	.combout(\cpu|mem_addr[14]~54_combout ),
	.cout(\cpu|mem_addr[14]~55 ));
// synopsys translate_off
defparam \cpu|mem_addr[14]~54 .lut_mask = 16'hC30C;
defparam \cpu|mem_addr[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
fiftyfivenm_lcell_comb \cpu|mem_addr[15]~56 (
// Equation(s):
// \cpu|mem_addr[15]~56_combout  = (\cpu|next_pc[15]~0_combout  & (!\cpu|mem_addr[14]~55 )) # (!\cpu|next_pc[15]~0_combout  & ((\cpu|mem_addr[14]~55 ) # (GND)))
// \cpu|mem_addr[15]~57  = CARRY((!\cpu|mem_addr[14]~55 ) # (!\cpu|next_pc[15]~0_combout ))

	.dataa(\cpu|next_pc[15]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|mem_addr[14]~55 ),
	.combout(\cpu|mem_addr[15]~56_combout ),
	.cout(\cpu|mem_addr[15]~57 ));
// synopsys translate_off
defparam \cpu|mem_addr[15]~56 .lut_mask = 16'h5A5F;
defparam \cpu|mem_addr[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
fiftyfivenm_lcell_comb \cpu|mem_addr[16]~59 (
// Equation(s):
// \cpu|mem_addr[16]~59_combout  = (\cpu|next_pc[16]~14_combout  & (\cpu|mem_addr[15]~57  $ (GND))) # (!\cpu|next_pc[16]~14_combout  & (!\cpu|mem_addr[15]~57  & VCC))
// \cpu|mem_addr[16]~60  = CARRY((\cpu|next_pc[16]~14_combout  & !\cpu|mem_addr[15]~57 ))

	.dataa(gnd),
	.datab(\cpu|next_pc[16]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|mem_addr[15]~57 ),
	.combout(\cpu|mem_addr[16]~59_combout ),
	.cout(\cpu|mem_addr[16]~60 ));
// synopsys translate_off
defparam \cpu|mem_addr[16]~59 .lut_mask = 16'hC30C;
defparam \cpu|mem_addr[16]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
fiftyfivenm_lcell_comb \cpu|mem_addr[17]~61 (
// Equation(s):
// \cpu|mem_addr[17]~61_combout  = (\cpu|next_pc[17]~15_combout  & (!\cpu|mem_addr[16]~60 )) # (!\cpu|next_pc[17]~15_combout  & ((\cpu|mem_addr[16]~60 ) # (GND)))
// \cpu|mem_addr[17]~62  = CARRY((!\cpu|mem_addr[16]~60 ) # (!\cpu|next_pc[17]~15_combout ))

	.dataa(\cpu|next_pc[17]~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|mem_addr[16]~60 ),
	.combout(\cpu|mem_addr[17]~61_combout ),
	.cout(\cpu|mem_addr[17]~62 ));
// synopsys translate_off
defparam \cpu|mem_addr[17]~61 .lut_mask = 16'h5A5F;
defparam \cpu|mem_addr[17]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N2
fiftyfivenm_lcell_comb \cpu|mem_addr[18]~63 (
// Equation(s):
// \cpu|mem_addr[18]~63_combout  = (\cpu|next_pc[18]~16_combout  & (\cpu|mem_addr[17]~62  $ (GND))) # (!\cpu|next_pc[18]~16_combout  & (!\cpu|mem_addr[17]~62  & VCC))
// \cpu|mem_addr[18]~64  = CARRY((\cpu|next_pc[18]~16_combout  & !\cpu|mem_addr[17]~62 ))

	.dataa(gnd),
	.datab(\cpu|next_pc[18]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|mem_addr[17]~62 ),
	.combout(\cpu|mem_addr[18]~63_combout ),
	.cout(\cpu|mem_addr[18]~64 ));
// synopsys translate_off
defparam \cpu|mem_addr[18]~63 .lut_mask = 16'hC30C;
defparam \cpu|mem_addr[18]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N4
fiftyfivenm_lcell_comb \cpu|mem_addr[19]~65 (
// Equation(s):
// \cpu|mem_addr[19]~65_combout  = (\cpu|next_pc[19]~17_combout  & (!\cpu|mem_addr[18]~64 )) # (!\cpu|next_pc[19]~17_combout  & ((\cpu|mem_addr[18]~64 ) # (GND)))
// \cpu|mem_addr[19]~66  = CARRY((!\cpu|mem_addr[18]~64 ) # (!\cpu|next_pc[19]~17_combout ))

	.dataa(gnd),
	.datab(\cpu|next_pc[19]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|mem_addr[18]~64 ),
	.combout(\cpu|mem_addr[19]~65_combout ),
	.cout(\cpu|mem_addr[19]~66 ));
// synopsys translate_off
defparam \cpu|mem_addr[19]~65 .lut_mask = 16'h3C3F;
defparam \cpu|mem_addr[19]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N6
fiftyfivenm_lcell_comb \cpu|mem_addr[20]~67 (
// Equation(s):
// \cpu|mem_addr[20]~67_combout  = (\cpu|next_pc[20]~18_combout  & (\cpu|mem_addr[19]~66  $ (GND))) # (!\cpu|next_pc[20]~18_combout  & (!\cpu|mem_addr[19]~66  & VCC))
// \cpu|mem_addr[20]~68  = CARRY((\cpu|next_pc[20]~18_combout  & !\cpu|mem_addr[19]~66 ))

	.dataa(gnd),
	.datab(\cpu|next_pc[20]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|mem_addr[19]~66 ),
	.combout(\cpu|mem_addr[20]~67_combout ),
	.cout(\cpu|mem_addr[20]~68 ));
// synopsys translate_off
defparam \cpu|mem_addr[20]~67 .lut_mask = 16'hC30C;
defparam \cpu|mem_addr[20]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
fiftyfivenm_lcell_comb \cpu|mem_addr[21]~69 (
// Equation(s):
// \cpu|mem_addr[21]~69_combout  = (\cpu|next_pc[21]~19_combout  & (!\cpu|mem_addr[20]~68 )) # (!\cpu|next_pc[21]~19_combout  & ((\cpu|mem_addr[20]~68 ) # (GND)))
// \cpu|mem_addr[21]~70  = CARRY((!\cpu|mem_addr[20]~68 ) # (!\cpu|next_pc[21]~19_combout ))

	.dataa(gnd),
	.datab(\cpu|next_pc[21]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|mem_addr[20]~68 ),
	.combout(\cpu|mem_addr[21]~69_combout ),
	.cout(\cpu|mem_addr[21]~70 ));
// synopsys translate_off
defparam \cpu|mem_addr[21]~69 .lut_mask = 16'h3C3F;
defparam \cpu|mem_addr[21]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N10
fiftyfivenm_lcell_comb \cpu|mem_addr[22]~71 (
// Equation(s):
// \cpu|mem_addr[22]~71_combout  = (\cpu|next_pc[22]~20_combout  & (\cpu|mem_addr[21]~70  $ (GND))) # (!\cpu|next_pc[22]~20_combout  & (!\cpu|mem_addr[21]~70  & VCC))
// \cpu|mem_addr[22]~72  = CARRY((\cpu|next_pc[22]~20_combout  & !\cpu|mem_addr[21]~70 ))

	.dataa(gnd),
	.datab(\cpu|next_pc[22]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|mem_addr[21]~70 ),
	.combout(\cpu|mem_addr[22]~71_combout ),
	.cout(\cpu|mem_addr[22]~72 ));
// synopsys translate_off
defparam \cpu|mem_addr[22]~71 .lut_mask = 16'hC30C;
defparam \cpu|mem_addr[22]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N12
fiftyfivenm_lcell_comb \cpu|mem_addr[23]~73 (
// Equation(s):
// \cpu|mem_addr[23]~73_combout  = (\cpu|next_pc[23]~21_combout  & (!\cpu|mem_addr[22]~72 )) # (!\cpu|next_pc[23]~21_combout  & ((\cpu|mem_addr[22]~72 ) # (GND)))
// \cpu|mem_addr[23]~74  = CARRY((!\cpu|mem_addr[22]~72 ) # (!\cpu|next_pc[23]~21_combout ))

	.dataa(gnd),
	.datab(\cpu|next_pc[23]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|mem_addr[22]~72 ),
	.combout(\cpu|mem_addr[23]~73_combout ),
	.cout(\cpu|mem_addr[23]~74 ));
// synopsys translate_off
defparam \cpu|mem_addr[23]~73 .lut_mask = 16'h3C3F;
defparam \cpu|mem_addr[23]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N14
fiftyfivenm_lcell_comb \cpu|mem_addr[24]~75 (
// Equation(s):
// \cpu|mem_addr[24]~75_combout  = (\cpu|next_pc[24]~25_combout  & (\cpu|mem_addr[23]~74  $ (GND))) # (!\cpu|next_pc[24]~25_combout  & (!\cpu|mem_addr[23]~74  & VCC))
// \cpu|mem_addr[24]~76  = CARRY((\cpu|next_pc[24]~25_combout  & !\cpu|mem_addr[23]~74 ))

	.dataa(\cpu|next_pc[24]~25_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|mem_addr[23]~74 ),
	.combout(\cpu|mem_addr[24]~75_combout ),
	.cout(\cpu|mem_addr[24]~76 ));
// synopsys translate_off
defparam \cpu|mem_addr[24]~75 .lut_mask = 16'hA50A;
defparam \cpu|mem_addr[24]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N18
fiftyfivenm_lcell_comb \cpu|comb~0 (
// Equation(s):
// \cpu|comb~0_combout  = (!\cpu|mem_do_rinst~q  & !\cpu|mem_do_prefetch~q )

	.dataa(gnd),
	.datab(\cpu|mem_do_rinst~q ),
	.datac(\cpu|mem_do_prefetch~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb~0 .lut_mask = 16'h0303;
defparam \cpu|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N16
fiftyfivenm_lcell_comb \cpu|mem_la_read~6 (
// Equation(s):
// \cpu|mem_la_read~6_combout  = (\cpu|mem_la_read~7_combout ) # ((\cpu|mem_la_firstword_xfer~1_combout  & (\cpu|Equal7~0_combout  & !\cpu|mem_la_secondword~q )))

	.dataa(\cpu|mem_la_read~7_combout ),
	.datab(\cpu|mem_la_firstword_xfer~1_combout ),
	.datac(\cpu|Equal7~0_combout ),
	.datad(\cpu|mem_la_secondword~q ),
	.cin(gnd),
	.combout(\cpu|mem_la_read~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_read~6 .lut_mask = 16'hAAEA;
defparam \cpu|mem_la_read~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N2
fiftyfivenm_lcell_comb \cpu|mem_addr[2]~58 (
// Equation(s):
// \cpu|mem_addr[2]~58_combout  = (!\cpu|always5~0_combout  & ((\cpu|mem_la_write~5_combout ) # ((\cpu|mem_la_read~6_combout  & \pll_inst|altpll_component|auto_generated|locked~0_combout ))))

	.dataa(\cpu|mem_la_write~5_combout ),
	.datab(\cpu|mem_la_read~6_combout ),
	.datac(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datad(\cpu|always5~0_combout ),
	.cin(gnd),
	.combout(\cpu|mem_addr[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_addr[2]~58 .lut_mask = 16'h00EA;
defparam \cpu|mem_addr[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N15
dffeas \cpu|mem_addr[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[24]~75_combout ),
	.asdata(\cpu|reg_op1 [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[24] .is_wysiwyg = "true";
defparam \cpu|mem_addr[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N2
fiftyfivenm_lcell_comb \simpleuart_reg_dat_we~4 (
// Equation(s):
// \simpleuart_reg_dat_we~4_combout  = (\cpu|mem_valid~q  & (!\cpu|mem_addr [4] & !\cpu|mem_addr [24]))

	.dataa(\cpu|mem_valid~q ),
	.datab(gnd),
	.datac(\cpu|mem_addr [4]),
	.datad(\cpu|mem_addr [24]),
	.cin(gnd),
	.combout(\simpleuart_reg_dat_we~4_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart_reg_dat_we~4 .lut_mask = 16'h000A;
defparam \simpleuart_reg_dat_we~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N10
fiftyfivenm_lcell_comb \mem_rdata[21]~4 (
// Equation(s):
// \mem_rdata[21]~4_combout  = (!\led_ready~q  & \seg1_ready~q )

	.dataa(gnd),
	.datab(\led_ready~q ),
	.datac(gnd),
	.datad(\seg1_ready~q ),
	.cin(gnd),
	.combout(\mem_rdata[21]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[21]~4 .lut_mask = 16'h3300;
defparam \mem_rdata[21]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N18
fiftyfivenm_lcell_comb \mem_rdata[21]~5 (
// Equation(s):
// \mem_rdata[21]~5_combout  = (\mem_rdata[21]~4_combout ) # ((!\cpu|mem_addr [2] & (\simpleuart_reg_dat_we~4_combout  & \simpleuart_reg_dat_we~1_combout )))

	.dataa(\cpu|mem_addr [2]),
	.datab(\simpleuart_reg_dat_we~4_combout ),
	.datac(\mem_rdata[21]~4_combout ),
	.datad(\simpleuart_reg_dat_we~1_combout ),
	.cin(gnd),
	.combout(\mem_rdata[21]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[21]~5 .lut_mask = 16'hF4F0;
defparam \mem_rdata[21]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N22
fiftyfivenm_lcell_comb \led_reg~31 (
// Equation(s):
// \led_reg~31_combout  = ((\cpu|mem_wdata [18]) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\cpu|mem_wdata [18]),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~31 .lut_mask = 16'hDFDF;
defparam \led_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N0
fiftyfivenm_lcell_comb \always3~0 (
// Equation(s):
// \always3~0_combout  = (\cpu|mem_valid~q  & (\cpu|mem_addr [24] & (!\cpu|mem_addr [4] & \Equal4~8_combout )))

	.dataa(\cpu|mem_valid~q ),
	.datab(\cpu|mem_addr [24]),
	.datac(\cpu|mem_addr [4]),
	.datad(\Equal4~8_combout ),
	.cin(gnd),
	.combout(\always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \always3~0 .lut_mask = 16'h0800;
defparam \always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N12
fiftyfivenm_lcell_comb \led_reg[16]~33 (
// Equation(s):
// \led_reg[16]~33_combout  = (((\cpu|mem_wstrb [2] & \always3~0_combout )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\cpu|mem_wstrb [2]),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\always3~0_combout ),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\led_reg[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg[16]~33 .lut_mask = 16'hB3FF;
defparam \led_reg[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N23
dffeas \led_reg[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_reg[16]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[18] .is_wysiwyg = "true";
defparam \led_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N20
fiftyfivenm_lcell_comb \mem_rdata[18]~118 (
// Equation(s):
// \mem_rdata[18]~118_combout  = (\mem_rdata[21]~5_combout  & (((\mem_rdata[21]~3_combout )) # (!\simpleuart|recv_buf_valid~q ))) # (!\mem_rdata[21]~5_combout  & (((led_reg[18] & !\mem_rdata[21]~3_combout ))))

	.dataa(\mem_rdata[21]~5_combout ),
	.datab(\simpleuart|recv_buf_valid~q ),
	.datac(led_reg[18]),
	.datad(\mem_rdata[21]~3_combout ),
	.cin(gnd),
	.combout(\mem_rdata[18]~118_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[18]~118 .lut_mask = 16'hAA72;
defparam \mem_rdata[18]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N26
fiftyfivenm_lcell_comb \always6~1 (
// Equation(s):
// \always6~1_combout  = (\cpu|mem_valid~q  & (\cpu|mem_addr [4] & \Equal5~1_combout ))

	.dataa(\cpu|mem_valid~q ),
	.datab(gnd),
	.datac(\cpu|mem_addr [4]),
	.datad(\Equal5~1_combout ),
	.cin(gnd),
	.combout(\always6~1_combout ),
	.cout());
// synopsys translate_off
defparam \always6~1 .lut_mask = 16'hA000;
defparam \always6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N16
fiftyfivenm_lcell_comb \seg2_reg[22]~37 (
// Equation(s):
// \seg2_reg[22]~37_combout  = (((\cpu|mem_wstrb [2] & \always6~1_combout )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\cpu|mem_wstrb [2]),
	.datad(\always6~1_combout ),
	.cin(gnd),
	.combout(\seg2_reg[22]~37_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg[22]~37 .lut_mask = 16'hF777;
defparam \seg2_reg[22]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N27
dffeas \seg2_reg[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[22]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[18] .is_wysiwyg = "true";
defparam \seg2_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N26
fiftyfivenm_lcell_comb \mem_rdata[18]~119 (
// Equation(s):
// \mem_rdata[18]~119_combout  = (\mem_rdata[18]~118_combout  & ((seg1_reg[18]) # ((!\mem_rdata[21]~2_combout )))) # (!\mem_rdata[18]~118_combout  & (((seg2_reg[18] & \mem_rdata[21]~2_combout ))))

	.dataa(seg1_reg[18]),
	.datab(\mem_rdata[18]~118_combout ),
	.datac(seg2_reg[18]),
	.datad(\mem_rdata[21]~2_combout ),
	.cin(gnd),
	.combout(\mem_rdata[18]~119_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[18]~119 .lut_mask = 16'hB8CC;
defparam \mem_rdata[18]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N19
dffeas \cpu|mem_wdata[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|reg_op2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[2] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N19
dffeas \cpu|mem_addr[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[10]~46_combout ),
	.asdata(\cpu|reg_op1 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[10] .is_wysiwyg = "true";
defparam \cpu|mem_addr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N21
dffeas \cpu|mem_addr[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[11]~48_combout ),
	.asdata(\cpu|reg_op1 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[11] .is_wysiwyg = "true";
defparam \cpu|mem_addr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N25
dffeas \cpu|mem_addr[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[13]~52_combout ),
	.asdata(\cpu|reg_op1 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[13] .is_wysiwyg = "true";
defparam \cpu|mem_addr[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y4_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\ram_wren~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|mem_wdata [18],\cpu|mem_wdata [2]}),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_bkf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X8_Y1_N0
fiftyfivenm_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "hx8kdemo_fw.hex";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FAE2AA9AA6A98A9989A2AA9AA698A9AA6A6A6A6A69A9AA2AA220014000000000000004;
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N6
fiftyfivenm_lcell_comb \mem_rdata[18]~120 (
// Equation(s):
// \mem_rdata[18]~120_combout  = (\mem_rdata[21]~8_combout  & (((\rom_inst|altsyncram_component|auto_generated|q_a [18]) # (!\mem_rdata[21]~9_combout )))) # (!\mem_rdata[21]~8_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// ((\mem_rdata[21]~9_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\rom_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\mem_rdata[21]~8_combout ),
	.datad(\mem_rdata[21]~9_combout ),
	.cin(gnd),
	.combout(\mem_rdata[18]~120_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[18]~120 .lut_mask = 16'hCAF0;
defparam \mem_rdata[18]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N0
fiftyfivenm_lcell_comb \mem_rdata[18] (
// Equation(s):
// mem_rdata[18] = (\mem_rdata[21]~10_combout  & ((\mem_rdata[18]~120_combout  & (\simpleuart|cfg_divider [18])) # (!\mem_rdata[18]~120_combout  & ((\mem_rdata[18]~119_combout ))))) # (!\mem_rdata[21]~10_combout  & (((\mem_rdata[18]~120_combout ))))

	.dataa(\simpleuart|cfg_divider [18]),
	.datab(\mem_rdata[21]~10_combout ),
	.datac(\mem_rdata[18]~119_combout ),
	.datad(\mem_rdata[18]~120_combout ),
	.cin(gnd),
	.combout(mem_rdata[18]),
	.cout());
// synopsys translate_off
defparam \mem_rdata[18] .lut_mask = 16'hBBC0;
defparam \mem_rdata[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
fiftyfivenm_lcell_comb \cpu|Selector448~1 (
// Equation(s):
// \cpu|Selector448~1_combout  = (\cpu|cpu_state.cpu_state_exec~q  & ((\cpu|Add10~36_combout ) # ((!\cpu|reg_out[16]~13_combout  & mem_rdata[18])))) # (!\cpu|cpu_state.cpu_state_exec~q  & (!\cpu|reg_out[16]~13_combout  & (mem_rdata[18])))

	.dataa(\cpu|cpu_state.cpu_state_exec~q ),
	.datab(\cpu|reg_out[16]~13_combout ),
	.datac(mem_rdata[18]),
	.datad(\cpu|Add10~36_combout ),
	.cin(gnd),
	.combout(\cpu|Selector448~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector448~1 .lut_mask = 16'hBA30;
defparam \cpu|Selector448~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N26
fiftyfivenm_lcell_comb \cpu|Selector448~2 (
// Equation(s):
// \cpu|Selector448~2_combout  = (\cpu|reg_out[2]~1_combout  & ((\cpu|reg_out[2]~4_combout  & ((\cpu|count_cycle [50]))) # (!\cpu|reg_out[2]~4_combout  & (\cpu|count_cycle [18])))) # (!\cpu|reg_out[2]~1_combout  & (((\cpu|reg_out[2]~4_combout ))))

	.dataa(\cpu|count_cycle [18]),
	.datab(\cpu|count_cycle [50]),
	.datac(\cpu|reg_out[2]~1_combout ),
	.datad(\cpu|reg_out[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector448~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector448~2 .lut_mask = 16'hCFA0;
defparam \cpu|Selector448~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N8
fiftyfivenm_lcell_comb \cpu|Selector448~3 (
// Equation(s):
// \cpu|Selector448~3_combout  = (\cpu|reg_out[2]~1_combout  & (\cpu|Selector448~2_combout )) # (!\cpu|reg_out[2]~1_combout  & ((\cpu|Selector448~2_combout  & ((\cpu|count_instr [50]))) # (!\cpu|Selector448~2_combout  & (\cpu|count_instr [18]))))

	.dataa(\cpu|reg_out[2]~1_combout ),
	.datab(\cpu|Selector448~2_combout ),
	.datac(\cpu|count_instr [18]),
	.datad(\cpu|count_instr [50]),
	.cin(gnd),
	.combout(\cpu|Selector448~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector448~3 .lut_mask = 16'hDC98;
defparam \cpu|Selector448~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
fiftyfivenm_lcell_comb \cpu|Selector448~4 (
// Equation(s):
// \cpu|Selector448~4_combout  = (\cpu|reg_out[2]~0_combout  & ((\cpu|reg_out[2]~3_combout  & (\cpu|cpuregs_rs1[18]~20_combout )) # (!\cpu|reg_out[2]~3_combout  & ((\cpu|Selector448~3_combout ))))) # (!\cpu|reg_out[2]~0_combout  & 
// (((\cpu|reg_out[2]~3_combout ))))

	.dataa(\cpu|reg_out[2]~0_combout ),
	.datab(\cpu|cpuregs_rs1[18]~20_combout ),
	.datac(\cpu|Selector448~3_combout ),
	.datad(\cpu|reg_out[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector448~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector448~4 .lut_mask = 16'hDDA0;
defparam \cpu|Selector448~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
fiftyfivenm_lcell_comb \cpu|irq_mask~83 (
// Equation(s):
// \cpu|irq_mask~83_combout  = ((\cpu|cpuregs_rs1[18]~20_combout ) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(gnd),
	.datab(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\cpu|cpuregs_rs1[18]~20_combout ),
	.cin(gnd),
	.combout(\cpu|irq_mask~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~83 .lut_mask = 16'hFF3F;
defparam \cpu|irq_mask~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N29
dffeas \cpu|irq_mask[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[18] .is_wysiwyg = "true";
defparam \cpu|irq_mask[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
fiftyfivenm_lcell_comb \cpu|Selector448~5 (
// Equation(s):
// \cpu|Selector448~5_combout  = (\cpu|Selector448~4_combout  & (((\cpu|reg_out[2]~0_combout ) # (\cpu|timer [18])))) # (!\cpu|Selector448~4_combout  & (\cpu|irq_mask [18] & (!\cpu|reg_out[2]~0_combout )))

	.dataa(\cpu|Selector448~4_combout ),
	.datab(\cpu|irq_mask [18]),
	.datac(\cpu|reg_out[2]~0_combout ),
	.datad(\cpu|timer [18]),
	.cin(gnd),
	.combout(\cpu|Selector448~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector448~5 .lut_mask = 16'hAEA4;
defparam \cpu|Selector448~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
fiftyfivenm_lcell_comb \cpu|Selector448~6 (
// Equation(s):
// \cpu|Selector448~6_combout  = (\cpu|Selector448~1_combout ) # (((\cpu|reg_out[2]~12_combout  & \cpu|Selector448~5_combout )) # (!\cpu|Selector450~7_combout ))

	.dataa(\cpu|Selector448~1_combout ),
	.datab(\cpu|reg_out[2]~12_combout ),
	.datac(\cpu|Selector448~5_combout ),
	.datad(\cpu|Selector450~7_combout ),
	.cin(gnd),
	.combout(\cpu|Selector448~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector448~6 .lut_mask = 16'hEAFF;
defparam \cpu|Selector448~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
fiftyfivenm_lcell_comb \cpu|Selector448~7 (
// Equation(s):
// \cpu|Selector448~7_combout  = (\cpu|mem_wordsize.00~q  & (\cpu|reg_out[16]~13_combout  & ((\cpu|Selector448~0_combout ) # (\cpu|Selector448~6_combout )))) # (!\cpu|mem_wordsize.00~q  & ((\cpu|Selector448~0_combout ) # ((\cpu|Selector448~6_combout ))))

	.dataa(\cpu|mem_wordsize.00~q ),
	.datab(\cpu|Selector448~0_combout ),
	.datac(\cpu|reg_out[16]~13_combout ),
	.datad(\cpu|Selector448~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector448~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector448~7 .lut_mask = 16'hF5C4;
defparam \cpu|Selector448~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N9
dffeas \cpu|reg_out[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector448~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[18] .is_wysiwyg = "true";
defparam \cpu|reg_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
fiftyfivenm_lcell_comb \cpu|Selector107~9 (
// Equation(s):
// \cpu|Selector107~9_combout  = (\cpu|instr_xori~q  & (\cpu|reg_op1 [18] $ (((\cpu|reg_op2 [18]))))) # (!\cpu|instr_xori~q  & (\cpu|instr_xor~q  & (\cpu|reg_op1 [18] $ (\cpu|reg_op2 [18]))))

	.dataa(\cpu|instr_xori~q ),
	.datab(\cpu|reg_op1 [18]),
	.datac(\cpu|instr_xor~q ),
	.datad(\cpu|reg_op2 [18]),
	.cin(gnd),
	.combout(\cpu|Selector107~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector107~9 .lut_mask = 16'h32C8;
defparam \cpu|Selector107~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N26
fiftyfivenm_lcell_comb \cpu|Selector107~6 (
// Equation(s):
// \cpu|Selector107~6_combout  = (\cpu|reg_op1 [18] & (\cpu|reg_op2 [18] & ((\cpu|instr_and~q ) # (\cpu|instr_andi~q ))))

	.dataa(\cpu|reg_op1 [18]),
	.datab(\cpu|reg_op2 [18]),
	.datac(\cpu|instr_and~q ),
	.datad(\cpu|instr_andi~q ),
	.cin(gnd),
	.combout(\cpu|Selector107~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector107~6 .lut_mask = 16'h8880;
defparam \cpu|Selector107~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N16
fiftyfivenm_lcell_comb \cpu|Selector107~5 (
// Equation(s):
// \cpu|Selector107~5_combout  = (\cpu|instr_or~q  & ((\cpu|reg_op2 [18]) # ((\cpu|reg_op1 [18])))) # (!\cpu|instr_or~q  & (\cpu|instr_ori~q  & ((\cpu|reg_op2 [18]) # (\cpu|reg_op1 [18]))))

	.dataa(\cpu|instr_or~q ),
	.datab(\cpu|reg_op2 [18]),
	.datac(\cpu|reg_op1 [18]),
	.datad(\cpu|instr_ori~q ),
	.cin(gnd),
	.combout(\cpu|Selector107~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector107~5 .lut_mask = 16'hFCA8;
defparam \cpu|Selector107~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N20
fiftyfivenm_lcell_comb \cpu|Selector107~7 (
// Equation(s):
// \cpu|Selector107~7_combout  = (\cpu|Selector107~6_combout ) # ((\cpu|Selector107~5_combout ) # ((\cpu|Add1~57_combout  & \cpu|is_lui_auipc_jal_jalr_addi_add_sub~q )))

	.dataa(\cpu|Selector107~6_combout ),
	.datab(\cpu|Add1~57_combout ),
	.datac(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.datad(\cpu|Selector107~5_combout ),
	.cin(gnd),
	.combout(\cpu|Selector107~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector107~7 .lut_mask = 16'hFFEA;
defparam \cpu|Selector107~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
fiftyfivenm_lcell_comb \cpu|Selector107~8 (
// Equation(s):
// \cpu|Selector107~8_combout  = (\cpu|alu_out_q[23]~10_combout  & ((\cpu|reg_op2 [2] & ((\cpu|ShiftLeft1~15_combout ))) # (!\cpu|reg_op2 [2] & (\cpu|ShiftLeft1~22_combout ))))

	.dataa(\cpu|reg_op2 [2]),
	.datab(\cpu|ShiftLeft1~22_combout ),
	.datac(\cpu|alu_out_q[23]~10_combout ),
	.datad(\cpu|ShiftLeft1~15_combout ),
	.cin(gnd),
	.combout(\cpu|Selector107~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector107~8 .lut_mask = 16'hE040;
defparam \cpu|Selector107~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
fiftyfivenm_lcell_comb \cpu|Selector107~10 (
// Equation(s):
// \cpu|Selector107~10_combout  = (\cpu|Selector107~9_combout ) # ((\cpu|Selector107~7_combout ) # ((\cpu|Selector107~8_combout ) # (\cpu|Selector109~1_combout )))

	.dataa(\cpu|Selector107~9_combout ),
	.datab(\cpu|Selector107~7_combout ),
	.datac(\cpu|Selector107~8_combout ),
	.datad(\cpu|Selector109~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector107~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector107~10 .lut_mask = 16'hFFFE;
defparam \cpu|Selector107~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
fiftyfivenm_lcell_comb \cpu|Selector115~7 (
// Equation(s):
// \cpu|Selector115~7_combout  = (\cpu|reg_op2 [2] & (\cpu|ShiftRight0~50_combout )) # (!\cpu|reg_op2 [2] & ((\cpu|ShiftRight0~51_combout )))

	.dataa(gnd),
	.datab(\cpu|ShiftRight0~50_combout ),
	.datac(\cpu|ShiftRight0~51_combout ),
	.datad(\cpu|reg_op2 [2]),
	.cin(gnd),
	.combout(\cpu|Selector115~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector115~7 .lut_mask = 16'hCCF0;
defparam \cpu|Selector115~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
fiftyfivenm_lcell_comb \cpu|ShiftRight0~70 (
// Equation(s):
// \cpu|ShiftRight0~70_combout  = (\cpu|reg_op2 [1] & (((\cpu|instr_srai~q ) # (\cpu|instr_sra~q )))) # (!\cpu|reg_op2 [1] & (\cpu|reg_op2 [0]))

	.dataa(\cpu|reg_op2 [0]),
	.datab(\cpu|instr_srai~q ),
	.datac(\cpu|reg_op2 [1]),
	.datad(\cpu|instr_sra~q ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~70 .lut_mask = 16'hFACA;
defparam \cpu|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
fiftyfivenm_lcell_comb \cpu|ShiftRight0~71 (
// Equation(s):
// \cpu|ShiftRight0~71_combout  = (\cpu|ShiftRight0~45_combout  & ((\cpu|reg_op1 [30]) # ((\cpu|ShiftRight0~70_combout  & \cpu|reg_op1 [31])))) # (!\cpu|ShiftRight0~45_combout  & (((\cpu|ShiftRight0~70_combout  & \cpu|reg_op1 [31]))))

	.dataa(\cpu|ShiftRight0~45_combout ),
	.datab(\cpu|reg_op1 [30]),
	.datac(\cpu|ShiftRight0~70_combout ),
	.datad(\cpu|reg_op1 [31]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~71 .lut_mask = 16'hF888;
defparam \cpu|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N6
fiftyfivenm_lcell_comb \cpu|ShiftRight0~72 (
// Equation(s):
// \cpu|ShiftRight0~72_combout  = (\cpu|reg_op2 [2] & ((\cpu|ShiftRight0~71_combout ))) # (!\cpu|reg_op2 [2] & (\cpu|ShiftRight0~49_combout ))

	.dataa(gnd),
	.datab(\cpu|ShiftRight0~49_combout ),
	.datac(\cpu|reg_op2 [2]),
	.datad(\cpu|ShiftRight0~71_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~72 .lut_mask = 16'hFC0C;
defparam \cpu|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
fiftyfivenm_lcell_comb \cpu|ShiftRight0~99 (
// Equation(s):
// \cpu|ShiftRight0~99_combout  = (\cpu|reg_op2 [3] & ((\cpu|ShiftRight0~72_combout ))) # (!\cpu|reg_op2 [3] & (\cpu|Selector115~7_combout ))

	.dataa(gnd),
	.datab(\cpu|Selector115~7_combout ),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|ShiftRight0~72_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~99_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~99 .lut_mask = 16'hFC0C;
defparam \cpu|ShiftRight0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~56 (
// Equation(s):
// \cpu|ShiftLeft1~56_combout  = (\cpu|reg_op2 [2] & (\cpu|ShiftLeft1~17_combout )) # (!\cpu|reg_op2 [2] & ((\cpu|ShiftLeft1~55_combout )))

	.dataa(\cpu|ShiftLeft1~17_combout ),
	.datab(gnd),
	.datac(\cpu|reg_op2 [2]),
	.datad(\cpu|ShiftLeft1~55_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~56 .lut_mask = 16'hAFA0;
defparam \cpu|ShiftLeft1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
fiftyfivenm_lcell_comb \cpu|Selector107~12 (
// Equation(s):
// \cpu|Selector107~12_combout  = (\cpu|reg_op2 [4] & (\cpu|alu_out_q[3]~4_combout  & ((\cpu|instr_sll~q ) # (\cpu|instr_slli~q ))))

	.dataa(\cpu|instr_sll~q ),
	.datab(\cpu|reg_op2 [4]),
	.datac(\cpu|alu_out_q[3]~4_combout ),
	.datad(\cpu|instr_slli~q ),
	.cin(gnd),
	.combout(\cpu|Selector107~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector107~12 .lut_mask = 16'hC080;
defparam \cpu|Selector107~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
fiftyfivenm_lcell_comb \cpu|Selector107~4 (
// Equation(s):
// \cpu|Selector107~4_combout  = (\cpu|ShiftLeft1~56_combout  & (((\cpu|Selector107~12_combout  & \cpu|ShiftLeft1~20_combout )) # (!\cpu|alu_out_q[23]~9_combout ))) # (!\cpu|ShiftLeft1~56_combout  & (\cpu|Selector107~12_combout  & (\cpu|ShiftLeft1~20_combout 
// )))

	.dataa(\cpu|ShiftLeft1~56_combout ),
	.datab(\cpu|Selector107~12_combout ),
	.datac(\cpu|ShiftLeft1~20_combout ),
	.datad(\cpu|alu_out_q[23]~9_combout ),
	.cin(gnd),
	.combout(\cpu|Selector107~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector107~4 .lut_mask = 16'hC0EA;
defparam \cpu|Selector107~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
fiftyfivenm_lcell_comb \cpu|Selector107~11 (
// Equation(s):
// \cpu|Selector107~11_combout  = (\cpu|Selector107~10_combout ) # ((\cpu|Selector107~4_combout ) # ((\cpu|ShiftRight0~99_combout  & !\cpu|alu_out_q[3]~1_combout )))

	.dataa(\cpu|Selector107~10_combout ),
	.datab(\cpu|ShiftRight0~99_combout ),
	.datac(\cpu|Selector107~4_combout ),
	.datad(\cpu|alu_out_q[3]~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector107~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector107~11 .lut_mask = 16'hFAFE;
defparam \cpu|Selector107~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N9
dffeas \cpu|alu_out_q[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector107~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[18] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
fiftyfivenm_lcell_comb \cpu|Selector139~0 (
// Equation(s):
// \cpu|Selector139~0_combout  = (\cpu|latched_stalu~q  & ((\cpu|alu_out_q [18]))) # (!\cpu|latched_stalu~q  & (\cpu|reg_out [18]))

	.dataa(\cpu|reg_out [18]),
	.datab(\cpu|latched_stalu~q ),
	.datac(gnd),
	.datad(\cpu|alu_out_q [18]),
	.cin(gnd),
	.combout(\cpu|Selector139~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector139~0 .lut_mask = 16'hEE22;
defparam \cpu|Selector139~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
fiftyfivenm_lcell_comb \cpu|Selector171~0 (
// Equation(s):
// \cpu|Selector171~0_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & ((\cpu|Selector139~0_combout ))) # (!\cpu|latched_store~q  & (\cpu|reg_next_pc [18]))))

	.dataa(\cpu|latched_branch~q ),
	.datab(\cpu|reg_next_pc [18]),
	.datac(\cpu|Selector139~0_combout ),
	.datad(\cpu|latched_store~q ),
	.cin(gnd),
	.combout(\cpu|Selector171~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector171~0 .lut_mask = 16'hA088;
defparam \cpu|Selector171~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
fiftyfivenm_lcell_comb \cpu|Selector171~1 (
// Equation(s):
// \cpu|Selector171~1_combout  = (\cpu|Selector171~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [18]))

	.dataa(\cpu|WideOr26~combout ),
	.datab(gnd),
	.datac(\cpu|reg_next_pc [18]),
	.datad(\cpu|Selector171~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector171~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector171~1 .lut_mask = 16'hFFA0;
defparam \cpu|Selector171~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N5
dffeas \cpu|reg_next_pc[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[18]~67_combout ),
	.asdata(\cpu|Selector171~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[18] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
fiftyfivenm_lcell_comb \cpu|Selector139~1 (
// Equation(s):
// \cpu|Selector139~1_combout  = (!\cpu|irq_state [0] & ((\cpu|always18~8_combout  & (\cpu|Selector139~0_combout )) # (!\cpu|always18~8_combout  & ((\cpu|Add3~34_combout )))))

	.dataa(\cpu|irq_state [0]),
	.datab(\cpu|always18~8_combout ),
	.datac(\cpu|Selector139~0_combout ),
	.datad(\cpu|Add3~34_combout ),
	.cin(gnd),
	.combout(\cpu|Selector139~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector139~1 .lut_mask = 16'h5140;
defparam \cpu|Selector139~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
fiftyfivenm_lcell_comb \cpu|Selector139~2 (
// Equation(s):
// \cpu|Selector139~2_combout  = (!\cpu|irq_state [1] & ((\cpu|Selector139~1_combout ) # ((\cpu|irq_state [0] & \cpu|reg_next_pc [18]))))

	.dataa(\cpu|irq_state [0]),
	.datab(\cpu|reg_next_pc [18]),
	.datac(\cpu|irq_state [1]),
	.datad(\cpu|Selector139~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector139~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector139~2 .lut_mask = 16'h0F08;
defparam \cpu|Selector139~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N21
dffeas \cpu|cpuregs_rtl_1_bypass[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector139~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N22
fiftyfivenm_lcell_comb \cpu|reg_op2[18]~17 (
// Equation(s):
// \cpu|reg_op2[18]~17_combout  = (\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1_bypass [31])) # (!\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1|auto_generated|ram_block1a18 )))

	.dataa(\cpu|cpuregs_rtl_1_bypass [31]),
	.datab(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a18 ),
	.datac(gnd),
	.datad(\cpu|cpuregs~7_combout ),
	.cin(gnd),
	.combout(\cpu|reg_op2[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[18]~17 .lut_mask = 16'hAACC;
defparam \cpu|reg_op2[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N23
dffeas \cpu|reg_op2[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[18]~17_combout ),
	.asdata(\cpu|decoded_imm [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|reg_op2[6]~39_combout ),
	.sload(\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[18] .is_wysiwyg = "true";
defparam \cpu|reg_op2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~36 (
// Equation(s):
// \cpu|pcpi_mul|rs2~36_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [18])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs2 [17])))

	.dataa(\cpu|reg_op2 [18]),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|mul_waiting~q ),
	.datad(\cpu|pcpi_mul|rs2 [17]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~36 .lut_mask = 16'hAFA0;
defparam \cpu|pcpi_mul|rs2~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N17
dffeas \cpu|pcpi_mul|rs2[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[18] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[18]~36 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[18]~36_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1 [0]),
	.datad(\cpu|pcpi_mul|rs2 [18]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[18]~36 .lut_mask = 16'hF000;
defparam \cpu|pcpi_mul|this_rs2[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add8~4 (
// Equation(s):
// \cpu|pcpi_mul|Add8~4_combout  = (\cpu|pcpi_mul|rd [18] & (\cpu|pcpi_mul|Add8~3  $ (GND))) # (!\cpu|pcpi_mul|rd [18] & (!\cpu|pcpi_mul|Add8~3  & VCC))
// \cpu|pcpi_mul|Add8~5  = CARRY((\cpu|pcpi_mul|rd [18] & !\cpu|pcpi_mul|Add8~3 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add8~3 ),
	.combout(\cpu|pcpi_mul|Add8~4_combout ),
	.cout(\cpu|pcpi_mul|Add8~5 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add8~4 .lut_mask = 16'hC30C;
defparam \cpu|pcpi_mul|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[18]~136 (
// Equation(s):
// \cpu|pcpi_mul|rd[18]~136_combout  = ((\cpu|pcpi_mul|this_rs2[18]~36_combout  $ (\cpu|pcpi_mul|Add8~4_combout  $ (!\cpu|pcpi_mul|rd[17]~133 )))) # (GND)
// \cpu|pcpi_mul|rd[18]~137  = CARRY((\cpu|pcpi_mul|this_rs2[18]~36_combout  & ((\cpu|pcpi_mul|Add8~4_combout ) # (!\cpu|pcpi_mul|rd[17]~133 ))) # (!\cpu|pcpi_mul|this_rs2[18]~36_combout  & (\cpu|pcpi_mul|Add8~4_combout  & !\cpu|pcpi_mul|rd[17]~133 )))

	.dataa(\cpu|pcpi_mul|this_rs2[18]~36_combout ),
	.datab(\cpu|pcpi_mul|Add8~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[17]~133 ),
	.combout(\cpu|pcpi_mul|rd[18]~136_combout ),
	.cout(\cpu|pcpi_mul|rd[18]~137 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[18]~136 .lut_mask = 16'h698E;
defparam \cpu|pcpi_mul|rd[18]~136 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y14_N25
dffeas \cpu|pcpi_mul|rd[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[18]~136_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[18] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add8~6 (
// Equation(s):
// \cpu|pcpi_mul|Add8~6_combout  = (\cpu|pcpi_mul|rd [19] & (!\cpu|pcpi_mul|Add8~5 )) # (!\cpu|pcpi_mul|rd [19] & ((\cpu|pcpi_mul|Add8~5 ) # (GND)))
// \cpu|pcpi_mul|Add8~7  = CARRY((!\cpu|pcpi_mul|Add8~5 ) # (!\cpu|pcpi_mul|rd [19]))

	.dataa(\cpu|pcpi_mul|rd [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add8~5 ),
	.combout(\cpu|pcpi_mul|Add8~6_combout ),
	.cout(\cpu|pcpi_mul|Add8~7 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add8~6 .lut_mask = 16'h5A5F;
defparam \cpu|pcpi_mul|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[19]~38 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[19]~38_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1 [0]),
	.datad(\cpu|pcpi_mul|rs2 [19]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[19]~38 .lut_mask = 16'hF000;
defparam \cpu|pcpi_mul|this_rs2[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N26
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[19]~140 (
// Equation(s):
// \cpu|pcpi_mul|rd[19]~140_combout  = (\cpu|pcpi_mul|Add8~6_combout  & ((\cpu|pcpi_mul|this_rs2[19]~38_combout  & (\cpu|pcpi_mul|rd[18]~137  & VCC)) # (!\cpu|pcpi_mul|this_rs2[19]~38_combout  & (!\cpu|pcpi_mul|rd[18]~137 )))) # 
// (!\cpu|pcpi_mul|Add8~6_combout  & ((\cpu|pcpi_mul|this_rs2[19]~38_combout  & (!\cpu|pcpi_mul|rd[18]~137 )) # (!\cpu|pcpi_mul|this_rs2[19]~38_combout  & ((\cpu|pcpi_mul|rd[18]~137 ) # (GND)))))
// \cpu|pcpi_mul|rd[19]~141  = CARRY((\cpu|pcpi_mul|Add8~6_combout  & (!\cpu|pcpi_mul|this_rs2[19]~38_combout  & !\cpu|pcpi_mul|rd[18]~137 )) # (!\cpu|pcpi_mul|Add8~6_combout  & ((!\cpu|pcpi_mul|rd[18]~137 ) # (!\cpu|pcpi_mul|this_rs2[19]~38_combout ))))

	.dataa(\cpu|pcpi_mul|Add8~6_combout ),
	.datab(\cpu|pcpi_mul|this_rs2[19]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[18]~137 ),
	.combout(\cpu|pcpi_mul|rd[19]~140_combout ),
	.cout(\cpu|pcpi_mul|rd[19]~141 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[19]~140 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[19]~140 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y14_N27
dffeas \cpu|pcpi_mul|rd[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[19]~140_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[19] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add8~8 (
// Equation(s):
// \cpu|pcpi_mul|Add8~8_combout  = !\cpu|pcpi_mul|Add8~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|pcpi_mul|Add8~7 ),
	.combout(\cpu|pcpi_mul|Add8~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|Add8~8 .lut_mask = 16'h0F0F;
defparam \cpu|pcpi_mul|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rdx[20]~33 (
// Equation(s):
// \cpu|pcpi_mul|rdx[20]~33_combout  = \cpu|pcpi_mul|Add8~8_combout  $ (!\cpu|pcpi_mul|rd[19]~141 )

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|Add8~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|pcpi_mul|rd[19]~141 ),
	.combout(\cpu|pcpi_mul|rdx[20]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[20]~33 .lut_mask = 16'hC3C3;
defparam \cpu|pcpi_mul|rdx[20]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y14_N29
dffeas \cpu|pcpi_mul|rdx[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rdx[20]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rdx [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[20] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rdx[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N20
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add10~0 (
// Equation(s):
// \cpu|pcpi_mul|Add10~0_combout  = (\cpu|pcpi_mul|rd [20] & (\cpu|pcpi_mul|rdx [20] $ (VCC))) # (!\cpu|pcpi_mul|rd [20] & (\cpu|pcpi_mul|rdx [20] & VCC))
// \cpu|pcpi_mul|Add10~1  = CARRY((\cpu|pcpi_mul|rd [20] & \cpu|pcpi_mul|rdx [20]))

	.dataa(\cpu|pcpi_mul|rd [20]),
	.datab(\cpu|pcpi_mul|rdx [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|Add10~0_combout ),
	.cout(\cpu|pcpi_mul|Add10~1 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add10~0 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N5
dffeas \cpu|pcpi_mul|rd[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[20]~144_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[20] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N7
dffeas \cpu|pcpi_mul|rd[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[21]~148_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[21] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N4
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~20 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~20_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [53]))) # (!\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [21]))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [21]),
	.datac(\cpu|pcpi_mul|rd [53]),
	.datad(\cpu|pcpi_mul|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~20 .lut_mask = 16'hF0CC;
defparam \cpu|pcpi_mul|pcpi_rd~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N5
dffeas \cpu|pcpi_mul|pcpi_rd[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[21] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N11
dffeas \cpu|pcpi_div|pcpi_rd[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[21]~75_combout ),
	.asdata(\cpu|pcpi_div|Add2~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[21] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N12
fiftyfivenm_lcell_comb \cpu|Selector445~0 (
// Equation(s):
// \cpu|Selector445~0_combout  = (\cpu|reg_out[2]~9_combout  & (((\cpu|reg_out[2]~10_combout  & \cpu|pcpi_div|pcpi_rd [21])))) # (!\cpu|reg_out[2]~9_combout  & ((\cpu|pcpi_mul|pcpi_rd [21]) # ((\cpu|reg_out[2]~10_combout  & \cpu|pcpi_div|pcpi_rd [21]))))

	.dataa(\cpu|reg_out[2]~9_combout ),
	.datab(\cpu|pcpi_mul|pcpi_rd [21]),
	.datac(\cpu|reg_out[2]~10_combout ),
	.datad(\cpu|pcpi_div|pcpi_rd [21]),
	.cin(gnd),
	.combout(\cpu|Selector445~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector445~0 .lut_mask = 16'hF444;
defparam \cpu|Selector445~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N28
fiftyfivenm_lcell_comb \cpu|Selector445~2 (
// Equation(s):
// \cpu|Selector445~2_combout  = (\cpu|reg_out[2]~1_combout  & (((\cpu|count_cycle [21] & !\cpu|reg_out[2]~4_combout )))) # (!\cpu|reg_out[2]~1_combout  & ((\cpu|count_instr [21]) # ((\cpu|reg_out[2]~4_combout ))))

	.dataa(\cpu|count_instr [21]),
	.datab(\cpu|reg_out[2]~1_combout ),
	.datac(\cpu|count_cycle [21]),
	.datad(\cpu|reg_out[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector445~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector445~2 .lut_mask = 16'h33E2;
defparam \cpu|Selector445~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N14
fiftyfivenm_lcell_comb \cpu|Selector445~3 (
// Equation(s):
// \cpu|Selector445~3_combout  = (\cpu|reg_out[2]~4_combout  & ((\cpu|Selector445~2_combout  & ((\cpu|count_instr [53]))) # (!\cpu|Selector445~2_combout  & (\cpu|count_cycle [53])))) # (!\cpu|reg_out[2]~4_combout  & (((\cpu|Selector445~2_combout ))))

	.dataa(\cpu|count_cycle [53]),
	.datab(\cpu|reg_out[2]~4_combout ),
	.datac(\cpu|count_instr [53]),
	.datad(\cpu|Selector445~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector445~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector445~3 .lut_mask = 16'hF388;
defparam \cpu|Selector445~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N18
fiftyfivenm_lcell_comb \cpu|irq_mask~86 (
// Equation(s):
// \cpu|irq_mask~86_combout  = ((\cpu|cpuregs_rs1[21]~26_combout ) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(gnd),
	.datab(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\cpu|cpuregs_rs1[21]~26_combout ),
	.datad(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\cpu|irq_mask~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~86 .lut_mask = 16'hF3FF;
defparam \cpu|irq_mask~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N19
dffeas \cpu|irq_mask[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[21] .is_wysiwyg = "true";
defparam \cpu|irq_mask[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N0
fiftyfivenm_lcell_comb \cpu|Selector445~4 (
// Equation(s):
// \cpu|Selector445~4_combout  = (\cpu|reg_out[2]~0_combout  & (\cpu|Selector445~3_combout  & (!\cpu|reg_out[2]~3_combout ))) # (!\cpu|reg_out[2]~0_combout  & (((\cpu|reg_out[2]~3_combout ) # (\cpu|irq_mask [21]))))

	.dataa(\cpu|reg_out[2]~0_combout ),
	.datab(\cpu|Selector445~3_combout ),
	.datac(\cpu|reg_out[2]~3_combout ),
	.datad(\cpu|irq_mask [21]),
	.cin(gnd),
	.combout(\cpu|Selector445~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector445~4 .lut_mask = 16'h5D58;
defparam \cpu|Selector445~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N10
fiftyfivenm_lcell_comb \cpu|Selector445~5 (
// Equation(s):
// \cpu|Selector445~5_combout  = (\cpu|reg_out[2]~3_combout  & ((\cpu|Selector445~4_combout  & (\cpu|timer [21])) # (!\cpu|Selector445~4_combout  & ((\cpu|cpuregs_rs1[21]~26_combout ))))) # (!\cpu|reg_out[2]~3_combout  & (((\cpu|Selector445~4_combout ))))

	.dataa(\cpu|timer [21]),
	.datab(\cpu|cpuregs_rs1[21]~26_combout ),
	.datac(\cpu|reg_out[2]~3_combout ),
	.datad(\cpu|Selector445~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector445~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector445~5 .lut_mask = 16'hAFC0;
defparam \cpu|Selector445~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
fiftyfivenm_lcell_comb \cpu|Selector445~1 (
// Equation(s):
// \cpu|Selector445~1_combout  = (\cpu|cpu_state.cpu_state_exec~q  & ((\cpu|Add10~42_combout ) # ((!\cpu|reg_out[16]~13_combout  & mem_rdata[21])))) # (!\cpu|cpu_state.cpu_state_exec~q  & (!\cpu|reg_out[16]~13_combout  & ((mem_rdata[21]))))

	.dataa(\cpu|cpu_state.cpu_state_exec~q ),
	.datab(\cpu|reg_out[16]~13_combout ),
	.datac(\cpu|Add10~42_combout ),
	.datad(mem_rdata[21]),
	.cin(gnd),
	.combout(\cpu|Selector445~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector445~1 .lut_mask = 16'hB3A0;
defparam \cpu|Selector445~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N14
fiftyfivenm_lcell_comb \cpu|Selector445~6 (
// Equation(s):
// \cpu|Selector445~6_combout  = ((\cpu|Selector445~1_combout ) # ((\cpu|reg_out[2]~12_combout  & \cpu|Selector445~5_combout ))) # (!\cpu|Selector450~7_combout )

	.dataa(\cpu|Selector450~7_combout ),
	.datab(\cpu|reg_out[2]~12_combout ),
	.datac(\cpu|Selector445~5_combout ),
	.datad(\cpu|Selector445~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector445~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector445~6 .lut_mask = 16'hFFD5;
defparam \cpu|Selector445~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N20
fiftyfivenm_lcell_comb \cpu|Selector445~7 (
// Equation(s):
// \cpu|Selector445~7_combout  = (\cpu|Selector445~0_combout  & (((\cpu|reg_out[16]~13_combout )) # (!\cpu|mem_wordsize.00~q ))) # (!\cpu|Selector445~0_combout  & (\cpu|Selector445~6_combout  & ((\cpu|reg_out[16]~13_combout ) # (!\cpu|mem_wordsize.00~q ))))

	.dataa(\cpu|Selector445~0_combout ),
	.datab(\cpu|mem_wordsize.00~q ),
	.datac(\cpu|Selector445~6_combout ),
	.datad(\cpu|reg_out[16]~13_combout ),
	.cin(gnd),
	.combout(\cpu|Selector445~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector445~7 .lut_mask = 16'hFA32;
defparam \cpu|Selector445~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N21
dffeas \cpu|reg_out[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector445~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[21] .is_wysiwyg = "true";
defparam \cpu|reg_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
fiftyfivenm_lcell_comb \cpu|Selector104~0 (
// Equation(s):
// \cpu|Selector104~0_combout  = (\cpu|alu_out_q[23]~10_combout  & ((\cpu|reg_op2 [2] & ((\cpu|ShiftLeft1~31_combout ))) # (!\cpu|reg_op2 [2] & (\cpu|ShiftLeft1~28_combout ))))

	.dataa(\cpu|alu_out_q[23]~10_combout ),
	.datab(\cpu|ShiftLeft1~28_combout ),
	.datac(\cpu|ShiftLeft1~31_combout ),
	.datad(\cpu|reg_op2 [2]),
	.cin(gnd),
	.combout(\cpu|Selector104~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector104~0 .lut_mask = 16'hA088;
defparam \cpu|Selector104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
fiftyfivenm_lcell_comb \cpu|Selector104~5 (
// Equation(s):
// \cpu|Selector104~5_combout  = (\cpu|instr_xor~q  & (\cpu|reg_op1 [21] $ ((\cpu|reg_op2 [21])))) # (!\cpu|instr_xor~q  & (\cpu|instr_xori~q  & (\cpu|reg_op1 [21] $ (\cpu|reg_op2 [21]))))

	.dataa(\cpu|reg_op1 [21]),
	.datab(\cpu|reg_op2 [21]),
	.datac(\cpu|instr_xor~q ),
	.datad(\cpu|instr_xori~q ),
	.cin(gnd),
	.combout(\cpu|Selector104~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector104~5 .lut_mask = 16'h6660;
defparam \cpu|Selector104~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~65 (
// Equation(s):
// \cpu|ShiftLeft1~65_combout  = (\cpu|reg_op2 [2] & (\cpu|ShiftLeft1~52_combout )) # (!\cpu|reg_op2 [2] & ((\cpu|ShiftLeft1~64_combout )))

	.dataa(gnd),
	.datab(\cpu|ShiftLeft1~52_combout ),
	.datac(\cpu|reg_op2 [2]),
	.datad(\cpu|ShiftLeft1~64_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~65 .lut_mask = 16'hCFC0;
defparam \cpu|ShiftLeft1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
fiftyfivenm_lcell_comb \cpu|Selector104~6 (
// Equation(s):
// \cpu|Selector104~6_combout  = (\cpu|Selector109~1_combout ) # ((\cpu|Selector104~5_combout ) # ((!\cpu|alu_out_q[23]~9_combout  & \cpu|ShiftLeft1~65_combout )))

	.dataa(\cpu|Selector109~1_combout ),
	.datab(\cpu|Selector104~5_combout ),
	.datac(\cpu|alu_out_q[23]~9_combout ),
	.datad(\cpu|ShiftLeft1~65_combout ),
	.cin(gnd),
	.combout(\cpu|Selector104~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector104~6 .lut_mask = 16'hEFEE;
defparam \cpu|Selector104~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~46 (
// Equation(s):
// \cpu|ShiftLeft1~46_combout  = (!\cpu|reg_op2 [1] & ((\cpu|reg_op2 [0] & (\cpu|reg_op1 [0])) # (!\cpu|reg_op2 [0] & ((\cpu|reg_op1 [1])))))

	.dataa(\cpu|reg_op2 [0]),
	.datab(\cpu|reg_op1 [0]),
	.datac(\cpu|reg_op2 [1]),
	.datad(\cpu|reg_op1 [1]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~46 .lut_mask = 16'h0D08;
defparam \cpu|ShiftLeft1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~47 (
// Equation(s):
// \cpu|ShiftLeft1~47_combout  = (!\cpu|reg_op2 [3] & ((\cpu|reg_op2 [2] & (\cpu|ShiftLeft1~46_combout )) # (!\cpu|reg_op2 [2] & ((\cpu|ShiftLeft1~26_combout )))))

	.dataa(\cpu|reg_op2 [2]),
	.datab(\cpu|ShiftLeft1~46_combout ),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|ShiftLeft1~26_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~47 .lut_mask = 16'h0D08;
defparam \cpu|ShiftLeft1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
fiftyfivenm_lcell_comb \cpu|Selector104~7 (
// Equation(s):
// \cpu|Selector104~7_combout  = (\cpu|Selector104~6_combout ) # ((!\cpu|WideNor2~8_combout  & (\cpu|reg_op2 [4] & \cpu|ShiftLeft1~47_combout )))

	.dataa(\cpu|WideNor2~8_combout ),
	.datab(\cpu|Selector104~6_combout ),
	.datac(\cpu|reg_op2 [4]),
	.datad(\cpu|ShiftLeft1~47_combout ),
	.cin(gnd),
	.combout(\cpu|Selector104~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector104~7 .lut_mask = 16'hDCCC;
defparam \cpu|Selector104~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
fiftyfivenm_lcell_comb \cpu|ShiftRight0~89 (
// Equation(s):
// \cpu|ShiftRight0~89_combout  = (\cpu|reg_op2 [2] & ((\cpu|reg_op2 [3] & ((\cpu|Selector109~0_combout ))) # (!\cpu|reg_op2 [3] & (\cpu|ShiftRight0~9_combout ))))

	.dataa(\cpu|ShiftRight0~9_combout ),
	.datab(\cpu|reg_op2 [2]),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|Selector109~0_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~89 .lut_mask = 16'hC808;
defparam \cpu|ShiftRight0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
fiftyfivenm_lcell_comb \cpu|Selector104~4 (
// Equation(s):
// \cpu|Selector104~4_combout  = (!\cpu|alu_out_q[3]~1_combout  & ((\cpu|ShiftRight0~89_combout ) # ((!\cpu|reg_op2 [2] & \cpu|ShiftRight0~20_combout ))))

	.dataa(\cpu|alu_out_q[3]~1_combout ),
	.datab(\cpu|reg_op2 [2]),
	.datac(\cpu|ShiftRight0~89_combout ),
	.datad(\cpu|ShiftRight0~20_combout ),
	.cin(gnd),
	.combout(\cpu|Selector104~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector104~4 .lut_mask = 16'h5150;
defparam \cpu|Selector104~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N6
fiftyfivenm_lcell_comb \cpu|Selector104~1 (
// Equation(s):
// \cpu|Selector104~1_combout  = (\cpu|instr_or~q  & ((\cpu|reg_op1 [21]) # ((\cpu|reg_op2 [21])))) # (!\cpu|instr_or~q  & (\cpu|instr_ori~q  & ((\cpu|reg_op1 [21]) # (\cpu|reg_op2 [21]))))

	.dataa(\cpu|instr_or~q ),
	.datab(\cpu|reg_op1 [21]),
	.datac(\cpu|reg_op2 [21]),
	.datad(\cpu|instr_ori~q ),
	.cin(gnd),
	.combout(\cpu|Selector104~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector104~1 .lut_mask = 16'hFCA8;
defparam \cpu|Selector104~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N8
fiftyfivenm_lcell_comb \cpu|Selector104~2 (
// Equation(s):
// \cpu|Selector104~2_combout  = (\cpu|reg_op2 [21] & (\cpu|reg_op1 [21] & ((\cpu|instr_andi~q ) # (\cpu|instr_and~q ))))

	.dataa(\cpu|reg_op2 [21]),
	.datab(\cpu|instr_andi~q ),
	.datac(\cpu|instr_and~q ),
	.datad(\cpu|reg_op1 [21]),
	.cin(gnd),
	.combout(\cpu|Selector104~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector104~2 .lut_mask = 16'hA800;
defparam \cpu|Selector104~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
fiftyfivenm_lcell_comb \cpu|Selector104~3 (
// Equation(s):
// \cpu|Selector104~3_combout  = (\cpu|Selector104~1_combout ) # ((\cpu|Selector104~2_combout ) # ((\cpu|Add1~66_combout  & \cpu|is_lui_auipc_jal_jalr_addi_add_sub~q )))

	.dataa(\cpu|Selector104~1_combout ),
	.datab(\cpu|Add1~66_combout ),
	.datac(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.datad(\cpu|Selector104~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector104~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector104~3 .lut_mask = 16'hFFEA;
defparam \cpu|Selector104~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
fiftyfivenm_lcell_comb \cpu|Selector104~8 (
// Equation(s):
// \cpu|Selector104~8_combout  = (\cpu|Selector104~0_combout ) # ((\cpu|Selector104~7_combout ) # ((\cpu|Selector104~4_combout ) # (\cpu|Selector104~3_combout )))

	.dataa(\cpu|Selector104~0_combout ),
	.datab(\cpu|Selector104~7_combout ),
	.datac(\cpu|Selector104~4_combout ),
	.datad(\cpu|Selector104~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector104~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector104~8 .lut_mask = 16'hFFFE;
defparam \cpu|Selector104~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N21
dffeas \cpu|alu_out_q[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector104~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[21] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
fiftyfivenm_lcell_comb \cpu|Selector136~0 (
// Equation(s):
// \cpu|Selector136~0_combout  = (\cpu|latched_stalu~q  & ((\cpu|alu_out_q [21]))) # (!\cpu|latched_stalu~q  & (\cpu|reg_out [21]))

	.dataa(gnd),
	.datab(\cpu|reg_out [21]),
	.datac(\cpu|alu_out_q [21]),
	.datad(\cpu|latched_stalu~q ),
	.cin(gnd),
	.combout(\cpu|Selector136~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector136~0 .lut_mask = 16'hF0CC;
defparam \cpu|Selector136~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
fiftyfivenm_lcell_comb \cpu|Selector168~0 (
// Equation(s):
// \cpu|Selector168~0_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & ((\cpu|Selector136~0_combout ))) # (!\cpu|latched_store~q  & (\cpu|reg_next_pc [21]))))

	.dataa(\cpu|latched_branch~q ),
	.datab(\cpu|latched_store~q ),
	.datac(\cpu|reg_next_pc [21]),
	.datad(\cpu|Selector136~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector168~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector168~0 .lut_mask = 16'hA820;
defparam \cpu|Selector168~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
fiftyfivenm_lcell_comb \cpu|Selector168~1 (
// Equation(s):
// \cpu|Selector168~1_combout  = (\cpu|Selector168~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [21]))

	.dataa(gnd),
	.datab(\cpu|WideOr26~combout ),
	.datac(\cpu|reg_next_pc [21]),
	.datad(\cpu|Selector168~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector168~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector168~1 .lut_mask = 16'hFFC0;
defparam \cpu|Selector168~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N11
dffeas \cpu|reg_next_pc[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[21]~73_combout ),
	.asdata(\cpu|Selector168~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[21] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N24
fiftyfivenm_lcell_comb \cpu|Selector136~1 (
// Equation(s):
// \cpu|Selector136~1_combout  = (!\cpu|irq_state [0] & ((\cpu|always18~8_combout  & ((\cpu|Selector136~0_combout ))) # (!\cpu|always18~8_combout  & (\cpu|Add3~40_combout ))))

	.dataa(\cpu|Add3~40_combout ),
	.datab(\cpu|Selector136~0_combout ),
	.datac(\cpu|always18~8_combout ),
	.datad(\cpu|irq_state [0]),
	.cin(gnd),
	.combout(\cpu|Selector136~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector136~1 .lut_mask = 16'h00CA;
defparam \cpu|Selector136~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N2
fiftyfivenm_lcell_comb \cpu|Selector136~2 (
// Equation(s):
// \cpu|Selector136~2_combout  = (!\cpu|irq_state [1] & ((\cpu|Selector136~1_combout ) # ((\cpu|irq_state [0] & \cpu|reg_next_pc [21]))))

	.dataa(\cpu|irq_state [1]),
	.datab(\cpu|irq_state [0]),
	.datac(\cpu|reg_next_pc [21]),
	.datad(\cpu|Selector136~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector136~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector136~2 .lut_mask = 16'h5540;
defparam \cpu|Selector136~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N12
fiftyfivenm_lcell_comb \cpu|cpuregs_rtl_1_bypass[34]~feeder (
// Equation(s):
// \cpu|cpuregs_rtl_1_bypass[34]~feeder_combout  = \cpu|Selector136~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Selector136~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rtl_1_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[34]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpuregs_rtl_1_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N13
dffeas \cpu|cpuregs_rtl_1_bypass[34] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|cpuregs_rtl_1_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N18
fiftyfivenm_lcell_comb \cpu|reg_op2[21]~20 (
// Equation(s):
// \cpu|reg_op2[21]~20_combout  = (\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1_bypass [34])) # (!\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1|auto_generated|ram_block1a21 )))

	.dataa(\cpu|cpuregs_rtl_1_bypass [34]),
	.datab(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a21 ),
	.datac(gnd),
	.datad(\cpu|cpuregs~7_combout ),
	.cin(gnd),
	.combout(\cpu|reg_op2[21]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[21]~20 .lut_mask = 16'hAACC;
defparam \cpu|reg_op2[21]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N19
dffeas \cpu|reg_op2[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[21]~20_combout ),
	.asdata(\cpu|decoded_imm [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|reg_op2[6]~39_combout ),
	.sload(\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[21] .is_wysiwyg = "true";
defparam \cpu|reg_op2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~42 (
// Equation(s):
// \cpu|pcpi_mul|rs2~42_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [21])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs2 [20])))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [21]),
	.datac(\cpu|pcpi_mul|mul_waiting~q ),
	.datad(\cpu|pcpi_mul|rs2 [20]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~42 .lut_mask = 16'hCFC0;
defparam \cpu|pcpi_mul|rs2~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N5
dffeas \cpu|pcpi_mul|rs2[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[21] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N30
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~44 (
// Equation(s):
// \cpu|pcpi_mul|rs2~44_combout  = (\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|reg_op2 [22]))) # (!\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|rs2 [21]))

	.dataa(\cpu|pcpi_mul|rs2 [21]),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(\cpu|reg_op2 [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~44 .lut_mask = 16'hE2E2;
defparam \cpu|pcpi_mul|rs2~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N31
dffeas \cpu|pcpi_mul|rs2[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[22] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N18
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~46 (
// Equation(s):
// \cpu|pcpi_mul|rs2~46_combout  = (\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|reg_op2 [23]))) # (!\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|rs2 [22]))

	.dataa(\cpu|pcpi_mul|rs2 [22]),
	.datab(\cpu|reg_op2 [23]),
	.datac(\cpu|pcpi_mul|mul_waiting~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~46 .lut_mask = 16'hCACA;
defparam \cpu|pcpi_mul|rs2~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N19
dffeas \cpu|pcpi_mul|rs2[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[23] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~51 (
// Equation(s):
// \cpu|pcpi_mul|rs2~51_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [24])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs2 [23])))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(\cpu|reg_op2 [24]),
	.datad(\cpu|pcpi_mul|rs2 [23]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~51 .lut_mask = 16'hF3C0;
defparam \cpu|pcpi_mul|rs2~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N29
dffeas \cpu|pcpi_mul|rs2[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[24] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N0
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~50 (
// Equation(s):
// \cpu|pcpi_mul|rs2~50_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [25])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs2 [24])))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(\cpu|reg_op2 [25]),
	.datad(\cpu|pcpi_mul|rs2 [24]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~50 .lut_mask = 16'hF3C0;
defparam \cpu|pcpi_mul|rs2~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N1
dffeas \cpu|pcpi_mul|rs2[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[25] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N26
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[25]~50 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[25]~50_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [25])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs1 [0]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs2 [25]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[25]~50 .lut_mask = 16'hCC00;
defparam \cpu|pcpi_mul|this_rs2[25]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N4
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add12~2 (
// Equation(s):
// \cpu|pcpi_mul|Add12~2_combout  = (\cpu|pcpi_mul|rd [25] & (!\cpu|pcpi_mul|Add12~1 )) # (!\cpu|pcpi_mul|rd [25] & ((\cpu|pcpi_mul|Add12~1 ) # (GND)))
// \cpu|pcpi_mul|Add12~3  = CARRY((!\cpu|pcpi_mul|Add12~1 ) # (!\cpu|pcpi_mul|rd [25]))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add12~1 ),
	.combout(\cpu|pcpi_mul|Add12~2_combout ),
	.cout(\cpu|pcpi_mul|Add12~3 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add12~2 .lut_mask = 16'h3C3F;
defparam \cpu|pcpi_mul|Add12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[25]~162 (
// Equation(s):
// \cpu|pcpi_mul|rd[25]~162_combout  = (\cpu|pcpi_mul|this_rs2[25]~50_combout  & ((\cpu|pcpi_mul|Add12~2_combout  & (\cpu|pcpi_mul|rd[24]~161  & VCC)) # (!\cpu|pcpi_mul|Add12~2_combout  & (!\cpu|pcpi_mul|rd[24]~161 )))) # 
// (!\cpu|pcpi_mul|this_rs2[25]~50_combout  & ((\cpu|pcpi_mul|Add12~2_combout  & (!\cpu|pcpi_mul|rd[24]~161 )) # (!\cpu|pcpi_mul|Add12~2_combout  & ((\cpu|pcpi_mul|rd[24]~161 ) # (GND)))))
// \cpu|pcpi_mul|rd[25]~163  = CARRY((\cpu|pcpi_mul|this_rs2[25]~50_combout  & (!\cpu|pcpi_mul|Add12~2_combout  & !\cpu|pcpi_mul|rd[24]~161 )) # (!\cpu|pcpi_mul|this_rs2[25]~50_combout  & ((!\cpu|pcpi_mul|rd[24]~161 ) # (!\cpu|pcpi_mul|Add12~2_combout ))))

	.dataa(\cpu|pcpi_mul|this_rs2[25]~50_combout ),
	.datab(\cpu|pcpi_mul|Add12~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[24]~161 ),
	.combout(\cpu|pcpi_mul|rd[25]~162_combout ),
	.cout(\cpu|pcpi_mul|rd[25]~163 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[25]~162 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[25]~162 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y12_N17
dffeas \cpu|pcpi_mul|rd[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[25]~162_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[25] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N6
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add12~4 (
// Equation(s):
// \cpu|pcpi_mul|Add12~4_combout  = (\cpu|pcpi_mul|rd [26] & (\cpu|pcpi_mul|Add12~3  $ (GND))) # (!\cpu|pcpi_mul|rd [26] & (!\cpu|pcpi_mul|Add12~3  & VCC))
// \cpu|pcpi_mul|Add12~5  = CARRY((\cpu|pcpi_mul|rd [26] & !\cpu|pcpi_mul|Add12~3 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add12~3 ),
	.combout(\cpu|pcpi_mul|Add12~4_combout ),
	.cout(\cpu|pcpi_mul|Add12~5 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add12~4 .lut_mask = 16'hC30C;
defparam \cpu|pcpi_mul|Add12~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N12
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[26]~49 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[26]~49_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [26])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs1 [0]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs2 [26]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[26]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[26]~49 .lut_mask = 16'hCC00;
defparam \cpu|pcpi_mul|this_rs2[26]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N18
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[26]~164 (
// Equation(s):
// \cpu|pcpi_mul|rd[26]~164_combout  = ((\cpu|pcpi_mul|Add12~4_combout  $ (\cpu|pcpi_mul|this_rs2[26]~49_combout  $ (!\cpu|pcpi_mul|rd[25]~163 )))) # (GND)
// \cpu|pcpi_mul|rd[26]~165  = CARRY((\cpu|pcpi_mul|Add12~4_combout  & ((\cpu|pcpi_mul|this_rs2[26]~49_combout ) # (!\cpu|pcpi_mul|rd[25]~163 ))) # (!\cpu|pcpi_mul|Add12~4_combout  & (\cpu|pcpi_mul|this_rs2[26]~49_combout  & !\cpu|pcpi_mul|rd[25]~163 )))

	.dataa(\cpu|pcpi_mul|Add12~4_combout ),
	.datab(\cpu|pcpi_mul|this_rs2[26]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[25]~163 ),
	.combout(\cpu|pcpi_mul|rd[26]~164_combout ),
	.cout(\cpu|pcpi_mul|rd[26]~165 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[26]~164 .lut_mask = 16'h698E;
defparam \cpu|pcpi_mul|rd[26]~164 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y12_N19
dffeas \cpu|pcpi_mul|rd[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[26]~164_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[26] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N8
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add12~6 (
// Equation(s):
// \cpu|pcpi_mul|Add12~6_combout  = (\cpu|pcpi_mul|rd [27] & (!\cpu|pcpi_mul|Add12~5 )) # (!\cpu|pcpi_mul|rd [27] & ((\cpu|pcpi_mul|Add12~5 ) # (GND)))
// \cpu|pcpi_mul|Add12~7  = CARRY((!\cpu|pcpi_mul|Add12~5 ) # (!\cpu|pcpi_mul|rd [27]))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add12~5 ),
	.combout(\cpu|pcpi_mul|Add12~6_combout ),
	.cout(\cpu|pcpi_mul|Add12~7 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add12~6 .lut_mask = 16'h3C3F;
defparam \cpu|pcpi_mul|Add12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N26
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[27]~48 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[27]~48_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [27])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs1 [0]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs2 [27]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[27]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[27]~48 .lut_mask = 16'hCC00;
defparam \cpu|pcpi_mul|this_rs2[27]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N20
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[27]~166 (
// Equation(s):
// \cpu|pcpi_mul|rd[27]~166_combout  = (\cpu|pcpi_mul|Add12~6_combout  & ((\cpu|pcpi_mul|this_rs2[27]~48_combout  & (\cpu|pcpi_mul|rd[26]~165  & VCC)) # (!\cpu|pcpi_mul|this_rs2[27]~48_combout  & (!\cpu|pcpi_mul|rd[26]~165 )))) # 
// (!\cpu|pcpi_mul|Add12~6_combout  & ((\cpu|pcpi_mul|this_rs2[27]~48_combout  & (!\cpu|pcpi_mul|rd[26]~165 )) # (!\cpu|pcpi_mul|this_rs2[27]~48_combout  & ((\cpu|pcpi_mul|rd[26]~165 ) # (GND)))))
// \cpu|pcpi_mul|rd[27]~167  = CARRY((\cpu|pcpi_mul|Add12~6_combout  & (!\cpu|pcpi_mul|this_rs2[27]~48_combout  & !\cpu|pcpi_mul|rd[26]~165 )) # (!\cpu|pcpi_mul|Add12~6_combout  & ((!\cpu|pcpi_mul|rd[26]~165 ) # (!\cpu|pcpi_mul|this_rs2[27]~48_combout ))))

	.dataa(\cpu|pcpi_mul|Add12~6_combout ),
	.datab(\cpu|pcpi_mul|this_rs2[27]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[26]~165 ),
	.combout(\cpu|pcpi_mul|rd[27]~166_combout ),
	.cout(\cpu|pcpi_mul|rd[27]~167 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[27]~166 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[27]~166 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y12_N21
dffeas \cpu|pcpi_mul|rd[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[27]~166_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[27] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N10
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add12~8 (
// Equation(s):
// \cpu|pcpi_mul|Add12~8_combout  = !\cpu|pcpi_mul|Add12~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|pcpi_mul|Add12~7 ),
	.combout(\cpu|pcpi_mul|Add12~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|Add12~8 .lut_mask = 16'h0F0F;
defparam \cpu|pcpi_mul|Add12~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N22
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rdx[28]~41 (
// Equation(s):
// \cpu|pcpi_mul|rdx[28]~41_combout  = \cpu|pcpi_mul|rd[27]~167  $ (!\cpu|pcpi_mul|Add12~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|Add12~8_combout ),
	.cin(\cpu|pcpi_mul|rd[27]~167 ),
	.combout(\cpu|pcpi_mul|rdx[28]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[28]~41 .lut_mask = 16'hF00F;
defparam \cpu|pcpi_mul|rdx[28]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y12_N23
dffeas \cpu|pcpi_mul|rdx[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rdx[28]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rdx [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[28] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rdx[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N2
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add14~2 (
// Equation(s):
// \cpu|pcpi_mul|Add14~2_combout  = (\cpu|pcpi_mul|rd [29] & (!\cpu|pcpi_mul|Add14~1 )) # (!\cpu|pcpi_mul|rd [29] & ((\cpu|pcpi_mul|Add14~1 ) # (GND)))
// \cpu|pcpi_mul|Add14~3  = CARRY((!\cpu|pcpi_mul|Add14~1 ) # (!\cpu|pcpi_mul|rd [29]))

	.dataa(\cpu|pcpi_mul|rd [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add14~1 ),
	.combout(\cpu|pcpi_mul|Add14~2_combout ),
	.cout(\cpu|pcpi_mul|Add14~3 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add14~2 .lut_mask = 16'h5A5F;
defparam \cpu|pcpi_mul|Add14~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N22
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[29]~180 (
// Equation(s):
// \cpu|pcpi_mul|rd[29]~180_combout  = (\cpu|pcpi_mul|this_rs2[29]~58_combout  & ((\cpu|pcpi_mul|Add14~2_combout  & (\cpu|pcpi_mul|rd[28]~177  & VCC)) # (!\cpu|pcpi_mul|Add14~2_combout  & (!\cpu|pcpi_mul|rd[28]~177 )))) # 
// (!\cpu|pcpi_mul|this_rs2[29]~58_combout  & ((\cpu|pcpi_mul|Add14~2_combout  & (!\cpu|pcpi_mul|rd[28]~177 )) # (!\cpu|pcpi_mul|Add14~2_combout  & ((\cpu|pcpi_mul|rd[28]~177 ) # (GND)))))
// \cpu|pcpi_mul|rd[29]~181  = CARRY((\cpu|pcpi_mul|this_rs2[29]~58_combout  & (!\cpu|pcpi_mul|Add14~2_combout  & !\cpu|pcpi_mul|rd[28]~177 )) # (!\cpu|pcpi_mul|this_rs2[29]~58_combout  & ((!\cpu|pcpi_mul|rd[28]~177 ) # (!\cpu|pcpi_mul|Add14~2_combout ))))

	.dataa(\cpu|pcpi_mul|this_rs2[29]~58_combout ),
	.datab(\cpu|pcpi_mul|Add14~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[28]~177 ),
	.combout(\cpu|pcpi_mul|rd[29]~180_combout ),
	.cout(\cpu|pcpi_mul|rd[29]~181 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[29]~180 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[29]~180 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N23
dffeas \cpu|pcpi_mul|rd[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[29]~180_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[29] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N4
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add14~4 (
// Equation(s):
// \cpu|pcpi_mul|Add14~4_combout  = (\cpu|pcpi_mul|rd [30] & (\cpu|pcpi_mul|Add14~3  $ (GND))) # (!\cpu|pcpi_mul|rd [30] & (!\cpu|pcpi_mul|Add14~3  & VCC))
// \cpu|pcpi_mul|Add14~5  = CARRY((\cpu|pcpi_mul|rd [30] & !\cpu|pcpi_mul|Add14~3 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add14~3 ),
	.combout(\cpu|pcpi_mul|Add14~4_combout ),
	.cout(\cpu|pcpi_mul|Add14~5 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add14~4 .lut_mask = 16'hC30C;
defparam \cpu|pcpi_mul|Add14~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N24
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[30]~184 (
// Equation(s):
// \cpu|pcpi_mul|rd[30]~184_combout  = ((\cpu|pcpi_mul|this_rs2[30]~60_combout  $ (\cpu|pcpi_mul|Add14~4_combout  $ (!\cpu|pcpi_mul|rd[29]~181 )))) # (GND)
// \cpu|pcpi_mul|rd[30]~185  = CARRY((\cpu|pcpi_mul|this_rs2[30]~60_combout  & ((\cpu|pcpi_mul|Add14~4_combout ) # (!\cpu|pcpi_mul|rd[29]~181 ))) # (!\cpu|pcpi_mul|this_rs2[30]~60_combout  & (\cpu|pcpi_mul|Add14~4_combout  & !\cpu|pcpi_mul|rd[29]~181 )))

	.dataa(\cpu|pcpi_mul|this_rs2[30]~60_combout ),
	.datab(\cpu|pcpi_mul|Add14~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[29]~181 ),
	.combout(\cpu|pcpi_mul|rd[30]~184_combout ),
	.cout(\cpu|pcpi_mul|rd[30]~185 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[30]~184 .lut_mask = 16'h698E;
defparam \cpu|pcpi_mul|rd[30]~184 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N25
dffeas \cpu|pcpi_mul|rd[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[30]~184_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[30] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N6
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add14~6 (
// Equation(s):
// \cpu|pcpi_mul|Add14~6_combout  = (\cpu|pcpi_mul|rd [31] & (!\cpu|pcpi_mul|Add14~5 )) # (!\cpu|pcpi_mul|rd [31] & ((\cpu|pcpi_mul|Add14~5 ) # (GND)))
// \cpu|pcpi_mul|Add14~7  = CARRY((!\cpu|pcpi_mul|Add14~5 ) # (!\cpu|pcpi_mul|rd [31]))

	.dataa(\cpu|pcpi_mul|rd [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add14~5 ),
	.combout(\cpu|pcpi_mul|Add14~6_combout ),
	.cout(\cpu|pcpi_mul|Add14~7 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add14~6 .lut_mask = 16'h5A5F;
defparam \cpu|pcpi_mul|Add14~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N2
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[31]~62 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[31]~62_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [31])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs1 [0]),
	.datac(\cpu|pcpi_mul|rs2 [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[31]~62 .lut_mask = 16'hC0C0;
defparam \cpu|pcpi_mul|this_rs2[31]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N26
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[31]~188 (
// Equation(s):
// \cpu|pcpi_mul|rd[31]~188_combout  = (\cpu|pcpi_mul|Add14~6_combout  & ((\cpu|pcpi_mul|this_rs2[31]~62_combout  & (\cpu|pcpi_mul|rd[30]~185  & VCC)) # (!\cpu|pcpi_mul|this_rs2[31]~62_combout  & (!\cpu|pcpi_mul|rd[30]~185 )))) # 
// (!\cpu|pcpi_mul|Add14~6_combout  & ((\cpu|pcpi_mul|this_rs2[31]~62_combout  & (!\cpu|pcpi_mul|rd[30]~185 )) # (!\cpu|pcpi_mul|this_rs2[31]~62_combout  & ((\cpu|pcpi_mul|rd[30]~185 ) # (GND)))))
// \cpu|pcpi_mul|rd[31]~189  = CARRY((\cpu|pcpi_mul|Add14~6_combout  & (!\cpu|pcpi_mul|this_rs2[31]~62_combout  & !\cpu|pcpi_mul|rd[30]~185 )) # (!\cpu|pcpi_mul|Add14~6_combout  & ((!\cpu|pcpi_mul|rd[30]~185 ) # (!\cpu|pcpi_mul|this_rs2[31]~62_combout ))))

	.dataa(\cpu|pcpi_mul|Add14~6_combout ),
	.datab(\cpu|pcpi_mul|this_rs2[31]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[30]~185 ),
	.combout(\cpu|pcpi_mul|rd[31]~188_combout ),
	.cout(\cpu|pcpi_mul|rd[31]~189 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[31]~188 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[31]~188 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N27
dffeas \cpu|pcpi_mul|rd[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[31]~188_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[31] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N8
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add14~8 (
// Equation(s):
// \cpu|pcpi_mul|Add14~8_combout  = !\cpu|pcpi_mul|Add14~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|pcpi_mul|Add14~7 ),
	.combout(\cpu|pcpi_mul|Add14~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|Add14~8 .lut_mask = 16'h0F0F;
defparam \cpu|pcpi_mul|Add14~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N28
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rdx[32]~15 (
// Equation(s):
// \cpu|pcpi_mul|rdx[32]~15_combout  = \cpu|pcpi_mul|Add14~8_combout  $ (!\cpu|pcpi_mul|rd[31]~189 )

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|Add14~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|pcpi_mul|rd[31]~189 ),
	.combout(\cpu|pcpi_mul|rdx[32]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[32]~15 .lut_mask = 16'hC3C3;
defparam \cpu|pcpi_mul|rdx[32]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N29
dffeas \cpu|pcpi_mul|rdx[32] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rdx[32]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rdx [32]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[32] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rdx[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N0
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add16~0 (
// Equation(s):
// \cpu|pcpi_mul|Add16~0_combout  = (\cpu|pcpi_mul|rd [32] & (\cpu|pcpi_mul|rdx [32] $ (VCC))) # (!\cpu|pcpi_mul|rd [32] & (\cpu|pcpi_mul|rdx [32] & VCC))
// \cpu|pcpi_mul|Add16~1  = CARRY((\cpu|pcpi_mul|rd [32] & \cpu|pcpi_mul|rdx [32]))

	.dataa(\cpu|pcpi_mul|rd [32]),
	.datab(\cpu|pcpi_mul|rdx [32]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|Add16~0_combout ),
	.cout(\cpu|pcpi_mul|Add16~1 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add16~0 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|Add16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N22
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[32]~68 (
// Equation(s):
// \cpu|pcpi_mul|rd[32]~68_combout  = (\cpu|pcpi_mul|this_rs2[32]~3_combout  & (\cpu|pcpi_mul|Add16~0_combout  $ (VCC))) # (!\cpu|pcpi_mul|this_rs2[32]~3_combout  & (\cpu|pcpi_mul|Add16~0_combout  & VCC))
// \cpu|pcpi_mul|rd[32]~69  = CARRY((\cpu|pcpi_mul|this_rs2[32]~3_combout  & \cpu|pcpi_mul|Add16~0_combout ))

	.dataa(\cpu|pcpi_mul|this_rs2[32]~3_combout ),
	.datab(\cpu|pcpi_mul|Add16~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rd[32]~68_combout ),
	.cout(\cpu|pcpi_mul|rd[32]~69 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[32]~68 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|rd[32]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N23
dffeas \cpu|pcpi_mul|rd[32] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[32]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [32]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[32] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N2
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add16~2 (
// Equation(s):
// \cpu|pcpi_mul|Add16~2_combout  = (\cpu|pcpi_mul|rd [33] & (!\cpu|pcpi_mul|Add16~1 )) # (!\cpu|pcpi_mul|rd [33] & ((\cpu|pcpi_mul|Add16~1 ) # (GND)))
// \cpu|pcpi_mul|Add16~3  = CARRY((!\cpu|pcpi_mul|Add16~1 ) # (!\cpu|pcpi_mul|rd [33]))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [33]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add16~1 ),
	.combout(\cpu|pcpi_mul|Add16~2_combout ),
	.cout(\cpu|pcpi_mul|Add16~3 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add16~2 .lut_mask = 16'h3C3F;
defparam \cpu|pcpi_mul|Add16~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[33]~70 (
// Equation(s):
// \cpu|pcpi_mul|rd[33]~70_combout  = (\cpu|pcpi_mul|this_rs2[33]~2_combout  & ((\cpu|pcpi_mul|Add16~2_combout  & (\cpu|pcpi_mul|rd[32]~69  & VCC)) # (!\cpu|pcpi_mul|Add16~2_combout  & (!\cpu|pcpi_mul|rd[32]~69 )))) # (!\cpu|pcpi_mul|this_rs2[33]~2_combout  
// & ((\cpu|pcpi_mul|Add16~2_combout  & (!\cpu|pcpi_mul|rd[32]~69 )) # (!\cpu|pcpi_mul|Add16~2_combout  & ((\cpu|pcpi_mul|rd[32]~69 ) # (GND)))))
// \cpu|pcpi_mul|rd[33]~71  = CARRY((\cpu|pcpi_mul|this_rs2[33]~2_combout  & (!\cpu|pcpi_mul|Add16~2_combout  & !\cpu|pcpi_mul|rd[32]~69 )) # (!\cpu|pcpi_mul|this_rs2[33]~2_combout  & ((!\cpu|pcpi_mul|rd[32]~69 ) # (!\cpu|pcpi_mul|Add16~2_combout ))))

	.dataa(\cpu|pcpi_mul|this_rs2[33]~2_combout ),
	.datab(\cpu|pcpi_mul|Add16~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[32]~69 ),
	.combout(\cpu|pcpi_mul|rd[33]~70_combout ),
	.cout(\cpu|pcpi_mul|rd[33]~71 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[33]~70 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[33]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N25
dffeas \cpu|pcpi_mul|rd[33] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[33]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [33]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[33] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N4
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add16~4 (
// Equation(s):
// \cpu|pcpi_mul|Add16~4_combout  = (\cpu|pcpi_mul|rd [34] & (\cpu|pcpi_mul|Add16~3  $ (GND))) # (!\cpu|pcpi_mul|rd [34] & (!\cpu|pcpi_mul|Add16~3  & VCC))
// \cpu|pcpi_mul|Add16~5  = CARRY((\cpu|pcpi_mul|rd [34] & !\cpu|pcpi_mul|Add16~3 ))

	.dataa(\cpu|pcpi_mul|rd [34]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add16~3 ),
	.combout(\cpu|pcpi_mul|Add16~4_combout ),
	.cout(\cpu|pcpi_mul|Add16~5 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add16~4 .lut_mask = 16'hA50A;
defparam \cpu|pcpi_mul|Add16~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N26
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[34]~124 (
// Equation(s):
// \cpu|pcpi_mul|rd[34]~124_combout  = ((\cpu|pcpi_mul|this_rs2[34]~31_combout  $ (\cpu|pcpi_mul|Add16~4_combout  $ (!\cpu|pcpi_mul|rd[33]~71 )))) # (GND)
// \cpu|pcpi_mul|rd[34]~125  = CARRY((\cpu|pcpi_mul|this_rs2[34]~31_combout  & ((\cpu|pcpi_mul|Add16~4_combout ) # (!\cpu|pcpi_mul|rd[33]~71 ))) # (!\cpu|pcpi_mul|this_rs2[34]~31_combout  & (\cpu|pcpi_mul|Add16~4_combout  & !\cpu|pcpi_mul|rd[33]~71 )))

	.dataa(\cpu|pcpi_mul|this_rs2[34]~31_combout ),
	.datab(\cpu|pcpi_mul|Add16~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[33]~71 ),
	.combout(\cpu|pcpi_mul|rd[34]~124_combout ),
	.cout(\cpu|pcpi_mul|rd[34]~125 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[34]~124 .lut_mask = 16'h698E;
defparam \cpu|pcpi_mul|rd[34]~124 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N27
dffeas \cpu|pcpi_mul|rd[34] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[34]~124_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [34]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[34] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add16~6 (
// Equation(s):
// \cpu|pcpi_mul|Add16~6_combout  = (\cpu|pcpi_mul|rd [35] & (!\cpu|pcpi_mul|Add16~5 )) # (!\cpu|pcpi_mul|rd [35] & ((\cpu|pcpi_mul|Add16~5 ) # (GND)))
// \cpu|pcpi_mul|Add16~7  = CARRY((!\cpu|pcpi_mul|Add16~5 ) # (!\cpu|pcpi_mul|rd [35]))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [35]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add16~5 ),
	.combout(\cpu|pcpi_mul|Add16~6_combout ),
	.cout(\cpu|pcpi_mul|Add16~7 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add16~6 .lut_mask = 16'h3C3F;
defparam \cpu|pcpi_mul|Add16~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N22
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[35]~30 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[35]~30_combout  = (\cpu|pcpi_mul|rs2 [35] & \cpu|pcpi_mul|rs1 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs2 [35]),
	.datad(\cpu|pcpi_mul|rs1 [0]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[35]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[35]~30 .lut_mask = 16'hF000;
defparam \cpu|pcpi_mul|this_rs2[35]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[35]~126 (
// Equation(s):
// \cpu|pcpi_mul|rd[35]~126_combout  = (\cpu|pcpi_mul|Add16~6_combout  & ((\cpu|pcpi_mul|this_rs2[35]~30_combout  & (\cpu|pcpi_mul|rd[34]~125  & VCC)) # (!\cpu|pcpi_mul|this_rs2[35]~30_combout  & (!\cpu|pcpi_mul|rd[34]~125 )))) # 
// (!\cpu|pcpi_mul|Add16~6_combout  & ((\cpu|pcpi_mul|this_rs2[35]~30_combout  & (!\cpu|pcpi_mul|rd[34]~125 )) # (!\cpu|pcpi_mul|this_rs2[35]~30_combout  & ((\cpu|pcpi_mul|rd[34]~125 ) # (GND)))))
// \cpu|pcpi_mul|rd[35]~127  = CARRY((\cpu|pcpi_mul|Add16~6_combout  & (!\cpu|pcpi_mul|this_rs2[35]~30_combout  & !\cpu|pcpi_mul|rd[34]~125 )) # (!\cpu|pcpi_mul|Add16~6_combout  & ((!\cpu|pcpi_mul|rd[34]~125 ) # (!\cpu|pcpi_mul|this_rs2[35]~30_combout ))))

	.dataa(\cpu|pcpi_mul|Add16~6_combout ),
	.datab(\cpu|pcpi_mul|this_rs2[35]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[34]~125 ),
	.combout(\cpu|pcpi_mul|rd[35]~126_combout ),
	.cout(\cpu|pcpi_mul|rd[35]~127 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[35]~126 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[35]~126 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N29
dffeas \cpu|pcpi_mul|rd[35] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[35]~126_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [35]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[35] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N8
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add16~8 (
// Equation(s):
// \cpu|pcpi_mul|Add16~8_combout  = !\cpu|pcpi_mul|Add16~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|pcpi_mul|Add16~7 ),
	.combout(\cpu|pcpi_mul|Add16~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|Add16~8 .lut_mask = 16'h0F0F;
defparam \cpu|pcpi_mul|Add16~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N30
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rdx[36]~27 (
// Equation(s):
// \cpu|pcpi_mul|rdx[36]~27_combout  = \cpu|pcpi_mul|Add16~8_combout  $ (!\cpu|pcpi_mul|rd[35]~127 )

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|Add16~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|pcpi_mul|rd[35]~127 ),
	.combout(\cpu|pcpi_mul|rdx[36]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[36]~27 .lut_mask = 16'hC3C3;
defparam \cpu|pcpi_mul|rdx[36]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N31
dffeas \cpu|pcpi_mul|rdx[36] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rdx[36]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rdx [36]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[36] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rdx[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N26
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[36]~27 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[36]~27_combout  = (\cpu|pcpi_mul|rs2 [36] & \cpu|pcpi_mul|rs1 [0])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs2 [36]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1 [0]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[36]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[36]~27 .lut_mask = 16'hCC00;
defparam \cpu|pcpi_mul|this_rs2[36]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N2
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add18~0 (
// Equation(s):
// \cpu|pcpi_mul|Add18~0_combout  = (\cpu|pcpi_mul|rdx [36] & (\cpu|pcpi_mul|rd [36] $ (VCC))) # (!\cpu|pcpi_mul|rdx [36] & (\cpu|pcpi_mul|rd [36] & VCC))
// \cpu|pcpi_mul|Add18~1  = CARRY((\cpu|pcpi_mul|rdx [36] & \cpu|pcpi_mul|rd [36]))

	.dataa(\cpu|pcpi_mul|rdx [36]),
	.datab(\cpu|pcpi_mul|rd [36]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|Add18~0_combout ),
	.cout(\cpu|pcpi_mul|Add18~1 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add18~0 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|Add18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N20
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[36]~112 (
// Equation(s):
// \cpu|pcpi_mul|rd[36]~112_combout  = (\cpu|pcpi_mul|this_rs2[36]~27_combout  & (\cpu|pcpi_mul|Add18~0_combout  $ (VCC))) # (!\cpu|pcpi_mul|this_rs2[36]~27_combout  & (\cpu|pcpi_mul|Add18~0_combout  & VCC))
// \cpu|pcpi_mul|rd[36]~113  = CARRY((\cpu|pcpi_mul|this_rs2[36]~27_combout  & \cpu|pcpi_mul|Add18~0_combout ))

	.dataa(\cpu|pcpi_mul|this_rs2[36]~27_combout ),
	.datab(\cpu|pcpi_mul|Add18~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rd[36]~112_combout ),
	.cout(\cpu|pcpi_mul|rd[36]~113 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[36]~112 .lut_mask = 16'h6688;
defparam \cpu|pcpi_mul|rd[36]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N21
dffeas \cpu|pcpi_mul|rd[36] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[36]~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [36]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[36] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N4
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add18~2 (
// Equation(s):
// \cpu|pcpi_mul|Add18~2_combout  = (\cpu|pcpi_mul|rd [37] & (!\cpu|pcpi_mul|Add18~1 )) # (!\cpu|pcpi_mul|rd [37] & ((\cpu|pcpi_mul|Add18~1 ) # (GND)))
// \cpu|pcpi_mul|Add18~3  = CARRY((!\cpu|pcpi_mul|Add18~1 ) # (!\cpu|pcpi_mul|rd [37]))

	.dataa(\cpu|pcpi_mul|rd [37]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add18~1 ),
	.combout(\cpu|pcpi_mul|Add18~2_combout ),
	.cout(\cpu|pcpi_mul|Add18~3 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add18~2 .lut_mask = 16'h5A5F;
defparam \cpu|pcpi_mul|Add18~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N22
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[37]~114 (
// Equation(s):
// \cpu|pcpi_mul|rd[37]~114_combout  = (\cpu|pcpi_mul|this_rs2[37]~26_combout  & ((\cpu|pcpi_mul|Add18~2_combout  & (\cpu|pcpi_mul|rd[36]~113  & VCC)) # (!\cpu|pcpi_mul|Add18~2_combout  & (!\cpu|pcpi_mul|rd[36]~113 )))) # 
// (!\cpu|pcpi_mul|this_rs2[37]~26_combout  & ((\cpu|pcpi_mul|Add18~2_combout  & (!\cpu|pcpi_mul|rd[36]~113 )) # (!\cpu|pcpi_mul|Add18~2_combout  & ((\cpu|pcpi_mul|rd[36]~113 ) # (GND)))))
// \cpu|pcpi_mul|rd[37]~115  = CARRY((\cpu|pcpi_mul|this_rs2[37]~26_combout  & (!\cpu|pcpi_mul|Add18~2_combout  & !\cpu|pcpi_mul|rd[36]~113 )) # (!\cpu|pcpi_mul|this_rs2[37]~26_combout  & ((!\cpu|pcpi_mul|rd[36]~113 ) # (!\cpu|pcpi_mul|Add18~2_combout ))))

	.dataa(\cpu|pcpi_mul|this_rs2[37]~26_combout ),
	.datab(\cpu|pcpi_mul|Add18~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[36]~113 ),
	.combout(\cpu|pcpi_mul|rd[37]~114_combout ),
	.cout(\cpu|pcpi_mul|rd[37]~115 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[37]~114 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[37]~114 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y12_N23
dffeas \cpu|pcpi_mul|rd[37] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[37]~114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [37]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[37] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N6
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add18~4 (
// Equation(s):
// \cpu|pcpi_mul|Add18~4_combout  = (\cpu|pcpi_mul|rd [38] & (\cpu|pcpi_mul|Add18~3  $ (GND))) # (!\cpu|pcpi_mul|rd [38] & (!\cpu|pcpi_mul|Add18~3  & VCC))
// \cpu|pcpi_mul|Add18~5  = CARRY((\cpu|pcpi_mul|rd [38] & !\cpu|pcpi_mul|Add18~3 ))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [38]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add18~3 ),
	.combout(\cpu|pcpi_mul|Add18~4_combout ),
	.cout(\cpu|pcpi_mul|Add18~5 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add18~4 .lut_mask = 16'hC30C;
defparam \cpu|pcpi_mul|Add18~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N18
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[38]~25 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[38]~25_combout  = (\cpu|pcpi_mul|rs2 [38] & \cpu|pcpi_mul|rs1 [0])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs2 [38]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1 [0]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[38]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[38]~25 .lut_mask = 16'hCC00;
defparam \cpu|pcpi_mul|this_rs2[38]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N24
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[38]~116 (
// Equation(s):
// \cpu|pcpi_mul|rd[38]~116_combout  = ((\cpu|pcpi_mul|Add18~4_combout  $ (\cpu|pcpi_mul|this_rs2[38]~25_combout  $ (!\cpu|pcpi_mul|rd[37]~115 )))) # (GND)
// \cpu|pcpi_mul|rd[38]~117  = CARRY((\cpu|pcpi_mul|Add18~4_combout  & ((\cpu|pcpi_mul|this_rs2[38]~25_combout ) # (!\cpu|pcpi_mul|rd[37]~115 ))) # (!\cpu|pcpi_mul|Add18~4_combout  & (\cpu|pcpi_mul|this_rs2[38]~25_combout  & !\cpu|pcpi_mul|rd[37]~115 )))

	.dataa(\cpu|pcpi_mul|Add18~4_combout ),
	.datab(\cpu|pcpi_mul|this_rs2[38]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[37]~115 ),
	.combout(\cpu|pcpi_mul|rd[38]~116_combout ),
	.cout(\cpu|pcpi_mul|rd[38]~117 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[38]~116 .lut_mask = 16'h698E;
defparam \cpu|pcpi_mul|rd[38]~116 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y12_N25
dffeas \cpu|pcpi_mul|rd[38] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[38]~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [38]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[38] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N8
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add18~6 (
// Equation(s):
// \cpu|pcpi_mul|Add18~6_combout  = (\cpu|pcpi_mul|rd [39] & (!\cpu|pcpi_mul|Add18~5 )) # (!\cpu|pcpi_mul|rd [39] & ((\cpu|pcpi_mul|Add18~5 ) # (GND)))
// \cpu|pcpi_mul|Add18~7  = CARRY((!\cpu|pcpi_mul|Add18~5 ) # (!\cpu|pcpi_mul|rd [39]))

	.dataa(\cpu|pcpi_mul|rd [39]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add18~5 ),
	.combout(\cpu|pcpi_mul|Add18~6_combout ),
	.cout(\cpu|pcpi_mul|Add18~7 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add18~6 .lut_mask = 16'h5A5F;
defparam \cpu|pcpi_mul|Add18~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N26
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[39]~118 (
// Equation(s):
// \cpu|pcpi_mul|rd[39]~118_combout  = (\cpu|pcpi_mul|this_rs2[39]~24_combout  & ((\cpu|pcpi_mul|Add18~6_combout  & (\cpu|pcpi_mul|rd[38]~117  & VCC)) # (!\cpu|pcpi_mul|Add18~6_combout  & (!\cpu|pcpi_mul|rd[38]~117 )))) # 
// (!\cpu|pcpi_mul|this_rs2[39]~24_combout  & ((\cpu|pcpi_mul|Add18~6_combout  & (!\cpu|pcpi_mul|rd[38]~117 )) # (!\cpu|pcpi_mul|Add18~6_combout  & ((\cpu|pcpi_mul|rd[38]~117 ) # (GND)))))
// \cpu|pcpi_mul|rd[39]~119  = CARRY((\cpu|pcpi_mul|this_rs2[39]~24_combout  & (!\cpu|pcpi_mul|Add18~6_combout  & !\cpu|pcpi_mul|rd[38]~117 )) # (!\cpu|pcpi_mul|this_rs2[39]~24_combout  & ((!\cpu|pcpi_mul|rd[38]~117 ) # (!\cpu|pcpi_mul|Add18~6_combout ))))

	.dataa(\cpu|pcpi_mul|this_rs2[39]~24_combout ),
	.datab(\cpu|pcpi_mul|Add18~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|rd[38]~117 ),
	.combout(\cpu|pcpi_mul|rd[39]~118_combout ),
	.cout(\cpu|pcpi_mul|rd[39]~119 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[39]~118 .lut_mask = 16'h9617;
defparam \cpu|pcpi_mul|rd[39]~118 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y12_N27
dffeas \cpu|pcpi_mul|rd[39] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[39]~118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [39]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[39] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N10
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add18~8 (
// Equation(s):
// \cpu|pcpi_mul|Add18~8_combout  = !\cpu|pcpi_mul|Add18~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|pcpi_mul|Add18~7 ),
	.combout(\cpu|pcpi_mul|Add18~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|Add18~8 .lut_mask = 16'h0F0F;
defparam \cpu|pcpi_mul|Add18~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N28
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rdx[40]~23 (
// Equation(s):
// \cpu|pcpi_mul|rdx[40]~23_combout  = \cpu|pcpi_mul|rd[39]~119  $ (!\cpu|pcpi_mul|Add18~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|Add18~8_combout ),
	.cin(\cpu|pcpi_mul|rd[39]~119 ),
	.combout(\cpu|pcpi_mul|rdx[40]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[40]~23 .lut_mask = 16'hF00F;
defparam \cpu|pcpi_mul|rdx[40]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y12_N29
dffeas \cpu|pcpi_mul|rdx[40] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rdx[40]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rdx [40]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rdx[40] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rdx[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N24
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add20~2 (
// Equation(s):
// \cpu|pcpi_mul|Add20~2_combout  = (\cpu|pcpi_mul|rd [41] & (!\cpu|pcpi_mul|Add20~1 )) # (!\cpu|pcpi_mul|rd [41] & ((\cpu|pcpi_mul|Add20~1 ) # (GND)))
// \cpu|pcpi_mul|Add20~3  = CARRY((!\cpu|pcpi_mul|Add20~1 ) # (!\cpu|pcpi_mul|rd [41]))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [41]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcpi_mul|Add20~1 ),
	.combout(\cpu|pcpi_mul|Add20~2_combout ),
	.cout(\cpu|pcpi_mul|Add20~3 ));
// synopsys translate_off
defparam \cpu|pcpi_mul|Add20~2 .lut_mask = 16'h3C3F;
defparam \cpu|pcpi_mul|Add20~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y9_N5
dffeas \cpu|pcpi_mul|rd[41] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[41]~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [41]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[41] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N7
dffeas \cpu|pcpi_mul|rd[42] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[42]~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [42]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[42] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N20
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~6 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~6_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [42])) # (!\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [10])))

	.dataa(\cpu|pcpi_mul|rd [42]),
	.datab(\cpu|pcpi_mul|rd [10]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~6 .lut_mask = 16'hAACC;
defparam \cpu|pcpi_mul|pcpi_rd~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N21
dffeas \cpu|pcpi_mul|pcpi_rd[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[10] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N21
dffeas \cpu|pcpi_div|pcpi_rd[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[10]~53_combout ),
	.asdata(\cpu|pcpi_div|Add2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[10] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N2
fiftyfivenm_lcell_comb \cpu|Selector456~0 (
// Equation(s):
// \cpu|Selector456~0_combout  = (\cpu|pcpi_mul|pcpi_rd [10] & (((\cpu|reg_out[2]~10_combout  & \cpu|pcpi_div|pcpi_rd [10])) # (!\cpu|reg_out[2]~9_combout ))) # (!\cpu|pcpi_mul|pcpi_rd [10] & (\cpu|reg_out[2]~10_combout  & ((\cpu|pcpi_div|pcpi_rd [10]))))

	.dataa(\cpu|pcpi_mul|pcpi_rd [10]),
	.datab(\cpu|reg_out[2]~10_combout ),
	.datac(\cpu|reg_out[2]~9_combout ),
	.datad(\cpu|pcpi_div|pcpi_rd [10]),
	.cin(gnd),
	.combout(\cpu|Selector456~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector456~0 .lut_mask = 16'hCE0A;
defparam \cpu|Selector456~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
fiftyfivenm_lcell_comb \cpu|irq_mask~73 (
// Equation(s):
// \cpu|irq_mask~73_combout  = ((\cpu|cpuregs_rs1[10]~6_combout ) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\cpu|cpuregs_rs1[10]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|irq_mask~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~73 .lut_mask = 16'hF7F7;
defparam \cpu|irq_mask~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N21
dffeas \cpu|irq_mask[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[10] .is_wysiwyg = "true";
defparam \cpu|irq_mask[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N12
fiftyfivenm_lcell_comb \cpu|Selector456~3 (
// Equation(s):
// \cpu|Selector456~3_combout  = (\cpu|reg_out[2]~1_combout  & ((\cpu|reg_out[2]~4_combout  & (\cpu|count_cycle [42])) # (!\cpu|reg_out[2]~4_combout  & ((\cpu|count_cycle [10]))))) # (!\cpu|reg_out[2]~1_combout  & (((\cpu|reg_out[2]~4_combout ))))

	.dataa(\cpu|count_cycle [42]),
	.datab(\cpu|count_cycle [10]),
	.datac(\cpu|reg_out[2]~1_combout ),
	.datad(\cpu|reg_out[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector456~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector456~3 .lut_mask = 16'hAFC0;
defparam \cpu|Selector456~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N30
fiftyfivenm_lcell_comb \cpu|Selector456~4 (
// Equation(s):
// \cpu|Selector456~4_combout  = (\cpu|Selector456~3_combout  & ((\cpu|count_instr [42]) # ((\cpu|reg_out[2]~1_combout )))) # (!\cpu|Selector456~3_combout  & (((!\cpu|reg_out[2]~1_combout  & \cpu|count_instr [10]))))

	.dataa(\cpu|Selector456~3_combout ),
	.datab(\cpu|count_instr [42]),
	.datac(\cpu|reg_out[2]~1_combout ),
	.datad(\cpu|count_instr [10]),
	.cin(gnd),
	.combout(\cpu|Selector456~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector456~4 .lut_mask = 16'hADA8;
defparam \cpu|Selector456~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
fiftyfivenm_lcell_comb \cpu|Selector456~5 (
// Equation(s):
// \cpu|Selector456~5_combout  = (\cpu|reg_out[2]~0_combout  & ((\cpu|reg_out[2]~3_combout  & (\cpu|cpuregs_rs1[10]~6_combout )) # (!\cpu|reg_out[2]~3_combout  & ((\cpu|Selector456~4_combout ))))) # (!\cpu|reg_out[2]~0_combout  & (((\cpu|reg_out[2]~3_combout 
// ))))

	.dataa(\cpu|cpuregs_rs1[10]~6_combout ),
	.datab(\cpu|reg_out[2]~0_combout ),
	.datac(\cpu|reg_out[2]~3_combout ),
	.datad(\cpu|Selector456~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector456~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector456~5 .lut_mask = 16'hBCB0;
defparam \cpu|Selector456~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
fiftyfivenm_lcell_comb \cpu|Selector456~6 (
// Equation(s):
// \cpu|Selector456~6_combout  = (\cpu|Selector456~5_combout  & ((\cpu|timer [10]) # ((\cpu|reg_out[2]~0_combout )))) # (!\cpu|Selector456~5_combout  & (((\cpu|irq_mask [10] & !\cpu|reg_out[2]~0_combout ))))

	.dataa(\cpu|timer [10]),
	.datab(\cpu|irq_mask [10]),
	.datac(\cpu|Selector456~5_combout ),
	.datad(\cpu|reg_out[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector456~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector456~6 .lut_mask = 16'hF0AC;
defparam \cpu|Selector456~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N14
fiftyfivenm_lcell_comb \cpu|Selector456~7 (
// Equation(s):
// \cpu|Selector456~7_combout  = (\cpu|latched_is_lb~q  & ((\cpu|Selector459~0_combout ) # ((\cpu|reg_out[2]~12_combout  & \cpu|Selector456~6_combout )))) # (!\cpu|latched_is_lb~q  & (((\cpu|reg_out[2]~12_combout  & \cpu|Selector456~6_combout ))))

	.dataa(\cpu|latched_is_lb~q ),
	.datab(\cpu|Selector459~0_combout ),
	.datac(\cpu|reg_out[2]~12_combout ),
	.datad(\cpu|Selector456~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector456~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector456~7 .lut_mask = 16'hF888;
defparam \cpu|Selector456~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y17_N0
fiftyfivenm_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "hx8kdemo_fw.hex";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BF17DFDF73353E517ED7DF5F7317C5DFB35545D54755F97E9555581555400015554000;
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
fiftyfivenm_lcell_comb \cpu|Selector38~0 (
// Equation(s):
// \cpu|Selector38~0_combout  = (\cpu|mem_wordsize.01~q  & ((\cpu|reg_op2 [10]))) # (!\cpu|mem_wordsize.01~q  & (\cpu|reg_op2 [26]))

	.dataa(\cpu|reg_op2 [26]),
	.datab(\cpu|reg_op2 [10]),
	.datac(gnd),
	.datad(\cpu|mem_wordsize.01~q ),
	.cin(gnd),
	.combout(\cpu|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector38~0 .lut_mask = 16'hCCAA;
defparam \cpu|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N23
dffeas \cpu|mem_wdata[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector38~0_combout ),
	.asdata(\cpu|reg_op2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|mem_wordsize.10~q ),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[26] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[26] .power_up = "low";
// synopsys translate_on

// Location: M9K_X8_Y7_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\ram_wren~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|mem_wdata [26],\cpu|mem_wdata [10]}),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_bkf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N12
fiftyfivenm_lcell_comb \mem_rdata[26]~68 (
// Equation(s):
// \mem_rdata[26]~68_combout  = (\mem_rdata[21]~9_combout  & ((\mem_rdata[21]~8_combout  & (\rom_inst|altsyncram_component|auto_generated|q_a [26])) # (!\mem_rdata[21]~8_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [26]))))) # 
// (!\mem_rdata[21]~9_combout  & (\mem_rdata[21]~8_combout ))

	.dataa(\mem_rdata[21]~9_combout ),
	.datab(\mem_rdata[21]~8_combout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|q_a [26]),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\mem_rdata[26]~68_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[26]~68 .lut_mask = 16'hE6C4;
defparam \mem_rdata[26]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N26
fiftyfivenm_lcell_comb \seg2_reg~17 (
// Equation(s):
// \seg2_reg~17_combout  = (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & \cpu|mem_wdata [26]))

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\cpu|mem_wdata [26]),
	.cin(gnd),
	.combout(\seg2_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg~17 .lut_mask = 16'hA000;
defparam \seg2_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N26
fiftyfivenm_lcell_comb \simpleuart|cfg_divider[26]~feeder (
// Equation(s):
// \simpleuart|cfg_divider[26]~feeder_combout  = \seg2_reg~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\seg2_reg~17_combout ),
	.cin(gnd),
	.combout(\simpleuart|cfg_divider[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|cfg_divider[26]~feeder .lut_mask = 16'hFF00;
defparam \simpleuart|cfg_divider[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N2
fiftyfivenm_lcell_comb \cpu|reg_out[2]~14 (
// Equation(s):
// \cpu|reg_out[2]~14_combout  = (\cpu|reg_op1 [0] & \cpu|mem_wordsize.10~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|reg_op1 [0]),
	.datad(\cpu|mem_wordsize.10~q ),
	.cin(gnd),
	.combout(\cpu|reg_out[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_out[2]~14 .lut_mask = 16'hF000;
defparam \cpu|reg_out[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N30
fiftyfivenm_lcell_comb \cpu|mem_wstrb~7 (
// Equation(s):
// \cpu|mem_wstrb~7_combout  = (\cpu|mem_wstrb~0_combout  & ((\cpu|Selector41~0_combout ) # ((\cpu|reg_op1 [1] & \cpu|reg_out[2]~14_combout ))))

	.dataa(\cpu|Selector41~0_combout ),
	.datab(\cpu|reg_op1 [1]),
	.datac(\cpu|mem_wstrb~0_combout ),
	.datad(\cpu|reg_out[2]~14_combout ),
	.cin(gnd),
	.combout(\cpu|mem_wstrb~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wstrb~7 .lut_mask = 16'hE0A0;
defparam \cpu|mem_wstrb~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N31
dffeas \cpu|mem_wstrb[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_wstrb~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_wstrb[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wstrb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wstrb[3] .is_wysiwyg = "true";
defparam \cpu|mem_wstrb[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N0
fiftyfivenm_lcell_comb \simpleuart|cfg_divider[29]~8 (
// Equation(s):
// \simpleuart|cfg_divider[29]~8_combout  = (((\simpleuart_reg_div_sel~combout  & \cpu|mem_wstrb [3])) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\simpleuart_reg_div_sel~combout ),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\cpu|mem_wstrb [3]),
	.cin(gnd),
	.combout(\simpleuart|cfg_divider[29]~8_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|cfg_divider[29]~8 .lut_mask = 16'hDF5F;
defparam \simpleuart|cfg_divider[29]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N27
dffeas \simpleuart|cfg_divider[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|cfg_divider[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|cfg_divider[29]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [26]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[26] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N8
fiftyfivenm_lcell_comb \seg1_reg[30]~14 (
// Equation(s):
// \seg1_reg[30]~14_combout  = (((\always6~0_combout  & \cpu|mem_wstrb [3])) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\always6~0_combout ),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\cpu|mem_wstrb [3]),
	.cin(gnd),
	.combout(\seg1_reg[30]~14_combout ),
	.cout());
// synopsys translate_off
defparam \seg1_reg[30]~14 .lut_mask = 16'hDF5F;
defparam \seg1_reg[30]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N27
dffeas \seg1_reg[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg2_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seg1_reg[30]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[26]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[26] .is_wysiwyg = "true";
defparam \seg1_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N30
fiftyfivenm_lcell_comb \seg2_reg[29]~38 (
// Equation(s):
// \seg2_reg[29]~38_combout  = (((\always6~1_combout  & \cpu|mem_wstrb [3])) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\always6~1_combout ),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\cpu|mem_wstrb [3]),
	.cin(gnd),
	.combout(\seg2_reg[29]~38_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg[29]~38 .lut_mask = 16'hDF5F;
defparam \seg2_reg[29]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N3
dffeas \seg2_reg[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[29]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[26]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[26] .is_wysiwyg = "true";
defparam \seg2_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N18
fiftyfivenm_lcell_comb \led_reg[24]~34 (
// Equation(s):
// \led_reg[24]~34_combout  = (((\always3~0_combout  & \cpu|mem_wstrb [3])) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\always3~0_combout ),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\cpu|mem_wstrb [3]),
	.cin(gnd),
	.combout(\led_reg[24]~34_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg[24]~34 .lut_mask = 16'hDF5F;
defparam \led_reg[24]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N23
dffeas \led_reg[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[26]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[26] .is_wysiwyg = "true";
defparam \led_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N22
fiftyfivenm_lcell_comb \mem_rdata[26]~121 (
// Equation(s):
// \mem_rdata[26]~121_combout  = (\led_ready~q  & (led_reg[26])) # (!\led_ready~q  & ((\seg1_ready~q )))

	.dataa(gnd),
	.datab(\led_ready~q ),
	.datac(led_reg[26]),
	.datad(\seg1_ready~q ),
	.cin(gnd),
	.combout(\mem_rdata[26]~121_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[26]~121 .lut_mask = 16'hF3C0;
defparam \mem_rdata[26]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N12
fiftyfivenm_lcell_comb \mem_rdata[26]~65 (
// Equation(s):
// \mem_rdata[26]~65_combout  = (\cpu|mem_addr [2] & ((\mem_rdata[26]~121_combout ))) # (!\cpu|mem_addr [2] & (!\simpleuart|recv_buf_valid~q ))

	.dataa(gnd),
	.datab(\simpleuart|recv_buf_valid~q ),
	.datac(\cpu|mem_addr [2]),
	.datad(\mem_rdata[26]~121_combout ),
	.cin(gnd),
	.combout(\mem_rdata[26]~65_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[26]~65 .lut_mask = 16'hF303;
defparam \mem_rdata[26]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N6
fiftyfivenm_lcell_comb \mem_rdata[26]~66 (
// Equation(s):
// \mem_rdata[26]~66_combout  = (\simpleuart_reg_dat_we~1_combout  & ((\simpleuart_reg_dat_we~4_combout  & ((\mem_rdata[26]~65_combout ))) # (!\simpleuart_reg_dat_we~4_combout  & (\mem_rdata[26]~121_combout )))) # (!\simpleuart_reg_dat_we~1_combout  & 
// (\mem_rdata[26]~121_combout ))

	.dataa(\simpleuart_reg_dat_we~1_combout ),
	.datab(\mem_rdata[26]~121_combout ),
	.datac(\simpleuart_reg_dat_we~4_combout ),
	.datad(\mem_rdata[26]~65_combout ),
	.cin(gnd),
	.combout(\mem_rdata[26]~66_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[26]~66 .lut_mask = 16'hEC4C;
defparam \mem_rdata[26]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N2
fiftyfivenm_lcell_comb \mem_rdata[26]~67 (
// Equation(s):
// \mem_rdata[26]~67_combout  = (\mem_rdata[21]~2_combout  & ((\mem_rdata[26]~66_combout  & (seg1_reg[26])) # (!\mem_rdata[26]~66_combout  & ((seg2_reg[26]))))) # (!\mem_rdata[21]~2_combout  & (((\mem_rdata[26]~66_combout ))))

	.dataa(\mem_rdata[21]~2_combout ),
	.datab(seg1_reg[26]),
	.datac(seg2_reg[26]),
	.datad(\mem_rdata[26]~66_combout ),
	.cin(gnd),
	.combout(\mem_rdata[26]~67_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[26]~67 .lut_mask = 16'hDDA0;
defparam \mem_rdata[26]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N6
fiftyfivenm_lcell_comb \mem_rdata[26] (
// Equation(s):
// mem_rdata[26] = (\mem_rdata[26]~68_combout  & (((\simpleuart|cfg_divider [26])) # (!\mem_rdata[21]~10_combout ))) # (!\mem_rdata[26]~68_combout  & (\mem_rdata[21]~10_combout  & ((\mem_rdata[26]~67_combout ))))

	.dataa(\mem_rdata[26]~68_combout ),
	.datab(\mem_rdata[21]~10_combout ),
	.datac(\simpleuart|cfg_divider [26]),
	.datad(\mem_rdata[26]~67_combout ),
	.cin(gnd),
	.combout(mem_rdata[26]),
	.cout());
// synopsys translate_off
defparam \mem_rdata[26] .lut_mask = 16'hE6A2;
defparam \mem_rdata[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N4
fiftyfivenm_lcell_comb \cpu|Selector456~1 (
// Equation(s):
// \cpu|Selector456~1_combout  = (mem_rdata[26] & ((\cpu|Selector458~0_combout ) # ((mem_rdata[10] & \cpu|Selector458~1_combout )))) # (!mem_rdata[26] & (mem_rdata[10] & (\cpu|Selector458~1_combout )))

	.dataa(mem_rdata[26]),
	.datab(mem_rdata[10]),
	.datac(\cpu|Selector458~1_combout ),
	.datad(\cpu|Selector458~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector456~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector456~1 .lut_mask = 16'hEAC0;
defparam \cpu|Selector456~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N20
fiftyfivenm_lcell_comb \cpu|Selector456~2 (
// Equation(s):
// \cpu|Selector456~2_combout  = (\cpu|reg_out[14]~11_combout  & (((\cpu|cpu_state.cpu_state_exec~q  & \cpu|Add10~18_combout )))) # (!\cpu|reg_out[14]~11_combout  & ((\cpu|Selector456~1_combout ) # ((\cpu|cpu_state.cpu_state_exec~q  & \cpu|Add10~18_combout 
// ))))

	.dataa(\cpu|reg_out[14]~11_combout ),
	.datab(\cpu|Selector456~1_combout ),
	.datac(\cpu|cpu_state.cpu_state_exec~q ),
	.datad(\cpu|Add10~18_combout ),
	.cin(gnd),
	.combout(\cpu|Selector456~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector456~2 .lut_mask = 16'hF444;
defparam \cpu|Selector456~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N4
fiftyfivenm_lcell_comb \cpu|Selector456~8 (
// Equation(s):
// \cpu|Selector456~8_combout  = (\cpu|Selector456~0_combout ) # ((\cpu|Selector456~7_combout ) # (\cpu|Selector456~2_combout ))

	.dataa(gnd),
	.datab(\cpu|Selector456~0_combout ),
	.datac(\cpu|Selector456~7_combout ),
	.datad(\cpu|Selector456~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector456~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector456~8 .lut_mask = 16'hFFFC;
defparam \cpu|Selector456~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y10_N5
dffeas \cpu|reg_out[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector456~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[10] .is_wysiwyg = "true";
defparam \cpu|reg_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
fiftyfivenm_lcell_comb \cpu|Selector115~3 (
// Equation(s):
// \cpu|Selector115~3_combout  = (\cpu|reg_op2 [10] & (\cpu|reg_op1 [10] & ((\cpu|instr_andi~q ) # (\cpu|instr_and~q ))))

	.dataa(\cpu|instr_andi~q ),
	.datab(\cpu|reg_op2 [10]),
	.datac(\cpu|reg_op1 [10]),
	.datad(\cpu|instr_and~q ),
	.cin(gnd),
	.combout(\cpu|Selector115~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector115~3 .lut_mask = 16'hC080;
defparam \cpu|Selector115~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
fiftyfivenm_lcell_comb \cpu|Selector115~2 (
// Equation(s):
// \cpu|Selector115~2_combout  = (\cpu|WideNor2~10_combout  & (!\cpu|WideNor2~9_combout  & (\cpu|reg_op2 [10] $ (\cpu|reg_op1 [10])))) # (!\cpu|WideNor2~10_combout  & (((\cpu|reg_op2 [10]) # (\cpu|reg_op1 [10]))))

	.dataa(\cpu|WideNor2~9_combout ),
	.datab(\cpu|reg_op2 [10]),
	.datac(\cpu|reg_op1 [10]),
	.datad(\cpu|WideNor2~10_combout ),
	.cin(gnd),
	.combout(\cpu|Selector115~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector115~2 .lut_mask = 16'h14FC;
defparam \cpu|Selector115~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
fiftyfivenm_lcell_comb \cpu|Selector115~4 (
// Equation(s):
// \cpu|Selector115~4_combout  = (\cpu|Selector115~3_combout ) # ((\cpu|Selector115~2_combout ) # ((\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q  & \cpu|Add1~38_combout )))

	.dataa(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.datab(\cpu|Selector115~3_combout ),
	.datac(\cpu|Add1~38_combout ),
	.datad(\cpu|Selector115~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector115~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector115~4 .lut_mask = 16'hFFEC;
defparam \cpu|Selector115~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N10
fiftyfivenm_lcell_comb \cpu|ShiftRight0~29 (
// Equation(s):
// \cpu|ShiftRight0~29_combout  = (\cpu|reg_op2 [1] & (\cpu|reg_op1 [12])) # (!\cpu|reg_op2 [1] & ((\cpu|reg_op1 [10])))

	.dataa(\cpu|reg_op2 [1]),
	.datab(gnd),
	.datac(\cpu|reg_op1 [12]),
	.datad(\cpu|reg_op1 [10]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~29 .lut_mask = 16'hF5A0;
defparam \cpu|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N8
fiftyfivenm_lcell_comb \cpu|ShiftRight0~73 (
// Equation(s):
// \cpu|ShiftRight0~73_combout  = (\cpu|reg_op2 [0] & (\cpu|ShiftRight0~67_combout )) # (!\cpu|reg_op2 [0] & ((\cpu|ShiftRight0~29_combout )))

	.dataa(\cpu|ShiftRight0~67_combout ),
	.datab(gnd),
	.datac(\cpu|reg_op2 [0]),
	.datad(\cpu|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~73 .lut_mask = 16'hAFA0;
defparam \cpu|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
fiftyfivenm_lcell_comb \cpu|ShiftRight0~74 (
// Equation(s):
// \cpu|ShiftRight0~74_combout  = (\cpu|reg_op2 [2] & ((\cpu|ShiftRight0~52_combout ))) # (!\cpu|reg_op2 [2] & (\cpu|ShiftRight0~73_combout ))

	.dataa(gnd),
	.datab(\cpu|ShiftRight0~73_combout ),
	.datac(\cpu|reg_op2 [2]),
	.datad(\cpu|ShiftRight0~52_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~74 .lut_mask = 16'hFC0C;
defparam \cpu|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
fiftyfivenm_lcell_comb \cpu|Selector115~5 (
// Equation(s):
// \cpu|Selector115~5_combout  = (\cpu|Selector115~4_combout ) # ((!\cpu|alu_out_q[3]~1_combout  & (!\cpu|reg_op2 [3] & \cpu|ShiftRight0~74_combout )))

	.dataa(\cpu|alu_out_q[3]~1_combout ),
	.datab(\cpu|Selector115~4_combout ),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|ShiftRight0~74_combout ),
	.cin(gnd),
	.combout(\cpu|Selector115~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector115~5 .lut_mask = 16'hCDCC;
defparam \cpu|Selector115~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~40 (
// Equation(s):
// \cpu|ShiftLeft1~40_combout  = (\cpu|reg_op2 [2] & (((!\cpu|reg_op2 [3] & \cpu|ShiftLeft1~15_combout )))) # (!\cpu|reg_op2 [2] & (\cpu|ShiftLeft1~23_combout ))

	.dataa(\cpu|ShiftLeft1~23_combout ),
	.datab(\cpu|reg_op2 [2]),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|ShiftLeft1~15_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~40 .lut_mask = 16'h2E22;
defparam \cpu|ShiftLeft1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
fiftyfivenm_lcell_comb \cpu|Selector99~0 (
// Equation(s):
// \cpu|Selector99~0_combout  = (\cpu|reg_op2 [3] & ((\cpu|Selector109~0_combout ))) # (!\cpu|reg_op2 [3] & (\cpu|ShiftRight0~72_combout ))

	.dataa(gnd),
	.datab(\cpu|ShiftRight0~72_combout ),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|Selector109~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector99~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector99~0 .lut_mask = 16'hFC0C;
defparam \cpu|Selector99~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
fiftyfivenm_lcell_comb \cpu|Selector115~0 (
// Equation(s):
// \cpu|Selector115~0_combout  = (\cpu|ShiftLeft1~40_combout  & (((\cpu|alu_out_q[3]~2_combout  & \cpu|Selector99~0_combout )) # (!\cpu|WideNor2~8_combout ))) # (!\cpu|ShiftLeft1~40_combout  & (((\cpu|alu_out_q[3]~2_combout  & \cpu|Selector99~0_combout ))))

	.dataa(\cpu|ShiftLeft1~40_combout ),
	.datab(\cpu|WideNor2~8_combout ),
	.datac(\cpu|alu_out_q[3]~2_combout ),
	.datad(\cpu|Selector99~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector115~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector115~0 .lut_mask = 16'hF222;
defparam \cpu|Selector115~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
fiftyfivenm_lcell_comb \cpu|Selector115~1 (
// Equation(s):
// \cpu|Selector115~1_combout  = (\cpu|alu_out_q[9]~3_combout  & ((\cpu|reg_op2 [2] & (\cpu|ShiftRight0~50_combout )) # (!\cpu|reg_op2 [2] & ((\cpu|ShiftRight0~51_combout )))))

	.dataa(\cpu|alu_out_q[9]~3_combout ),
	.datab(\cpu|ShiftRight0~50_combout ),
	.datac(\cpu|ShiftRight0~51_combout ),
	.datad(\cpu|reg_op2 [2]),
	.cin(gnd),
	.combout(\cpu|Selector115~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector115~1 .lut_mask = 16'h88A0;
defparam \cpu|Selector115~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
fiftyfivenm_lcell_comb \cpu|Selector115~6 (
// Equation(s):
// \cpu|Selector115~6_combout  = (!\cpu|alu_out_q[6]~5_combout  & ((\cpu|Selector115~5_combout ) # ((\cpu|Selector115~0_combout ) # (\cpu|Selector115~1_combout ))))

	.dataa(\cpu|Selector115~5_combout ),
	.datab(\cpu|Selector115~0_combout ),
	.datac(\cpu|alu_out_q[6]~5_combout ),
	.datad(\cpu|Selector115~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector115~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector115~6 .lut_mask = 16'h0F0E;
defparam \cpu|Selector115~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N3
dffeas \cpu|alu_out_q[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector115~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[10] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
fiftyfivenm_lcell_comb \cpu|Selector147~0 (
// Equation(s):
// \cpu|Selector147~0_combout  = (\cpu|latched_stalu~q  & ((\cpu|alu_out_q [10]))) # (!\cpu|latched_stalu~q  & (\cpu|reg_out [10]))

	.dataa(gnd),
	.datab(\cpu|latched_stalu~q ),
	.datac(\cpu|reg_out [10]),
	.datad(\cpu|alu_out_q [10]),
	.cin(gnd),
	.combout(\cpu|Selector147~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector147~0 .lut_mask = 16'hFC30;
defparam \cpu|Selector147~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
fiftyfivenm_lcell_comb \cpu|Selector179~0 (
// Equation(s):
// \cpu|Selector179~0_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & ((\cpu|Selector147~0_combout ))) # (!\cpu|latched_store~q  & (\cpu|reg_next_pc [10]))))

	.dataa(\cpu|latched_branch~q ),
	.datab(\cpu|latched_store~q ),
	.datac(\cpu|reg_next_pc [10]),
	.datad(\cpu|Selector147~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector179~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector179~0 .lut_mask = 16'hA820;
defparam \cpu|Selector179~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
fiftyfivenm_lcell_comb \cpu|Selector179~1 (
// Equation(s):
// \cpu|Selector179~1_combout  = (\cpu|Selector179~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [10]))

	.dataa(gnd),
	.datab(\cpu|WideOr26~combout ),
	.datac(\cpu|reg_next_pc [10]),
	.datad(\cpu|Selector179~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector179~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector179~1 .lut_mask = 16'hFFC0;
defparam \cpu|Selector179~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N21
dffeas \cpu|reg_next_pc[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[10]~51_combout ),
	.asdata(\cpu|Selector179~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[10] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
fiftyfivenm_lcell_comb \cpu|reg_pc~9 (
// Equation(s):
// \cpu|reg_pc~9_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|Selector179~0_combout ) # ((\cpu|reg_next_pc [10] & \cpu|WideOr26~combout ))))

	.dataa(\cpu|reg_next_pc [10]),
	.datab(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datac(\cpu|WideOr26~combout ),
	.datad(\cpu|Selector179~0_combout ),
	.cin(gnd),
	.combout(\cpu|reg_pc~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~9 .lut_mask = 16'hCC80;
defparam \cpu|reg_pc~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N5
dffeas \cpu|reg_pc[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[10] .is_wysiwyg = "true";
defparam \cpu|reg_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
fiftyfivenm_lcell_comb \cpu|Selector147~1 (
// Equation(s):
// \cpu|Selector147~1_combout  = (!\cpu|irq_state [0] & ((\cpu|always18~8_combout  & ((\cpu|Selector147~0_combout ))) # (!\cpu|always18~8_combout  & (\cpu|Add3~18_combout ))))

	.dataa(\cpu|irq_state [0]),
	.datab(\cpu|always18~8_combout ),
	.datac(\cpu|Add3~18_combout ),
	.datad(\cpu|Selector147~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector147~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector147~1 .lut_mask = 16'h5410;
defparam \cpu|Selector147~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
fiftyfivenm_lcell_comb \cpu|Selector147~2 (
// Equation(s):
// \cpu|Selector147~2_combout  = (!\cpu|irq_state [1] & ((\cpu|Selector147~1_combout ) # ((\cpu|reg_next_pc [10] & \cpu|irq_state [0]))))

	.dataa(\cpu|irq_state [1]),
	.datab(\cpu|Selector147~1_combout ),
	.datac(\cpu|reg_next_pc [10]),
	.datad(\cpu|irq_state [0]),
	.cin(gnd),
	.combout(\cpu|Selector147~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector147~2 .lut_mask = 16'h5444;
defparam \cpu|Selector147~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N4
fiftyfivenm_lcell_comb \cpu|Selector477~0 (
// Equation(s):
// \cpu|Selector477~0_combout  = (!\cpu|is_lui_auipc_jal~q  & ((\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [42]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a29 ))))

	.dataa(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a29 ),
	.datab(\cpu|cpuregs_rtl_0_bypass [42]),
	.datac(\cpu|is_lui_auipc_jal~q ),
	.datad(\cpu|cpuregs~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector477~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector477~0 .lut_mask = 16'h0C0A;
defparam \cpu|Selector477~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N14
fiftyfivenm_lcell_comb \cpu|Selector477~1 (
// Equation(s):
// \cpu|Selector477~1_combout  = (\cpu|Selector505~0_combout  & ((\cpu|Selector477~0_combout ) # ((\cpu|is_lui_auipc_jal~q  & \cpu|reg_pc [29]))))

	.dataa(\cpu|Selector505~0_combout ),
	.datab(\cpu|Selector477~0_combout ),
	.datac(\cpu|is_lui_auipc_jal~q ),
	.datad(\cpu|reg_pc [29]),
	.cin(gnd),
	.combout(\cpu|Selector477~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector477~1 .lut_mask = 16'hA888;
defparam \cpu|Selector477~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N28
fiftyfivenm_lcell_comb \cpu|reg_op1[29]~feeder (
// Equation(s):
// \cpu|reg_op1[29]~feeder_combout  = \cpu|Selector477~1_combout 

	.dataa(gnd),
	.datab(\cpu|Selector477~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|reg_op1[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op1[29]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|reg_op1[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N29
dffeas \cpu|reg_op1[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op1[29]~feeder_combout ),
	.asdata(\cpu|Add13~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[29] .is_wysiwyg = "true";
defparam \cpu|reg_op1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
fiftyfivenm_lcell_comb \cpu|Selector96~2 (
// Equation(s):
// \cpu|Selector96~2_combout  = (\cpu|instr_xor~q  & (\cpu|reg_op2 [29] $ ((\cpu|reg_op1 [29])))) # (!\cpu|instr_xor~q  & (\cpu|instr_xori~q  & (\cpu|reg_op2 [29] $ (\cpu|reg_op1 [29]))))

	.dataa(\cpu|reg_op2 [29]),
	.datab(\cpu|reg_op1 [29]),
	.datac(\cpu|instr_xor~q ),
	.datad(\cpu|instr_xori~q ),
	.cin(gnd),
	.combout(\cpu|Selector96~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector96~2 .lut_mask = 16'h6660;
defparam \cpu|Selector96~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
fiftyfivenm_lcell_comb \cpu|Selector96~3 (
// Equation(s):
// \cpu|Selector96~3_combout  = (\cpu|reg_op2 [29] & (\cpu|reg_op1 [29] & ((\cpu|instr_and~q ) # (\cpu|instr_andi~q ))))

	.dataa(\cpu|instr_and~q ),
	.datab(\cpu|reg_op2 [29]),
	.datac(\cpu|reg_op1 [29]),
	.datad(\cpu|instr_andi~q ),
	.cin(gnd),
	.combout(\cpu|Selector96~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector96~3 .lut_mask = 16'hC080;
defparam \cpu|Selector96~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
fiftyfivenm_lcell_comb \cpu|Selector96~4 (
// Equation(s):
// \cpu|Selector96~4_combout  = (\cpu|reg_op1 [29] & (((\cpu|instr_ori~q ) # (\cpu|instr_or~q )))) # (!\cpu|reg_op1 [29] & (\cpu|reg_op2 [29] & ((\cpu|instr_ori~q ) # (\cpu|instr_or~q ))))

	.dataa(\cpu|reg_op1 [29]),
	.datab(\cpu|reg_op2 [29]),
	.datac(\cpu|instr_ori~q ),
	.datad(\cpu|instr_or~q ),
	.cin(gnd),
	.combout(\cpu|Selector96~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector96~4 .lut_mask = 16'hEEE0;
defparam \cpu|Selector96~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~29 (
// Equation(s):
// \cpu|ShiftLeft1~29_combout  = (!\cpu|reg_op2 [2] & ((\cpu|reg_op2 [3] & ((\cpu|ShiftLeft1~26_combout ))) # (!\cpu|reg_op2 [3] & (\cpu|ShiftLeft1~28_combout ))))

	.dataa(\cpu|reg_op2 [3]),
	.datab(\cpu|ShiftLeft1~28_combout ),
	.datac(\cpu|reg_op2 [2]),
	.datad(\cpu|ShiftLeft1~26_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~29 .lut_mask = 16'h0E04;
defparam \cpu|ShiftLeft1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~32 (
// Equation(s):
// \cpu|ShiftLeft1~32_combout  = (\cpu|reg_op2 [3] & (\cpu|ShiftLeft1~0_combout  & (!\cpu|reg_op2 [1]))) # (!\cpu|reg_op2 [3] & (((\cpu|ShiftLeft1~31_combout ))))

	.dataa(\cpu|ShiftLeft1~0_combout ),
	.datab(\cpu|reg_op2 [1]),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|ShiftLeft1~31_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~32 .lut_mask = 16'h2F20;
defparam \cpu|ShiftLeft1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
fiftyfivenm_lcell_comb \cpu|Selector96~7 (
// Equation(s):
// \cpu|Selector96~7_combout  = (\cpu|alu_out_q[6]~5_combout  & ((\cpu|ShiftLeft1~29_combout ) # ((\cpu|ShiftLeft1~32_combout  & \cpu|reg_op2 [2]))))

	.dataa(\cpu|alu_out_q[6]~5_combout ),
	.datab(\cpu|ShiftLeft1~29_combout ),
	.datac(\cpu|ShiftLeft1~32_combout ),
	.datad(\cpu|reg_op2 [2]),
	.cin(gnd),
	.combout(\cpu|Selector96~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector96~7 .lut_mask = 16'hA888;
defparam \cpu|Selector96~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~81 (
// Equation(s):
// \cpu|ShiftLeft1~81_combout  = (\cpu|reg_op2 [0] & (\cpu|reg_op1 [28])) # (!\cpu|reg_op2 [0] & ((\cpu|reg_op1 [29])))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [0]),
	.datac(\cpu|reg_op1 [28]),
	.datad(\cpu|reg_op1 [29]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~81 .lut_mask = 16'hF3C0;
defparam \cpu|ShiftLeft1~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
fiftyfivenm_lcell_comb \cpu|Selector96~5 (
// Equation(s):
// \cpu|Selector96~5_combout  = (\cpu|alu_out_q[3]~4_combout  & ((\cpu|alu_out_q[3]~8_combout  & (\cpu|ShiftLeft1~71_combout )) # (!\cpu|alu_out_q[3]~8_combout  & ((\cpu|ShiftLeft1~81_combout ))))) # (!\cpu|alu_out_q[3]~4_combout  & 
// (((\cpu|alu_out_q[3]~8_combout ))))

	.dataa(\cpu|alu_out_q[3]~4_combout ),
	.datab(\cpu|ShiftLeft1~71_combout ),
	.datac(\cpu|ShiftLeft1~81_combout ),
	.datad(\cpu|alu_out_q[3]~8_combout ),
	.cin(gnd),
	.combout(\cpu|Selector96~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector96~5 .lut_mask = 16'hDDA0;
defparam \cpu|Selector96~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
fiftyfivenm_lcell_comb \cpu|Selector96~6 (
// Equation(s):
// \cpu|Selector96~6_combout  = (\cpu|Selector96~5_combout  & ((\cpu|ShiftLeft1~65_combout ) # ((\cpu|alu_out_q[3]~4_combout )))) # (!\cpu|Selector96~5_combout  & (((!\cpu|alu_out_q[3]~4_combout  & \cpu|ShiftLeft1~78_combout ))))

	.dataa(\cpu|ShiftLeft1~65_combout ),
	.datab(\cpu|Selector96~5_combout ),
	.datac(\cpu|alu_out_q[3]~4_combout ),
	.datad(\cpu|ShiftLeft1~78_combout ),
	.cin(gnd),
	.combout(\cpu|Selector96~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector96~6 .lut_mask = 16'hCBC8;
defparam \cpu|Selector96~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
fiftyfivenm_lcell_comb \cpu|ShiftRight0~55 (
// Equation(s):
// \cpu|ShiftRight0~55_combout  = (\cpu|reg_op2 [3] & (((\cpu|Selector109~0_combout )))) # (!\cpu|reg_op2 [3] & ((\cpu|reg_op2 [2] & ((\cpu|Selector109~0_combout ))) # (!\cpu|reg_op2 [2] & (\cpu|ShiftRight0~16_combout ))))

	.dataa(\cpu|reg_op2 [3]),
	.datab(\cpu|ShiftRight0~16_combout ),
	.datac(\cpu|reg_op2 [2]),
	.datad(\cpu|Selector109~0_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~55 .lut_mask = 16'hFE04;
defparam \cpu|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
fiftyfivenm_lcell_comb \cpu|Selector96~11 (
// Equation(s):
// \cpu|Selector96~11_combout  = (!\cpu|WideNor2~5_combout  & (!\cpu|reg_op2 [4] & \cpu|ShiftRight0~55_combout ))

	.dataa(gnd),
	.datab(\cpu|WideNor2~5_combout ),
	.datac(\cpu|reg_op2 [4]),
	.datad(\cpu|ShiftRight0~55_combout ),
	.cin(gnd),
	.combout(\cpu|Selector96~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector96~11 .lut_mask = 16'h0300;
defparam \cpu|Selector96~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
fiftyfivenm_lcell_comb \cpu|Selector96~8 (
// Equation(s):
// \cpu|Selector96~8_combout  = (\cpu|Selector96~7_combout ) # ((\cpu|Selector96~11_combout ) # ((\cpu|alu_out_q[23]~0_combout  & \cpu|Selector96~6_combout )))

	.dataa(\cpu|Selector96~7_combout ),
	.datab(\cpu|alu_out_q[23]~0_combout ),
	.datac(\cpu|Selector96~6_combout ),
	.datad(\cpu|Selector96~11_combout ),
	.cin(gnd),
	.combout(\cpu|Selector96~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector96~8 .lut_mask = 16'hFFEA;
defparam \cpu|Selector96~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
fiftyfivenm_lcell_comb \cpu|Selector96~9 (
// Equation(s):
// \cpu|Selector96~9_combout  = (\cpu|Selector96~2_combout ) # ((\cpu|Selector96~3_combout ) # ((\cpu|Selector96~4_combout ) # (\cpu|Selector96~8_combout )))

	.dataa(\cpu|Selector96~2_combout ),
	.datab(\cpu|Selector96~3_combout ),
	.datac(\cpu|Selector96~4_combout ),
	.datad(\cpu|Selector96~8_combout ),
	.cin(gnd),
	.combout(\cpu|Selector96~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector96~9 .lut_mask = 16'hFFFE;
defparam \cpu|Selector96~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
fiftyfivenm_lcell_comb \cpu|Selector96~10 (
// Equation(s):
// \cpu|Selector96~10_combout  = (\cpu|Selector96~9_combout ) # ((\cpu|Selector109~1_combout ) # ((\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q  & \cpu|Add1~90_combout )))

	.dataa(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.datab(\cpu|Selector96~9_combout ),
	.datac(\cpu|Selector109~1_combout ),
	.datad(\cpu|Add1~90_combout ),
	.cin(gnd),
	.combout(\cpu|Selector96~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector96~10 .lut_mask = 16'hFEFC;
defparam \cpu|Selector96~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N9
dffeas \cpu|alu_out_q[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector96~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[29] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N26
fiftyfivenm_lcell_comb \cpu|Selector437~4 (
// Equation(s):
// \cpu|Selector437~4_combout  = (\cpu|reg_out[2]~1_combout  & (!\cpu|reg_out[2]~4_combout  & (\cpu|count_cycle [29]))) # (!\cpu|reg_out[2]~1_combout  & ((\cpu|reg_out[2]~4_combout ) # ((\cpu|count_instr [29]))))

	.dataa(\cpu|reg_out[2]~1_combout ),
	.datab(\cpu|reg_out[2]~4_combout ),
	.datac(\cpu|count_cycle [29]),
	.datad(\cpu|count_instr [29]),
	.cin(gnd),
	.combout(\cpu|Selector437~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector437~4 .lut_mask = 16'h7564;
defparam \cpu|Selector437~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
fiftyfivenm_lcell_comb \cpu|Selector437~5 (
// Equation(s):
// \cpu|Selector437~5_combout  = (\cpu|reg_out[2]~4_combout  & ((\cpu|Selector437~4_combout  & ((\cpu|count_instr [61]))) # (!\cpu|Selector437~4_combout  & (\cpu|count_cycle [61])))) # (!\cpu|reg_out[2]~4_combout  & (((\cpu|Selector437~4_combout ))))

	.dataa(\cpu|count_cycle [61]),
	.datab(\cpu|reg_out[2]~4_combout ),
	.datac(\cpu|Selector437~4_combout ),
	.datad(\cpu|count_instr [61]),
	.cin(gnd),
	.combout(\cpu|Selector437~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector437~5 .lut_mask = 16'hF838;
defparam \cpu|Selector437~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
fiftyfivenm_lcell_comb \cpu|irq_mask~94 (
// Equation(s):
// \cpu|irq_mask~94_combout  = ((\cpu|cpuregs_rs1[29]~37_combout ) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\cpu|cpuregs_rs1[29]~37_combout ),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\cpu|irq_mask~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~94 .lut_mask = 16'hF5FF;
defparam \cpu|irq_mask~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N15
dffeas \cpu|irq_mask[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[29] .is_wysiwyg = "true";
defparam \cpu|irq_mask[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
fiftyfivenm_lcell_comb \cpu|Selector437~6 (
// Equation(s):
// \cpu|Selector437~6_combout  = (\cpu|reg_out[2]~3_combout  & (((!\cpu|reg_out[2]~0_combout )))) # (!\cpu|reg_out[2]~3_combout  & ((\cpu|reg_out[2]~0_combout  & (\cpu|Selector437~5_combout )) # (!\cpu|reg_out[2]~0_combout  & ((\cpu|irq_mask [29])))))

	.dataa(\cpu|reg_out[2]~3_combout ),
	.datab(\cpu|Selector437~5_combout ),
	.datac(\cpu|irq_mask [29]),
	.datad(\cpu|reg_out[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector437~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector437~6 .lut_mask = 16'h44FA;
defparam \cpu|Selector437~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
fiftyfivenm_lcell_comb \cpu|Selector437~7 (
// Equation(s):
// \cpu|Selector437~7_combout  = (\cpu|reg_out[2]~3_combout  & ((\cpu|Selector437~6_combout  & ((\cpu|timer [29]))) # (!\cpu|Selector437~6_combout  & (\cpu|cpuregs_rs1[29]~37_combout )))) # (!\cpu|reg_out[2]~3_combout  & (\cpu|Selector437~6_combout ))

	.dataa(\cpu|reg_out[2]~3_combout ),
	.datab(\cpu|Selector437~6_combout ),
	.datac(\cpu|cpuregs_rs1[29]~37_combout ),
	.datad(\cpu|timer [29]),
	.cin(gnd),
	.combout(\cpu|Selector437~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector437~7 .lut_mask = 16'hEC64;
defparam \cpu|Selector437~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N12
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~28 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~28_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [61]))) # (!\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [29]))

	.dataa(\cpu|pcpi_mul|rd [29]),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rd [61]),
	.datad(\cpu|pcpi_mul|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~28 .lut_mask = 16'hF0AA;
defparam \cpu|pcpi_mul|pcpi_rd~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N13
dffeas \cpu|pcpi_mul|pcpi_rd[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[29] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N27
dffeas \cpu|pcpi_div|pcpi_rd[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[29]~91_combout ),
	.asdata(\cpu|pcpi_div|Add2~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[29] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N10
fiftyfivenm_lcell_comb \cpu|Selector437~2 (
// Equation(s):
// \cpu|Selector437~2_combout  = (\cpu|reg_out[2]~10_combout  & ((\cpu|pcpi_div|pcpi_rd [29]) # ((\cpu|pcpi_mul|pcpi_rd [29] & !\cpu|reg_out[2]~9_combout )))) # (!\cpu|reg_out[2]~10_combout  & (\cpu|pcpi_mul|pcpi_rd [29] & (!\cpu|reg_out[2]~9_combout )))

	.dataa(\cpu|reg_out[2]~10_combout ),
	.datab(\cpu|pcpi_mul|pcpi_rd [29]),
	.datac(\cpu|reg_out[2]~9_combout ),
	.datad(\cpu|pcpi_div|pcpi_rd [29]),
	.cin(gnd),
	.combout(\cpu|Selector437~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector437~2 .lut_mask = 16'hAE0C;
defparam \cpu|Selector437~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N12
fiftyfivenm_lcell_comb \cpu|Selector437~3 (
// Equation(s):
// \cpu|Selector437~3_combout  = (\cpu|Selector437~2_combout ) # ((!\cpu|reg_out[16]~13_combout  & mem_rdata[29]))

	.dataa(\cpu|reg_out[16]~13_combout ),
	.datab(gnd),
	.datac(mem_rdata[29]),
	.datad(\cpu|Selector437~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector437~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector437~3 .lut_mask = 16'hFF50;
defparam \cpu|Selector437~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N30
fiftyfivenm_lcell_comb \cpu|Selector437~8 (
// Equation(s):
// \cpu|Selector437~8_combout  = ((\cpu|Selector437~3_combout ) # ((\cpu|Selector437~7_combout  & \cpu|reg_out[2]~12_combout ))) # (!\cpu|Selector450~7_combout )

	.dataa(\cpu|Selector450~7_combout ),
	.datab(\cpu|Selector437~7_combout ),
	.datac(\cpu|reg_out[2]~12_combout ),
	.datad(\cpu|Selector437~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector437~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector437~8 .lut_mask = 16'hFFD5;
defparam \cpu|Selector437~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N4
fiftyfivenm_lcell_comb \cpu|Selector437~9 (
// Equation(s):
// \cpu|Selector437~9_combout  = (\cpu|Selector439~10_combout  & ((\cpu|Selector437~8_combout ) # ((\cpu|cpu_state.cpu_state_exec~q  & \cpu|Add10~58_combout ))))

	.dataa(\cpu|Selector439~10_combout ),
	.datab(\cpu|cpu_state.cpu_state_exec~q ),
	.datac(\cpu|Selector437~8_combout ),
	.datad(\cpu|Add10~58_combout ),
	.cin(gnd),
	.combout(\cpu|Selector437~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector437~9 .lut_mask = 16'hA8A0;
defparam \cpu|Selector437~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N5
dffeas \cpu|reg_out[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector437~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[29] .is_wysiwyg = "true";
defparam \cpu|reg_out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
fiftyfivenm_lcell_comb \cpu|Selector128~2 (
// Equation(s):
// \cpu|Selector128~2_combout  = (\cpu|latched_stalu~q  & (\cpu|alu_out_q [29])) # (!\cpu|latched_stalu~q  & ((\cpu|reg_out [29])))

	.dataa(\cpu|alu_out_q [29]),
	.datab(gnd),
	.datac(\cpu|latched_stalu~q ),
	.datad(\cpu|reg_out [29]),
	.cin(gnd),
	.combout(\cpu|Selector128~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector128~2 .lut_mask = 16'hAFA0;
defparam \cpu|Selector128~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
fiftyfivenm_lcell_comb \cpu|Selector160~0 (
// Equation(s):
// \cpu|Selector160~0_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & ((\cpu|Selector128~2_combout ))) # (!\cpu|latched_store~q  & (\cpu|reg_next_pc [29]))))

	.dataa(\cpu|reg_next_pc [29]),
	.datab(\cpu|latched_branch~q ),
	.datac(\cpu|latched_store~q ),
	.datad(\cpu|Selector128~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector160~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector160~0 .lut_mask = 16'hC808;
defparam \cpu|Selector160~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N2
fiftyfivenm_lcell_comb \cpu|Selector160~1 (
// Equation(s):
// \cpu|Selector160~1_combout  = (\cpu|Selector160~0_combout ) # ((\cpu|reg_next_pc [29] & \cpu|WideOr26~combout ))

	.dataa(\cpu|reg_next_pc [29]),
	.datab(\cpu|WideOr26~combout ),
	.datac(\cpu|Selector160~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Selector160~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector160~1 .lut_mask = 16'hF8F8;
defparam \cpu|Selector160~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N27
dffeas \cpu|reg_next_pc[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[29]~89_combout ),
	.asdata(\cpu|Selector160~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[29] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
fiftyfivenm_lcell_comb \cpu|Selector128~4 (
// Equation(s):
// \cpu|Selector128~4_combout  = (\cpu|latched_branch~q  & (\cpu|Add3~56_combout )) # (!\cpu|latched_branch~q  & ((\cpu|latched_store~q  & ((\cpu|Selector128~2_combout ))) # (!\cpu|latched_store~q  & (\cpu|Add3~56_combout ))))

	.dataa(\cpu|Add3~56_combout ),
	.datab(\cpu|latched_branch~q ),
	.datac(\cpu|latched_store~q ),
	.datad(\cpu|Selector128~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector128~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector128~4 .lut_mask = 16'hBA8A;
defparam \cpu|Selector128~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
fiftyfivenm_lcell_comb \cpu|Selector128~3 (
// Equation(s):
// \cpu|Selector128~3_combout  = (!\cpu|irq_state [1] & ((\cpu|irq_state [0] & (\cpu|reg_next_pc [29])) # (!\cpu|irq_state [0] & ((\cpu|Selector128~4_combout )))))

	.dataa(\cpu|reg_next_pc [29]),
	.datab(\cpu|irq_state [1]),
	.datac(\cpu|irq_state [0]),
	.datad(\cpu|Selector128~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector128~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector128~3 .lut_mask = 16'h2320;
defparam \cpu|Selector128~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N14
fiftyfivenm_lcell_comb \cpu|cpuregs_rtl_1_bypass[42]~feeder (
// Equation(s):
// \cpu|cpuregs_rtl_1_bypass[42]~feeder_combout  = \cpu|Selector128~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Selector128~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rtl_1_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[42]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpuregs_rtl_1_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N15
dffeas \cpu|cpuregs_rtl_1_bypass[42] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|cpuregs_rtl_1_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[42] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
fiftyfivenm_lcell_comb \cpu|reg_op2[29]~28 (
// Equation(s):
// \cpu|reg_op2[29]~28_combout  = (\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1_bypass [42])) # (!\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1|auto_generated|ram_block1a29 )))

	.dataa(\cpu|cpuregs_rtl_1_bypass [42]),
	.datab(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a29 ),
	.datac(gnd),
	.datad(\cpu|cpuregs~7_combout ),
	.cin(gnd),
	.combout(\cpu|reg_op2[29]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[29]~28 .lut_mask = 16'hAACC;
defparam \cpu|reg_op2[29]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N19
dffeas \cpu|reg_op2[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[29]~28_combout ),
	.asdata(\cpu|decoded_imm [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|reg_op2[6]~39_combout ),
	.sload(\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[29] .is_wysiwyg = "true";
defparam \cpu|reg_op2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N0
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~58 (
// Equation(s):
// \cpu|pcpi_mul|rs2~58_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [29])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs2 [28])))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(\cpu|reg_op2 [29]),
	.datad(\cpu|pcpi_mul|rs2 [28]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~58 .lut_mask = 16'hF3C0;
defparam \cpu|pcpi_mul|rs2~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N1
dffeas \cpu|pcpi_mul|rs2[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[29] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N20
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~60 (
// Equation(s):
// \cpu|pcpi_mul|rs2~60_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [30])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs2 [29])))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(\cpu|reg_op2 [30]),
	.datad(\cpu|pcpi_mul|rs2 [29]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~60 .lut_mask = 16'hF3C0;
defparam \cpu|pcpi_mul|rs2~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N21
dffeas \cpu|pcpi_mul|rs2[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[30] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N8
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~62 (
// Equation(s):
// \cpu|pcpi_mul|rs2~62_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [31])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs2 [30])))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(\cpu|reg_op2 [31]),
	.datad(\cpu|pcpi_mul|rs2 [30]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~62 .lut_mask = 16'hF3C0;
defparam \cpu|pcpi_mul|rs2~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N9
dffeas \cpu|pcpi_mul|rs2[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[31] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N28
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~3 (
// Equation(s):
// \cpu|pcpi_mul|rs2~3_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [31] & (\cpu|pcpi_mul|instr_mulh~q ))) # (!\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|rs2 [31]))))

	.dataa(\cpu|reg_op2 [31]),
	.datab(\cpu|pcpi_mul|instr_mulh~q ),
	.datac(\cpu|pcpi_mul|rs2 [31]),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~3 .lut_mask = 16'h88F0;
defparam \cpu|pcpi_mul|rs2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N29
dffeas \cpu|pcpi_mul|rs2[32] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[32] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N24
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~2 (
// Equation(s):
// \cpu|pcpi_mul|rs2~2_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|instr_mulh~q  & (\cpu|reg_op2 [31]))) # (!\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|rs2 [32]))))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(\cpu|pcpi_mul|instr_mulh~q ),
	.datac(\cpu|reg_op2 [31]),
	.datad(\cpu|pcpi_mul|rs2 [32]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~2 .lut_mask = 16'hD580;
defparam \cpu|pcpi_mul|rs2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N25
dffeas \cpu|pcpi_mul|rs2[33] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[33] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N16
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~31 (
// Equation(s):
// \cpu|pcpi_mul|rs2~31_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|instr_mulh~q  & (\cpu|reg_op2 [31]))) # (!\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|rs2 [33]))))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(\cpu|pcpi_mul|instr_mulh~q ),
	.datac(\cpu|reg_op2 [31]),
	.datad(\cpu|pcpi_mul|rs2 [33]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~31 .lut_mask = 16'hD580;
defparam \cpu|pcpi_mul|rs2~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N17
dffeas \cpu|pcpi_mul|rs2[34] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[34] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N4
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~30 (
// Equation(s):
// \cpu|pcpi_mul|rs2~30_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [31] & ((\cpu|pcpi_mul|instr_mulh~q )))) # (!\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|rs2 [34]))))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(\cpu|reg_op2 [31]),
	.datac(\cpu|pcpi_mul|rs2 [34]),
	.datad(\cpu|pcpi_mul|instr_mulh~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~30 .lut_mask = 16'hD850;
defparam \cpu|pcpi_mul|rs2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N5
dffeas \cpu|pcpi_mul|rs2[35] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[35] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N24
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~27 (
// Equation(s):
// \cpu|pcpi_mul|rs2~27_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [31] & ((\cpu|pcpi_mul|instr_mulh~q )))) # (!\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|rs2 [35]))))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(\cpu|reg_op2 [31]),
	.datac(\cpu|pcpi_mul|rs2 [35]),
	.datad(\cpu|pcpi_mul|instr_mulh~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~27 .lut_mask = 16'hD850;
defparam \cpu|pcpi_mul|rs2~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N25
dffeas \cpu|pcpi_mul|rs2[36] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[36] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N12
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~26 (
// Equation(s):
// \cpu|pcpi_mul|rs2~26_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|instr_mulh~q  & \cpu|reg_op2 [31])))) # (!\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|rs2 [36]))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(\cpu|pcpi_mul|rs2 [36]),
	.datac(\cpu|pcpi_mul|instr_mulh~q ),
	.datad(\cpu|reg_op2 [31]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~26 .lut_mask = 16'hE444;
defparam \cpu|pcpi_mul|rs2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N13
dffeas \cpu|pcpi_mul|rs2[37] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[37] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N16
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~25 (
// Equation(s):
// \cpu|pcpi_mul|rs2~25_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [31] & (\cpu|pcpi_mul|instr_mulh~q ))) # (!\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|rs2 [37]))))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(\cpu|reg_op2 [31]),
	.datac(\cpu|pcpi_mul|instr_mulh~q ),
	.datad(\cpu|pcpi_mul|rs2 [37]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~25 .lut_mask = 16'hD580;
defparam \cpu|pcpi_mul|rs2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N17
dffeas \cpu|pcpi_mul|rs2[38] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[38] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N20
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~24 (
// Equation(s):
// \cpu|pcpi_mul|rs2~24_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|instr_mulh~q  & \cpu|reg_op2 [31])))) # (!\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|rs2 [38]))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(\cpu|pcpi_mul|rs2 [38]),
	.datac(\cpu|pcpi_mul|instr_mulh~q ),
	.datad(\cpu|reg_op2 [31]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~24 .lut_mask = 16'hE444;
defparam \cpu|pcpi_mul|rs2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N21
dffeas \cpu|pcpi_mul|rs2[39] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[39] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N8
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~19 (
// Equation(s):
// \cpu|pcpi_mul|rs2~19_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|instr_mulh~q  & \cpu|reg_op2 [31])))) # (!\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|rs2 [39]))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(\cpu|pcpi_mul|rs2 [39]),
	.datac(\cpu|pcpi_mul|instr_mulh~q ),
	.datad(\cpu|reg_op2 [31]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~19 .lut_mask = 16'hE444;
defparam \cpu|pcpi_mul|rs2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N9
dffeas \cpu|pcpi_mul|rs2[40] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[40] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N28
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~18 (
// Equation(s):
// \cpu|pcpi_mul|rs2~18_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [31] & ((\cpu|pcpi_mul|instr_mulh~q )))) # (!\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|rs2 [40]))))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(\cpu|reg_op2 [31]),
	.datac(\cpu|pcpi_mul|rs2 [40]),
	.datad(\cpu|pcpi_mul|instr_mulh~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~18 .lut_mask = 16'hD850;
defparam \cpu|pcpi_mul|rs2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N29
dffeas \cpu|pcpi_mul|rs2[41] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[41] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N0
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~17 (
// Equation(s):
// \cpu|pcpi_mul|rs2~17_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|instr_mulh~q  & \cpu|reg_op2 [31])))) # (!\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|rs2 [41]))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(\cpu|pcpi_mul|rs2 [41]),
	.datac(\cpu|pcpi_mul|instr_mulh~q ),
	.datad(\cpu|reg_op2 [31]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~17 .lut_mask = 16'hE444;
defparam \cpu|pcpi_mul|rs2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N1
dffeas \cpu|pcpi_mul|rs2[42] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[42] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N24
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~16 (
// Equation(s):
// \cpu|pcpi_mul|rs2~16_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [31] & ((\cpu|pcpi_mul|instr_mulh~q )))) # (!\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|rs2 [42]))))

	.dataa(\cpu|reg_op2 [31]),
	.datab(\cpu|pcpi_mul|rs2 [42]),
	.datac(\cpu|pcpi_mul|instr_mulh~q ),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~16 .lut_mask = 16'hA0CC;
defparam \cpu|pcpi_mul|rs2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N25
dffeas \cpu|pcpi_mul|rs2[43] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[43] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N20
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~11 (
// Equation(s):
// \cpu|pcpi_mul|rs2~11_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|instr_mulh~q  & ((\cpu|reg_op2 [31])))) # (!\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|rs2 [43]))))

	.dataa(\cpu|pcpi_mul|instr_mulh~q ),
	.datab(\cpu|pcpi_mul|rs2 [43]),
	.datac(\cpu|reg_op2 [31]),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~11 .lut_mask = 16'hA0CC;
defparam \cpu|pcpi_mul|rs2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N21
dffeas \cpu|pcpi_mul|rs2[44] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [44]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[44] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N16
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~10 (
// Equation(s):
// \cpu|pcpi_mul|rs2~10_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|instr_mulh~q  & ((\cpu|reg_op2 [31])))) # (!\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|rs2 [44]))))

	.dataa(\cpu|pcpi_mul|instr_mulh~q ),
	.datab(\cpu|pcpi_mul|rs2 [44]),
	.datac(\cpu|reg_op2 [31]),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~10 .lut_mask = 16'hA0CC;
defparam \cpu|pcpi_mul|rs2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N17
dffeas \cpu|pcpi_mul|rs2[45] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [45]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[45] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N28
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~9 (
// Equation(s):
// \cpu|pcpi_mul|rs2~9_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|instr_mulh~q  & ((\cpu|reg_op2 [31])))) # (!\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|rs2 [45]))))

	.dataa(\cpu|pcpi_mul|instr_mulh~q ),
	.datab(\cpu|pcpi_mul|rs2 [45]),
	.datac(\cpu|reg_op2 [31]),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~9 .lut_mask = 16'hA0CC;
defparam \cpu|pcpi_mul|rs2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N29
dffeas \cpu|pcpi_mul|rs2[46] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [46]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[46] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N0
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~8 (
// Equation(s):
// \cpu|pcpi_mul|rs2~8_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|instr_mulh~q  & ((\cpu|reg_op2 [31])))) # (!\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|rs2 [46]))))

	.dataa(\cpu|pcpi_mul|instr_mulh~q ),
	.datab(\cpu|pcpi_mul|rs2 [46]),
	.datac(\cpu|reg_op2 [31]),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~8 .lut_mask = 16'hA0CC;
defparam \cpu|pcpi_mul|rs2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N1
dffeas \cpu|pcpi_mul|rs2[47] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [47]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[47] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N12
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~33 (
// Equation(s):
// \cpu|pcpi_mul|rs2~33_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|instr_mulh~q  & ((\cpu|reg_op2 [31])))) # (!\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|rs2 [47]))))

	.dataa(\cpu|pcpi_mul|instr_mulh~q ),
	.datab(\cpu|pcpi_mul|rs2 [47]),
	.datac(\cpu|reg_op2 [31]),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~33 .lut_mask = 16'hA0CC;
defparam \cpu|pcpi_mul|rs2~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N13
dffeas \cpu|pcpi_mul|rs2[48] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [48]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[48] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N8
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~35 (
// Equation(s):
// \cpu|pcpi_mul|rs2~35_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|reg_op2 [31] & \cpu|pcpi_mul|instr_mulh~q )))) # (!\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|rs2 [48]))

	.dataa(\cpu|pcpi_mul|rs2 [48]),
	.datab(\cpu|reg_op2 [31]),
	.datac(\cpu|pcpi_mul|instr_mulh~q ),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~35 .lut_mask = 16'hC0AA;
defparam \cpu|pcpi_mul|rs2~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N9
dffeas \cpu|pcpi_mul|rs2[49] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [49]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[49] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N28
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~37 (
// Equation(s):
// \cpu|pcpi_mul|rs2~37_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op2 [31] & ((\cpu|pcpi_mul|instr_mulh~q )))) # (!\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|rs2 [49]))))

	.dataa(\cpu|reg_op2 [31]),
	.datab(\cpu|pcpi_mul|rs2 [49]),
	.datac(\cpu|pcpi_mul|instr_mulh~q ),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~37 .lut_mask = 16'hA0CC;
defparam \cpu|pcpi_mul|rs2~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N29
dffeas \cpu|pcpi_mul|rs2[50] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [50]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[50] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N16
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~39 (
// Equation(s):
// \cpu|pcpi_mul|rs2~39_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|instr_mulh~q  & ((\cpu|reg_op2 [31])))) # (!\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|rs2 [50]))))

	.dataa(\cpu|pcpi_mul|instr_mulh~q ),
	.datab(\cpu|pcpi_mul|rs2 [50]),
	.datac(\cpu|reg_op2 [31]),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~39 .lut_mask = 16'hA0CC;
defparam \cpu|pcpi_mul|rs2~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N17
dffeas \cpu|pcpi_mul|rs2[51] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [51]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[51] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N12
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[51]~39 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[51]~39_combout  = (\cpu|pcpi_mul|rs2 [51] & \cpu|pcpi_mul|rs1 [0])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs2 [51]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1 [0]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[51]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[51]~39 .lut_mask = 16'hCC00;
defparam \cpu|pcpi_mul|this_rs2[51]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N7
dffeas \cpu|pcpi_mul|rd[51] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[51]~142_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [51]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[51] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~18 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~18_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [51])) # (!\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [19])))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [51]),
	.datac(\cpu|pcpi_mul|rd [19]),
	.datad(\cpu|pcpi_mul|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~18 .lut_mask = 16'hCCF0;
defparam \cpu|pcpi_mul|pcpi_rd~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N17
dffeas \cpu|pcpi_mul|pcpi_rd[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[19] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N7
dffeas \cpu|pcpi_div|pcpi_rd[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[19]~71_combout ),
	.asdata(\cpu|pcpi_div|Add2~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[19] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N24
fiftyfivenm_lcell_comb \cpu|Selector447~0 (
// Equation(s):
// \cpu|Selector447~0_combout  = (\cpu|reg_out[2]~9_combout  & (((\cpu|reg_out[2]~10_combout  & \cpu|pcpi_div|pcpi_rd [19])))) # (!\cpu|reg_out[2]~9_combout  & ((\cpu|pcpi_mul|pcpi_rd [19]) # ((\cpu|reg_out[2]~10_combout  & \cpu|pcpi_div|pcpi_rd [19]))))

	.dataa(\cpu|reg_out[2]~9_combout ),
	.datab(\cpu|pcpi_mul|pcpi_rd [19]),
	.datac(\cpu|reg_out[2]~10_combout ),
	.datad(\cpu|pcpi_div|pcpi_rd [19]),
	.cin(gnd),
	.combout(\cpu|Selector447~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector447~0 .lut_mask = 16'hF444;
defparam \cpu|Selector447~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
fiftyfivenm_lcell_comb \cpu|irq_mask~84 (
// Equation(s):
// \cpu|irq_mask~84_combout  = ((\cpu|cpuregs_rs1[19]~22_combout ) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\cpu|cpuregs_rs1[19]~22_combout ),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\cpu|irq_mask~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~84 .lut_mask = 16'hF5FF;
defparam \cpu|irq_mask~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N23
dffeas \cpu|irq_mask[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[19] .is_wysiwyg = "true";
defparam \cpu|irq_mask[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
fiftyfivenm_lcell_comb \cpu|Selector447~2 (
// Equation(s):
// \cpu|Selector447~2_combout  = (\cpu|reg_out[2]~4_combout  & (((!\cpu|reg_out[2]~1_combout )))) # (!\cpu|reg_out[2]~4_combout  & ((\cpu|reg_out[2]~1_combout  & (\cpu|count_cycle [19])) # (!\cpu|reg_out[2]~1_combout  & ((\cpu|count_instr [19])))))

	.dataa(\cpu|reg_out[2]~4_combout ),
	.datab(\cpu|count_cycle [19]),
	.datac(\cpu|count_instr [19]),
	.datad(\cpu|reg_out[2]~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector447~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector447~2 .lut_mask = 16'h44FA;
defparam \cpu|Selector447~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
fiftyfivenm_lcell_comb \cpu|Selector447~3 (
// Equation(s):
// \cpu|Selector447~3_combout  = (\cpu|reg_out[2]~4_combout  & ((\cpu|Selector447~2_combout  & ((\cpu|count_instr [51]))) # (!\cpu|Selector447~2_combout  & (\cpu|count_cycle [51])))) # (!\cpu|reg_out[2]~4_combout  & (\cpu|Selector447~2_combout ))

	.dataa(\cpu|reg_out[2]~4_combout ),
	.datab(\cpu|Selector447~2_combout ),
	.datac(\cpu|count_cycle [51]),
	.datad(\cpu|count_instr [51]),
	.cin(gnd),
	.combout(\cpu|Selector447~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector447~3 .lut_mask = 16'hEC64;
defparam \cpu|Selector447~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N4
fiftyfivenm_lcell_comb \cpu|Selector447~4 (
// Equation(s):
// \cpu|Selector447~4_combout  = (\cpu|reg_out[2]~3_combout  & (!\cpu|reg_out[2]~0_combout )) # (!\cpu|reg_out[2]~3_combout  & ((\cpu|reg_out[2]~0_combout  & ((\cpu|Selector447~3_combout ))) # (!\cpu|reg_out[2]~0_combout  & (\cpu|irq_mask [19]))))

	.dataa(\cpu|reg_out[2]~3_combout ),
	.datab(\cpu|reg_out[2]~0_combout ),
	.datac(\cpu|irq_mask [19]),
	.datad(\cpu|Selector447~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector447~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector447~4 .lut_mask = 16'h7632;
defparam \cpu|Selector447~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
fiftyfivenm_lcell_comb \cpu|Selector447~5 (
// Equation(s):
// \cpu|Selector447~5_combout  = (\cpu|reg_out[2]~3_combout  & ((\cpu|Selector447~4_combout  & ((\cpu|timer [19]))) # (!\cpu|Selector447~4_combout  & (\cpu|cpuregs_rs1[19]~22_combout )))) # (!\cpu|reg_out[2]~3_combout  & (((\cpu|Selector447~4_combout ))))

	.dataa(\cpu|reg_out[2]~3_combout ),
	.datab(\cpu|cpuregs_rs1[19]~22_combout ),
	.datac(\cpu|Selector447~4_combout ),
	.datad(\cpu|timer [19]),
	.cin(gnd),
	.combout(\cpu|Selector447~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector447~5 .lut_mask = 16'hF858;
defparam \cpu|Selector447~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N2
fiftyfivenm_lcell_comb \cpu|Selector447~1 (
// Equation(s):
// \cpu|Selector447~1_combout  = (mem_rdata[19] & (((\cpu|Add10~38_combout  & \cpu|cpu_state.cpu_state_exec~q )) # (!\cpu|reg_out[16]~13_combout ))) # (!mem_rdata[19] & (((\cpu|Add10~38_combout  & \cpu|cpu_state.cpu_state_exec~q ))))

	.dataa(mem_rdata[19]),
	.datab(\cpu|reg_out[16]~13_combout ),
	.datac(\cpu|Add10~38_combout ),
	.datad(\cpu|cpu_state.cpu_state_exec~q ),
	.cin(gnd),
	.combout(\cpu|Selector447~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector447~1 .lut_mask = 16'hF222;
defparam \cpu|Selector447~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N4
fiftyfivenm_lcell_comb \cpu|Selector447~6 (
// Equation(s):
// \cpu|Selector447~6_combout  = ((\cpu|Selector447~1_combout ) # ((\cpu|reg_out[2]~12_combout  & \cpu|Selector447~5_combout ))) # (!\cpu|Selector450~7_combout )

	.dataa(\cpu|Selector450~7_combout ),
	.datab(\cpu|reg_out[2]~12_combout ),
	.datac(\cpu|Selector447~5_combout ),
	.datad(\cpu|Selector447~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector447~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector447~6 .lut_mask = 16'hFFD5;
defparam \cpu|Selector447~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N16
fiftyfivenm_lcell_comb \cpu|Selector447~7 (
// Equation(s):
// \cpu|Selector447~7_combout  = (\cpu|Selector447~0_combout  & (((\cpu|reg_out[16]~13_combout )) # (!\cpu|mem_wordsize.00~q ))) # (!\cpu|Selector447~0_combout  & (\cpu|Selector447~6_combout  & ((\cpu|reg_out[16]~13_combout ) # (!\cpu|mem_wordsize.00~q ))))

	.dataa(\cpu|Selector447~0_combout ),
	.datab(\cpu|mem_wordsize.00~q ),
	.datac(\cpu|Selector447~6_combout ),
	.datad(\cpu|reg_out[16]~13_combout ),
	.cin(gnd),
	.combout(\cpu|Selector447~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector447~7 .lut_mask = 16'hFA32;
defparam \cpu|Selector447~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N17
dffeas \cpu|reg_out[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector447~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[19] .is_wysiwyg = "true";
defparam \cpu|reg_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N14
fiftyfivenm_lcell_comb \cpu|Selector114~7 (
// Equation(s):
// \cpu|Selector114~7_combout  = (\cpu|reg_op2 [2] & (\cpu|ShiftRight0~44_combout )) # (!\cpu|reg_op2 [2] & ((\cpu|ShiftRight0~34_combout )))

	.dataa(\cpu|reg_op2 [2]),
	.datab(\cpu|ShiftRight0~44_combout ),
	.datac(\cpu|ShiftRight0~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Selector114~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector114~7 .lut_mask = 16'hD8D8;
defparam \cpu|Selector114~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
fiftyfivenm_lcell_comb \cpu|ShiftRight0~97 (
// Equation(s):
// \cpu|ShiftRight0~97_combout  = (\cpu|reg_op2 [3] & ((\cpu|ShiftRight0~66_combout ))) # (!\cpu|reg_op2 [3] & (\cpu|Selector114~7_combout ))

	.dataa(gnd),
	.datab(\cpu|Selector114~7_combout ),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|ShiftRight0~66_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~97_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~97 .lut_mask = 16'hFC0C;
defparam \cpu|ShiftRight0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
fiftyfivenm_lcell_comb \cpu|Selector106~0 (
// Equation(s):
// \cpu|Selector106~0_combout  = (\cpu|ShiftLeft1~59_combout  & (((\cpu|Selector107~12_combout  & \cpu|ShiftLeft1~9_combout )) # (!\cpu|alu_out_q[23]~9_combout ))) # (!\cpu|ShiftLeft1~59_combout  & (\cpu|Selector107~12_combout  & (\cpu|ShiftLeft1~9_combout 
// )))

	.dataa(\cpu|ShiftLeft1~59_combout ),
	.datab(\cpu|Selector107~12_combout ),
	.datac(\cpu|ShiftLeft1~9_combout ),
	.datad(\cpu|alu_out_q[23]~9_combout ),
	.cin(gnd),
	.combout(\cpu|Selector106~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector106~0 .lut_mask = 16'hC0EA;
defparam \cpu|Selector106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
fiftyfivenm_lcell_comb \cpu|Selector106~2 (
// Equation(s):
// \cpu|Selector106~2_combout  = (\cpu|reg_op2 [19] & (\cpu|reg_op1 [19] & ((\cpu|instr_and~q ) # (\cpu|instr_andi~q ))))

	.dataa(\cpu|reg_op2 [19]),
	.datab(\cpu|reg_op1 [19]),
	.datac(\cpu|instr_and~q ),
	.datad(\cpu|instr_andi~q ),
	.cin(gnd),
	.combout(\cpu|Selector106~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector106~2 .lut_mask = 16'h8880;
defparam \cpu|Selector106~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
fiftyfivenm_lcell_comb \cpu|Selector106~1 (
// Equation(s):
// \cpu|Selector106~1_combout  = (\cpu|reg_op2 [19] & ((\cpu|instr_ori~q ) # ((\cpu|instr_or~q )))) # (!\cpu|reg_op2 [19] & (\cpu|reg_op1 [19] & ((\cpu|instr_ori~q ) # (\cpu|instr_or~q ))))

	.dataa(\cpu|reg_op2 [19]),
	.datab(\cpu|instr_ori~q ),
	.datac(\cpu|reg_op1 [19]),
	.datad(\cpu|instr_or~q ),
	.cin(gnd),
	.combout(\cpu|Selector106~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector106~1 .lut_mask = 16'hFAC8;
defparam \cpu|Selector106~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
fiftyfivenm_lcell_comb \cpu|Selector106~3 (
// Equation(s):
// \cpu|Selector106~3_combout  = (\cpu|Selector106~2_combout ) # ((\cpu|Selector106~1_combout ) # ((\cpu|Add1~60_combout  & \cpu|is_lui_auipc_jal_jalr_addi_add_sub~q )))

	.dataa(\cpu|Selector106~2_combout ),
	.datab(\cpu|Add1~60_combout ),
	.datac(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.datad(\cpu|Selector106~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector106~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector106~3 .lut_mask = 16'hFFEA;
defparam \cpu|Selector106~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
fiftyfivenm_lcell_comb \cpu|Selector106~4 (
// Equation(s):
// \cpu|Selector106~4_combout  = (\cpu|alu_out_q[23]~10_combout  & ((\cpu|reg_op2 [2] & ((\cpu|ShiftLeft1~3_combout ))) # (!\cpu|reg_op2 [2] & (\cpu|ShiftLeft1~12_combout ))))

	.dataa(\cpu|alu_out_q[23]~10_combout ),
	.datab(\cpu|reg_op2 [2]),
	.datac(\cpu|ShiftLeft1~12_combout ),
	.datad(\cpu|ShiftLeft1~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector106~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector106~4 .lut_mask = 16'hA820;
defparam \cpu|Selector106~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
fiftyfivenm_lcell_comb \cpu|Selector106~5 (
// Equation(s):
// \cpu|Selector106~5_combout  = (\cpu|instr_xor~q  & (\cpu|reg_op1 [19] $ ((\cpu|reg_op2 [19])))) # (!\cpu|instr_xor~q  & (\cpu|instr_xori~q  & (\cpu|reg_op1 [19] $ (\cpu|reg_op2 [19]))))

	.dataa(\cpu|reg_op1 [19]),
	.datab(\cpu|reg_op2 [19]),
	.datac(\cpu|instr_xor~q ),
	.datad(\cpu|instr_xori~q ),
	.cin(gnd),
	.combout(\cpu|Selector106~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector106~5 .lut_mask = 16'h6660;
defparam \cpu|Selector106~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
fiftyfivenm_lcell_comb \cpu|Selector106~6 (
// Equation(s):
// \cpu|Selector106~6_combout  = (\cpu|Selector106~3_combout ) # ((\cpu|Selector106~4_combout ) # ((\cpu|Selector106~5_combout ) # (\cpu|Selector109~1_combout )))

	.dataa(\cpu|Selector106~3_combout ),
	.datab(\cpu|Selector106~4_combout ),
	.datac(\cpu|Selector106~5_combout ),
	.datad(\cpu|Selector109~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector106~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector106~6 .lut_mask = 16'hFFFE;
defparam \cpu|Selector106~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
fiftyfivenm_lcell_comb \cpu|Selector106~7 (
// Equation(s):
// \cpu|Selector106~7_combout  = (\cpu|Selector106~0_combout ) # ((\cpu|Selector106~6_combout ) # ((!\cpu|alu_out_q[3]~1_combout  & \cpu|ShiftRight0~97_combout )))

	.dataa(\cpu|alu_out_q[3]~1_combout ),
	.datab(\cpu|ShiftRight0~97_combout ),
	.datac(\cpu|Selector106~0_combout ),
	.datad(\cpu|Selector106~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector106~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector106~7 .lut_mask = 16'hFFF4;
defparam \cpu|Selector106~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N21
dffeas \cpu|alu_out_q[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector106~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[19] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
fiftyfivenm_lcell_comb \cpu|Selector138~0 (
// Equation(s):
// \cpu|Selector138~0_combout  = (\cpu|latched_stalu~q  & ((\cpu|alu_out_q [19]))) # (!\cpu|latched_stalu~q  & (\cpu|reg_out [19]))

	.dataa(\cpu|reg_out [19]),
	.datab(gnd),
	.datac(\cpu|latched_stalu~q ),
	.datad(\cpu|alu_out_q [19]),
	.cin(gnd),
	.combout(\cpu|Selector138~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector138~0 .lut_mask = 16'hFA0A;
defparam \cpu|Selector138~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
fiftyfivenm_lcell_comb \cpu|Selector170~0 (
// Equation(s):
// \cpu|Selector170~0_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & (\cpu|Selector138~0_combout )) # (!\cpu|latched_store~q  & ((\cpu|reg_next_pc [19])))))

	.dataa(\cpu|latched_store~q ),
	.datab(\cpu|Selector138~0_combout ),
	.datac(\cpu|latched_branch~q ),
	.datad(\cpu|reg_next_pc [19]),
	.cin(gnd),
	.combout(\cpu|Selector170~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector170~0 .lut_mask = 16'hD080;
defparam \cpu|Selector170~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
fiftyfivenm_lcell_comb \cpu|reg_pc~20 (
// Equation(s):
// \cpu|reg_pc~20_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|Selector170~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [19]))))

	.dataa(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datab(\cpu|WideOr26~combout ),
	.datac(\cpu|Selector170~0_combout ),
	.datad(\cpu|reg_next_pc [19]),
	.cin(gnd),
	.combout(\cpu|reg_pc~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~20 .lut_mask = 16'hA8A0;
defparam \cpu|reg_pc~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N13
dffeas \cpu|reg_pc[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[19] .is_wysiwyg = "true";
defparam \cpu|reg_pc[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
fiftyfivenm_lcell_comb \cpu|Selector137~1 (
// Equation(s):
// \cpu|Selector137~1_combout  = (!\cpu|irq_state [0] & ((\cpu|always18~8_combout  & (\cpu|Selector137~0_combout )) # (!\cpu|always18~8_combout  & ((\cpu|Add3~38_combout )))))

	.dataa(\cpu|irq_state [0]),
	.datab(\cpu|always18~8_combout ),
	.datac(\cpu|Selector137~0_combout ),
	.datad(\cpu|Add3~38_combout ),
	.cin(gnd),
	.combout(\cpu|Selector137~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector137~1 .lut_mask = 16'h5140;
defparam \cpu|Selector137~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
fiftyfivenm_lcell_comb \cpu|Selector137~2 (
// Equation(s):
// \cpu|Selector137~2_combout  = (!\cpu|irq_state [1] & ((\cpu|Selector137~1_combout ) # ((\cpu|reg_next_pc [20] & \cpu|irq_state [0]))))

	.dataa(\cpu|Selector137~1_combout ),
	.datab(\cpu|reg_next_pc [20]),
	.datac(\cpu|irq_state [0]),
	.datad(\cpu|irq_state [1]),
	.cin(gnd),
	.combout(\cpu|Selector137~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector137~2 .lut_mask = 16'h00EA;
defparam \cpu|Selector137~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N23
dffeas \cpu|cpuregs_rtl_0_bypass[33] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector137~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N22
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[20]~24 (
// Equation(s):
// \cpu|cpuregs_rs1[20]~24_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0_bypass [33])) # (!\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0|auto_generated|ram_block1a20 )))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|cpuregs~3_combout ),
	.datac(\cpu|cpuregs_rtl_0_bypass [33]),
	.datad(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[20]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[20]~24 .lut_mask = 16'hA280;
defparam \cpu|cpuregs_rs1[20]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
fiftyfivenm_lcell_comb \cpu|irq_mask~85 (
// Equation(s):
// \cpu|irq_mask~85_combout  = ((\cpu|cpuregs_rs1[20]~24_combout ) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\cpu|cpuregs_rs1[20]~24_combout ),
	.cin(gnd),
	.combout(\cpu|irq_mask~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~85 .lut_mask = 16'hFF5F;
defparam \cpu|irq_mask~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N13
dffeas \cpu|irq_mask[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[20] .is_wysiwyg = "true";
defparam \cpu|irq_mask[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N24
fiftyfivenm_lcell_comb \cpu|Selector446~2 (
// Equation(s):
// \cpu|Selector446~2_combout  = (\cpu|reg_out[2]~1_combout  & ((\cpu|reg_out[2]~4_combout  & ((\cpu|count_cycle [52]))) # (!\cpu|reg_out[2]~4_combout  & (\cpu|count_cycle [20])))) # (!\cpu|reg_out[2]~1_combout  & (((\cpu|reg_out[2]~4_combout ))))

	.dataa(\cpu|count_cycle [20]),
	.datab(\cpu|count_cycle [52]),
	.datac(\cpu|reg_out[2]~1_combout ),
	.datad(\cpu|reg_out[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector446~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector446~2 .lut_mask = 16'hCFA0;
defparam \cpu|Selector446~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N20
fiftyfivenm_lcell_comb \cpu|Selector446~3 (
// Equation(s):
// \cpu|Selector446~3_combout  = (\cpu|Selector446~2_combout  & ((\cpu|reg_out[2]~1_combout ) # ((\cpu|count_instr [52])))) # (!\cpu|Selector446~2_combout  & (!\cpu|reg_out[2]~1_combout  & (\cpu|count_instr [20])))

	.dataa(\cpu|Selector446~2_combout ),
	.datab(\cpu|reg_out[2]~1_combout ),
	.datac(\cpu|count_instr [20]),
	.datad(\cpu|count_instr [52]),
	.cin(gnd),
	.combout(\cpu|Selector446~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector446~3 .lut_mask = 16'hBA98;
defparam \cpu|Selector446~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
fiftyfivenm_lcell_comb \cpu|Selector446~4 (
// Equation(s):
// \cpu|Selector446~4_combout  = (\cpu|reg_out[2]~3_combout  & ((\cpu|cpuregs_rs1[20]~24_combout ) # ((!\cpu|reg_out[2]~0_combout )))) # (!\cpu|reg_out[2]~3_combout  & (((\cpu|reg_out[2]~0_combout  & \cpu|Selector446~3_combout ))))

	.dataa(\cpu|reg_out[2]~3_combout ),
	.datab(\cpu|cpuregs_rs1[20]~24_combout ),
	.datac(\cpu|reg_out[2]~0_combout ),
	.datad(\cpu|Selector446~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector446~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector446~4 .lut_mask = 16'hDA8A;
defparam \cpu|Selector446~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
fiftyfivenm_lcell_comb \cpu|Selector446~5 (
// Equation(s):
// \cpu|Selector446~5_combout  = (\cpu|Selector446~4_combout  & (((\cpu|reg_out[2]~0_combout ) # (\cpu|timer [20])))) # (!\cpu|Selector446~4_combout  & (\cpu|irq_mask [20] & (!\cpu|reg_out[2]~0_combout )))

	.dataa(\cpu|irq_mask [20]),
	.datab(\cpu|Selector446~4_combout ),
	.datac(\cpu|reg_out[2]~0_combout ),
	.datad(\cpu|timer [20]),
	.cin(gnd),
	.combout(\cpu|Selector446~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector446~5 .lut_mask = 16'hCEC2;
defparam \cpu|Selector446~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N0
fiftyfivenm_lcell_comb \cpu|Selector446~1 (
// Equation(s):
// \cpu|Selector446~1_combout  = (\cpu|Add10~40_combout  & ((\cpu|cpu_state.cpu_state_exec~q ) # ((!\cpu|reg_out[16]~13_combout  & mem_rdata[20])))) # (!\cpu|Add10~40_combout  & (!\cpu|reg_out[16]~13_combout  & (mem_rdata[20])))

	.dataa(\cpu|Add10~40_combout ),
	.datab(\cpu|reg_out[16]~13_combout ),
	.datac(mem_rdata[20]),
	.datad(\cpu|cpu_state.cpu_state_exec~q ),
	.cin(gnd),
	.combout(\cpu|Selector446~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector446~1 .lut_mask = 16'hBA30;
defparam \cpu|Selector446~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N26
fiftyfivenm_lcell_comb \cpu|Selector446~6 (
// Equation(s):
// \cpu|Selector446~6_combout  = ((\cpu|Selector446~1_combout ) # ((\cpu|reg_out[2]~12_combout  & \cpu|Selector446~5_combout ))) # (!\cpu|Selector450~7_combout )

	.dataa(\cpu|Selector450~7_combout ),
	.datab(\cpu|reg_out[2]~12_combout ),
	.datac(\cpu|Selector446~5_combout ),
	.datad(\cpu|Selector446~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector446~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector446~6 .lut_mask = 16'hFFD5;
defparam \cpu|Selector446~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N9
dffeas \cpu|pcpi_div|pcpi_rd[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[20]~73_combout ),
	.asdata(\cpu|pcpi_div|Add2~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[20] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N2
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~19 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~19_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [52])) # (!\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [20])))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [52]),
	.datac(\cpu|pcpi_mul|rd [20]),
	.datad(\cpu|pcpi_mul|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~19 .lut_mask = 16'hCCF0;
defparam \cpu|pcpi_mul|pcpi_rd~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N3
dffeas \cpu|pcpi_mul|pcpi_rd[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[20] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N30
fiftyfivenm_lcell_comb \cpu|Selector446~0 (
// Equation(s):
// \cpu|Selector446~0_combout  = (\cpu|reg_out[2]~9_combout  & (\cpu|pcpi_div|pcpi_rd [20] & (\cpu|reg_out[2]~10_combout ))) # (!\cpu|reg_out[2]~9_combout  & ((\cpu|pcpi_mul|pcpi_rd [20]) # ((\cpu|pcpi_div|pcpi_rd [20] & \cpu|reg_out[2]~10_combout ))))

	.dataa(\cpu|reg_out[2]~9_combout ),
	.datab(\cpu|pcpi_div|pcpi_rd [20]),
	.datac(\cpu|reg_out[2]~10_combout ),
	.datad(\cpu|pcpi_mul|pcpi_rd [20]),
	.cin(gnd),
	.combout(\cpu|Selector446~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector446~0 .lut_mask = 16'hD5C0;
defparam \cpu|Selector446~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N18
fiftyfivenm_lcell_comb \cpu|Selector446~7 (
// Equation(s):
// \cpu|Selector446~7_combout  = (\cpu|Selector446~6_combout  & (((\cpu|reg_out[16]~13_combout )) # (!\cpu|mem_wordsize.00~q ))) # (!\cpu|Selector446~6_combout  & (\cpu|Selector446~0_combout  & ((\cpu|reg_out[16]~13_combout ) # (!\cpu|mem_wordsize.00~q ))))

	.dataa(\cpu|Selector446~6_combout ),
	.datab(\cpu|mem_wordsize.00~q ),
	.datac(\cpu|Selector446~0_combout ),
	.datad(\cpu|reg_out[16]~13_combout ),
	.cin(gnd),
	.combout(\cpu|Selector446~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector446~7 .lut_mask = 16'hFA32;
defparam \cpu|Selector446~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N19
dffeas \cpu|reg_out[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector446~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[20] .is_wysiwyg = "true";
defparam \cpu|reg_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
fiftyfivenm_lcell_comb \cpu|Selector105~0 (
// Equation(s):
// \cpu|Selector105~0_combout  = (\cpu|alu_out_q[23]~10_combout  & ((\cpu|reg_op2 [2] & (\cpu|ShiftLeft1~33_combout )) # (!\cpu|reg_op2 [2] & ((\cpu|ShiftLeft1~34_combout )))))

	.dataa(\cpu|ShiftLeft1~33_combout ),
	.datab(\cpu|ShiftLeft1~34_combout ),
	.datac(\cpu|alu_out_q[23]~10_combout ),
	.datad(\cpu|reg_op2 [2]),
	.cin(gnd),
	.combout(\cpu|Selector105~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector105~0 .lut_mask = 16'hA0C0;
defparam \cpu|Selector105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
fiftyfivenm_lcell_comb \cpu|Selector105~1 (
// Equation(s):
// \cpu|Selector105~1_combout  = (\cpu|Selector109~1_combout ) # ((!\cpu|WideNor2~9_combout  & (\cpu|reg_op1 [20] $ (\cpu|reg_op2 [20]))))

	.dataa(\cpu|reg_op1 [20]),
	.datab(\cpu|Selector109~1_combout ),
	.datac(\cpu|WideNor2~9_combout ),
	.datad(\cpu|reg_op2 [20]),
	.cin(gnd),
	.combout(\cpu|Selector105~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector105~1 .lut_mask = 16'hCDCE;
defparam \cpu|Selector105~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
fiftyfivenm_lcell_comb \cpu|Selector105~2 (
// Equation(s):
// \cpu|Selector105~2_combout  = (\cpu|reg_op2 [20] & (((\cpu|instr_ori~q ) # (\cpu|instr_or~q )))) # (!\cpu|reg_op2 [20] & (\cpu|reg_op1 [20] & ((\cpu|instr_ori~q ) # (\cpu|instr_or~q ))))

	.dataa(\cpu|reg_op2 [20]),
	.datab(\cpu|reg_op1 [20]),
	.datac(\cpu|instr_ori~q ),
	.datad(\cpu|instr_or~q ),
	.cin(gnd),
	.combout(\cpu|Selector105~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector105~2 .lut_mask = 16'hEEE0;
defparam \cpu|Selector105~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
fiftyfivenm_lcell_comb \cpu|Selector105~3 (
// Equation(s):
// \cpu|Selector105~3_combout  = (\cpu|reg_op2 [20] & (\cpu|reg_op1 [20] & ((\cpu|instr_and~q ) # (\cpu|instr_andi~q ))))

	.dataa(\cpu|reg_op2 [20]),
	.datab(\cpu|reg_op1 [20]),
	.datac(\cpu|instr_and~q ),
	.datad(\cpu|instr_andi~q ),
	.cin(gnd),
	.combout(\cpu|Selector105~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector105~3 .lut_mask = 16'h8880;
defparam \cpu|Selector105~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
fiftyfivenm_lcell_comb \cpu|Selector105~4 (
// Equation(s):
// \cpu|Selector105~4_combout  = (\cpu|Selector105~2_combout ) # ((\cpu|Selector105~3_combout ) # ((\cpu|Add1~63_combout  & \cpu|is_lui_auipc_jal_jalr_addi_add_sub~q )))

	.dataa(\cpu|Selector105~2_combout ),
	.datab(\cpu|Add1~63_combout ),
	.datac(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.datad(\cpu|Selector105~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector105~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector105~4 .lut_mask = 16'hFFEA;
defparam \cpu|Selector105~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
fiftyfivenm_lcell_comb \cpu|Selector105~5 (
// Equation(s):
// \cpu|Selector105~5_combout  = (\cpu|Selector105~4_combout ) # ((!\cpu|reg_op2 [3] & (\cpu|alu_out_q[6]~5_combout  & \cpu|ShiftLeft1~38_combout )))

	.dataa(\cpu|reg_op2 [3]),
	.datab(\cpu|alu_out_q[6]~5_combout ),
	.datac(\cpu|ShiftLeft1~38_combout ),
	.datad(\cpu|Selector105~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector105~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector105~5 .lut_mask = 16'hFF40;
defparam \cpu|Selector105~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
fiftyfivenm_lcell_comb \cpu|Selector105~6 (
// Equation(s):
// \cpu|Selector105~6_combout  = (\cpu|Selector105~1_combout ) # ((\cpu|Selector105~5_combout ) # ((\cpu|ShiftLeft1~62_combout  & !\cpu|alu_out_q[23]~9_combout )))

	.dataa(\cpu|Selector105~1_combout ),
	.datab(\cpu|ShiftLeft1~62_combout ),
	.datac(\cpu|Selector105~5_combout ),
	.datad(\cpu|alu_out_q[23]~9_combout ),
	.cin(gnd),
	.combout(\cpu|Selector105~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector105~6 .lut_mask = 16'hFAFE;
defparam \cpu|Selector105~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
fiftyfivenm_lcell_comb \cpu|Selector105~7 (
// Equation(s):
// \cpu|Selector105~7_combout  = (\cpu|Selector105~0_combout ) # ((\cpu|Selector105~6_combout ) # ((!\cpu|alu_out_q[3]~1_combout  & \cpu|ShiftRight0~96_combout )))

	.dataa(\cpu|Selector105~0_combout ),
	.datab(\cpu|Selector105~6_combout ),
	.datac(\cpu|alu_out_q[3]~1_combout ),
	.datad(\cpu|ShiftRight0~96_combout ),
	.cin(gnd),
	.combout(\cpu|Selector105~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector105~7 .lut_mask = 16'hEFEE;
defparam \cpu|Selector105~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N17
dffeas \cpu|alu_out_q[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector105~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[20] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
fiftyfivenm_lcell_comb \cpu|Selector137~0 (
// Equation(s):
// \cpu|Selector137~0_combout  = (\cpu|latched_stalu~q  & ((\cpu|alu_out_q [20]))) # (!\cpu|latched_stalu~q  & (\cpu|reg_out [20]))

	.dataa(gnd),
	.datab(\cpu|reg_out [20]),
	.datac(\cpu|latched_stalu~q ),
	.datad(\cpu|alu_out_q [20]),
	.cin(gnd),
	.combout(\cpu|Selector137~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector137~0 .lut_mask = 16'hFC0C;
defparam \cpu|Selector137~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
fiftyfivenm_lcell_comb \cpu|Selector169~0 (
// Equation(s):
// \cpu|Selector169~0_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & ((\cpu|Selector137~0_combout ))) # (!\cpu|latched_store~q  & (\cpu|reg_next_pc [20]))))

	.dataa(\cpu|latched_store~q ),
	.datab(\cpu|reg_next_pc [20]),
	.datac(\cpu|Selector137~0_combout ),
	.datad(\cpu|latched_branch~q ),
	.cin(gnd),
	.combout(\cpu|Selector169~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector169~0 .lut_mask = 16'hE400;
defparam \cpu|Selector169~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
fiftyfivenm_lcell_comb \cpu|Selector169~1 (
// Equation(s):
// \cpu|Selector169~1_combout  = (\cpu|Selector169~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [20]))

	.dataa(\cpu|WideOr26~combout ),
	.datab(\cpu|reg_next_pc [20]),
	.datac(\cpu|Selector169~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Selector169~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector169~1 .lut_mask = 16'hF8F8;
defparam \cpu|Selector169~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N9
dffeas \cpu|reg_next_pc[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[20]~71_combout ),
	.asdata(\cpu|Selector169~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[20] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
fiftyfivenm_lcell_comb \cpu|reg_pc~21 (
// Equation(s):
// \cpu|reg_pc~21_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|Selector169~0_combout ) # ((\cpu|reg_next_pc [20] & \cpu|WideOr26~combout ))))

	.dataa(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datab(\cpu|reg_next_pc [20]),
	.datac(\cpu|Selector169~0_combout ),
	.datad(\cpu|WideOr26~combout ),
	.cin(gnd),
	.combout(\cpu|reg_pc~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~21 .lut_mask = 16'hA8A0;
defparam \cpu|reg_pc~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N15
dffeas \cpu|reg_pc[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[20] .is_wysiwyg = "true";
defparam \cpu|reg_pc[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N8
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[20]~25 (
// Equation(s):
// \cpu|cpuregs_rs1[20]~25_combout  = (\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0_bypass [33])) # (!\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0|auto_generated|ram_block1a20 )))

	.dataa(gnd),
	.datab(\cpu|cpuregs~3_combout ),
	.datac(\cpu|cpuregs_rtl_0_bypass [33]),
	.datad(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[20]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[20]~25 .lut_mask = 16'hF3C0;
defparam \cpu|cpuregs_rs1[20]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N2
fiftyfivenm_lcell_comb \cpu|Selector486~0 (
// Equation(s):
// \cpu|Selector486~0_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|is_lui_auipc_jal~q ) # ((\cpu|WideOr22~combout  & \cpu|cpuregs_rs1[20]~25_combout ))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|cpuregs_rs1[20]~25_combout ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|is_lui_auipc_jal~q ),
	.cin(gnd),
	.combout(\cpu|Selector486~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector486~0 .lut_mask = 16'hF080;
defparam \cpu|Selector486~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N28
fiftyfivenm_lcell_comb \cpu|Selector486~1 (
// Equation(s):
// \cpu|Selector486~1_combout  = (\cpu|Selector506~5_combout  & (((\cpu|Selector486~0_combout )))) # (!\cpu|Selector506~5_combout  & ((\cpu|Selector486~0_combout  & (\cpu|reg_pc [20])) # (!\cpu|Selector486~0_combout  & ((\cpu|Add13~40_combout )))))

	.dataa(\cpu|reg_pc [20]),
	.datab(\cpu|Add13~40_combout ),
	.datac(\cpu|Selector506~5_combout ),
	.datad(\cpu|Selector486~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector486~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector486~1 .lut_mask = 16'hFA0C;
defparam \cpu|Selector486~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
fiftyfivenm_lcell_comb \cpu|Selector486~2 (
// Equation(s):
// \cpu|Selector486~2_combout  = (\cpu|Selector486~1_combout  & (((!\cpu|cpu_state.cpu_state_ld_rs1~q ) # (!\cpu|is_lui_auipc_jal~q )) # (!\cpu|instr_lui~q )))

	.dataa(\cpu|instr_lui~q ),
	.datab(\cpu|is_lui_auipc_jal~q ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|Selector486~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector486~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector486~2 .lut_mask = 16'h7F00;
defparam \cpu|Selector486~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N19
dffeas \cpu|reg_op1[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector486~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[20] .is_wysiwyg = "true";
defparam \cpu|reg_op1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N22
fiftyfivenm_lcell_comb \cpu|ShiftRight0~32 (
// Equation(s):
// \cpu|ShiftRight0~32_combout  = (\cpu|reg_op2 [1] & ((\cpu|reg_op1 [22]))) # (!\cpu|reg_op2 [1] & (\cpu|reg_op1 [20]))

	.dataa(\cpu|reg_op2 [1]),
	.datab(gnd),
	.datac(\cpu|reg_op1 [20]),
	.datad(\cpu|reg_op1 [22]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~32 .lut_mask = 16'hFA50;
defparam \cpu|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N2
fiftyfivenm_lcell_comb \cpu|ShiftRight0~57 (
// Equation(s):
// \cpu|ShiftRight0~57_combout  = (\cpu|reg_op2 [0] & ((\cpu|ShiftRight0~18_combout ))) # (!\cpu|reg_op2 [0] & (\cpu|ShiftRight0~32_combout ))

	.dataa(\cpu|ShiftRight0~32_combout ),
	.datab(\cpu|ShiftRight0~18_combout ),
	.datac(\cpu|reg_op2 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~57 .lut_mask = 16'hCACA;
defparam \cpu|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
fiftyfivenm_lcell_comb \cpu|Selector113~0 (
// Equation(s):
// \cpu|Selector113~0_combout  = (\cpu|alu_out_q[9]~3_combout  & ((\cpu|reg_op2 [2] & ((\cpu|ShiftRight0~56_combout ))) # (!\cpu|reg_op2 [2] & (\cpu|ShiftRight0~57_combout ))))

	.dataa(\cpu|ShiftRight0~57_combout ),
	.datab(\cpu|alu_out_q[9]~3_combout ),
	.datac(\cpu|reg_op2 [2]),
	.datad(\cpu|ShiftRight0~56_combout ),
	.cin(gnd),
	.combout(\cpu|Selector113~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector113~0 .lut_mask = 16'hC808;
defparam \cpu|Selector113~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
fiftyfivenm_lcell_comb \cpu|Selector113~1 (
// Equation(s):
// \cpu|Selector113~1_combout  = (!\cpu|WideNor2~8_combout  & ((\cpu|ShiftLeft1~35_combout ) # ((\cpu|ShiftLeft1~38_combout  & \cpu|reg_op2 [3]))))

	.dataa(\cpu|ShiftLeft1~35_combout ),
	.datab(\cpu|ShiftLeft1~38_combout ),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|WideNor2~8_combout ),
	.cin(gnd),
	.combout(\cpu|Selector113~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector113~1 .lut_mask = 16'h00EA;
defparam \cpu|Selector113~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
fiftyfivenm_lcell_comb \cpu|Selector113~3 (
// Equation(s):
// \cpu|Selector113~3_combout  = (\cpu|reg_op2 [12] & (\cpu|reg_op1 [12] & ((\cpu|instr_and~q ) # (\cpu|instr_andi~q ))))

	.dataa(\cpu|instr_and~q ),
	.datab(\cpu|reg_op2 [12]),
	.datac(\cpu|reg_op1 [12]),
	.datad(\cpu|instr_andi~q ),
	.cin(gnd),
	.combout(\cpu|Selector113~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector113~3 .lut_mask = 16'hC080;
defparam \cpu|Selector113~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
fiftyfivenm_lcell_comb \cpu|Selector113~2 (
// Equation(s):
// \cpu|Selector113~2_combout  = (\cpu|WideNor2~10_combout  & (!\cpu|WideNor2~9_combout  & (\cpu|reg_op1 [12] $ (\cpu|reg_op2 [12])))) # (!\cpu|WideNor2~10_combout  & ((\cpu|reg_op1 [12]) # ((\cpu|reg_op2 [12]))))

	.dataa(\cpu|reg_op1 [12]),
	.datab(\cpu|reg_op2 [12]),
	.datac(\cpu|WideNor2~10_combout ),
	.datad(\cpu|WideNor2~9_combout ),
	.cin(gnd),
	.combout(\cpu|Selector113~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector113~2 .lut_mask = 16'h0E6E;
defparam \cpu|Selector113~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
fiftyfivenm_lcell_comb \cpu|Selector113~4 (
// Equation(s):
// \cpu|Selector113~4_combout  = (\cpu|Selector113~3_combout ) # ((\cpu|Selector113~2_combout ) # ((\cpu|Add1~42_combout  & \cpu|is_lui_auipc_jal_jalr_addi_add_sub~q )))

	.dataa(\cpu|Selector113~3_combout ),
	.datab(\cpu|Add1~42_combout ),
	.datac(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.datad(\cpu|Selector113~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector113~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector113~4 .lut_mask = 16'hFFEA;
defparam \cpu|Selector113~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
fiftyfivenm_lcell_comb \cpu|Selector113~5 (
// Equation(s):
// \cpu|Selector113~5_combout  = (\cpu|Selector113~4_combout ) # ((!\cpu|alu_out_q[3]~1_combout  & (!\cpu|reg_op2 [3] & \cpu|ShiftRight0~61_combout )))

	.dataa(\cpu|alu_out_q[3]~1_combout ),
	.datab(\cpu|Selector113~4_combout ),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|ShiftRight0~61_combout ),
	.cin(gnd),
	.combout(\cpu|Selector113~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector113~5 .lut_mask = 16'hCDCC;
defparam \cpu|Selector113~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
fiftyfivenm_lcell_comb \cpu|Selector113~6 (
// Equation(s):
// \cpu|Selector113~6_combout  = (\cpu|Selector113~1_combout ) # ((\cpu|Selector113~5_combout ) # ((\cpu|alu_out_q[3]~2_combout  & \cpu|ShiftRight0~64_combout )))

	.dataa(\cpu|Selector113~1_combout ),
	.datab(\cpu|Selector113~5_combout ),
	.datac(\cpu|alu_out_q[3]~2_combout ),
	.datad(\cpu|ShiftRight0~64_combout ),
	.cin(gnd),
	.combout(\cpu|Selector113~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector113~6 .lut_mask = 16'hFEEE;
defparam \cpu|Selector113~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
fiftyfivenm_lcell_comb \cpu|Selector113~7 (
// Equation(s):
// \cpu|Selector113~7_combout  = (!\cpu|alu_out_q[6]~5_combout  & ((\cpu|Selector113~0_combout ) # (\cpu|Selector113~6_combout )))

	.dataa(gnd),
	.datab(\cpu|Selector113~0_combout ),
	.datac(\cpu|alu_out_q[6]~5_combout ),
	.datad(\cpu|Selector113~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector113~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector113~7 .lut_mask = 16'h0F0C;
defparam \cpu|Selector113~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N9
dffeas \cpu|alu_out_q[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector113~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[12] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
fiftyfivenm_lcell_comb \cpu|Selector145~0 (
// Equation(s):
// \cpu|Selector145~0_combout  = (\cpu|latched_stalu~q  & (\cpu|alu_out_q [12])) # (!\cpu|latched_stalu~q  & ((\cpu|reg_out [12])))

	.dataa(\cpu|alu_out_q [12]),
	.datab(gnd),
	.datac(\cpu|reg_out [12]),
	.datad(\cpu|latched_stalu~q ),
	.cin(gnd),
	.combout(\cpu|Selector145~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector145~0 .lut_mask = 16'hAAF0;
defparam \cpu|Selector145~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
fiftyfivenm_lcell_comb \cpu|Selector177~0 (
// Equation(s):
// \cpu|Selector177~0_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & (\cpu|Selector145~0_combout )) # (!\cpu|latched_store~q  & ((\cpu|reg_next_pc [12])))))

	.dataa(\cpu|latched_branch~q ),
	.datab(\cpu|Selector145~0_combout ),
	.datac(\cpu|latched_store~q ),
	.datad(\cpu|reg_next_pc [12]),
	.cin(gnd),
	.combout(\cpu|Selector177~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector177~0 .lut_mask = 16'h8A80;
defparam \cpu|Selector177~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
fiftyfivenm_lcell_comb \cpu|Selector177~1 (
// Equation(s):
// \cpu|Selector177~1_combout  = (\cpu|Selector177~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [12]))

	.dataa(\cpu|Selector177~0_combout ),
	.datab(gnd),
	.datac(\cpu|WideOr26~combout ),
	.datad(\cpu|reg_next_pc [12]),
	.cin(gnd),
	.combout(\cpu|Selector177~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector177~1 .lut_mask = 16'hFAAA;
defparam \cpu|Selector177~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N26
fiftyfivenm_lcell_comb \cpu|reg_next_pc[13]~57 (
// Equation(s):
// \cpu|reg_next_pc[13]~57_combout  = ((\cpu|Selector176~1_combout  $ (\cpu|Add7~3_combout  $ (!\cpu|reg_next_pc[12]~56 )))) # (GND)
// \cpu|reg_next_pc[13]~58  = CARRY((\cpu|Selector176~1_combout  & ((\cpu|Add7~3_combout ) # (!\cpu|reg_next_pc[12]~56 ))) # (!\cpu|Selector176~1_combout  & (\cpu|Add7~3_combout  & !\cpu|reg_next_pc[12]~56 )))

	.dataa(\cpu|Selector176~1_combout ),
	.datab(\cpu|Add7~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|reg_next_pc[12]~56 ),
	.combout(\cpu|reg_next_pc[13]~57_combout ),
	.cout(\cpu|reg_next_pc[13]~58 ));
// synopsys translate_off
defparam \cpu|reg_next_pc[13]~57 .lut_mask = 16'h698E;
defparam \cpu|reg_next_pc[13]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y8_N29
dffeas \cpu|reg_next_pc[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[14]~59_combout ),
	.asdata(\cpu|Selector175~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[14] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
fiftyfivenm_lcell_comb \cpu|Selector175~0 (
// Equation(s):
// \cpu|Selector175~0_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & ((\cpu|Selector143~0_combout ))) # (!\cpu|latched_store~q  & (\cpu|reg_next_pc [14]))))

	.dataa(\cpu|reg_next_pc [14]),
	.datab(\cpu|latched_store~q ),
	.datac(\cpu|Selector143~0_combout ),
	.datad(\cpu|latched_branch~q ),
	.cin(gnd),
	.combout(\cpu|Selector175~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector175~0 .lut_mask = 16'hE200;
defparam \cpu|Selector175~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
fiftyfivenm_lcell_comb \cpu|reg_pc~5 (
// Equation(s):
// \cpu|reg_pc~5_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|Selector175~0_combout ) # ((\cpu|reg_next_pc [14] & \cpu|WideOr26~combout ))))

	.dataa(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datab(\cpu|Selector175~0_combout ),
	.datac(\cpu|reg_next_pc [14]),
	.datad(\cpu|WideOr26~combout ),
	.cin(gnd),
	.combout(\cpu|reg_pc~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~5 .lut_mask = 16'hA888;
defparam \cpu|reg_pc~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N5
dffeas \cpu|reg_pc[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[14] .is_wysiwyg = "true";
defparam \cpu|reg_pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
fiftyfivenm_lcell_comb \cpu|Add10~26 (
// Equation(s):
// \cpu|Add10~26_combout  = (\cpu|reg_pc [14] & ((\cpu|decoded_imm [14] & (\cpu|Add10~25  & VCC)) # (!\cpu|decoded_imm [14] & (!\cpu|Add10~25 )))) # (!\cpu|reg_pc [14] & ((\cpu|decoded_imm [14] & (!\cpu|Add10~25 )) # (!\cpu|decoded_imm [14] & ((\cpu|Add10~25 
// ) # (GND)))))
// \cpu|Add10~27  = CARRY((\cpu|reg_pc [14] & (!\cpu|decoded_imm [14] & !\cpu|Add10~25 )) # (!\cpu|reg_pc [14] & ((!\cpu|Add10~25 ) # (!\cpu|decoded_imm [14]))))

	.dataa(\cpu|reg_pc [14]),
	.datab(\cpu|decoded_imm [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add10~25 ),
	.combout(\cpu|Add10~26_combout ),
	.cout(\cpu|Add10~27 ));
// synopsys translate_off
defparam \cpu|Add10~26 .lut_mask = 16'h9617;
defparam \cpu|Add10~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N26
fiftyfivenm_lcell_comb \cpu|Add10~30 (
// Equation(s):
// \cpu|Add10~30_combout  = (\cpu|cpu_state.cpu_state_exec~q  & \cpu|Add10~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu_state.cpu_state_exec~q ),
	.datad(\cpu|Add10~28_combout ),
	.cin(gnd),
	.combout(\cpu|Add10~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add10~30 .lut_mask = 16'hF000;
defparam \cpu|Add10~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~1 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~1_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [47])) # (!\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [15])))

	.dataa(\cpu|pcpi_mul|rd [47]),
	.datab(\cpu|pcpi_mul|WideOr0~0_combout ),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rd [15]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~1 .lut_mask = 16'hBB88;
defparam \cpu|pcpi_mul|pcpi_rd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N1
dffeas \cpu|pcpi_mul|pcpi_rd[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[15] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N31
dffeas \cpu|pcpi_div|pcpi_rd[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[15]~63_combout ),
	.asdata(\cpu|pcpi_div|Add2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[15] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N16
fiftyfivenm_lcell_comb \cpu|Selector451~0 (
// Equation(s):
// \cpu|Selector451~0_combout  = (\cpu|pcpi_mul|pcpi_rd [15] & (((\cpu|pcpi_div|pcpi_rd [15] & \cpu|reg_out[2]~10_combout )) # (!\cpu|reg_out[2]~9_combout ))) # (!\cpu|pcpi_mul|pcpi_rd [15] & (\cpu|pcpi_div|pcpi_rd [15] & (\cpu|reg_out[2]~10_combout )))

	.dataa(\cpu|pcpi_mul|pcpi_rd [15]),
	.datab(\cpu|pcpi_div|pcpi_rd [15]),
	.datac(\cpu|reg_out[2]~10_combout ),
	.datad(\cpu|reg_out[2]~9_combout ),
	.cin(gnd),
	.combout(\cpu|Selector451~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector451~0 .lut_mask = 16'hC0EA;
defparam \cpu|Selector451~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N6
fiftyfivenm_lcell_comb \cpu|Selector451~2 (
// Equation(s):
// \cpu|Selector451~2_combout  = (\cpu|reg_out[2]~1_combout  & (\cpu|count_cycle [15] & ((!\cpu|reg_out[2]~4_combout )))) # (!\cpu|reg_out[2]~1_combout  & (((\cpu|count_instr [15]) # (\cpu|reg_out[2]~4_combout ))))

	.dataa(\cpu|reg_out[2]~1_combout ),
	.datab(\cpu|count_cycle [15]),
	.datac(\cpu|count_instr [15]),
	.datad(\cpu|reg_out[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector451~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector451~2 .lut_mask = 16'h55D8;
defparam \cpu|Selector451~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N0
fiftyfivenm_lcell_comb \cpu|Selector451~3 (
// Equation(s):
// \cpu|Selector451~3_combout  = (\cpu|Selector451~2_combout  & (((\cpu|count_instr [47]) # (!\cpu|reg_out[2]~4_combout )))) # (!\cpu|Selector451~2_combout  & (\cpu|count_cycle [47] & (\cpu|reg_out[2]~4_combout )))

	.dataa(\cpu|Selector451~2_combout ),
	.datab(\cpu|count_cycle [47]),
	.datac(\cpu|reg_out[2]~4_combout ),
	.datad(\cpu|count_instr [47]),
	.cin(gnd),
	.combout(\cpu|Selector451~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector451~3 .lut_mask = 16'hEA4A;
defparam \cpu|Selector451~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N20
fiftyfivenm_lcell_comb \cpu|irq_mask~68 (
// Equation(s):
// \cpu|irq_mask~68_combout  = (\cpu|cpuregs_rs1[15]~1_combout ) # ((!\pll_inst|altpll_component|auto_generated|wire_pll1_locked ) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ))

	.dataa(gnd),
	.datab(\cpu|cpuregs_rs1[15]~1_combout ),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\cpu|irq_mask~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~68 .lut_mask = 16'hCFFF;
defparam \cpu|irq_mask~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N21
dffeas \cpu|irq_mask[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[15] .is_wysiwyg = "true";
defparam \cpu|irq_mask[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N10
fiftyfivenm_lcell_comb \cpu|Selector451~4 (
// Equation(s):
// \cpu|Selector451~4_combout  = (\cpu|reg_out[2]~3_combout  & (((!\cpu|reg_out[2]~0_combout )))) # (!\cpu|reg_out[2]~3_combout  & ((\cpu|reg_out[2]~0_combout  & (\cpu|Selector451~3_combout )) # (!\cpu|reg_out[2]~0_combout  & ((\cpu|irq_mask [15])))))

	.dataa(\cpu|reg_out[2]~3_combout ),
	.datab(\cpu|Selector451~3_combout ),
	.datac(\cpu|reg_out[2]~0_combout ),
	.datad(\cpu|irq_mask [15]),
	.cin(gnd),
	.combout(\cpu|Selector451~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector451~4 .lut_mask = 16'h4F4A;
defparam \cpu|Selector451~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N28
fiftyfivenm_lcell_comb \cpu|Selector451~5 (
// Equation(s):
// \cpu|Selector451~5_combout  = (\cpu|reg_out[2]~3_combout  & ((\cpu|Selector451~4_combout  & (\cpu|timer [15])) # (!\cpu|Selector451~4_combout  & ((\cpu|cpuregs_rs1[15]~1_combout ))))) # (!\cpu|reg_out[2]~3_combout  & (((\cpu|Selector451~4_combout ))))

	.dataa(\cpu|reg_out[2]~3_combout ),
	.datab(\cpu|timer [15]),
	.datac(\cpu|Selector451~4_combout ),
	.datad(\cpu|cpuregs_rs1[15]~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector451~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector451~5 .lut_mask = 16'hDAD0;
defparam \cpu|Selector451~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N20
fiftyfivenm_lcell_comb \cpu|Selector451~6 (
// Equation(s):
// \cpu|Selector451~6_combout  = (\cpu|Selector459~0_combout  & ((\cpu|latched_is_lb~q ) # ((\cpu|reg_out[2]~12_combout  & \cpu|Selector451~5_combout )))) # (!\cpu|Selector459~0_combout  & (((\cpu|reg_out[2]~12_combout  & \cpu|Selector451~5_combout ))))

	.dataa(\cpu|Selector459~0_combout ),
	.datab(\cpu|latched_is_lb~q ),
	.datac(\cpu|reg_out[2]~12_combout ),
	.datad(\cpu|Selector451~5_combout ),
	.cin(gnd),
	.combout(\cpu|Selector451~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector451~6 .lut_mask = 16'hF888;
defparam \cpu|Selector451~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N0
fiftyfivenm_lcell_comb \cpu|Selector451~7 (
// Equation(s):
// \cpu|Selector451~7_combout  = (\cpu|Add10~30_combout ) # ((\cpu|Selector451~0_combout ) # ((\cpu|Selector450~0_combout ) # (\cpu|Selector451~6_combout )))

	.dataa(\cpu|Add10~30_combout ),
	.datab(\cpu|Selector451~0_combout ),
	.datac(\cpu|Selector450~0_combout ),
	.datad(\cpu|Selector451~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector451~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector451~7 .lut_mask = 16'hFFFE;
defparam \cpu|Selector451~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N1
dffeas \cpu|reg_out[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector451~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[15] .is_wysiwyg = "true";
defparam \cpu|reg_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
fiftyfivenm_lcell_comb \cpu|Selector110~5 (
// Equation(s):
// \cpu|Selector110~5_combout  = (\cpu|reg_op2 [2] & ((\cpu|ShiftRight0~41_combout ))) # (!\cpu|reg_op2 [2] & (\cpu|ShiftRight0~44_combout ))

	.dataa(\cpu|reg_op2 [2]),
	.datab(gnd),
	.datac(\cpu|ShiftRight0~44_combout ),
	.datad(\cpu|ShiftRight0~41_combout ),
	.cin(gnd),
	.combout(\cpu|Selector110~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector110~5 .lut_mask = 16'hFA50;
defparam \cpu|Selector110~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
fiftyfivenm_lcell_comb \cpu|ShiftRight0~46 (
// Equation(s):
// \cpu|ShiftRight0~46_combout  = (\cpu|reg_op1 [31] & (((\cpu|alu_out_q[3]~4_combout  & \cpu|ShiftRight0~45_combout )) # (!\cpu|WideNor2~18_combout )))

	.dataa(\cpu|alu_out_q[3]~4_combout ),
	.datab(\cpu|reg_op1 [31]),
	.datac(\cpu|ShiftRight0~45_combout ),
	.datad(\cpu|WideNor2~18_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~46 .lut_mask = 16'h80CC;
defparam \cpu|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
fiftyfivenm_lcell_comb \cpu|Selector110~6 (
// Equation(s):
// \cpu|Selector110~6_combout  = (\cpu|alu_out_q[3]~2_combout  & ((\cpu|ShiftRight0~46_combout ) # ((\cpu|Selector110~5_combout  & \cpu|alu_out_q[9]~3_combout )))) # (!\cpu|alu_out_q[3]~2_combout  & (\cpu|Selector110~5_combout  & 
// ((\cpu|alu_out_q[9]~3_combout ))))

	.dataa(\cpu|alu_out_q[3]~2_combout ),
	.datab(\cpu|Selector110~5_combout ),
	.datac(\cpu|ShiftRight0~46_combout ),
	.datad(\cpu|alu_out_q[9]~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector110~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector110~6 .lut_mask = 16'hECA0;
defparam \cpu|Selector110~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~7 (
// Equation(s):
// \cpu|ShiftLeft1~7_combout  = (!\cpu|reg_op2 [2] & ((\cpu|reg_op2 [3] & ((\cpu|ShiftLeft1~3_combout ))) # (!\cpu|reg_op2 [3] & (\cpu|ShiftLeft1~6_combout ))))

	.dataa(\cpu|reg_op2 [3]),
	.datab(\cpu|reg_op2 [2]),
	.datac(\cpu|ShiftLeft1~6_combout ),
	.datad(\cpu|ShiftLeft1~3_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~7 .lut_mask = 16'h3210;
defparam \cpu|ShiftLeft1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
fiftyfivenm_lcell_comb \cpu|Selector110~0 (
// Equation(s):
// \cpu|Selector110~0_combout  = (!\cpu|WideNor2~8_combout  & ((\cpu|ShiftLeft1~7_combout ) # ((\cpu|reg_op2 [2] & \cpu|ShiftLeft1~13_combout ))))

	.dataa(\cpu|ShiftLeft1~7_combout ),
	.datab(\cpu|reg_op2 [2]),
	.datac(\cpu|ShiftLeft1~13_combout ),
	.datad(\cpu|WideNor2~8_combout ),
	.cin(gnd),
	.combout(\cpu|Selector110~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector110~0 .lut_mask = 16'h00EA;
defparam \cpu|Selector110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
fiftyfivenm_lcell_comb \cpu|Selector110~2 (
// Equation(s):
// \cpu|Selector110~2_combout  = (\cpu|reg_op1 [15] & (\cpu|reg_op2 [15] & ((\cpu|instr_and~q ) # (\cpu|instr_andi~q ))))

	.dataa(\cpu|reg_op1 [15]),
	.datab(\cpu|reg_op2 [15]),
	.datac(\cpu|instr_and~q ),
	.datad(\cpu|instr_andi~q ),
	.cin(gnd),
	.combout(\cpu|Selector110~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector110~2 .lut_mask = 16'h8880;
defparam \cpu|Selector110~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
fiftyfivenm_lcell_comb \cpu|Selector110~1 (
// Equation(s):
// \cpu|Selector110~1_combout  = (\cpu|WideNor2~10_combout  & (!\cpu|WideNor2~9_combout  & (\cpu|reg_op1 [15] $ (\cpu|reg_op2 [15])))) # (!\cpu|WideNor2~10_combout  & ((\cpu|reg_op1 [15]) # ((\cpu|reg_op2 [15]))))

	.dataa(\cpu|reg_op1 [15]),
	.datab(\cpu|reg_op2 [15]),
	.datac(\cpu|WideNor2~10_combout ),
	.datad(\cpu|WideNor2~9_combout ),
	.cin(gnd),
	.combout(\cpu|Selector110~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector110~1 .lut_mask = 16'h0E6E;
defparam \cpu|Selector110~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
fiftyfivenm_lcell_comb \cpu|Selector110~3 (
// Equation(s):
// \cpu|Selector110~3_combout  = (\cpu|Selector110~2_combout ) # ((\cpu|Selector110~1_combout ) # ((\cpu|Add1~48_combout  & \cpu|is_lui_auipc_jal_jalr_addi_add_sub~q )))

	.dataa(\cpu|Add1~48_combout ),
	.datab(\cpu|Selector110~2_combout ),
	.datac(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.datad(\cpu|Selector110~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector110~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector110~3 .lut_mask = 16'hFFEC;
defparam \cpu|Selector110~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
fiftyfivenm_lcell_comb \cpu|ShiftRight0~38 (
// Equation(s):
// \cpu|ShiftRight0~38_combout  = (\cpu|reg_op2 [2] & ((\cpu|ShiftRight0~34_combout ))) # (!\cpu|reg_op2 [2] & (\cpu|ShiftRight0~37_combout ))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [2]),
	.datac(\cpu|ShiftRight0~37_combout ),
	.datad(\cpu|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~38 .lut_mask = 16'hFC30;
defparam \cpu|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
fiftyfivenm_lcell_comb \cpu|Selector110~4 (
// Equation(s):
// \cpu|Selector110~4_combout  = (\cpu|Selector110~3_combout ) # ((!\cpu|reg_op2 [3] & (\cpu|ShiftRight0~38_combout  & !\cpu|alu_out_q[3]~1_combout )))

	.dataa(\cpu|Selector110~3_combout ),
	.datab(\cpu|reg_op2 [3]),
	.datac(\cpu|ShiftRight0~38_combout ),
	.datad(\cpu|alu_out_q[3]~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector110~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector110~4 .lut_mask = 16'hAABA;
defparam \cpu|Selector110~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
fiftyfivenm_lcell_comb \cpu|Selector110~7 (
// Equation(s):
// \cpu|Selector110~7_combout  = (!\cpu|alu_out_q[6]~5_combout  & ((\cpu|Selector110~6_combout ) # ((\cpu|Selector110~0_combout ) # (\cpu|Selector110~4_combout ))))

	.dataa(\cpu|Selector110~6_combout ),
	.datab(\cpu|Selector110~0_combout ),
	.datac(\cpu|alu_out_q[6]~5_combout ),
	.datad(\cpu|Selector110~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector110~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector110~7 .lut_mask = 16'h0F0E;
defparam \cpu|Selector110~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \cpu|alu_out_q[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector110~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[15] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
fiftyfivenm_lcell_comb \cpu|Selector142~0 (
// Equation(s):
// \cpu|Selector142~0_combout  = (\cpu|latched_stalu~q  & ((\cpu|alu_out_q [15]))) # (!\cpu|latched_stalu~q  & (\cpu|reg_out [15]))

	.dataa(gnd),
	.datab(\cpu|reg_out [15]),
	.datac(\cpu|latched_stalu~q ),
	.datad(\cpu|alu_out_q [15]),
	.cin(gnd),
	.combout(\cpu|Selector142~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector142~0 .lut_mask = 16'hFC0C;
defparam \cpu|Selector142~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
fiftyfivenm_lcell_comb \cpu|Selector174~0 (
// Equation(s):
// \cpu|Selector174~0_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & ((\cpu|Selector142~0_combout ))) # (!\cpu|latched_store~q  & (\cpu|reg_next_pc [15]))))

	.dataa(\cpu|reg_next_pc [15]),
	.datab(\cpu|latched_branch~q ),
	.datac(\cpu|latched_store~q ),
	.datad(\cpu|Selector142~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector174~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector174~0 .lut_mask = 16'hC808;
defparam \cpu|Selector174~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
fiftyfivenm_lcell_comb \cpu|Selector174~1 (
// Equation(s):
// \cpu|Selector174~1_combout  = (\cpu|Selector174~0_combout ) # ((\cpu|reg_next_pc [15] & \cpu|WideOr26~combout ))

	.dataa(\cpu|reg_next_pc [15]),
	.datab(gnd),
	.datac(\cpu|WideOr26~combout ),
	.datad(\cpu|Selector174~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector174~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector174~1 .lut_mask = 16'hFFA0;
defparam \cpu|Selector174~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N31
dffeas \cpu|reg_next_pc[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[15]~61_combout ),
	.asdata(\cpu|Selector174~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[15] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
fiftyfivenm_lcell_comb \cpu|Selector142~1 (
// Equation(s):
// \cpu|Selector142~1_combout  = (!\cpu|irq_state [0] & ((\cpu|always18~8_combout  & ((\cpu|Selector142~0_combout ))) # (!\cpu|always18~8_combout  & (\cpu|Add3~28_combout ))))

	.dataa(\cpu|Add3~28_combout ),
	.datab(\cpu|always18~8_combout ),
	.datac(\cpu|irq_state [0]),
	.datad(\cpu|Selector142~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector142~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector142~1 .lut_mask = 16'h0E02;
defparam \cpu|Selector142~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
fiftyfivenm_lcell_comb \cpu|Selector142~2 (
// Equation(s):
// \cpu|Selector142~2_combout  = (!\cpu|irq_state [1] & ((\cpu|Selector142~1_combout ) # ((\cpu|irq_state [0] & \cpu|reg_next_pc [15]))))

	.dataa(\cpu|irq_state [0]),
	.datab(\cpu|irq_state [1]),
	.datac(\cpu|reg_next_pc [15]),
	.datad(\cpu|Selector142~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector142~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector142~2 .lut_mask = 16'h3320;
defparam \cpu|Selector142~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N3
dffeas \cpu|cpuregs_rtl_1_bypass[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector142~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
fiftyfivenm_lcell_comb \cpu|reg_op2[15]~14 (
// Equation(s):
// \cpu|reg_op2[15]~14_combout  = (\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1_bypass [28])) # (!\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1|auto_generated|ram_block1a15 )))

	.dataa(\cpu|cpuregs_rtl_1_bypass [28]),
	.datab(\cpu|cpuregs~7_combout ),
	.datac(gnd),
	.datad(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\cpu|reg_op2[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[15]~14 .lut_mask = 16'hBB88;
defparam \cpu|reg_op2[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N27
dffeas \cpu|reg_op2[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[15]~14_combout ),
	.asdata(\cpu|decoded_imm [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|reg_op2[6]~39_combout ),
	.sload(\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[15] .is_wysiwyg = "true";
defparam \cpu|reg_op2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
fiftyfivenm_lcell_comb \cpu|mem_la_wdata[15]~8 (
// Equation(s):
// \cpu|mem_la_wdata[15]~8_combout  = (\cpu|mem_wordsize.10~q  & (\cpu|reg_op2 [7])) # (!\cpu|mem_wordsize.10~q  & ((\cpu|reg_op2 [15])))

	.dataa(\cpu|mem_wordsize.10~q ),
	.datab(gnd),
	.datac(\cpu|reg_op2 [7]),
	.datad(\cpu|reg_op2 [15]),
	.cin(gnd),
	.combout(\cpu|mem_la_wdata[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_wdata[15]~8 .lut_mask = 16'hF5A0;
defparam \cpu|mem_la_wdata[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N9
dffeas \cpu|mem_wdata[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_la_wdata[15]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[15] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
fiftyfivenm_lcell_comb \seg2_reg~28 (
// Equation(s):
// \seg2_reg~28_combout  = (\cpu|mem_wdata [15] & (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & \pll_inst|altpll_component|auto_generated|wire_pll1_locked ))

	.dataa(gnd),
	.datab(\cpu|mem_wdata [15]),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\seg2_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg~28 .lut_mask = 16'hC000;
defparam \seg2_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N26
fiftyfivenm_lcell_comb \seg1_reg[15]~feeder (
// Equation(s):
// \seg1_reg[15]~feeder_combout  = \seg2_reg~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\seg2_reg~28_combout ),
	.cin(gnd),
	.combout(\seg1_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \seg1_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \seg1_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N28
fiftyfivenm_lcell_comb \cpu|Selector44~0 (
// Equation(s):
// \cpu|Selector44~0_combout  = (!\cpu|mem_wordsize.10~q  & ((!\cpu|mem_wordsize.01~q ) # (!\cpu|reg_op1 [1])))

	.dataa(gnd),
	.datab(\cpu|reg_op1 [1]),
	.datac(\cpu|mem_wordsize.01~q ),
	.datad(\cpu|mem_wordsize.10~q ),
	.cin(gnd),
	.combout(\cpu|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector44~0 .lut_mask = 16'h003F;
defparam \cpu|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N10
fiftyfivenm_lcell_comb \cpu|mem_wstrb~5 (
// Equation(s):
// \cpu|mem_wstrb~5_combout  = (\cpu|mem_wstrb~0_combout  & ((\cpu|Selector44~0_combout ) # ((\cpu|reg_out[2]~14_combout  & !\cpu|reg_op1 [1]))))

	.dataa(\cpu|reg_out[2]~14_combout ),
	.datab(\cpu|Selector44~0_combout ),
	.datac(\cpu|mem_wstrb~0_combout ),
	.datad(\cpu|reg_op1 [1]),
	.cin(gnd),
	.combout(\cpu|mem_wstrb~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wstrb~5 .lut_mask = 16'hC0E0;
defparam \cpu|mem_wstrb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N11
dffeas \cpu|mem_wstrb[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_wstrb~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_wstrb[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wstrb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wstrb[1] .is_wysiwyg = "true";
defparam \cpu|mem_wstrb[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N6
fiftyfivenm_lcell_comb \seg1_reg[12]~15 (
// Equation(s):
// \seg1_reg[12]~15_combout  = (((\cpu|mem_wstrb [1] & \always6~0_combout )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\cpu|mem_wstrb [1]),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\always6~0_combout ),
	.cin(gnd),
	.combout(\seg1_reg[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \seg1_reg[12]~15 .lut_mask = 16'hDF5F;
defparam \seg1_reg[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N27
dffeas \seg1_reg[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg1_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seg1_reg[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[15] .is_wysiwyg = "true";
defparam \seg1_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N28
fiftyfivenm_lcell_comb \led_reg~26 (
// Equation(s):
// \led_reg~26_combout  = (\cpu|mem_wdata [15]) # ((!\pll_inst|altpll_component|auto_generated|wire_pll1_locked ) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ))

	.dataa(gnd),
	.datab(\cpu|mem_wdata [15]),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\led_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~26 .lut_mask = 16'hCFFF;
defparam \led_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N6
fiftyfivenm_lcell_comb \led_reg[8]~35 (
// Equation(s):
// \led_reg[8]~35_combout  = (((\always3~0_combout  & \cpu|mem_wstrb [1])) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\always3~0_combout ),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\cpu|mem_wstrb [1]),
	.cin(gnd),
	.combout(\led_reg[8]~35_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg[8]~35 .lut_mask = 16'hDF5F;
defparam \led_reg[8]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N29
dffeas \led_reg[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_reg[8]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[15] .is_wysiwyg = "true";
defparam \led_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N26
fiftyfivenm_lcell_comb \mem_rdata[15]~83 (
// Equation(s):
// \mem_rdata[15]~83_combout  = (\mem_rdata[21]~5_combout  & (((\mem_rdata[21]~3_combout )) # (!\simpleuart|recv_buf_valid~q ))) # (!\mem_rdata[21]~5_combout  & (((!\mem_rdata[21]~3_combout  & led_reg[15]))))

	.dataa(\simpleuart|recv_buf_valid~q ),
	.datab(\mem_rdata[21]~5_combout ),
	.datac(\mem_rdata[21]~3_combout ),
	.datad(led_reg[15]),
	.cin(gnd),
	.combout(\mem_rdata[15]~83_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[15]~83 .lut_mask = 16'hC7C4;
defparam \mem_rdata[15]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N28
fiftyfivenm_lcell_comb \seg2_reg[12]~39 (
// Equation(s):
// \seg2_reg[12]~39_combout  = (((\always6~1_combout  & \cpu|mem_wstrb [1])) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\always6~1_combout ),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\cpu|mem_wstrb [1]),
	.cin(gnd),
	.combout(\seg2_reg[12]~39_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg[12]~39 .lut_mask = 16'hDF5F;
defparam \seg2_reg[12]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N27
dffeas \seg2_reg[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[12]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[15] .is_wysiwyg = "true";
defparam \seg2_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N26
fiftyfivenm_lcell_comb \mem_rdata[15]~84 (
// Equation(s):
// \mem_rdata[15]~84_combout  = (\mem_rdata[15]~83_combout  & ((seg1_reg[15]) # ((!\mem_rdata[21]~2_combout )))) # (!\mem_rdata[15]~83_combout  & (((seg2_reg[15] & \mem_rdata[21]~2_combout ))))

	.dataa(seg1_reg[15]),
	.datab(\mem_rdata[15]~83_combout ),
	.datac(seg2_reg[15]),
	.datad(\mem_rdata[21]~2_combout ),
	.cin(gnd),
	.combout(\mem_rdata[15]~84_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[15]~84 .lut_mask = 16'hB8CC;
defparam \mem_rdata[15]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N20
fiftyfivenm_lcell_comb \simpleuart|cfg_divider[15]~10 (
// Equation(s):
// \simpleuart|cfg_divider[15]~10_combout  = (((\simpleuart_reg_div_sel~combout  & \cpu|mem_wstrb [1])) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\simpleuart_reg_div_sel~combout ),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\cpu|mem_wstrb [1]),
	.cin(gnd),
	.combout(\simpleuart|cfg_divider[15]~10_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|cfg_divider[15]~10 .lut_mask = 16'hDF5F;
defparam \simpleuart|cfg_divider[15]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N1
dffeas \simpleuart|cfg_divider[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simpleuart|cfg_divider[15]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [15]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[15] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X26_Y9_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\ram_wren~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|mem_wdata [31],\cpu|mem_wdata [15]}),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_bkf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X26_Y13_N0
fiftyfivenm_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "hx8kdemo_fw.hex";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F29B5A62642A4408B29B4A624094CA261511151054A92A8000080000000000000000;
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N28
fiftyfivenm_lcell_comb \mem_rdata[15]~85 (
// Equation(s):
// \mem_rdata[15]~85_combout  = (\mem_rdata[21]~9_combout  & ((\mem_rdata[21]~8_combout  & ((\rom_inst|altsyncram_component|auto_generated|q_a [15]))) # (!\mem_rdata[21]~8_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # 
// (!\mem_rdata[21]~9_combout  & (\mem_rdata[21]~8_combout ))

	.dataa(\mem_rdata[21]~9_combout ),
	.datab(\mem_rdata[21]~8_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\rom_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\mem_rdata[15]~85_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[15]~85 .lut_mask = 16'hEC64;
defparam \mem_rdata[15]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N6
fiftyfivenm_lcell_comb \mem_rdata[15] (
// Equation(s):
// mem_rdata[15] = (\mem_rdata[21]~10_combout  & ((\mem_rdata[15]~85_combout  & ((\simpleuart|cfg_divider [15]))) # (!\mem_rdata[15]~85_combout  & (\mem_rdata[15]~84_combout )))) # (!\mem_rdata[21]~10_combout  & (((\mem_rdata[15]~85_combout ))))

	.dataa(\mem_rdata[15]~84_combout ),
	.datab(\simpleuart|cfg_divider [15]),
	.datac(\mem_rdata[21]~10_combout ),
	.datad(\mem_rdata[15]~85_combout ),
	.cin(gnd),
	.combout(mem_rdata[15]),
	.cout());
// synopsys translate_off
defparam \mem_rdata[15] .lut_mask = 16'hCFA0;
defparam \mem_rdata[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N24
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched_noshuffle[15]~16 (
// Equation(s):
// \cpu|mem_rdata_latched_noshuffle[15]~16_combout  = (\cpu|mem_xfer~combout  & ((mem_rdata[15]))) # (!\cpu|mem_xfer~combout  & (\cpu|mem_rdata_q [15]))

	.dataa(\cpu|mem_rdata_q [15]),
	.datab(gnd),
	.datac(\cpu|mem_xfer~combout ),
	.datad(mem_rdata[15]),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched_noshuffle[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched_noshuffle[15]~16 .lut_mask = 16'hFA0A;
defparam \cpu|mem_rdata_latched_noshuffle[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N22
fiftyfivenm_lcell_comb \cpu|decoded_imm_uj[20]~16 (
// Equation(s):
// \cpu|decoded_imm_uj[20]~16_combout  = (\cpu|mem_la_secondword~q  & ((\cpu|mem_rdata_latched_noshuffle[15]~16_combout ))) # (!\cpu|mem_la_secondword~q  & (\cpu|mem_rdata_latched_noshuffle[31]~15_combout ))

	.dataa(\cpu|mem_rdata_latched_noshuffle[31]~15_combout ),
	.datab(\cpu|mem_rdata_latched_noshuffle[15]~16_combout ),
	.datac(gnd),
	.datad(\cpu|mem_la_secondword~q ),
	.cin(gnd),
	.combout(\cpu|decoded_imm_uj[20]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm_uj[20]~16 .lut_mask = 16'hCCAA;
defparam \cpu|decoded_imm_uj[20]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N10
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[31]~12 (
// Equation(s):
// \cpu|mem_rdata_q[31]~12_combout  = (\cpu|mem_xfer~combout  & ((\cpu|decoded_imm_uj[20]~16_combout ))) # (!\cpu|mem_xfer~combout  & (\cpu|mem_rdata_q [31]))

	.dataa(\cpu|mem_xfer~combout ),
	.datab(gnd),
	.datac(\cpu|mem_rdata_q [31]),
	.datad(\cpu|decoded_imm_uj[20]~16_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[31]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[31]~12 .lut_mask = 16'hFA50;
defparam \cpu|mem_rdata_q[31]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N8
fiftyfivenm_lcell_comb \cpu|WideOr3~0 (
// Equation(s):
// \cpu|WideOr3~0_combout  = (!\cpu|decoded_imm_uj[14]~12_combout  & \cpu|decoded_imm_uj[15]~13_combout )

	.dataa(gnd),
	.datab(\cpu|decoded_imm_uj[14]~12_combout ),
	.datac(\cpu|decoded_imm_uj[15]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr3~0 .lut_mask = 16'h3030;
defparam \cpu|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N18
fiftyfivenm_lcell_comb \cpu|Mux29~0 (
// Equation(s):
// \cpu|Mux29~0_combout  = (\cpu|mem_rdata_q[31]~12_combout  & ((\cpu|decoded_imm_uj[13]~11_combout ) # ((\cpu|WideOr3~0_combout  & !\cpu|mem_rdata_q~32_combout ))))

	.dataa(\cpu|mem_rdata_q[31]~12_combout ),
	.datab(\cpu|WideOr3~0_combout ),
	.datac(\cpu|decoded_imm_uj[13]~11_combout ),
	.datad(\cpu|mem_rdata_q~32_combout ),
	.cin(gnd),
	.combout(\cpu|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux29~0 .lut_mask = 16'hA0A8;
defparam \cpu|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N28
fiftyfivenm_lcell_comb \cpu|Mux14~0 (
// Equation(s):
// \cpu|Mux14~0_combout  = (\cpu|decoded_rd[4]~0_combout  & ((\cpu|mem_rdata_q[17]~4_combout ) # ((\cpu|decoded_imm_uj[13]~11_combout  & !\cpu|decoded_imm_uj[14]~12_combout )))) # (!\cpu|decoded_rd[4]~0_combout  & (\cpu|decoded_imm_uj[13]~11_combout  & 
// ((!\cpu|decoded_imm_uj[14]~12_combout ))))

	.dataa(\cpu|decoded_rd[4]~0_combout ),
	.datab(\cpu|decoded_imm_uj[13]~11_combout ),
	.datac(\cpu|mem_rdata_q[17]~4_combout ),
	.datad(\cpu|decoded_imm_uj[14]~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~0 .lut_mask = 16'hA0EC;
defparam \cpu|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N14
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[21]~33 (
// Equation(s):
// \cpu|mem_rdata_q[21]~33_combout  = (!\cpu|decoded_imm_uj[14]~12_combout  & ((\cpu|decoded_imm_uj[13]~11_combout ) # (!\cpu|Mux16~2_combout )))

	.dataa(\cpu|Mux16~2_combout ),
	.datab(\cpu|decoded_imm_uj[14]~12_combout ),
	.datac(\cpu|decoded_imm_uj[13]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[21]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[21]~33 .lut_mask = 16'h3131;
defparam \cpu|mem_rdata_q[21]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N14
fiftyfivenm_lcell_comb \cpu|Mux14~1 (
// Equation(s):
// \cpu|Mux14~1_combout  = (\cpu|mem_rdata_q[31]~12_combout  & ((\cpu|Mux14~0_combout ) # ((\cpu|mem_rdata_q[17]~4_combout  & !\cpu|mem_rdata_q[21]~33_combout )))) # (!\cpu|mem_rdata_q[31]~12_combout  & (((\cpu|mem_rdata_q[17]~4_combout  & 
// !\cpu|mem_rdata_q[21]~33_combout ))))

	.dataa(\cpu|mem_rdata_q[31]~12_combout ),
	.datab(\cpu|Mux14~0_combout ),
	.datac(\cpu|mem_rdata_q[17]~4_combout ),
	.datad(\cpu|mem_rdata_q[21]~33_combout ),
	.cin(gnd),
	.combout(\cpu|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~1 .lut_mask = 16'h88F8;
defparam \cpu|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N0
fiftyfivenm_lcell_comb \cpu|mem_rdata_q~44 (
// Equation(s):
// \cpu|mem_rdata_q~44_combout  = (\cpu|mem_rdata_q[31]~12_combout  & ((\cpu|decoded_imm_uj[13]~11_combout ) # ((!\cpu|decoded_imm_uj[14]~12_combout  & \cpu|decoded_imm_uj[15]~13_combout ))))

	.dataa(\cpu|decoded_imm_uj[14]~12_combout ),
	.datab(\cpu|decoded_imm_uj[15]~13_combout ),
	.datac(\cpu|decoded_imm_uj[13]~11_combout ),
	.datad(\cpu|mem_rdata_q[31]~12_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q~44 .lut_mask = 16'hF400;
defparam \cpu|mem_rdata_q~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N26
fiftyfivenm_lcell_comb \cpu|Mux44~0 (
// Equation(s):
// \cpu|Mux44~0_combout  = (\cpu|mem_rdata_latched[1]~40_combout  & (\cpu|mem_rdata_latched[0]~22_combout )) # (!\cpu|mem_rdata_latched[1]~40_combout  & ((\cpu|mem_rdata_latched[0]~22_combout  & (\cpu|Mux14~1_combout )) # 
// (!\cpu|mem_rdata_latched[0]~22_combout  & ((\cpu|mem_rdata_q~44_combout )))))

	.dataa(\cpu|mem_rdata_latched[1]~40_combout ),
	.datab(\cpu|mem_rdata_latched[0]~22_combout ),
	.datac(\cpu|Mux14~1_combout ),
	.datad(\cpu|mem_rdata_q~44_combout ),
	.cin(gnd),
	.combout(\cpu|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux44~0 .lut_mask = 16'hD9C8;
defparam \cpu|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N4
fiftyfivenm_lcell_comb \cpu|Mux44~1 (
// Equation(s):
// \cpu|Mux44~1_combout  = (\cpu|Mux44~0_combout  & ((\cpu|mem_rdata_q[31]~12_combout ) # ((!\cpu|mem_rdata_latched[1]~40_combout )))) # (!\cpu|Mux44~0_combout  & (((\cpu|Mux29~0_combout  & \cpu|mem_rdata_latched[1]~40_combout ))))

	.dataa(\cpu|mem_rdata_q[31]~12_combout ),
	.datab(\cpu|Mux29~0_combout ),
	.datac(\cpu|Mux44~0_combout ),
	.datad(\cpu|mem_rdata_latched[1]~40_combout ),
	.cin(gnd),
	.combout(\cpu|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux44~1 .lut_mask = 16'hACF0;
defparam \cpu|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y3_N11
dffeas \cpu|mem_rdata_q[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_rdata_q[31]~12_combout ),
	.asdata(\cpu|Mux44~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[31] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N9
dffeas \cpu|decoded_imm[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm[14]~2_combout ),
	.asdata(\cpu|mem_rdata_q [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Selector61~0_combout ),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[14] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N30
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[14]~48 (
// Equation(s):
// \cpu|cpuregs_rs1[14]~48_combout  = (\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0_bypass [27])) # (!\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0|auto_generated|ram_block1a14 )))

	.dataa(\cpu|cpuregs_rtl_0_bypass [27]),
	.datab(\cpu|cpuregs~3_combout ),
	.datac(gnd),
	.datad(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[14]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[14]~48 .lut_mask = 16'hBB88;
defparam \cpu|cpuregs_rs1[14]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N16
fiftyfivenm_lcell_comb \cpu|Selector492~0 (
// Equation(s):
// \cpu|Selector492~0_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|is_lui_auipc_jal~q ) # ((\cpu|WideOr22~combout  & \cpu|cpuregs_rs1[14]~48_combout ))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|cpuregs_rs1[14]~48_combout ),
	.datad(\cpu|is_lui_auipc_jal~q ),
	.cin(gnd),
	.combout(\cpu|Selector492~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector492~0 .lut_mask = 16'hCC80;
defparam \cpu|Selector492~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N26
fiftyfivenm_lcell_comb \cpu|Selector492~1 (
// Equation(s):
// \cpu|Selector492~1_combout  = (\cpu|Selector506~5_combout  & (((\cpu|Selector492~0_combout )))) # (!\cpu|Selector506~5_combout  & ((\cpu|Selector492~0_combout  & ((\cpu|reg_pc [14]))) # (!\cpu|Selector492~0_combout  & (\cpu|Add13~28_combout ))))

	.dataa(\cpu|Add13~28_combout ),
	.datab(\cpu|reg_pc [14]),
	.datac(\cpu|Selector506~5_combout ),
	.datad(\cpu|Selector492~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector492~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector492~1 .lut_mask = 16'hFC0A;
defparam \cpu|Selector492~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
fiftyfivenm_lcell_comb \cpu|Selector492~2 (
// Equation(s):
// \cpu|Selector492~2_combout  = (\cpu|Selector492~1_combout  & (((!\cpu|is_lui_auipc_jal~q ) # (!\cpu|cpu_state.cpu_state_ld_rs1~q )) # (!\cpu|instr_lui~q )))

	.dataa(\cpu|instr_lui~q ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|Selector492~1_combout ),
	.datad(\cpu|is_lui_auipc_jal~q ),
	.cin(gnd),
	.combout(\cpu|Selector492~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector492~2 .lut_mask = 16'h70F0;
defparam \cpu|Selector492~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N27
dffeas \cpu|reg_op1[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector492~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[14] .is_wysiwyg = "true";
defparam \cpu|reg_op1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
fiftyfivenm_lcell_comb \cpu|ShiftRight0~26 (
// Equation(s):
// \cpu|ShiftRight0~26_combout  = (\cpu|reg_op2 [1] & ((\cpu|reg_op1 [16]))) # (!\cpu|reg_op2 [1] & (\cpu|reg_op1 [14]))

	.dataa(\cpu|reg_op1 [14]),
	.datab(\cpu|reg_op1 [16]),
	.datac(\cpu|reg_op2 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~26 .lut_mask = 16'hCACA;
defparam \cpu|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
fiftyfivenm_lcell_comb \cpu|ShiftRight0~28 (
// Equation(s):
// \cpu|ShiftRight0~28_combout  = (\cpu|reg_op2 [0] & (\cpu|ShiftRight0~26_combout )) # (!\cpu|reg_op2 [0] & ((\cpu|ShiftRight0~27_combout )))

	.dataa(\cpu|reg_op2 [0]),
	.datab(gnd),
	.datac(\cpu|ShiftRight0~26_combout ),
	.datad(\cpu|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~28 .lut_mask = 16'hF5A0;
defparam \cpu|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
fiftyfivenm_lcell_comb \cpu|ShiftRight0~54 (
// Equation(s):
// \cpu|ShiftRight0~54_combout  = (\cpu|reg_op2 [2] & ((\cpu|ShiftRight0~12_combout ))) # (!\cpu|reg_op2 [2] & (\cpu|ShiftRight0~28_combout ))

	.dataa(\cpu|ShiftRight0~28_combout ),
	.datab(gnd),
	.datac(\cpu|reg_op2 [2]),
	.datad(\cpu|ShiftRight0~12_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~54 .lut_mask = 16'hFA0A;
defparam \cpu|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
fiftyfivenm_lcell_comb \cpu|ShiftRight0~24 (
// Equation(s):
// \cpu|ShiftRight0~24_combout  = (\cpu|reg_op2 [0] & ((\cpu|reg_op1 [6]))) # (!\cpu|reg_op2 [0] & (\cpu|reg_op1 [5]))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [0]),
	.datac(\cpu|reg_op1 [5]),
	.datad(\cpu|reg_op1 [6]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~24 .lut_mask = 16'hFC30;
defparam \cpu|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
fiftyfivenm_lcell_comb \cpu|ShiftRight0~23 (
// Equation(s):
// \cpu|ShiftRight0~23_combout  = (\cpu|reg_op2 [1] & ((\cpu|reg_op2 [0] & (\cpu|reg_op1 [8])) # (!\cpu|reg_op2 [0] & ((\cpu|reg_op1 [7])))))

	.dataa(\cpu|reg_op1 [8]),
	.datab(\cpu|reg_op2 [0]),
	.datac(\cpu|reg_op1 [7]),
	.datad(\cpu|reg_op2 [1]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~23 .lut_mask = 16'hB800;
defparam \cpu|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
fiftyfivenm_lcell_comb \cpu|ShiftRight0~25 (
// Equation(s):
// \cpu|ShiftRight0~25_combout  = (\cpu|ShiftRight0~23_combout ) # ((\cpu|ShiftRight0~24_combout  & !\cpu|reg_op2 [1]))

	.dataa(\cpu|ShiftRight0~24_combout ),
	.datab(\cpu|reg_op2 [1]),
	.datac(gnd),
	.datad(\cpu|ShiftRight0~23_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~25 .lut_mask = 16'hFF22;
defparam \cpu|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
fiftyfivenm_lcell_comb \cpu|Selector120~3 (
// Equation(s):
// \cpu|Selector120~3_combout  = (\cpu|alu_out_q[6]~7_combout  & ((\cpu|ShiftRight0~54_combout ) # ((\cpu|alu_out_q[6]~6_combout )))) # (!\cpu|alu_out_q[6]~7_combout  & (((\cpu|ShiftRight0~25_combout  & !\cpu|alu_out_q[6]~6_combout ))))

	.dataa(\cpu|alu_out_q[6]~7_combout ),
	.datab(\cpu|ShiftRight0~54_combout ),
	.datac(\cpu|ShiftRight0~25_combout ),
	.datad(\cpu|alu_out_q[6]~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector120~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector120~3 .lut_mask = 16'hAAD8;
defparam \cpu|Selector120~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
fiftyfivenm_lcell_comb \cpu|ShiftRight0~90 (
// Equation(s):
// \cpu|ShiftRight0~90_combout  = (\cpu|ShiftRight0~89_combout ) # ((\cpu|ShiftRight0~20_combout  & !\cpu|reg_op2 [2]))

	.dataa(\cpu|ShiftRight0~20_combout ),
	.datab(\cpu|ShiftRight0~89_combout ),
	.datac(\cpu|reg_op2 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~90 .lut_mask = 16'hCECE;
defparam \cpu|ShiftRight0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
fiftyfivenm_lcell_comb \cpu|Selector120~4 (
// Equation(s):
// \cpu|Selector120~4_combout  = (\cpu|alu_out_q[6]~6_combout  & ((\cpu|Selector120~3_combout  & ((\cpu|ShiftRight0~90_combout ))) # (!\cpu|Selector120~3_combout  & (\cpu|ShiftRight0~31_combout )))) # (!\cpu|alu_out_q[6]~6_combout  & 
// (\cpu|Selector120~3_combout ))

	.dataa(\cpu|alu_out_q[6]~6_combout ),
	.datab(\cpu|Selector120~3_combout ),
	.datac(\cpu|ShiftRight0~31_combout ),
	.datad(\cpu|ShiftRight0~90_combout ),
	.cin(gnd),
	.combout(\cpu|Selector120~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector120~4 .lut_mask = 16'hEC64;
defparam \cpu|Selector120~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
fiftyfivenm_lcell_comb \cpu|Selector120~1 (
// Equation(s):
// \cpu|Selector120~1_combout  = (\cpu|reg_op1 [5] & (\cpu|reg_op2 [5] & ((\cpu|instr_and~q ) # (\cpu|instr_andi~q ))))

	.dataa(\cpu|instr_and~q ),
	.datab(\cpu|reg_op1 [5]),
	.datac(\cpu|reg_op2 [5]),
	.datad(\cpu|instr_andi~q ),
	.cin(gnd),
	.combout(\cpu|Selector120~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector120~1 .lut_mask = 16'hC080;
defparam \cpu|Selector120~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
fiftyfivenm_lcell_comb \cpu|Selector120~2 (
// Equation(s):
// \cpu|Selector120~2_combout  = (\cpu|Selector120~1_combout ) # ((\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q  & \cpu|Add1~28_combout ))

	.dataa(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.datab(\cpu|Add1~28_combout ),
	.datac(\cpu|Selector120~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Selector120~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector120~2 .lut_mask = 16'hF8F8;
defparam \cpu|Selector120~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
fiftyfivenm_lcell_comb \cpu|Selector120~0 (
// Equation(s):
// \cpu|Selector120~0_combout  = (\cpu|WideNor2~10_combout  & (!\cpu|WideNor2~9_combout  & (\cpu|reg_op1 [5] $ (\cpu|reg_op2 [5])))) # (!\cpu|WideNor2~10_combout  & (((\cpu|reg_op1 [5]) # (\cpu|reg_op2 [5]))))

	.dataa(\cpu|WideNor2~9_combout ),
	.datab(\cpu|reg_op1 [5]),
	.datac(\cpu|reg_op2 [5]),
	.datad(\cpu|WideNor2~10_combout ),
	.cin(gnd),
	.combout(\cpu|Selector120~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector120~0 .lut_mask = 16'h14FC;
defparam \cpu|Selector120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
fiftyfivenm_lcell_comb \cpu|Selector120~5 (
// Equation(s):
// \cpu|Selector120~5_combout  = (\cpu|Selector120~2_combout ) # ((\cpu|Selector120~0_combout ) # ((\cpu|Selector120~4_combout  & !\cpu|WideNor2~5_combout )))

	.dataa(\cpu|Selector120~4_combout ),
	.datab(\cpu|Selector120~2_combout ),
	.datac(\cpu|WideNor2~5_combout ),
	.datad(\cpu|Selector120~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector120~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector120~5 .lut_mask = 16'hFFCE;
defparam \cpu|Selector120~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
fiftyfivenm_lcell_comb \cpu|Selector120~6 (
// Equation(s):
// \cpu|Selector120~6_combout  = (!\cpu|alu_out_q[6]~5_combout  & ((\cpu|Selector120~5_combout ) # ((!\cpu|WideNor2~8_combout  & \cpu|ShiftLeft1~47_combout ))))

	.dataa(\cpu|WideNor2~8_combout ),
	.datab(\cpu|alu_out_q[6]~5_combout ),
	.datac(\cpu|Selector120~5_combout ),
	.datad(\cpu|ShiftLeft1~47_combout ),
	.cin(gnd),
	.combout(\cpu|Selector120~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector120~6 .lut_mask = 16'h3130;
defparam \cpu|Selector120~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N27
dffeas \cpu|alu_out_q[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector120~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[5] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N14
fiftyfivenm_lcell_comb \cpu|Selector152~0 (
// Equation(s):
// \cpu|Selector152~0_combout  = (\cpu|latched_stalu~q  & ((\cpu|alu_out_q [5]))) # (!\cpu|latched_stalu~q  & (\cpu|reg_out [5]))

	.dataa(gnd),
	.datab(\cpu|latched_stalu~q ),
	.datac(\cpu|reg_out [5]),
	.datad(\cpu|alu_out_q [5]),
	.cin(gnd),
	.combout(\cpu|Selector152~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector152~0 .lut_mask = 16'hFC30;
defparam \cpu|Selector152~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N0
fiftyfivenm_lcell_comb \cpu|Selector184~0 (
// Equation(s):
// \cpu|Selector184~0_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & (\cpu|Selector152~0_combout )) # (!\cpu|latched_store~q  & ((\cpu|reg_next_pc [5])))))

	.dataa(\cpu|latched_branch~q ),
	.datab(\cpu|latched_store~q ),
	.datac(\cpu|Selector152~0_combout ),
	.datad(\cpu|reg_next_pc [5]),
	.cin(gnd),
	.combout(\cpu|Selector184~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector184~0 .lut_mask = 16'hA280;
defparam \cpu|Selector184~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N10
fiftyfivenm_lcell_comb \cpu|Selector184~1 (
// Equation(s):
// \cpu|Selector184~1_combout  = (\cpu|Selector184~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [5]))

	.dataa(\cpu|WideOr26~combout ),
	.datab(\cpu|reg_next_pc [5]),
	.datac(gnd),
	.datad(\cpu|Selector184~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector184~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector184~1 .lut_mask = 16'hFF88;
defparam \cpu|Selector184~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N11
dffeas \cpu|reg_next_pc[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[5]~41_combout ),
	.asdata(\cpu|Selector184~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[5] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N28
fiftyfivenm_lcell_comb \cpu|reg_pc~14 (
// Equation(s):
// \cpu|reg_pc~14_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|Selector184~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [5]))))

	.dataa(\cpu|WideOr26~combout ),
	.datab(\cpu|reg_next_pc [5]),
	.datac(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datad(\cpu|Selector184~0_combout ),
	.cin(gnd),
	.combout(\cpu|reg_pc~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~14 .lut_mask = 16'hF080;
defparam \cpu|reg_pc~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y7_N29
dffeas \cpu|reg_pc[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[5] .is_wysiwyg = "true";
defparam \cpu|reg_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N6
fiftyfivenm_lcell_comb \cpu|Selector152~1 (
// Equation(s):
// \cpu|Selector152~1_combout  = (!\cpu|irq_state [0] & ((\cpu|always18~8_combout  & ((\cpu|Selector152~0_combout ))) # (!\cpu|always18~8_combout  & (\cpu|Add3~8_combout ))))

	.dataa(\cpu|Add3~8_combout ),
	.datab(\cpu|irq_state [0]),
	.datac(\cpu|Selector152~0_combout ),
	.datad(\cpu|always18~8_combout ),
	.cin(gnd),
	.combout(\cpu|Selector152~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector152~1 .lut_mask = 16'h3022;
defparam \cpu|Selector152~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N16
fiftyfivenm_lcell_comb \cpu|Selector152~2 (
// Equation(s):
// \cpu|Selector152~2_combout  = (!\cpu|irq_state [1] & ((\cpu|Selector152~1_combout ) # ((\cpu|irq_state [0] & \cpu|reg_next_pc [5]))))

	.dataa(\cpu|Selector152~1_combout ),
	.datab(\cpu|irq_state [0]),
	.datac(\cpu|irq_state [1]),
	.datad(\cpu|reg_next_pc [5]),
	.cin(gnd),
	.combout(\cpu|Selector152~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector152~2 .lut_mask = 16'h0E0A;
defparam \cpu|Selector152~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N9
dffeas \cpu|cpuregs_rtl_1_bypass[37] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector133~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N8
fiftyfivenm_lcell_comb \cpu|reg_op2[24]~23 (
// Equation(s):
// \cpu|reg_op2[24]~23_combout  = (\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1_bypass [37]))) # (!\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1|auto_generated|ram_block1a24 ))

	.dataa(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a24 ),
	.datab(\cpu|cpuregs_rtl_1_bypass [37]),
	.datac(gnd),
	.datad(\cpu|cpuregs~7_combout ),
	.cin(gnd),
	.combout(\cpu|reg_op2[24]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[24]~23 .lut_mask = 16'hCCAA;
defparam \cpu|reg_op2[24]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N9
dffeas \cpu|reg_op2[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[24]~23_combout ),
	.asdata(\cpu|decoded_imm [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|reg_op2[6]~39_combout ),
	.sload(\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[24] .is_wysiwyg = "true";
defparam \cpu|reg_op2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N14
fiftyfivenm_lcell_comb \cpu|Selector40~0 (
// Equation(s):
// \cpu|Selector40~0_combout  = (\cpu|mem_wordsize.01~q  & (\cpu|reg_op2 [8])) # (!\cpu|mem_wordsize.01~q  & ((\cpu|reg_op2 [24])))

	.dataa(\cpu|mem_wordsize.01~q ),
	.datab(\cpu|reg_op2 [8]),
	.datac(gnd),
	.datad(\cpu|reg_op2 [24]),
	.cin(gnd),
	.combout(\cpu|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector40~0 .lut_mask = 16'hDD88;
defparam \cpu|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N15
dffeas \cpu|mem_wdata[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector40~0_combout ),
	.asdata(\cpu|reg_op2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|mem_wordsize.10~q ),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[24] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N6
fiftyfivenm_lcell_comb \seg2_reg~19 (
// Equation(s):
// \seg2_reg~19_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\cpu|mem_wdata [24] & \pll_inst|altpll_component|auto_generated|wire_pll1_locked ))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\cpu|mem_wdata [24]),
	.datac(gnd),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\seg2_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg~19 .lut_mask = 16'h8800;
defparam \seg2_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N7
dffeas \seg1_reg[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg2_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seg1_reg[30]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[24]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[24] .is_wysiwyg = "true";
defparam \seg1_reg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N25
dffeas \seg2_reg[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[29]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[24]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[24] .is_wysiwyg = "true";
defparam \seg2_reg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N7
dffeas \led_reg[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[24]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[24] .is_wysiwyg = "true";
defparam \led_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N6
fiftyfivenm_lcell_comb \mem_rdata[24]~53 (
// Equation(s):
// \mem_rdata[24]~53_combout  = (\mem_rdata[21]~5_combout  & (((\mem_rdata[21]~3_combout )) # (!\simpleuart|recv_buf_valid~q ))) # (!\mem_rdata[21]~5_combout  & (((led_reg[24] & !\mem_rdata[21]~3_combout ))))

	.dataa(\simpleuart|recv_buf_valid~q ),
	.datab(\mem_rdata[21]~5_combout ),
	.datac(led_reg[24]),
	.datad(\mem_rdata[21]~3_combout ),
	.cin(gnd),
	.combout(\mem_rdata[24]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[24]~53 .lut_mask = 16'hCC74;
defparam \mem_rdata[24]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N24
fiftyfivenm_lcell_comb \mem_rdata[24]~54 (
// Equation(s):
// \mem_rdata[24]~54_combout  = (\mem_rdata[21]~2_combout  & ((\mem_rdata[24]~53_combout  & (seg1_reg[24])) # (!\mem_rdata[24]~53_combout  & ((seg2_reg[24]))))) # (!\mem_rdata[21]~2_combout  & (((\mem_rdata[24]~53_combout ))))

	.dataa(seg1_reg[24]),
	.datab(\mem_rdata[21]~2_combout ),
	.datac(seg2_reg[24]),
	.datad(\mem_rdata[24]~53_combout ),
	.cin(gnd),
	.combout(\mem_rdata[24]~54_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[24]~54 .lut_mask = 16'hBBC0;
defparam \mem_rdata[24]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N22
fiftyfivenm_lcell_comb \simpleuart|cfg_divider[24]~feeder (
// Equation(s):
// \simpleuart|cfg_divider[24]~feeder_combout  = \seg2_reg~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\seg2_reg~19_combout ),
	.cin(gnd),
	.combout(\simpleuart|cfg_divider[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|cfg_divider[24]~feeder .lut_mask = 16'hFF00;
defparam \simpleuart|cfg_divider[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N23
dffeas \simpleuart|cfg_divider[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|cfg_divider[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|cfg_divider[29]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [24]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[24] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[24] .power_up = "low";
// synopsys translate_on

// Location: M9K_X26_Y15_N0
fiftyfivenm_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "hx8kdemo_fw.hex";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000105145458153453760514545837455D03D74757455D034014458C1414141414141414;
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
fiftyfivenm_lcell_comb \cpu|mem_la_wdata[8]~15 (
// Equation(s):
// \cpu|mem_la_wdata[8]~15_combout  = (\cpu|mem_wordsize.10~q  & ((\cpu|reg_op2 [0]))) # (!\cpu|mem_wordsize.10~q  & (\cpu|reg_op2 [8]))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [8]),
	.datac(\cpu|reg_op2 [0]),
	.datad(\cpu|mem_wordsize.10~q ),
	.cin(gnd),
	.combout(\cpu|mem_la_wdata[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_wdata[8]~15 .lut_mask = 16'hF0CC;
defparam \cpu|mem_la_wdata[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N29
dffeas \cpu|mem_wdata[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_la_wdata[8]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[8] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X26_Y3_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\ram_wren~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|mem_wdata [24],\cpu|mem_wdata [8]}),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_bkf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N0
fiftyfivenm_lcell_comb \mem_rdata[24]~55 (
// Equation(s):
// \mem_rdata[24]~55_combout  = (\mem_rdata[21]~8_combout  & ((\rom_inst|altsyncram_component|auto_generated|q_a [24]) # ((!\mem_rdata[21]~9_combout )))) # (!\mem_rdata[21]~8_combout  & (((\mem_rdata[21]~9_combout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\mem_rdata[21]~8_combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|q_a [24]),
	.datac(\mem_rdata[21]~9_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\mem_rdata[24]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[24]~55 .lut_mask = 16'hDA8A;
defparam \mem_rdata[24]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N26
fiftyfivenm_lcell_comb \mem_rdata[24] (
// Equation(s):
// mem_rdata[24] = (\mem_rdata[21]~10_combout  & ((\mem_rdata[24]~55_combout  & ((\simpleuart|cfg_divider [24]))) # (!\mem_rdata[24]~55_combout  & (\mem_rdata[24]~54_combout )))) # (!\mem_rdata[21]~10_combout  & (((\mem_rdata[24]~55_combout ))))

	.dataa(\mem_rdata[24]~54_combout ),
	.datab(\simpleuart|cfg_divider [24]),
	.datac(\mem_rdata[21]~10_combout ),
	.datad(\mem_rdata[24]~55_combout ),
	.cin(gnd),
	.combout(mem_rdata[24]),
	.cout());
// synopsys translate_off
defparam \mem_rdata[24] .lut_mask = 16'hCFA0;
defparam \mem_rdata[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N20
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched_noshuffle[24]~6 (
// Equation(s):
// \cpu|mem_rdata_latched_noshuffle[24]~6_combout  = (\cpu|mem_xfer~combout  & (mem_rdata[24])) # (!\cpu|mem_xfer~combout  & ((\cpu|mem_rdata_q [24])))

	.dataa(mem_rdata[24]),
	.datab(gnd),
	.datac(\cpu|mem_xfer~combout ),
	.datad(\cpu|mem_rdata_q [24]),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched_noshuffle[24]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched_noshuffle[24]~6 .lut_mask = 16'hAFA0;
defparam \cpu|mem_rdata_latched_noshuffle[24]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N24
fiftyfivenm_lcell_comb \cpu|decoded_imm_uj[4]~3 (
// Equation(s):
// \cpu|decoded_imm_uj[4]~3_combout  = (\cpu|mem_la_secondword~q  & ((\cpu|mem_rdata_latched_noshuffle[8]~7_combout ))) # (!\cpu|mem_la_secondword~q  & (\cpu|mem_rdata_latched_noshuffle[24]~6_combout ))

	.dataa(\cpu|mem_la_secondword~q ),
	.datab(\cpu|mem_rdata_latched_noshuffle[24]~6_combout ),
	.datac(gnd),
	.datad(\cpu|mem_rdata_latched_noshuffle[8]~7_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_imm_uj[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm_uj[4]~3 .lut_mask = 16'hEE44;
defparam \cpu|decoded_imm_uj[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N25
dffeas \cpu|decoded_imm_uj[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_imm_uj[4]~3_combout ),
	.asdata(\cpu|decoded_rd[4]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|Equal7~0_combout ),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm_uj [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm_uj[4] .is_wysiwyg = "true";
defparam \cpu|decoded_imm_uj[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N22
fiftyfivenm_lcell_comb \cpu|Add7~12 (
// Equation(s):
// \cpu|Add7~12_combout  = (\cpu|instr_jal~q  & (!\cpu|always18~1_combout  & \cpu|decoded_imm_uj [4]))

	.dataa(\cpu|instr_jal~q ),
	.datab(\cpu|always18~1_combout ),
	.datac(gnd),
	.datad(\cpu|decoded_imm_uj [4]),
	.cin(gnd),
	.combout(\cpu|Add7~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add7~12 .lut_mask = 16'h2200;
defparam \cpu|Add7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N9
dffeas \cpu|reg_next_pc[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[4]~39_combout ),
	.asdata(\cpu|Selector185~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[4] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N28
fiftyfivenm_lcell_comb \cpu|reg_pc~15 (
// Equation(s):
// \cpu|reg_pc~15_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & (\cpu|Selector185~0_combout  & ((\cpu|reg_next_pc [4]) # (!\cpu|WideOr26~combout ))))

	.dataa(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datab(\cpu|reg_next_pc [4]),
	.datac(\cpu|WideOr26~combout ),
	.datad(\cpu|Selector185~0_combout ),
	.cin(gnd),
	.combout(\cpu|reg_pc~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~15 .lut_mask = 16'h8A00;
defparam \cpu|reg_pc~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N29
dffeas \cpu|reg_pc[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[4] .is_wysiwyg = "true";
defparam \cpu|reg_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N0
fiftyfivenm_lcell_comb \cpu|Selector153~1 (
// Equation(s):
// \cpu|Selector153~1_combout  = (!\cpu|irq_state [0] & ((\cpu|always18~8_combout  & ((\cpu|Selector153~0_combout ))) # (!\cpu|always18~8_combout  & (\cpu|Add3~6_combout ))))

	.dataa(\cpu|always18~8_combout ),
	.datab(\cpu|Add3~6_combout ),
	.datac(\cpu|irq_state [0]),
	.datad(\cpu|Selector153~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector153~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector153~1 .lut_mask = 16'h0E04;
defparam \cpu|Selector153~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N2
fiftyfivenm_lcell_comb \cpu|Selector153~2 (
// Equation(s):
// \cpu|Selector153~2_combout  = (!\cpu|irq_state [1] & ((\cpu|Selector153~1_combout ) # ((\cpu|irq_state [0] & \cpu|reg_next_pc [4]))))

	.dataa(\cpu|irq_state [1]),
	.datab(\cpu|irq_state [0]),
	.datac(\cpu|Selector153~1_combout ),
	.datad(\cpu|reg_next_pc [4]),
	.cin(gnd),
	.combout(\cpu|Selector153~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector153~2 .lut_mask = 16'h5450;
defparam \cpu|Selector153~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N10
fiftyfivenm_lcell_comb \cpu|Selector503~0 (
// Equation(s):
// \cpu|Selector503~0_combout  = (!\cpu|is_lui_auipc_jal~q  & ((\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [16]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\cpu|cpuregs~3_combout ),
	.datac(\cpu|is_lui_auipc_jal~q ),
	.datad(\cpu|cpuregs_rtl_0_bypass [16]),
	.cin(gnd),
	.combout(\cpu|Selector503~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector503~0 .lut_mask = 16'h0E02;
defparam \cpu|Selector503~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N20
fiftyfivenm_lcell_comb \cpu|Selector503~1 (
// Equation(s):
// \cpu|Selector503~1_combout  = (\cpu|Selector505~0_combout  & ((\cpu|Selector503~0_combout ) # ((\cpu|reg_pc [3] & \cpu|is_lui_auipc_jal~q ))))

	.dataa(\cpu|Selector505~0_combout ),
	.datab(\cpu|reg_pc [3]),
	.datac(\cpu|is_lui_auipc_jal~q ),
	.datad(\cpu|Selector503~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector503~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector503~1 .lut_mask = 16'hAA80;
defparam \cpu|Selector503~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N16
fiftyfivenm_lcell_comb \cpu|reg_op1[3]~feeder (
// Equation(s):
// \cpu|reg_op1[3]~feeder_combout  = \cpu|Selector503~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Selector503~1_combout ),
	.cin(gnd),
	.combout(\cpu|reg_op1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op1[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|reg_op1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N17
dffeas \cpu|reg_op1[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op1[3]~feeder_combout ),
	.asdata(\cpu|Add13~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[3] .is_wysiwyg = "true";
defparam \cpu|reg_op1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N0
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~32 (
// Equation(s):
// \cpu|pcpi_mul|rs1~32_combout  = (\cpu|reg_op1 [31] & (\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|instr_mulh~q ) # (\cpu|pcpi_mul|instr_mulhsu~q ))))

	.dataa(\cpu|reg_op1 [31]),
	.datab(\cpu|pcpi_mul|instr_mulh~q ),
	.datac(\cpu|pcpi_mul|instr_mulhsu~q ),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~32 .lut_mask = 16'hA800;
defparam \cpu|pcpi_mul|rs1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N1
dffeas \cpu|pcpi_mul|rs1[63] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [63]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[63] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N6
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~63 (
// Equation(s):
// \cpu|pcpi_mul|rs1~63_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((!\cpu|pcpi_mul|mul_waiting~q  & \cpu|pcpi_mul|rs1 [63]))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(\cpu|pcpi_mul|rs1 [63]),
	.datad(\cpu|pcpi_mul|rs1~32_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~63 .lut_mask = 16'hFF30;
defparam \cpu|pcpi_mul|rs1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N7
dffeas \cpu|pcpi_mul|rs1[62] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [62]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[62] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N12
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~62 (
// Equation(s):
// \cpu|pcpi_mul|rs1~62_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((!\cpu|pcpi_mul|mul_waiting~q  & \cpu|pcpi_mul|rs1 [62]))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(\cpu|pcpi_mul|rs1~32_combout ),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1 [62]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~62 .lut_mask = 16'hDDCC;
defparam \cpu|pcpi_mul|rs1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N13
dffeas \cpu|pcpi_mul|rs1[61] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [61]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[61] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N2
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~61 (
// Equation(s):
// \cpu|pcpi_mul|rs1~61_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((!\cpu|pcpi_mul|mul_waiting~q  & \cpu|pcpi_mul|rs1 [61]))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(\cpu|pcpi_mul|rs1~32_combout ),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1 [61]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~61 .lut_mask = 16'hDDCC;
defparam \cpu|pcpi_mul|rs1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N3
dffeas \cpu|pcpi_mul|rs1[60] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [60]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[60] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N8
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~60 (
// Equation(s):
// \cpu|pcpi_mul|rs1~60_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((!\cpu|pcpi_mul|mul_waiting~q  & \cpu|pcpi_mul|rs1 [60]))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(\cpu|pcpi_mul|rs1 [60]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1~32_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~60 .lut_mask = 16'hFF44;
defparam \cpu|pcpi_mul|rs1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N9
dffeas \cpu|pcpi_mul|rs1[59] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [59]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[59] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N22
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~59 (
// Equation(s):
// \cpu|pcpi_mul|rs1~59_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((!\cpu|pcpi_mul|mul_waiting~q  & \cpu|pcpi_mul|rs1 [59]))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(\cpu|pcpi_mul|rs1 [59]),
	.datad(\cpu|pcpi_mul|rs1~32_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~59 .lut_mask = 16'hFF30;
defparam \cpu|pcpi_mul|rs1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N23
dffeas \cpu|pcpi_mul|rs1[58] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [58]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[58] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N4
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~58 (
// Equation(s):
// \cpu|pcpi_mul|rs1~58_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((!\cpu|pcpi_mul|mul_waiting~q  & \cpu|pcpi_mul|rs1 [58]))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(\cpu|pcpi_mul|rs1 [58]),
	.datad(\cpu|pcpi_mul|rs1~32_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~58 .lut_mask = 16'hFF30;
defparam \cpu|pcpi_mul|rs1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N5
dffeas \cpu|pcpi_mul|rs1[57] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [57]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[57] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N26
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~57 (
// Equation(s):
// \cpu|pcpi_mul|rs1~57_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((!\cpu|pcpi_mul|mul_waiting~q  & \cpu|pcpi_mul|rs1 [57]))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(\cpu|pcpi_mul|rs1 [57]),
	.datad(\cpu|pcpi_mul|rs1~32_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~57 .lut_mask = 16'hFF30;
defparam \cpu|pcpi_mul|rs1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N27
dffeas \cpu|pcpi_mul|rs1[56] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [56]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[56] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N24
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~56 (
// Equation(s):
// \cpu|pcpi_mul|rs1~56_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((!\cpu|pcpi_mul|mul_waiting~q  & \cpu|pcpi_mul|rs1 [56]))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(\cpu|pcpi_mul|rs1 [56]),
	.datad(\cpu|pcpi_mul|rs1~32_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~56 .lut_mask = 16'hFF30;
defparam \cpu|pcpi_mul|rs1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N25
dffeas \cpu|pcpi_mul|rs1[55] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [55]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[55] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N30
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~55 (
// Equation(s):
// \cpu|pcpi_mul|rs1~55_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((!\cpu|pcpi_mul|mul_waiting~q  & \cpu|pcpi_mul|rs1 [55]))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(\cpu|pcpi_mul|rs1 [55]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1~32_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~55 .lut_mask = 16'hFF44;
defparam \cpu|pcpi_mul|rs1~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N31
dffeas \cpu|pcpi_mul|rs1[54] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [54]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[54] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N28
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~54 (
// Equation(s):
// \cpu|pcpi_mul|rs1~54_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((!\cpu|pcpi_mul|mul_waiting~q  & \cpu|pcpi_mul|rs1 [54]))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(\cpu|pcpi_mul|rs1 [54]),
	.datad(\cpu|pcpi_mul|rs1~32_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~54 .lut_mask = 16'hFF30;
defparam \cpu|pcpi_mul|rs1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N29
dffeas \cpu|pcpi_mul|rs1[53] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [53]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[53] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N18
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~53 (
// Equation(s):
// \cpu|pcpi_mul|rs1~53_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((!\cpu|pcpi_mul|mul_waiting~q  & \cpu|pcpi_mul|rs1 [53]))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(\cpu|pcpi_mul|rs1 [53]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1~32_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~53 .lut_mask = 16'hFF44;
defparam \cpu|pcpi_mul|rs1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N19
dffeas \cpu|pcpi_mul|rs1[52] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [52]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[52] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~52 (
// Equation(s):
// \cpu|pcpi_mul|rs1~52_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((!\cpu|pcpi_mul|mul_waiting~q  & \cpu|pcpi_mul|rs1 [52]))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(\cpu|pcpi_mul|rs1 [52]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1~32_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~52 .lut_mask = 16'hFF44;
defparam \cpu|pcpi_mul|rs1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N17
dffeas \cpu|pcpi_mul|rs1[51] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [51]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[51] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N14
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~51 (
// Equation(s):
// \cpu|pcpi_mul|rs1~51_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((!\cpu|pcpi_mul|mul_waiting~q  & \cpu|pcpi_mul|rs1 [51]))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(\cpu|pcpi_mul|rs1 [51]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1~32_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~51 .lut_mask = 16'hFF44;
defparam \cpu|pcpi_mul|rs1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N15
dffeas \cpu|pcpi_mul|rs1[50] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [50]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[50] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N20
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~50 (
// Equation(s):
// \cpu|pcpi_mul|rs1~50_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((!\cpu|pcpi_mul|mul_waiting~q  & \cpu|pcpi_mul|rs1 [50]))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(\cpu|pcpi_mul|rs1 [50]),
	.datad(\cpu|pcpi_mul|rs1~32_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~50 .lut_mask = 16'hFF30;
defparam \cpu|pcpi_mul|rs1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N21
dffeas \cpu|pcpi_mul|rs1[49] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [49]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[49] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N10
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~49 (
// Equation(s):
// \cpu|pcpi_mul|rs1~49_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((!\cpu|pcpi_mul|mul_waiting~q  & \cpu|pcpi_mul|rs1 [49]))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(\cpu|pcpi_mul|rs1 [49]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1~32_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~49 .lut_mask = 16'hFF44;
defparam \cpu|pcpi_mul|rs1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N11
dffeas \cpu|pcpi_mul|rs1[48] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [48]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[48] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~48 (
// Equation(s):
// \cpu|pcpi_mul|rs1~48_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((\cpu|pcpi_mul|rs1 [48] & !\cpu|pcpi_mul|mul_waiting~q ))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs1 [48]),
	.datac(\cpu|pcpi_mul|rs1~32_combout ),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~48 .lut_mask = 16'hF0FC;
defparam \cpu|pcpi_mul|rs1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N15
dffeas \cpu|pcpi_mul|rs1[47] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [47]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[47] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~47 (
// Equation(s):
// \cpu|pcpi_mul|rs1~47_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((\cpu|pcpi_mul|rs1 [47] & !\cpu|pcpi_mul|mul_waiting~q ))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs1 [47]),
	.datac(\cpu|pcpi_mul|rs1~32_combout ),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~47 .lut_mask = 16'hF0FC;
defparam \cpu|pcpi_mul|rs1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N29
dffeas \cpu|pcpi_mul|rs1[46] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [46]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[46] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~46 (
// Equation(s):
// \cpu|pcpi_mul|rs1~46_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((!\cpu|pcpi_mul|mul_waiting~q  & \cpu|pcpi_mul|rs1 [46]))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1~32_combout ),
	.datad(\cpu|pcpi_mul|rs1 [46]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~46 .lut_mask = 16'hF5F0;
defparam \cpu|pcpi_mul|rs1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N19
dffeas \cpu|pcpi_mul|rs1[45] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [45]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[45] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~45 (
// Equation(s):
// \cpu|pcpi_mul|rs1~45_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((!\cpu|pcpi_mul|mul_waiting~q  & \cpu|pcpi_mul|rs1 [45]))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1~32_combout ),
	.datad(\cpu|pcpi_mul|rs1 [45]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~45 .lut_mask = 16'hF5F0;
defparam \cpu|pcpi_mul|rs1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N17
dffeas \cpu|pcpi_mul|rs1[44] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [44]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[44] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~44 (
// Equation(s):
// \cpu|pcpi_mul|rs1~44_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((!\cpu|pcpi_mul|mul_waiting~q  & \cpu|pcpi_mul|rs1 [44]))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1~32_combout ),
	.datad(\cpu|pcpi_mul|rs1 [44]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~44 .lut_mask = 16'hF5F0;
defparam \cpu|pcpi_mul|rs1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N7
dffeas \cpu|pcpi_mul|rs1[43] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[43] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~43 (
// Equation(s):
// \cpu|pcpi_mul|rs1~43_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((!\cpu|pcpi_mul|mul_waiting~q  & \cpu|pcpi_mul|rs1 [43]))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1~32_combout ),
	.datad(\cpu|pcpi_mul|rs1 [43]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~43 .lut_mask = 16'hF5F0;
defparam \cpu|pcpi_mul|rs1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N13
dffeas \cpu|pcpi_mul|rs1[42] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[42] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~42 (
// Equation(s):
// \cpu|pcpi_mul|rs1~42_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((!\cpu|pcpi_mul|mul_waiting~q  & \cpu|pcpi_mul|rs1 [42]))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1~32_combout ),
	.datad(\cpu|pcpi_mul|rs1 [42]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~42 .lut_mask = 16'hF5F0;
defparam \cpu|pcpi_mul|rs1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N3
dffeas \cpu|pcpi_mul|rs1[41] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[41] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~41 (
// Equation(s):
// \cpu|pcpi_mul|rs1~41_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((!\cpu|pcpi_mul|mul_waiting~q  & \cpu|pcpi_mul|rs1 [41]))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1~32_combout ),
	.datad(\cpu|pcpi_mul|rs1 [41]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~41 .lut_mask = 16'hF5F0;
defparam \cpu|pcpi_mul|rs1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N1
dffeas \cpu|pcpi_mul|rs1[40] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[40] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~40 (
// Equation(s):
// \cpu|pcpi_mul|rs1~40_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((!\cpu|pcpi_mul|mul_waiting~q  & \cpu|pcpi_mul|rs1 [40]))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1~32_combout ),
	.datad(\cpu|pcpi_mul|rs1 [40]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~40 .lut_mask = 16'hF5F0;
defparam \cpu|pcpi_mul|rs1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N31
dffeas \cpu|pcpi_mul|rs1[39] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[39] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~39 (
// Equation(s):
// \cpu|pcpi_mul|rs1~39_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((\cpu|pcpi_mul|rs1 [39] & !\cpu|pcpi_mul|mul_waiting~q ))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs1~32_combout ),
	.datac(\cpu|pcpi_mul|rs1 [39]),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~39 .lut_mask = 16'hCCFC;
defparam \cpu|pcpi_mul|rs1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N5
dffeas \cpu|pcpi_mul|rs1[38] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[38] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~38 (
// Equation(s):
// \cpu|pcpi_mul|rs1~38_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((\cpu|pcpi_mul|rs1 [38] & !\cpu|pcpi_mul|mul_waiting~q ))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs1 [38]),
	.datac(\cpu|pcpi_mul|rs1~32_combout ),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~38 .lut_mask = 16'hF0FC;
defparam \cpu|pcpi_mul|rs1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N11
dffeas \cpu|pcpi_mul|rs1[37] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[37] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~37 (
// Equation(s):
// \cpu|pcpi_mul|rs1~37_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((!\cpu|pcpi_mul|mul_waiting~q  & \cpu|pcpi_mul|rs1 [37]))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1~32_combout ),
	.datad(\cpu|pcpi_mul|rs1 [37]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~37 .lut_mask = 16'hF5F0;
defparam \cpu|pcpi_mul|rs1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N9
dffeas \cpu|pcpi_mul|rs1[36] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[36] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~36 (
// Equation(s):
// \cpu|pcpi_mul|rs1~36_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((\cpu|pcpi_mul|rs1 [36] & !\cpu|pcpi_mul|mul_waiting~q ))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs1 [36]),
	.datac(\cpu|pcpi_mul|rs1~32_combout ),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~36 .lut_mask = 16'hF0FC;
defparam \cpu|pcpi_mul|rs1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N23
dffeas \cpu|pcpi_mul|rs1[35] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[35] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~35 (
// Equation(s):
// \cpu|pcpi_mul|rs1~35_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((\cpu|pcpi_mul|rs1 [35] & !\cpu|pcpi_mul|mul_waiting~q ))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs1~32_combout ),
	.datac(\cpu|pcpi_mul|rs1 [35]),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~35 .lut_mask = 16'hCCFC;
defparam \cpu|pcpi_mul|rs1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N21
dffeas \cpu|pcpi_mul|rs1[34] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[34] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~34 (
// Equation(s):
// \cpu|pcpi_mul|rs1~34_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((!\cpu|pcpi_mul|mul_waiting~q  & \cpu|pcpi_mul|rs1 [34]))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1~32_combout ),
	.datad(\cpu|pcpi_mul|rs1 [34]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~34 .lut_mask = 16'hF5F0;
defparam \cpu|pcpi_mul|rs1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N27
dffeas \cpu|pcpi_mul|rs1[33] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[33] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~33 (
// Equation(s):
// \cpu|pcpi_mul|rs1~33_combout  = (\cpu|pcpi_mul|rs1~32_combout ) # ((\cpu|pcpi_mul|rs1 [33] & !\cpu|pcpi_mul|mul_waiting~q ))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs1~32_combout ),
	.datac(\cpu|pcpi_mul|rs1 [33]),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~33 .lut_mask = 16'hCCFC;
defparam \cpu|pcpi_mul|rs1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N25
dffeas \cpu|pcpi_mul|rs1[32] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[32] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~31 (
// Equation(s):
// \cpu|pcpi_mul|rs1~31_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op1 [31])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs1 [32])))

	.dataa(\cpu|reg_op1 [31]),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1 [32]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~31 .lut_mask = 16'hBB88;
defparam \cpu|pcpi_mul|rs1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N7
dffeas \cpu|pcpi_mul|rs1[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[31] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~30 (
// Equation(s):
// \cpu|pcpi_mul|rs1~30_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op1 [30])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs1 [31])))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(\cpu|reg_op1 [30]),
	.datad(\cpu|pcpi_mul|rs1 [31]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~30 .lut_mask = 16'hF3C0;
defparam \cpu|pcpi_mul|rs1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N29
dffeas \cpu|pcpi_mul|rs1[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[30] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~29 (
// Equation(s):
// \cpu|pcpi_mul|rs1~29_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op1 [29])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs1 [30])))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(\cpu|reg_op1 [29]),
	.datad(\cpu|pcpi_mul|rs1 [30]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~29 .lut_mask = 16'hF3C0;
defparam \cpu|pcpi_mul|rs1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N27
dffeas \cpu|pcpi_mul|rs1[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[29] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~28 (
// Equation(s):
// \cpu|pcpi_mul|rs1~28_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op1 [28])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs1 [29])))

	.dataa(gnd),
	.datab(\cpu|reg_op1 [28]),
	.datac(\cpu|pcpi_mul|rs1 [29]),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~28 .lut_mask = 16'hCCF0;
defparam \cpu|pcpi_mul|rs1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N1
dffeas \cpu|pcpi_mul|rs1[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[28] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~27 (
// Equation(s):
// \cpu|pcpi_mul|rs1~27_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op1 [27])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs1 [28])))

	.dataa(gnd),
	.datab(\cpu|reg_op1 [27]),
	.datac(\cpu|pcpi_mul|mul_waiting~q ),
	.datad(\cpu|pcpi_mul|rs1 [28]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~27 .lut_mask = 16'hCFC0;
defparam \cpu|pcpi_mul|rs1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N31
dffeas \cpu|pcpi_mul|rs1[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[27] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~26 (
// Equation(s):
// \cpu|pcpi_mul|rs1~26_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op1 [26])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs1 [27])))

	.dataa(\cpu|reg_op1 [26]),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1 [27]),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~26 .lut_mask = 16'hAAF0;
defparam \cpu|pcpi_mul|rs1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N21
dffeas \cpu|pcpi_mul|rs1[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[26] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~25 (
// Equation(s):
// \cpu|pcpi_mul|rs1~25_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op1 [25])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs1 [26])))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(\cpu|reg_op1 [25]),
	.datad(\cpu|pcpi_mul|rs1 [26]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~25 .lut_mask = 16'hF3C0;
defparam \cpu|pcpi_mul|rs1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N19
dffeas \cpu|pcpi_mul|rs1[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[25] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~24 (
// Equation(s):
// \cpu|pcpi_mul|rs1~24_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op1 [24])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs1 [25])))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(\cpu|reg_op1 [24]),
	.datad(\cpu|pcpi_mul|rs1 [25]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~24 .lut_mask = 16'hF3C0;
defparam \cpu|pcpi_mul|rs1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N25
dffeas \cpu|pcpi_mul|rs1[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[24] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~23 (
// Equation(s):
// \cpu|pcpi_mul|rs1~23_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op1 [23])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs1 [24])))

	.dataa(\cpu|reg_op1 [23]),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1 [24]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~23 .lut_mask = 16'hBB88;
defparam \cpu|pcpi_mul|rs1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N23
dffeas \cpu|pcpi_mul|rs1[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[23] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~22 (
// Equation(s):
// \cpu|pcpi_mul|rs1~22_combout  = (\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|reg_op1 [22]))) # (!\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|rs1 [23]))

	.dataa(\cpu|pcpi_mul|rs1 [23]),
	.datab(gnd),
	.datac(\cpu|reg_op1 [22]),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~22 .lut_mask = 16'hF0AA;
defparam \cpu|pcpi_mul|rs1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N5
dffeas \cpu|pcpi_mul|rs1[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[22] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~21 (
// Equation(s):
// \cpu|pcpi_mul|rs1~21_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op1 [21])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs1 [22])))

	.dataa(gnd),
	.datab(\cpu|reg_op1 [21]),
	.datac(\cpu|pcpi_mul|rs1 [22]),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~21 .lut_mask = 16'hCCF0;
defparam \cpu|pcpi_mul|rs1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N11
dffeas \cpu|pcpi_mul|rs1[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[21] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~20 (
// Equation(s):
// \cpu|pcpi_mul|rs1~20_combout  = (\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|reg_op1 [20]))) # (!\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|rs1 [21]))

	.dataa(\cpu|pcpi_mul|rs1 [21]),
	.datab(\cpu|reg_op1 [20]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~20 .lut_mask = 16'hCCAA;
defparam \cpu|pcpi_mul|rs1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N17
dffeas \cpu|pcpi_mul|rs1[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[20] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~19 (
// Equation(s):
// \cpu|pcpi_mul|rs1~19_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op1 [19])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs1 [20])))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(\cpu|reg_op1 [19]),
	.datad(\cpu|pcpi_mul|rs1 [20]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~19 .lut_mask = 16'hF3C0;
defparam \cpu|pcpi_mul|rs1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N15
dffeas \cpu|pcpi_mul|rs1[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[19] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~18 (
// Equation(s):
// \cpu|pcpi_mul|rs1~18_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op1 [18])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs1 [19])))

	.dataa(gnd),
	.datab(\cpu|reg_op1 [18]),
	.datac(\cpu|pcpi_mul|rs1 [19]),
	.datad(\cpu|pcpi_mul|mul_waiting~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~18 .lut_mask = 16'hCCF0;
defparam \cpu|pcpi_mul|rs1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N13
dffeas \cpu|pcpi_mul|rs1[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[18] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~17 (
// Equation(s):
// \cpu|pcpi_mul|rs1~17_combout  = (\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|reg_op1 [17]))) # (!\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|rs1 [18]))

	.dataa(\cpu|pcpi_mul|rs1 [18]),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(gnd),
	.datad(\cpu|reg_op1 [17]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~17 .lut_mask = 16'hEE22;
defparam \cpu|pcpi_mul|rs1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N3
dffeas \cpu|pcpi_mul|rs1[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[17] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~16 (
// Equation(s):
// \cpu|pcpi_mul|rs1~16_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op1 [16])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs1 [17])))

	.dataa(\cpu|reg_op1 [16]),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|mul_waiting~q ),
	.datad(\cpu|pcpi_mul|rs1 [17]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~16 .lut_mask = 16'hAFA0;
defparam \cpu|pcpi_mul|rs1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N7
dffeas \cpu|pcpi_mul|rs1[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[16] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~15 (
// Equation(s):
// \cpu|pcpi_mul|rs1~15_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op1 [15])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs1 [16])))

	.dataa(\cpu|reg_op1 [15]),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|mul_waiting~q ),
	.datad(\cpu|pcpi_mul|rs1 [16]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~15 .lut_mask = 16'hAFA0;
defparam \cpu|pcpi_mul|rs1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N29
dffeas \cpu|pcpi_mul|rs1[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[15] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~14 (
// Equation(s):
// \cpu|pcpi_mul|rs1~14_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op1 [14])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs1 [15])))

	.dataa(\cpu|reg_op1 [14]),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|mul_waiting~q ),
	.datad(\cpu|pcpi_mul|rs1 [15]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~14 .lut_mask = 16'hAFA0;
defparam \cpu|pcpi_mul|rs1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N19
dffeas \cpu|pcpi_mul|rs1[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[14] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~13 (
// Equation(s):
// \cpu|pcpi_mul|rs1~13_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op1 [13])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs1 [14])))

	.dataa(gnd),
	.datab(\cpu|reg_op1 [13]),
	.datac(\cpu|pcpi_mul|mul_waiting~q ),
	.datad(\cpu|pcpi_mul|rs1 [14]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~13 .lut_mask = 16'hCFC0;
defparam \cpu|pcpi_mul|rs1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N25
dffeas \cpu|pcpi_mul|rs1[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[13] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~12 (
// Equation(s):
// \cpu|pcpi_mul|rs1~12_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op1 [12])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs1 [13])))

	.dataa(gnd),
	.datab(\cpu|reg_op1 [12]),
	.datac(\cpu|pcpi_mul|mul_waiting~q ),
	.datad(\cpu|pcpi_mul|rs1 [13]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~12 .lut_mask = 16'hCFC0;
defparam \cpu|pcpi_mul|rs1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N23
dffeas \cpu|pcpi_mul|rs1[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[12] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~11 (
// Equation(s):
// \cpu|pcpi_mul|rs1~11_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op1 [11])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs1 [12])))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(gnd),
	.datac(\cpu|reg_op1 [11]),
	.datad(\cpu|pcpi_mul|rs1 [12]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~11 .lut_mask = 16'hF5A0;
defparam \cpu|pcpi_mul|rs1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N13
dffeas \cpu|pcpi_mul|rs1[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[11] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~10 (
// Equation(s):
// \cpu|pcpi_mul|rs1~10_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op1 [10])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs1 [11])))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(gnd),
	.datac(\cpu|reg_op1 [10]),
	.datad(\cpu|pcpi_mul|rs1 [11]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~10 .lut_mask = 16'hF5A0;
defparam \cpu|pcpi_mul|rs1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N27
dffeas \cpu|pcpi_mul|rs1[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[10] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~9 (
// Equation(s):
// \cpu|pcpi_mul|rs1~9_combout  = (\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|reg_op1 [9]))) # (!\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|rs1 [10]))

	.dataa(\cpu|pcpi_mul|rs1 [10]),
	.datab(\cpu|reg_op1 [9]),
	.datac(\cpu|pcpi_mul|mul_waiting~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~9 .lut_mask = 16'hCACA;
defparam \cpu|pcpi_mul|rs1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N17
dffeas \cpu|pcpi_mul|rs1[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[9] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~8 (
// Equation(s):
// \cpu|pcpi_mul|rs1~8_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op1 [8])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs1 [9])))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(\cpu|reg_op1 [8]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1 [9]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~8 .lut_mask = 16'hDD88;
defparam \cpu|pcpi_mul|rs1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N15
dffeas \cpu|pcpi_mul|rs1[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[8] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~7 (
// Equation(s):
// \cpu|pcpi_mul|rs1~7_combout  = (\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|reg_op1 [7]))) # (!\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|rs1 [8]))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(\cpu|pcpi_mul|rs1 [8]),
	.datac(\cpu|reg_op1 [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~7 .lut_mask = 16'hE4E4;
defparam \cpu|pcpi_mul|rs1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N21
dffeas \cpu|pcpi_mul|rs1[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[7] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~6 (
// Equation(s):
// \cpu|pcpi_mul|rs1~6_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op1 [6])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs1 [7])))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(\cpu|reg_op1 [6]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1 [7]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~6 .lut_mask = 16'hDD88;
defparam \cpu|pcpi_mul|rs1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N11
dffeas \cpu|pcpi_mul|rs1[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[6] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~5 (
// Equation(s):
// \cpu|pcpi_mul|rs1~5_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op1 [5])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs1 [6])))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(gnd),
	.datac(\cpu|reg_op1 [5]),
	.datad(\cpu|pcpi_mul|rs1 [6]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~5 .lut_mask = 16'hF5A0;
defparam \cpu|pcpi_mul|rs1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N9
dffeas \cpu|pcpi_mul|rs1[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[5] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~4 (
// Equation(s):
// \cpu|pcpi_mul|rs1~4_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op1 [4])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs1 [5])))

	.dataa(\cpu|reg_op1 [4]),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|mul_waiting~q ),
	.datad(\cpu|pcpi_mul|rs1 [5]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~4 .lut_mask = 16'hAFA0;
defparam \cpu|pcpi_mul|rs1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N11
dffeas \cpu|pcpi_mul|rs1[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[4] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~3 (
// Equation(s):
// \cpu|pcpi_mul|rs1~3_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op1 [3])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs1 [4])))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|mul_waiting~q ),
	.datac(\cpu|reg_op1 [3]),
	.datad(\cpu|pcpi_mul|rs1 [4]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~3 .lut_mask = 16'hF3C0;
defparam \cpu|pcpi_mul|rs1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N25
dffeas \cpu|pcpi_mul|rs1[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[3] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~2 (
// Equation(s):
// \cpu|pcpi_mul|rs1~2_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op1 [2])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs1 [3])))

	.dataa(gnd),
	.datab(\cpu|reg_op1 [2]),
	.datac(\cpu|pcpi_mul|mul_waiting~q ),
	.datad(\cpu|pcpi_mul|rs1 [3]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~2 .lut_mask = 16'hCFC0;
defparam \cpu|pcpi_mul|rs1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N23
dffeas \cpu|pcpi_mul|rs1[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[2] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~1 (
// Equation(s):
// \cpu|pcpi_mul|rs1~1_combout  = (\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|reg_op1 [1]))) # (!\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|rs1 [2]))

	.dataa(\cpu|pcpi_mul|rs1 [2]),
	.datab(\cpu|reg_op1 [1]),
	.datac(\cpu|pcpi_mul|mul_waiting~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~1 .lut_mask = 16'hCACA;
defparam \cpu|pcpi_mul|rs1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N21
dffeas \cpu|pcpi_mul|rs1[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[1] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs1~0 (
// Equation(s):
// \cpu|pcpi_mul|rs1~0_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|reg_op1 [0])) # (!\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|pcpi_mul|rs1 [1])))

	.dataa(\cpu|reg_op1 [0]),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|mul_waiting~q ),
	.datad(\cpu|pcpi_mul|rs1 [1]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1~0 .lut_mask = 16'hAFA0;
defparam \cpu|pcpi_mul|rs1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N27
dffeas \cpu|pcpi_mul|rs1[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs1[0] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[3]~28 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[3]~28_combout  = (\cpu|pcpi_mul|rs1 [0] & \cpu|pcpi_mul|rs2 [3])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs1 [0]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs2 [3]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[3]~28 .lut_mask = 16'hCC00;
defparam \cpu|pcpi_mul|this_rs2[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N11
dffeas \cpu|pcpi_mul|rd[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[3]~122_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[3] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~13 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~13_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [35]))) # (!\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [3]))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|WideOr0~0_combout ),
	.datac(\cpu|pcpi_mul|rd [3]),
	.datad(\cpu|pcpi_mul|rd [35]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~13 .lut_mask = 16'hFC30;
defparam \cpu|pcpi_mul|pcpi_rd~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N3
dffeas \cpu|pcpi_mul|pcpi_rd[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[3] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N7
dffeas \cpu|pcpi_div|pcpi_rd[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[3]~39_combout ),
	.asdata(\cpu|pcpi_div|Add2~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[3] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
fiftyfivenm_lcell_comb \cpu|Selector463~0 (
// Equation(s):
// \cpu|Selector463~0_combout  = (\cpu|pcpi_div|pcpi_rd [3] & (\cpu|pcpi_div|pcpi_wr~q  & (\cpu|cpu_state.cpu_state_ld_rs1~q  & !\cpu|WideNor2~17_combout )))

	.dataa(\cpu|pcpi_div|pcpi_rd [3]),
	.datab(\cpu|pcpi_div|pcpi_wr~q ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|WideNor2~17_combout ),
	.cin(gnd),
	.combout(\cpu|Selector463~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector463~0 .lut_mask = 16'h0080;
defparam \cpu|Selector463~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
fiftyfivenm_lcell_comb \cpu|reg_out[2]~8 (
// Equation(s):
// \cpu|reg_out[2]~8_combout  = (\cpu|cpu_state.cpu_state_ldmem~q ) # ((!\cpu|mem_wordsize.10~q ) # (!\cpu|reg_op1 [0]))

	.dataa(gnd),
	.datab(\cpu|cpu_state.cpu_state_ldmem~q ),
	.datac(\cpu|reg_op1 [0]),
	.datad(\cpu|mem_wordsize.10~q ),
	.cin(gnd),
	.combout(\cpu|reg_out[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_out[2]~8 .lut_mask = 16'hCFFF;
defparam \cpu|reg_out[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N2
fiftyfivenm_lcell_comb \cpu|Selector463~3 (
// Equation(s):
// \cpu|Selector463~3_combout  = (!\cpu|reg_out[2]~8_combout  & ((\cpu|reg_op1 [1] & ((mem_rdata[27]))) # (!\cpu|reg_op1 [1] & (mem_rdata[11]))))

	.dataa(\cpu|reg_op1 [1]),
	.datab(mem_rdata[11]),
	.datac(mem_rdata[27]),
	.datad(\cpu|reg_out[2]~8_combout ),
	.cin(gnd),
	.combout(\cpu|Selector463~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector463~3 .lut_mask = 16'h00E4;
defparam \cpu|Selector463~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
fiftyfivenm_lcell_comb \cpu|Selector463~4 (
// Equation(s):
// \cpu|Selector463~4_combout  = (\cpu|Selector463~3_combout ) # ((\cpu|cpu_state.cpu_state_exec~q  & \cpu|Add10~4_combout ))

	.dataa(\cpu|cpu_state.cpu_state_exec~q ),
	.datab(gnd),
	.datac(\cpu|Add10~4_combout ),
	.datad(\cpu|Selector463~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector463~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector463~4 .lut_mask = 16'hFFA0;
defparam \cpu|Selector463~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N18
fiftyfivenm_lcell_comb \cpu|reg_out[2]~5 (
// Equation(s):
// \cpu|reg_out[2]~5_combout  = (!\cpu|cpu_state.cpu_state_ldmem~q  & ((!\cpu|mem_wordsize.10~q ) # (!\cpu|reg_op1 [0])))

	.dataa(\cpu|cpu_state.cpu_state_ldmem~q ),
	.datab(\cpu|reg_op1 [0]),
	.datac(gnd),
	.datad(\cpu|mem_wordsize.10~q ),
	.cin(gnd),
	.combout(\cpu|reg_out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_out[2]~5 .lut_mask = 16'h1155;
defparam \cpu|reg_out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N16
fiftyfivenm_lcell_comb \cpu|reg_out[2]~6 (
// Equation(s):
// \cpu|reg_out[2]~6_combout  = (\cpu|reg_out[2]~5_combout  & (((!\cpu|mem_wstrb~1_combout  & !\cpu|mem_wordsize.01~q )) # (!\cpu|reg_op1 [1])))

	.dataa(\cpu|mem_wstrb~1_combout ),
	.datab(\cpu|reg_op1 [1]),
	.datac(\cpu|mem_wordsize.01~q ),
	.datad(\cpu|reg_out[2]~5_combout ),
	.cin(gnd),
	.combout(\cpu|reg_out[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_out[2]~6 .lut_mask = 16'h3700;
defparam \cpu|reg_out[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N26
fiftyfivenm_lcell_comb \cpu|reg_out[2]~7 (
// Equation(s):
// \cpu|reg_out[2]~7_combout  = (((!\cpu|mem_wstrb~1_combout  & !\cpu|mem_wordsize.01~q )) # (!\cpu|reg_out[2]~5_combout )) # (!\cpu|reg_op1 [1])

	.dataa(\cpu|mem_wstrb~1_combout ),
	.datab(\cpu|reg_op1 [1]),
	.datac(\cpu|mem_wordsize.01~q ),
	.datad(\cpu|reg_out[2]~5_combout ),
	.cin(gnd),
	.combout(\cpu|reg_out[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_out[2]~7 .lut_mask = 16'h37FF;
defparam \cpu|reg_out[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y1_N0
fiftyfivenm_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "hx8kdemo_fw.hex";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F6C0000004000000010000000400000040000000000000000000014000000000000000;
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N6
fiftyfivenm_lcell_comb \cpu|Selector463~1 (
// Equation(s):
// \cpu|Selector463~1_combout  = (\rom_ready~q  & ((\rom_inst|altsyncram_component|auto_generated|q_a [3]))) # (!\rom_ready~q  & (\mem_rdata[3]~110_combout ))

	.dataa(\rom_ready~q ),
	.datab(\mem_rdata[3]~110_combout ),
	.datac(gnd),
	.datad(\rom_inst|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\cpu|Selector463~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector463~1 .lut_mask = 16'hEE44;
defparam \cpu|Selector463~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N24
fiftyfivenm_lcell_comb \cpu|Selector463~2 (
// Equation(s):
// \cpu|Selector463~2_combout  = (mem_rdata[19] & (((\cpu|reg_out[2]~6_combout  & \cpu|Selector463~1_combout )) # (!\cpu|reg_out[2]~7_combout ))) # (!mem_rdata[19] & (\cpu|reg_out[2]~6_combout  & ((\cpu|Selector463~1_combout ))))

	.dataa(mem_rdata[19]),
	.datab(\cpu|reg_out[2]~6_combout ),
	.datac(\cpu|reg_out[2]~7_combout ),
	.datad(\cpu|Selector463~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector463~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector463~2 .lut_mask = 16'hCE0A;
defparam \cpu|Selector463~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
fiftyfivenm_lcell_comb \cpu|irq_mask~80 (
// Equation(s):
// \cpu|irq_mask~80_combout  = ((\cpu|cpuregs_rs1[3]~13_combout ) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\cpu|cpuregs_rs1[3]~13_combout ),
	.datad(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\cpu|irq_mask~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~80 .lut_mask = 16'hF5FF;
defparam \cpu|irq_mask~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N11
dffeas \cpu|irq_mask[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[3] .is_wysiwyg = "true";
defparam \cpu|irq_mask[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N4
fiftyfivenm_lcell_comb \cpu|Selector463~5 (
// Equation(s):
// \cpu|Selector463~5_combout  = (\cpu|reg_out[2]~4_combout  & (((\cpu|count_cycle [35]) # (!\cpu|reg_out[2]~1_combout )))) # (!\cpu|reg_out[2]~4_combout  & (\cpu|count_cycle [3] & ((\cpu|reg_out[2]~1_combout ))))

	.dataa(\cpu|count_cycle [3]),
	.datab(\cpu|count_cycle [35]),
	.datac(\cpu|reg_out[2]~4_combout ),
	.datad(\cpu|reg_out[2]~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector463~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector463~5 .lut_mask = 16'hCAF0;
defparam \cpu|Selector463~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N30
fiftyfivenm_lcell_comb \cpu|Selector463~6 (
// Equation(s):
// \cpu|Selector463~6_combout  = (\cpu|Selector463~5_combout  & (((\cpu|count_instr [35]) # (\cpu|reg_out[2]~1_combout )))) # (!\cpu|Selector463~5_combout  & (\cpu|count_instr [3] & ((!\cpu|reg_out[2]~1_combout ))))

	.dataa(\cpu|count_instr [3]),
	.datab(\cpu|count_instr [35]),
	.datac(\cpu|Selector463~5_combout ),
	.datad(\cpu|reg_out[2]~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector463~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector463~6 .lut_mask = 16'hF0CA;
defparam \cpu|Selector463~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
fiftyfivenm_lcell_comb \cpu|Selector463~7 (
// Equation(s):
// \cpu|Selector463~7_combout  = (\cpu|reg_out[2]~3_combout  & (((\cpu|cpuregs_rs1[3]~13_combout )) # (!\cpu|reg_out[2]~0_combout ))) # (!\cpu|reg_out[2]~3_combout  & (\cpu|reg_out[2]~0_combout  & ((\cpu|Selector463~6_combout ))))

	.dataa(\cpu|reg_out[2]~3_combout ),
	.datab(\cpu|reg_out[2]~0_combout ),
	.datac(\cpu|cpuregs_rs1[3]~13_combout ),
	.datad(\cpu|Selector463~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector463~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector463~7 .lut_mask = 16'hE6A2;
defparam \cpu|Selector463~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
fiftyfivenm_lcell_comb \cpu|Selector463~8 (
// Equation(s):
// \cpu|Selector463~8_combout  = (\cpu|Selector463~7_combout  & (((\cpu|reg_out[2]~0_combout ) # (\cpu|timer [3])))) # (!\cpu|Selector463~7_combout  & (\cpu|irq_mask [3] & (!\cpu|reg_out[2]~0_combout )))

	.dataa(\cpu|irq_mask [3]),
	.datab(\cpu|Selector463~7_combout ),
	.datac(\cpu|reg_out[2]~0_combout ),
	.datad(\cpu|timer [3]),
	.cin(gnd),
	.combout(\cpu|Selector463~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector463~8 .lut_mask = 16'hCEC2;
defparam \cpu|Selector463~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
fiftyfivenm_lcell_comb \cpu|Selector463~9 (
// Equation(s):
// \cpu|Selector463~9_combout  = (\cpu|Selector463~4_combout ) # ((\cpu|Selector463~2_combout ) # ((\cpu|reg_out[2]~12_combout  & \cpu|Selector463~8_combout )))

	.dataa(\cpu|reg_out[2]~12_combout ),
	.datab(\cpu|Selector463~4_combout ),
	.datac(\cpu|Selector463~2_combout ),
	.datad(\cpu|Selector463~8_combout ),
	.cin(gnd),
	.combout(\cpu|Selector463~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector463~9 .lut_mask = 16'hFEFC;
defparam \cpu|Selector463~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N0
fiftyfivenm_lcell_comb \cpu|Selector463~10 (
// Equation(s):
// \cpu|Selector463~10_combout  = (\cpu|Selector463~0_combout ) # ((\cpu|Selector463~9_combout ) # ((\cpu|pcpi_mul|pcpi_rd [3] & !\cpu|reg_out[2]~9_combout )))

	.dataa(\cpu|pcpi_mul|pcpi_rd [3]),
	.datab(\cpu|reg_out[2]~9_combout ),
	.datac(\cpu|Selector463~0_combout ),
	.datad(\cpu|Selector463~9_combout ),
	.cin(gnd),
	.combout(\cpu|Selector463~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector463~10 .lut_mask = 16'hFFF2;
defparam \cpu|Selector463~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N1
dffeas \cpu|reg_out[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector463~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[3] .is_wysiwyg = "true";
defparam \cpu|reg_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
fiftyfivenm_lcell_comb \cpu|Selector122~10 (
// Equation(s):
// \cpu|Selector122~10_combout  = (\cpu|ShiftLeft1~9_combout  & (!\cpu|reg_op2 [2] & (!\cpu|reg_op2 [3] & \cpu|alu_out_q[23]~0_combout )))

	.dataa(\cpu|ShiftLeft1~9_combout ),
	.datab(\cpu|reg_op2 [2]),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|alu_out_q[23]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector122~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector122~10 .lut_mask = 16'h0200;
defparam \cpu|Selector122~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
fiftyfivenm_lcell_comb \cpu|Selector122~2 (
// Equation(s):
// \cpu|Selector122~2_combout  = (\cpu|instr_xori~q  & (\cpu|reg_op1 [3] $ (((\cpu|reg_op2 [3]))))) # (!\cpu|instr_xori~q  & (\cpu|instr_xor~q  & (\cpu|reg_op1 [3] $ (\cpu|reg_op2 [3]))))

	.dataa(\cpu|instr_xori~q ),
	.datab(\cpu|reg_op1 [3]),
	.datac(\cpu|instr_xor~q ),
	.datad(\cpu|reg_op2 [3]),
	.cin(gnd),
	.combout(\cpu|Selector122~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector122~2 .lut_mask = 16'h32C8;
defparam \cpu|Selector122~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
fiftyfivenm_lcell_comb \cpu|Selector122~3 (
// Equation(s):
// \cpu|Selector122~3_combout  = (\cpu|reg_op2 [3] & (((\cpu|instr_ori~q ) # (\cpu|instr_or~q )))) # (!\cpu|reg_op2 [3] & (\cpu|reg_op1 [3] & ((\cpu|instr_ori~q ) # (\cpu|instr_or~q ))))

	.dataa(\cpu|reg_op2 [3]),
	.datab(\cpu|reg_op1 [3]),
	.datac(\cpu|instr_ori~q ),
	.datad(\cpu|instr_or~q ),
	.cin(gnd),
	.combout(\cpu|Selector122~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector122~3 .lut_mask = 16'hEEE0;
defparam \cpu|Selector122~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
fiftyfivenm_lcell_comb \cpu|Selector122~4 (
// Equation(s):
// \cpu|Selector122~4_combout  = (\cpu|reg_op1 [3] & (\cpu|reg_op2 [3] & ((\cpu|instr_and~q ) # (\cpu|instr_andi~q ))))

	.dataa(\cpu|instr_and~q ),
	.datab(\cpu|reg_op1 [3]),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|instr_andi~q ),
	.cin(gnd),
	.combout(\cpu|Selector122~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector122~4 .lut_mask = 16'hC080;
defparam \cpu|Selector122~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
fiftyfivenm_lcell_comb \cpu|Selector122~5 (
// Equation(s):
// \cpu|Selector122~5_combout  = (\cpu|Selector122~3_combout ) # ((\cpu|Selector122~4_combout ) # ((\cpu|Add1~24_combout  & \cpu|is_lui_auipc_jal_jalr_addi_add_sub~q )))

	.dataa(\cpu|Add1~24_combout ),
	.datab(\cpu|Selector122~3_combout ),
	.datac(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.datad(\cpu|Selector122~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector122~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector122~5 .lut_mask = 16'hFFEC;
defparam \cpu|Selector122~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
fiftyfivenm_lcell_comb \cpu|ShiftRight0~81 (
// Equation(s):
// \cpu|ShiftRight0~81_combout  = (\cpu|reg_op2 [1] & (\cpu|reg_op1 [9])) # (!\cpu|reg_op2 [1] & ((\cpu|reg_op1 [7])))

	.dataa(\cpu|reg_op1 [9]),
	.datab(\cpu|reg_op2 [1]),
	.datac(\cpu|reg_op1 [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~81 .lut_mask = 16'hB8B8;
defparam \cpu|ShiftRight0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
fiftyfivenm_lcell_comb \cpu|ShiftRight0~82 (
// Equation(s):
// \cpu|ShiftRight0~82_combout  = (\cpu|reg_op2 [0] & ((\cpu|ShiftRight0~79_combout ))) # (!\cpu|reg_op2 [0] & (\cpu|ShiftRight0~81_combout ))

	.dataa(\cpu|ShiftRight0~81_combout ),
	.datab(\cpu|ShiftRight0~79_combout ),
	.datac(\cpu|reg_op2 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~82 .lut_mask = 16'hCACA;
defparam \cpu|ShiftRight0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
fiftyfivenm_lcell_comb \cpu|ShiftRight0~22 (
// Equation(s):
// \cpu|ShiftRight0~22_combout  = (\cpu|reg_op2 [0] & (\cpu|reg_op1 [4])) # (!\cpu|reg_op2 [0] & ((\cpu|reg_op1 [3])))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [0]),
	.datac(\cpu|reg_op1 [4]),
	.datad(\cpu|reg_op1 [3]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~22 .lut_mask = 16'hF3C0;
defparam \cpu|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
fiftyfivenm_lcell_comb \cpu|Selector122~6 (
// Equation(s):
// \cpu|Selector122~6_combout  = (\cpu|alu_out_q[3]~4_combout  & (((\cpu|ShiftRight0~22_combout  & !\cpu|alu_out_q[3]~8_combout )))) # (!\cpu|alu_out_q[3]~4_combout  & ((\cpu|ShiftRight0~82_combout ) # ((\cpu|alu_out_q[3]~8_combout ))))

	.dataa(\cpu|ShiftRight0~82_combout ),
	.datab(\cpu|ShiftRight0~22_combout ),
	.datac(\cpu|alu_out_q[3]~4_combout ),
	.datad(\cpu|alu_out_q[3]~8_combout ),
	.cin(gnd),
	.combout(\cpu|Selector122~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector122~6 .lut_mask = 16'h0FCA;
defparam \cpu|Selector122~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
fiftyfivenm_lcell_comb \cpu|Selector122~7 (
// Equation(s):
// \cpu|Selector122~7_combout  = (\cpu|Selector122~6_combout  & (((\cpu|ShiftRight0~69_combout )) # (!\cpu|alu_out_q[3]~8_combout ))) # (!\cpu|Selector122~6_combout  & (\cpu|alu_out_q[3]~8_combout  & ((\cpu|ShiftRight0~24_combout ))))

	.dataa(\cpu|Selector122~6_combout ),
	.datab(\cpu|alu_out_q[3]~8_combout ),
	.datac(\cpu|ShiftRight0~69_combout ),
	.datad(\cpu|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\cpu|Selector122~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector122~7 .lut_mask = 16'hE6A2;
defparam \cpu|Selector122~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
fiftyfivenm_lcell_comb \cpu|Selector122~8 (
// Equation(s):
// \cpu|Selector122~8_combout  = (\cpu|Selector122~2_combout ) # ((\cpu|Selector122~5_combout ) # ((!\cpu|alu_out_q[3]~1_combout  & \cpu|Selector122~7_combout )))

	.dataa(\cpu|Selector122~2_combout ),
	.datab(\cpu|Selector122~5_combout ),
	.datac(\cpu|alu_out_q[3]~1_combout ),
	.datad(\cpu|Selector122~7_combout ),
	.cin(gnd),
	.combout(\cpu|Selector122~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector122~8 .lut_mask = 16'hEFEE;
defparam \cpu|Selector122~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
fiftyfivenm_lcell_comb \cpu|Selector122~9 (
// Equation(s):
// \cpu|Selector122~9_combout  = (\cpu|Selector122~10_combout ) # ((\cpu|Selector122~8_combout ) # ((\cpu|ShiftRight0~97_combout  & \cpu|alu_out_q[3]~2_combout )))

	.dataa(\cpu|ShiftRight0~97_combout ),
	.datab(\cpu|Selector122~10_combout ),
	.datac(\cpu|alu_out_q[3]~2_combout ),
	.datad(\cpu|Selector122~8_combout ),
	.cin(gnd),
	.combout(\cpu|Selector122~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector122~9 .lut_mask = 16'hFFEC;
defparam \cpu|Selector122~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N21
dffeas \cpu|alu_out_q[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector122~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[3] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
fiftyfivenm_lcell_comb \cpu|Selector154~0 (
// Equation(s):
// \cpu|Selector154~0_combout  = (\cpu|latched_stalu~q  & ((\cpu|alu_out_q [3]))) # (!\cpu|latched_stalu~q  & (\cpu|reg_out [3]))

	.dataa(\cpu|reg_out [3]),
	.datab(gnd),
	.datac(\cpu|latched_stalu~q ),
	.datad(\cpu|alu_out_q [3]),
	.cin(gnd),
	.combout(\cpu|Selector154~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector154~0 .lut_mask = 16'hFA0A;
defparam \cpu|Selector154~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
fiftyfivenm_lcell_comb \cpu|Selector154~1 (
// Equation(s):
// \cpu|Selector154~1_combout  = (!\cpu|irq_state [0] & ((\cpu|always18~8_combout  & (\cpu|Selector154~0_combout )) # (!\cpu|always18~8_combout  & ((\cpu|Add3~4_combout )))))

	.dataa(\cpu|Selector154~0_combout ),
	.datab(\cpu|irq_state [0]),
	.datac(\cpu|always18~8_combout ),
	.datad(\cpu|Add3~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector154~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector154~1 .lut_mask = 16'h2320;
defparam \cpu|Selector154~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
fiftyfivenm_lcell_comb \cpu|Selector154~2 (
// Equation(s):
// \cpu|Selector154~2_combout  = (!\cpu|irq_state [1] & ((\cpu|Selector154~1_combout ) # ((\cpu|reg_next_pc [3] & \cpu|irq_state [0]))))

	.dataa(\cpu|reg_next_pc [3]),
	.datab(\cpu|Selector154~1_combout ),
	.datac(\cpu|irq_state [1]),
	.datad(\cpu|irq_state [0]),
	.cin(gnd),
	.combout(\cpu|Selector154~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector154~2 .lut_mask = 16'h0E0C;
defparam \cpu|Selector154~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N14
fiftyfivenm_lcell_comb \cpu|cpuregs_rtl_1_bypass[43]~feeder (
// Equation(s):
// \cpu|cpuregs_rtl_1_bypass[43]~feeder_combout  = \cpu|Selector127~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Selector127~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rtl_1_bypass[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[43]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpuregs_rtl_1_bypass[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N15
dffeas \cpu|cpuregs_rtl_1_bypass[43] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|cpuregs_rtl_1_bypass[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[43] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N12
fiftyfivenm_lcell_comb \cpu|reg_op2[30]~29 (
// Equation(s):
// \cpu|reg_op2[30]~29_combout  = (\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1_bypass [43]))) # (!\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1|auto_generated|ram_block1a30 ))

	.dataa(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a30 ),
	.datab(\cpu|cpuregs~7_combout ),
	.datac(gnd),
	.datad(\cpu|cpuregs_rtl_1_bypass [43]),
	.cin(gnd),
	.combout(\cpu|reg_op2[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[30]~29 .lut_mask = 16'hEE22;
defparam \cpu|reg_op2[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N13
dffeas \cpu|reg_op2[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[30]~29_combout ),
	.asdata(\cpu|decoded_imm [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|reg_op2[6]~39_combout ),
	.sload(\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[30] .is_wysiwyg = "true";
defparam \cpu|reg_op2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add1~63 (
// Equation(s):
// \cpu|pcpi_div|Add1~63_combout  = \cpu|reg_op2 [31] $ (\cpu|pcpi_div|Add1~62  $ (\cpu|pcpi_div|divisor~2_combout ))

	.dataa(\cpu|reg_op2 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_div|divisor~2_combout ),
	.cin(\cpu|pcpi_div|Add1~62 ),
	.combout(\cpu|pcpi_div|Add1~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add1~63 .lut_mask = 16'hA55A;
defparam \cpu|pcpi_div|Add1~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N30
fiftyfivenm_lcell_comb \cpu|pcpi_div|divisor[62]~34 (
// Equation(s):
// \cpu|pcpi_div|divisor[62]~34_combout  = (\cpu|pcpi_div|pcpi_wait~q  & (!\cpu|pcpi_div|pcpi_wait_q~q  & \cpu|pcpi_div|Add1~63_combout ))

	.dataa(\cpu|pcpi_div|pcpi_wait~q ),
	.datab(\cpu|pcpi_div|pcpi_wait_q~q ),
	.datac(\cpu|pcpi_div|Add1~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|divisor[62]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[62]~34 .lut_mask = 16'h2020;
defparam \cpu|pcpi_div|divisor[62]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N31
dffeas \cpu|pcpi_div|divisor[62] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|divisor[62]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_div|quotient_msk[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|divisor [62]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|divisor[62] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|divisor[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N8
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~67 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~67_combout  = (\cpu|pcpi_div|divisor [62]) # ((\cpu|pcpi_div|divisor [59]) # ((\cpu|pcpi_div|divisor [61]) # (\cpu|pcpi_div|divisor [60])))

	.dataa(\cpu|pcpi_div|divisor [62]),
	.datab(\cpu|pcpi_div|divisor [59]),
	.datac(\cpu|pcpi_div|divisor [61]),
	.datad(\cpu|pcpi_div|divisor [60]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|LessThan0~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~67 .lut_mask = 16'hFFFE;
defparam \cpu|pcpi_div|LessThan0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N10
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~72 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~72_combout  = (\cpu|pcpi_div|LessThan0~69_combout ) # ((\cpu|pcpi_div|LessThan0~70_combout ) # ((\cpu|pcpi_div|LessThan0~71_combout ) # (\cpu|pcpi_div|LessThan0~68_combout )))

	.dataa(\cpu|pcpi_div|LessThan0~69_combout ),
	.datab(\cpu|pcpi_div|LessThan0~70_combout ),
	.datac(\cpu|pcpi_div|LessThan0~71_combout ),
	.datad(\cpu|pcpi_div|LessThan0~68_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|LessThan0~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~72 .lut_mask = 16'hFFFE;
defparam \cpu|pcpi_div|LessThan0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N12
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~73 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~73_combout  = (\cpu|pcpi_div|LessThan0~67_combout ) # ((\cpu|pcpi_div|divisor [32]) # ((\cpu|pcpi_div|LessThan0~66_combout ) # (\cpu|pcpi_div|LessThan0~72_combout )))

	.dataa(\cpu|pcpi_div|LessThan0~67_combout ),
	.datab(\cpu|pcpi_div|divisor [32]),
	.datac(\cpu|pcpi_div|LessThan0~66_combout ),
	.datad(\cpu|pcpi_div|LessThan0~72_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|LessThan0~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~73 .lut_mask = 16'hFFFE;
defparam \cpu|pcpi_div|LessThan0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N30
fiftyfivenm_lcell_comb \cpu|pcpi_div|LessThan0~74 (
// Equation(s):
// \cpu|pcpi_div|LessThan0~74_combout  = (\cpu|pcpi_div|LessThan0~73_combout ) # ((\cpu|pcpi_div|LessThan0~64_combout ) # ((\cpu|pcpi_div|LessThan0~0_combout ) # (\cpu|pcpi_div|LessThan0~1_combout )))

	.dataa(\cpu|pcpi_div|LessThan0~73_combout ),
	.datab(\cpu|pcpi_div|LessThan0~64_combout ),
	.datac(\cpu|pcpi_div|LessThan0~0_combout ),
	.datad(\cpu|pcpi_div|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|LessThan0~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|LessThan0~74 .lut_mask = 16'hFFFE;
defparam \cpu|pcpi_div|LessThan0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~21 (
// Equation(s):
// \cpu|pcpi_div|quotient~21_combout  = (\cpu|pcpi_div|quotient [2]) # ((!\cpu|pcpi_div|LessThan0~74_combout  & \cpu|pcpi_div|quotient_msk [2]))

	.dataa(\cpu|pcpi_div|LessThan0~74_combout ),
	.datab(gnd),
	.datac(\cpu|pcpi_div|quotient [2]),
	.datad(\cpu|pcpi_div|quotient_msk [2]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~21 .lut_mask = 16'hF5F0;
defparam \cpu|pcpi_div|quotient~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N1
dffeas \cpu|pcpi_div|quotient[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[2] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~14 (
// Equation(s):
// \cpu|pcpi_div|Add2~14_combout  = (\cpu|pcpi_div|instr_div~q  & (\cpu|pcpi_div|quotient [2])) # (!\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|instr_divu~q  & (\cpu|pcpi_div|quotient [2])) # (!\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|dividend [2])))))

	.dataa(\cpu|pcpi_div|quotient [2]),
	.datab(\cpu|pcpi_div|instr_div~q ),
	.datac(\cpu|pcpi_div|dividend [2]),
	.datad(\cpu|pcpi_div|instr_divu~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~14 .lut_mask = 16'hAAB8;
defparam \cpu|pcpi_div|Add2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N5
dffeas \cpu|pcpi_div|pcpi_rd[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[2]~37_combout ),
	.asdata(\cpu|pcpi_div|Add2~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[2] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
fiftyfivenm_lcell_comb \cpu|Selector464~0 (
// Equation(s):
// \cpu|Selector464~0_combout  = (\cpu|pcpi_div|pcpi_rd [2] & (\cpu|pcpi_div|pcpi_wr~q  & (\cpu|cpu_state.cpu_state_ld_rs1~q  & !\cpu|WideNor2~17_combout )))

	.dataa(\cpu|pcpi_div|pcpi_rd [2]),
	.datab(\cpu|pcpi_div|pcpi_wr~q ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|WideNor2~17_combout ),
	.cin(gnd),
	.combout(\cpu|Selector464~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector464~0 .lut_mask = 16'h0080;
defparam \cpu|Selector464~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~14 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~14_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [34])) # (!\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [2])))

	.dataa(\cpu|pcpi_mul|rd [34]),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rd [2]),
	.datad(\cpu|pcpi_mul|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~14 .lut_mask = 16'hAAF0;
defparam \cpu|pcpi_mul|pcpi_rd~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N15
dffeas \cpu|pcpi_mul|pcpi_rd[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[2] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N18
fiftyfivenm_lcell_comb \cpu|Selector464~8 (
// Equation(s):
// \cpu|Selector464~8_combout  = (!\cpu|reg_out[2]~8_combout  & ((\cpu|reg_op1 [1] & (mem_rdata[26])) # (!\cpu|reg_op1 [1] & ((mem_rdata[10])))))

	.dataa(\cpu|reg_out[2]~8_combout ),
	.datab(\cpu|reg_op1 [1]),
	.datac(mem_rdata[26]),
	.datad(mem_rdata[10]),
	.cin(gnd),
	.combout(\cpu|Selector464~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector464~8 .lut_mask = 16'h5140;
defparam \cpu|Selector464~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N10
fiftyfivenm_lcell_comb \cpu|Selector464~1 (
// Equation(s):
// \cpu|Selector464~1_combout  = (\cpu|reg_out[2]~1_combout  & (!\cpu|reg_out[2]~4_combout  & (\cpu|count_cycle [2]))) # (!\cpu|reg_out[2]~1_combout  & ((\cpu|reg_out[2]~4_combout ) # ((\cpu|count_instr [2]))))

	.dataa(\cpu|reg_out[2]~1_combout ),
	.datab(\cpu|reg_out[2]~4_combout ),
	.datac(\cpu|count_cycle [2]),
	.datad(\cpu|count_instr [2]),
	.cin(gnd),
	.combout(\cpu|Selector464~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector464~1 .lut_mask = 16'h7564;
defparam \cpu|Selector464~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N20
fiftyfivenm_lcell_comb \cpu|Selector464~2 (
// Equation(s):
// \cpu|Selector464~2_combout  = (\cpu|reg_out[2]~4_combout  & ((\cpu|Selector464~1_combout  & ((\cpu|count_instr [34]))) # (!\cpu|Selector464~1_combout  & (\cpu|count_cycle [34])))) # (!\cpu|reg_out[2]~4_combout  & (((\cpu|Selector464~1_combout ))))

	.dataa(\cpu|count_cycle [34]),
	.datab(\cpu|reg_out[2]~4_combout ),
	.datac(\cpu|count_instr [34]),
	.datad(\cpu|Selector464~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector464~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector464~2 .lut_mask = 16'hF388;
defparam \cpu|Selector464~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
fiftyfivenm_lcell_comb \cpu|Selector464~3 (
// Equation(s):
// \cpu|Selector464~3_combout  = (\cpu|reg_out[2]~3_combout  & (!\cpu|reg_out[2]~0_combout )) # (!\cpu|reg_out[2]~3_combout  & ((\cpu|reg_out[2]~0_combout  & ((\cpu|Selector464~2_combout ))) # (!\cpu|reg_out[2]~0_combout  & (\cpu|irq_mask [2]))))

	.dataa(\cpu|reg_out[2]~3_combout ),
	.datab(\cpu|reg_out[2]~0_combout ),
	.datac(\cpu|irq_mask [2]),
	.datad(\cpu|Selector464~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector464~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector464~3 .lut_mask = 16'h7632;
defparam \cpu|Selector464~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
fiftyfivenm_lcell_comb \cpu|Selector464~4 (
// Equation(s):
// \cpu|Selector464~4_combout  = (\cpu|reg_out[2]~3_combout  & ((\cpu|Selector464~3_combout  & ((\cpu|timer [2]))) # (!\cpu|Selector464~3_combout  & (\cpu|cpuregs_rs1[2]~14_combout )))) # (!\cpu|reg_out[2]~3_combout  & (\cpu|Selector464~3_combout ))

	.dataa(\cpu|reg_out[2]~3_combout ),
	.datab(\cpu|Selector464~3_combout ),
	.datac(\cpu|cpuregs_rs1[2]~14_combout ),
	.datad(\cpu|timer [2]),
	.cin(gnd),
	.combout(\cpu|Selector464~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector464~4 .lut_mask = 16'hEC64;
defparam \cpu|Selector464~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
fiftyfivenm_lcell_comb \cpu|Selector464~5 (
// Equation(s):
// \cpu|Selector464~5_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & (\cpu|WideNor2~17_combout  & \cpu|Selector464~4_combout ))

	.dataa(gnd),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|WideNor2~17_combout ),
	.datad(\cpu|Selector464~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector464~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector464~5 .lut_mask = 16'hC000;
defparam \cpu|Selector464~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N30
fiftyfivenm_lcell_comb \cpu|Selector464~9 (
// Equation(s):
// \cpu|Selector464~9_combout  = (\cpu|cpu_state.cpu_state_exec~q  & ((\cpu|Add10~2_combout ) # ((\cpu|cpu_state.cpu_state_fetch~q  & \cpu|irq_pending [2])))) # (!\cpu|cpu_state.cpu_state_exec~q  & (\cpu|cpu_state.cpu_state_fetch~q  & (\cpu|irq_pending 
// [2])))

	.dataa(\cpu|cpu_state.cpu_state_exec~q ),
	.datab(\cpu|cpu_state.cpu_state_fetch~q ),
	.datac(\cpu|irq_pending [2]),
	.datad(\cpu|Add10~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector464~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector464~9 .lut_mask = 16'hEAC0;
defparam \cpu|Selector464~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N12
fiftyfivenm_lcell_comb \led_reg~10 (
// Equation(s):
// \led_reg~10_combout  = ((\cpu|mem_wdata [2]) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(gnd),
	.datab(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\cpu|mem_wdata [2]),
	.datad(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\led_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~10 .lut_mask = 16'hF3FF;
defparam \led_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N26
fiftyfivenm_lcell_comb \led_reg[4]~32 (
// Equation(s):
// \led_reg[4]~32_combout  = (((\cpu|mem_wstrb [0] & \always3~0_combout )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\cpu|mem_wstrb [0]),
	.datac(\always3~0_combout ),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\led_reg[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg[4]~32 .lut_mask = 16'hD5FF;
defparam \led_reg[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N13
dffeas \led_reg[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_reg[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[2] .is_wysiwyg = "true";
defparam \led_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y11_N22
fiftyfivenm_io_ibuf \sw[2]~input (
	.i(sw[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\sw[2]~input_o ));
// synopsys translate_off
defparam \sw[2]~input .bus_hold = "false";
defparam \sw[2]~input .listen_to_nsleep_signal = "false";
defparam \sw[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N16
fiftyfivenm_lcell_comb \sw_ready~0 (
// Equation(s):
// \sw_ready~0_combout  = (\cpu|mem_valid~q  & (\cpu|mem_addr [4] & (!\mem_ready~5_combout  & \Equal4~8_combout )))

	.dataa(\cpu|mem_valid~q ),
	.datab(\cpu|mem_addr [4]),
	.datac(\mem_ready~5_combout ),
	.datad(\Equal4~8_combout ),
	.cin(gnd),
	.combout(\sw_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \sw_ready~0 .lut_mask = 16'h0800;
defparam \sw_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N17
dffeas sw_ready(
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sw_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam sw_ready.is_wysiwyg = "true";
defparam sw_ready.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N18
fiftyfivenm_lcell_comb \mem_ready~2 (
// Equation(s):
// \mem_ready~2_combout  = (!\led_ready~q  & !\sw_ready~q )

	.dataa(gnd),
	.datab(\led_ready~q ),
	.datac(gnd),
	.datad(\sw_ready~q ),
	.cin(gnd),
	.combout(\mem_ready~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem_ready~2 .lut_mask = 16'h0033;
defparam \mem_ready~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N8
fiftyfivenm_lcell_comb \mem_rdata[0]~13 (
// Equation(s):
// \mem_rdata[0]~13_combout  = (\led_ready~q ) # ((\seg1_ready~q  & !\sw_ready~q ))

	.dataa(\seg1_ready~q ),
	.datab(\led_ready~q ),
	.datac(gnd),
	.datad(\sw_ready~q ),
	.cin(gnd),
	.combout(\mem_rdata[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[0]~13 .lut_mask = 16'hCCEE;
defparam \mem_rdata[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N22
fiftyfivenm_lcell_comb \mem_rdata[2]~114 (
// Equation(s):
// \mem_rdata[2]~114_combout  = (\mem_ready~2_combout  & (((\mem_rdata[0]~13_combout )))) # (!\mem_ready~2_combout  & ((\mem_rdata[0]~13_combout  & (led_reg[2])) # (!\mem_rdata[0]~13_combout  & ((\sw[2]~input_o )))))

	.dataa(led_reg[2]),
	.datab(\sw[2]~input_o ),
	.datac(\mem_ready~2_combout ),
	.datad(\mem_rdata[0]~13_combout ),
	.cin(gnd),
	.combout(\mem_rdata[2]~114_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[2]~114 .lut_mask = 16'hFA0C;
defparam \mem_rdata[2]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N18
fiftyfivenm_lcell_comb \seg2_reg~10 (
// Equation(s):
// \seg2_reg~10_combout  = (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & (\cpu|mem_wdata [2] & \pll_inst|altpll_component|auto_generated|pll_lock_sync~q ))

	.dataa(gnd),
	.datab(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\cpu|mem_wdata [2]),
	.datad(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\seg2_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg~10 .lut_mask = 16'hC000;
defparam \seg2_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N4
fiftyfivenm_lcell_comb \seg1_reg[2]~12 (
// Equation(s):
// \seg1_reg[2]~12_combout  = (((\cpu|mem_wstrb [0] & \always6~0_combout )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\cpu|mem_wstrb [0]),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\always6~0_combout ),
	.cin(gnd),
	.combout(\seg1_reg[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \seg1_reg[2]~12 .lut_mask = 16'hDF5F;
defparam \seg1_reg[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N5
dffeas \seg1_reg[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg1_reg[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[2] .is_wysiwyg = "true";
defparam \seg1_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N22
fiftyfivenm_lcell_comb \seg2_reg[5]~36 (
// Equation(s):
// \seg2_reg[5]~36_combout  = (((\cpu|mem_wstrb [0] & \always6~1_combout )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\cpu|mem_wstrb [0]),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\always6~1_combout ),
	.cin(gnd),
	.combout(\seg2_reg[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg[5]~36 .lut_mask = 16'hDF5F;
defparam \seg2_reg[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N29
dffeas \seg2_reg[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[2] .is_wysiwyg = "true";
defparam \seg2_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N14
fiftyfivenm_lcell_comb \seg2_ready~0 (
// Equation(s):
// \seg2_ready~0_combout  = (\cpu|mem_valid~q  & (\cpu|mem_addr [4] & (!\mem_ready~5_combout  & \Equal5~1_combout )))

	.dataa(\cpu|mem_valid~q ),
	.datab(\cpu|mem_addr [4]),
	.datac(\mem_ready~5_combout ),
	.datad(\Equal5~1_combout ),
	.cin(gnd),
	.combout(\seg2_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_ready~0 .lut_mask = 16'h0800;
defparam \seg2_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N15
dffeas seg2_ready(
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg2_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg2_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam seg2_ready.is_wysiwyg = "true";
defparam seg2_ready.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N6
fiftyfivenm_lcell_comb \mem_rdata[0]~12 (
// Equation(s):
// \mem_rdata[0]~12_combout  = (!\led_ready~q  & (!\sw_ready~q  & ((\seg1_ready~q ) # (\seg2_ready~q ))))

	.dataa(\seg1_ready~q ),
	.datab(\led_ready~q ),
	.datac(\seg2_ready~q ),
	.datad(\sw_ready~q ),
	.cin(gnd),
	.combout(\mem_rdata[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[0]~12 .lut_mask = 16'h0032;
defparam \mem_rdata[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N28
fiftyfivenm_lcell_comb \mem_rdata[2]~115 (
// Equation(s):
// \mem_rdata[2]~115_combout  = (\mem_rdata[2]~114_combout  & ((seg1_reg[2]) # ((!\mem_rdata[0]~12_combout )))) # (!\mem_rdata[2]~114_combout  & (((seg2_reg[2] & \mem_rdata[0]~12_combout ))))

	.dataa(\mem_rdata[2]~114_combout ),
	.datab(seg1_reg[2]),
	.datac(seg2_reg[2]),
	.datad(\mem_rdata[0]~12_combout ),
	.cin(gnd),
	.combout(\mem_rdata[2]~115_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[2]~115 .lut_mask = 16'hD8AA;
defparam \mem_rdata[2]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
fiftyfivenm_io_ibuf \ser_rx~input (
	.i(ser_rx),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ser_rx~input_o ));
// synopsys translate_off
defparam \ser_rx~input .bus_hold = "false";
defparam \ser_rx~input .listen_to_nsleep_signal = "false";
defparam \ser_rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N6
fiftyfivenm_lcell_comb \simpleuart|recv_pattern~2 (
// Equation(s):
// \simpleuart|recv_pattern~2_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & \ser_rx~input_o ))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\ser_rx~input_o ),
	.cin(gnd),
	.combout(\simpleuart|recv_pattern~2_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_pattern~2 .lut_mask = 16'hA000;
defparam \simpleuart|recv_pattern~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N24
fiftyfivenm_lcell_comb \simpleuart|recv_state[0]~27 (
// Equation(s):
// \simpleuart|recv_state[0]~27_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & \simpleuart|recv_state[0]~17_combout ))

	.dataa(gnd),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\simpleuart|recv_state[0]~17_combout ),
	.cin(gnd),
	.combout(\simpleuart|recv_state[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_state[0]~27 .lut_mask = 16'hC000;
defparam \simpleuart|recv_state[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N2
fiftyfivenm_lcell_comb \simpleuart|recv_state[0]~16 (
// Equation(s):
// \simpleuart|recv_state[0]~16_combout  = (!\simpleuart|recv_state [3] & (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & \pll_inst|altpll_component|auto_generated|wire_pll1_locked ))

	.dataa(\simpleuart|recv_state [3]),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(gnd),
	.cin(gnd),
	.combout(\simpleuart|recv_state[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_state[0]~16 .lut_mask = 16'h4040;
defparam \simpleuart|recv_state[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N22
fiftyfivenm_lcell_comb \simpleuart|recv_state[1]~18 (
// Equation(s):
// \simpleuart|recv_state[1]~18_combout  = (\simpleuart|recv_state[0]~27_combout  & (\simpleuart|recv_state [0] $ ((\simpleuart|recv_state [1])))) # (!\simpleuart|recv_state[0]~27_combout  & (\simpleuart|recv_state [0] & 
// ((\simpleuart|recv_state[0]~16_combout ))))

	.dataa(\simpleuart|recv_state [0]),
	.datab(\simpleuart|recv_state[0]~27_combout ),
	.datac(\simpleuart|recv_state [1]),
	.datad(\simpleuart|recv_state[0]~16_combout ),
	.cin(gnd),
	.combout(\simpleuart|recv_state[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_state[1]~18 .lut_mask = 16'h6A48;
defparam \simpleuart|recv_state[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N8
fiftyfivenm_lcell_comb \simpleuart|recv_state[1]~22 (
// Equation(s):
// \simpleuart|recv_state[1]~22_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\simpleuart|recv_state[0]~21_combout  & ((\simpleuart|recv_state [1]))) # (!\simpleuart|recv_state[0]~21_combout  & 
// (\simpleuart|recv_state[1]~18_combout )))) # (!\pll_inst|altpll_component|auto_generated|locked~0_combout  & (\simpleuart|recv_state[1]~18_combout ))

	.dataa(\simpleuart|recv_state[1]~18_combout ),
	.datab(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datac(\simpleuart|recv_state [1]),
	.datad(\simpleuart|recv_state[0]~21_combout ),
	.cin(gnd),
	.combout(\simpleuart|recv_state[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_state[1]~22 .lut_mask = 16'hE2AA;
defparam \simpleuart|recv_state[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N9
dffeas \simpleuart|recv_state[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_state[1]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_state[1] .is_wysiwyg = "true";
defparam \simpleuart|recv_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N10
fiftyfivenm_lcell_comb \simpleuart|recv_state[2]~25 (
// Equation(s):
// \simpleuart|recv_state[2]~25_combout  = (\simpleuart|recv_state[0]~27_combout  & (\simpleuart|recv_state [2] $ (((\simpleuart|recv_state [1] & \simpleuart|recv_state [0])))))

	.dataa(\simpleuart|recv_state [2]),
	.datab(\simpleuart|recv_state[0]~27_combout ),
	.datac(\simpleuart|recv_state [1]),
	.datad(\simpleuart|recv_state [0]),
	.cin(gnd),
	.combout(\simpleuart|recv_state[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_state[2]~25 .lut_mask = 16'h4888;
defparam \simpleuart|recv_state[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N6
fiftyfivenm_lcell_comb \simpleuart|recv_state[2]~26 (
// Equation(s):
// \simpleuart|recv_state[2]~26_combout  = (\simpleuart|recv_state[0]~21_combout  & ((\pll_inst|altpll_component|auto_generated|locked~0_combout  & (\simpleuart|recv_state [2])) # (!\pll_inst|altpll_component|auto_generated|locked~0_combout  & 
// ((\simpleuart|recv_state[2]~25_combout ))))) # (!\simpleuart|recv_state[0]~21_combout  & (((\simpleuart|recv_state[2]~25_combout ))))

	.dataa(\simpleuart|recv_state[0]~21_combout ),
	.datab(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datac(\simpleuart|recv_state [2]),
	.datad(\simpleuart|recv_state[2]~25_combout ),
	.cin(gnd),
	.combout(\simpleuart|recv_state[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_state[2]~26 .lut_mask = 16'hF780;
defparam \simpleuart|recv_state[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N7
dffeas \simpleuart|recv_state[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_state[2]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_state[2] .is_wysiwyg = "true";
defparam \simpleuart|recv_state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N20
fiftyfivenm_lcell_comb \simpleuart|recv_state[0]~17 (
// Equation(s):
// \simpleuart|recv_state[0]~17_combout  = (\simpleuart|recv_state [2]) # ((\simpleuart|recv_state [3] & ((\simpleuart|recv_state [0]) # (!\simpleuart|recv_state [1]))) # (!\simpleuart|recv_state [3] & ((\simpleuart|recv_state [1]))))

	.dataa(\simpleuart|recv_state [3]),
	.datab(\simpleuart|recv_state [0]),
	.datac(\simpleuart|recv_state [1]),
	.datad(\simpleuart|recv_state [2]),
	.cin(gnd),
	.combout(\simpleuart|recv_state[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_state[0]~17 .lut_mask = 16'hFFDA;
defparam \simpleuart|recv_state[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N4
fiftyfivenm_lcell_comb \simpleuart|recv_state[0]~28 (
// Equation(s):
// \simpleuart|recv_state[0]~28_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & ((\simpleuart|recv_state[0]~17_combout ) # (!\simpleuart|recv_state [3]))))

	.dataa(\simpleuart|recv_state [3]),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\simpleuart|recv_state[0]~17_combout ),
	.cin(gnd),
	.combout(\simpleuart|recv_state[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_state[0]~28 .lut_mask = 16'hC040;
defparam \simpleuart|recv_state[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N28
fiftyfivenm_lcell_comb \simpleuart|recv_state[0]~24 (
// Equation(s):
// \simpleuart|recv_state[0]~24_combout  = (\simpleuart|recv_state [0] & (\simpleuart|recv_state[0]~21_combout  & ((\pll_inst|altpll_component|auto_generated|locked~0_combout )))) # (!\simpleuart|recv_state [0] & (\simpleuart|recv_state[0]~28_combout  & 
// ((!\pll_inst|altpll_component|auto_generated|locked~0_combout ) # (!\simpleuart|recv_state[0]~21_combout ))))

	.dataa(\simpleuart|recv_state[0]~21_combout ),
	.datab(\simpleuart|recv_state[0]~28_combout ),
	.datac(\simpleuart|recv_state [0]),
	.datad(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.cin(gnd),
	.combout(\simpleuart|recv_state[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_state[0]~24 .lut_mask = 16'hA40C;
defparam \simpleuart|recv_state[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N29
dffeas \simpleuart|recv_state[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_state[0]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_state[0] .is_wysiwyg = "true";
defparam \simpleuart|recv_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N8
fiftyfivenm_lcell_comb \simpleuart|recv_state[0]~19 (
// Equation(s):
// \simpleuart|recv_state[0]~19_combout  = (\simpleuart|recv_state [0] & ((!\simpleuart|LessThan0~60_combout ))) # (!\simpleuart|recv_state [0] & (\ser_rx~input_o ))

	.dataa(\ser_rx~input_o ),
	.datab(gnd),
	.datac(\simpleuart|LessThan0~60_combout ),
	.datad(\simpleuart|recv_state [0]),
	.cin(gnd),
	.combout(\simpleuart|recv_state[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_state[0]~19 .lut_mask = 16'h0FAA;
defparam \simpleuart|recv_state[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N0
fiftyfivenm_lcell_comb \simpleuart|recv_state[0]~20 (
// Equation(s):
// \simpleuart|recv_state[0]~20_combout  = (!\simpleuart|recv_state [3] & (!\simpleuart|recv_state [1] & !\simpleuart|recv_state [2]))

	.dataa(\simpleuart|recv_state [3]),
	.datab(gnd),
	.datac(\simpleuart|recv_state [1]),
	.datad(\simpleuart|recv_state [2]),
	.cin(gnd),
	.combout(\simpleuart|recv_state[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_state[0]~20 .lut_mask = 16'h0005;
defparam \simpleuart|recv_state[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N10
fiftyfivenm_lcell_comb \simpleuart|recv_state[0]~21 (
// Equation(s):
// \simpleuart|recv_state[0]~21_combout  = (\simpleuart|recv_buf_valid~q ) # ((\simpleuart|recv_state[0]~20_combout  & ((\simpleuart|recv_state[0]~19_combout ))) # (!\simpleuart|recv_state[0]~20_combout  & (!\simpleuart|LessThan1~62_combout )))

	.dataa(\simpleuart|LessThan1~62_combout ),
	.datab(\simpleuart|recv_buf_valid~q ),
	.datac(\simpleuart|recv_state[0]~19_combout ),
	.datad(\simpleuart|recv_state[0]~20_combout ),
	.cin(gnd),
	.combout(\simpleuart|recv_state[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_state[0]~21 .lut_mask = 16'hFCDD;
defparam \simpleuart|recv_state[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N14
fiftyfivenm_lcell_comb \simpleuart|recv_state[3]~13 (
// Equation(s):
// \simpleuart|recv_state[3]~13_combout  = (\simpleuart|recv_state [3] & ((\simpleuart|recv_state [0] $ (\simpleuart|recv_state [2])) # (!\simpleuart|recv_state [1]))) # (!\simpleuart|recv_state [3] & (\simpleuart|recv_state [0] & (\simpleuart|recv_state [1] 
// & \simpleuart|recv_state [2])))

	.dataa(\simpleuart|recv_state [3]),
	.datab(\simpleuart|recv_state [0]),
	.datac(\simpleuart|recv_state [1]),
	.datad(\simpleuart|recv_state [2]),
	.cin(gnd),
	.combout(\simpleuart|recv_state[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_state[3]~13 .lut_mask = 16'h6A8A;
defparam \simpleuart|recv_state[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N4
fiftyfivenm_lcell_comb \simpleuart|recv_state[3]~29 (
// Equation(s):
// \simpleuart|recv_state[3]~29_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & \simpleuart|recv_state[3]~13_combout ))

	.dataa(gnd),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\simpleuart|recv_state[3]~13_combout ),
	.cin(gnd),
	.combout(\simpleuart|recv_state[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_state[3]~29 .lut_mask = 16'hC000;
defparam \simpleuart|recv_state[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N26
fiftyfivenm_lcell_comb \simpleuart|recv_state[3]~23 (
// Equation(s):
// \simpleuart|recv_state[3]~23_combout  = (\simpleuart|recv_state[0]~21_combout  & ((\pll_inst|altpll_component|auto_generated|locked~0_combout  & (\simpleuart|recv_state [3])) # (!\pll_inst|altpll_component|auto_generated|locked~0_combout  & 
// ((\simpleuart|recv_state[3]~29_combout ))))) # (!\simpleuart|recv_state[0]~21_combout  & (((\simpleuart|recv_state[3]~29_combout ))))

	.dataa(\simpleuart|recv_state[0]~21_combout ),
	.datab(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datac(\simpleuart|recv_state [3]),
	.datad(\simpleuart|recv_state[3]~29_combout ),
	.cin(gnd),
	.combout(\simpleuart|recv_state[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_state[3]~23 .lut_mask = 16'hF780;
defparam \simpleuart|recv_state[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N27
dffeas \simpleuart|recv_state[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_state[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_state[3] .is_wysiwyg = "true";
defparam \simpleuart|recv_state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N16
fiftyfivenm_lcell_comb \simpleuart|Decoder0~0 (
// Equation(s):
// \simpleuart|Decoder0~0_combout  = (\simpleuart|recv_state [3] & (!\simpleuart|recv_state [0] & (\simpleuart|recv_state [1] & !\simpleuart|recv_state [2])))

	.dataa(\simpleuart|recv_state [3]),
	.datab(\simpleuart|recv_state [0]),
	.datac(\simpleuart|recv_state [1]),
	.datad(\simpleuart|recv_state [2]),
	.cin(gnd),
	.combout(\simpleuart|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|Decoder0~0 .lut_mask = 16'h0020;
defparam \simpleuart|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N28
fiftyfivenm_lcell_comb \simpleuart|recv_pattern[3]~0 (
// Equation(s):
// \simpleuart|recv_pattern[3]~0_combout  = (\simpleuart|recv_buf_valid~q ) # (\simpleuart|Decoder0~0_combout )

	.dataa(gnd),
	.datab(\simpleuart|recv_buf_valid~q ),
	.datac(gnd),
	.datad(\simpleuart|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\simpleuart|recv_pattern[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_pattern[3]~0 .lut_mask = 16'hFFCC;
defparam \simpleuart|recv_pattern[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N22
fiftyfivenm_lcell_comb \simpleuart|recv_pattern[3]~1 (
// Equation(s):
// \simpleuart|recv_pattern[3]~1_combout  = ((\simpleuart|LessThan1~62_combout  & (!\simpleuart|recv_pattern[3]~0_combout  & !\simpleuart|recv_state[0]~20_combout ))) # (!\pll_inst|altpll_component|auto_generated|locked~0_combout )

	.dataa(\simpleuart|LessThan1~62_combout ),
	.datab(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datac(\simpleuart|recv_pattern[3]~0_combout ),
	.datad(\simpleuart|recv_state[0]~20_combout ),
	.cin(gnd),
	.combout(\simpleuart|recv_pattern[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_pattern[3]~1 .lut_mask = 16'h333B;
defparam \simpleuart|recv_pattern[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N7
dffeas \simpleuart|recv_pattern[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_pattern~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|recv_pattern[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_pattern [7]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_pattern[7] .is_wysiwyg = "true";
defparam \simpleuart|recv_pattern[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N24
fiftyfivenm_lcell_comb \simpleuart|recv_buf_data~3 (
// Equation(s):
// \simpleuart|recv_buf_data~3_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & \simpleuart|recv_pattern [7]))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\simpleuart|recv_pattern [7]),
	.cin(gnd),
	.combout(\simpleuart|recv_buf_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_buf_data~3 .lut_mask = 16'hA000;
defparam \simpleuart|recv_buf_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N25
dffeas \simpleuart|recv_pattern[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_buf_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|recv_pattern[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_pattern [6]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_pattern[6] .is_wysiwyg = "true";
defparam \simpleuart|recv_pattern[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N16
fiftyfivenm_lcell_comb \simpleuart|recv_buf_data~5 (
// Equation(s):
// \simpleuart|recv_buf_data~5_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & \simpleuart|recv_pattern [6]))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\simpleuart|recv_pattern [6]),
	.cin(gnd),
	.combout(\simpleuart|recv_buf_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_buf_data~5 .lut_mask = 16'hA000;
defparam \simpleuart|recv_buf_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N17
dffeas \simpleuart|recv_pattern[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_buf_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|recv_pattern[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_pattern [5]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_pattern[5] .is_wysiwyg = "true";
defparam \simpleuart|recv_pattern[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N18
fiftyfivenm_lcell_comb \simpleuart|recv_buf_data~6 (
// Equation(s):
// \simpleuart|recv_buf_data~6_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & \simpleuart|recv_pattern [5]))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\simpleuart|recv_pattern [5]),
	.cin(gnd),
	.combout(\simpleuart|recv_buf_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_buf_data~6 .lut_mask = 16'hA000;
defparam \simpleuart|recv_buf_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N19
dffeas \simpleuart|recv_pattern[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_buf_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|recv_pattern[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_pattern [4]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_pattern[4] .is_wysiwyg = "true";
defparam \simpleuart|recv_pattern[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N4
fiftyfivenm_lcell_comb \simpleuart|recv_buf_data~7 (
// Equation(s):
// \simpleuart|recv_buf_data~7_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & \simpleuart|recv_pattern [4]))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\simpleuart|recv_pattern [4]),
	.cin(gnd),
	.combout(\simpleuart|recv_buf_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_buf_data~7 .lut_mask = 16'hA000;
defparam \simpleuart|recv_buf_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N5
dffeas \simpleuart|recv_pattern[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_buf_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|recv_pattern[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_pattern [3]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_pattern[3] .is_wysiwyg = "true";
defparam \simpleuart|recv_pattern[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N2
fiftyfivenm_lcell_comb \simpleuart|recv_buf_data~8 (
// Equation(s):
// \simpleuart|recv_buf_data~8_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\simpleuart|recv_pattern [3] & \pll_inst|altpll_component|auto_generated|wire_pll1_locked ))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\simpleuart|recv_pattern [3]),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(gnd),
	.cin(gnd),
	.combout(\simpleuart|recv_buf_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_buf_data~8 .lut_mask = 16'h8080;
defparam \simpleuart|recv_buf_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N3
dffeas \simpleuart|recv_pattern[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_buf_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|recv_pattern[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_pattern [2]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_pattern[2] .is_wysiwyg = "true";
defparam \simpleuart|recv_pattern[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N26
fiftyfivenm_lcell_comb \simpleuart|recv_buf_data~4 (
// Equation(s):
// \simpleuart|recv_buf_data~4_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & \simpleuart|recv_pattern [2]))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\simpleuart|recv_pattern [2]),
	.cin(gnd),
	.combout(\simpleuart|recv_buf_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_buf_data~4 .lut_mask = 16'hA000;
defparam \simpleuart|recv_buf_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N30
fiftyfivenm_lcell_comb \simpleuart|recv_buf_data[5]~1 (
// Equation(s):
// \simpleuart|recv_buf_data[5]~1_combout  = ((\simpleuart|LessThan1~62_combout  & (!\simpleuart|recv_buf_valid~q  & \simpleuart|Decoder0~0_combout ))) # (!\pll_inst|altpll_component|auto_generated|locked~0_combout )

	.dataa(\simpleuart|LessThan1~62_combout ),
	.datab(\simpleuart|recv_buf_valid~q ),
	.datac(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datad(\simpleuart|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\simpleuart|recv_buf_data[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_buf_data[5]~1 .lut_mask = 16'h2F0F;
defparam \simpleuart|recv_buf_data[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N25
dffeas \simpleuart|recv_buf_data[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\simpleuart|recv_buf_data~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simpleuart|recv_buf_data[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_buf_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_buf_data[2] .is_wysiwyg = "true";
defparam \simpleuart|recv_buf_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N18
fiftyfivenm_lcell_comb \mem_ready~4 (
// Equation(s):
// \mem_ready~4_combout  = (!\ram_ready~q  & !\simpleuart_reg_div_sel~combout )

	.dataa(gnd),
	.datab(\ram_ready~q ),
	.datac(gnd),
	.datad(\simpleuart_reg_div_sel~combout ),
	.cin(gnd),
	.combout(\mem_ready~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem_ready~4 .lut_mask = 16'h0033;
defparam \mem_ready~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N20
fiftyfivenm_lcell_comb \mem_rdata[0]~17 (
// Equation(s):
// \mem_rdata[0]~17_combout  = (\ram_ready~q ) # ((!\simpleuart_reg_div_sel~combout  & \simpleuart_reg_dat_re~combout ))

	.dataa(gnd),
	.datab(\simpleuart_reg_div_sel~combout ),
	.datac(\ram_ready~q ),
	.datad(\simpleuart_reg_dat_re~combout ),
	.cin(gnd),
	.combout(\mem_rdata[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[0]~17 .lut_mask = 16'hF3F0;
defparam \mem_rdata[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N19
dffeas \simpleuart|cfg_divider[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg2_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|cfg_divider[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [2]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[2] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N10
fiftyfivenm_lcell_comb \mem_rdata[2]~116 (
// Equation(s):
// \mem_rdata[2]~116_combout  = (\mem_ready~4_combout  & (\mem_rdata[0]~17_combout )) # (!\mem_ready~4_combout  & ((\mem_rdata[0]~17_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [2]))) # (!\mem_rdata[0]~17_combout  & 
// (\simpleuart|cfg_divider [2]))))

	.dataa(\mem_ready~4_combout ),
	.datab(\mem_rdata[0]~17_combout ),
	.datac(\simpleuart|cfg_divider [2]),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\mem_rdata[2]~116_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[2]~116 .lut_mask = 16'hDC98;
defparam \mem_rdata[2]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N24
fiftyfivenm_lcell_comb \mem_rdata[2]~117 (
// Equation(s):
// \mem_rdata[2]~117_combout  = (\mem_rdata[0]~16_combout  & ((\mem_rdata[2]~116_combout  & ((\simpleuart|recv_buf_data [2]))) # (!\mem_rdata[2]~116_combout  & (\mem_rdata[2]~115_combout )))) # (!\mem_rdata[0]~16_combout  & (((\mem_rdata[2]~116_combout ))))

	.dataa(\mem_rdata[0]~16_combout ),
	.datab(\mem_rdata[2]~115_combout ),
	.datac(\simpleuart|recv_buf_data [2]),
	.datad(\mem_rdata[2]~116_combout ),
	.cin(gnd),
	.combout(\mem_rdata[2]~117_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[2]~117 .lut_mask = 16'hF588;
defparam \mem_rdata[2]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N28
fiftyfivenm_lcell_comb \cpu|Selector464~6 (
// Equation(s):
// \cpu|Selector464~6_combout  = (\cpu|reg_out[2]~6_combout  & ((\rom_ready~q  & (\rom_inst|altsyncram_component|auto_generated|q_a [2])) # (!\rom_ready~q  & ((\mem_rdata[2]~117_combout )))))

	.dataa(\rom_ready~q ),
	.datab(\rom_inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\cpu|reg_out[2]~6_combout ),
	.datad(\mem_rdata[2]~117_combout ),
	.cin(gnd),
	.combout(\cpu|Selector464~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector464~6 .lut_mask = 16'hD080;
defparam \cpu|Selector464~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
fiftyfivenm_lcell_comb \cpu|Selector464~7 (
// Equation(s):
// \cpu|Selector464~7_combout  = (\cpu|Selector464~6_combout ) # ((mem_rdata[18] & !\cpu|reg_out[2]~7_combout ))

	.dataa(mem_rdata[18]),
	.datab(\cpu|reg_out[2]~7_combout ),
	.datac(gnd),
	.datad(\cpu|Selector464~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector464~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector464~7 .lut_mask = 16'hFF22;
defparam \cpu|Selector464~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N16
fiftyfivenm_lcell_comb \cpu|Selector464~10 (
// Equation(s):
// \cpu|Selector464~10_combout  = (\cpu|Selector464~8_combout ) # ((\cpu|Selector464~5_combout ) # ((\cpu|Selector464~9_combout ) # (\cpu|Selector464~7_combout )))

	.dataa(\cpu|Selector464~8_combout ),
	.datab(\cpu|Selector464~5_combout ),
	.datac(\cpu|Selector464~9_combout ),
	.datad(\cpu|Selector464~7_combout ),
	.cin(gnd),
	.combout(\cpu|Selector464~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector464~10 .lut_mask = 16'hFFFE;
defparam \cpu|Selector464~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
fiftyfivenm_lcell_comb \cpu|Selector464~11 (
// Equation(s):
// \cpu|Selector464~11_combout  = (\cpu|Selector464~0_combout ) # ((\cpu|Selector464~10_combout ) # ((\cpu|pcpi_mul|pcpi_rd [2] & !\cpu|reg_out[2]~9_combout )))

	.dataa(\cpu|Selector464~0_combout ),
	.datab(\cpu|pcpi_mul|pcpi_rd [2]),
	.datac(\cpu|reg_out[2]~9_combout ),
	.datad(\cpu|Selector464~10_combout ),
	.cin(gnd),
	.combout(\cpu|Selector464~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector464~11 .lut_mask = 16'hFFAE;
defparam \cpu|Selector464~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N27
dffeas \cpu|reg_out[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector464~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[2] .is_wysiwyg = "true";
defparam \cpu|reg_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
fiftyfivenm_lcell_comb \cpu|Selector123~10 (
// Equation(s):
// \cpu|Selector123~10_combout  = (\cpu|ShiftLeft1~20_combout  & (!\cpu|reg_op2 [2] & (!\cpu|reg_op2 [3] & \cpu|alu_out_q[23]~0_combout )))

	.dataa(\cpu|ShiftLeft1~20_combout ),
	.datab(\cpu|reg_op2 [2]),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|alu_out_q[23]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector123~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector123~10 .lut_mask = 16'h0200;
defparam \cpu|Selector123~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
fiftyfivenm_lcell_comb \cpu|Selector123~3 (
// Equation(s):
// \cpu|Selector123~3_combout  = (\cpu|instr_or~q  & ((\cpu|reg_op2 [2]) # ((\cpu|reg_op1 [2])))) # (!\cpu|instr_or~q  & (\cpu|instr_ori~q  & ((\cpu|reg_op2 [2]) # (\cpu|reg_op1 [2]))))

	.dataa(\cpu|instr_or~q ),
	.datab(\cpu|reg_op2 [2]),
	.datac(\cpu|reg_op1 [2]),
	.datad(\cpu|instr_ori~q ),
	.cin(gnd),
	.combout(\cpu|Selector123~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector123~3 .lut_mask = 16'hFCA8;
defparam \cpu|Selector123~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
fiftyfivenm_lcell_comb \cpu|Selector123~4 (
// Equation(s):
// \cpu|Selector123~4_combout  = (\cpu|reg_op1 [2] & (\cpu|reg_op2 [2] & ((\cpu|instr_and~q ) # (\cpu|instr_andi~q ))))

	.dataa(\cpu|reg_op1 [2]),
	.datab(\cpu|reg_op2 [2]),
	.datac(\cpu|instr_and~q ),
	.datad(\cpu|instr_andi~q ),
	.cin(gnd),
	.combout(\cpu|Selector123~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector123~4 .lut_mask = 16'h8880;
defparam \cpu|Selector123~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
fiftyfivenm_lcell_comb \cpu|Selector123~5 (
// Equation(s):
// \cpu|Selector123~5_combout  = (\cpu|Selector123~3_combout ) # ((\cpu|Selector123~4_combout ) # ((\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q  & \cpu|Add1~22_combout )))

	.dataa(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.datab(\cpu|Selector123~3_combout ),
	.datac(\cpu|Add1~22_combout ),
	.datad(\cpu|Selector123~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector123~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector123~5 .lut_mask = 16'hFFEC;
defparam \cpu|Selector123~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
fiftyfivenm_lcell_comb \cpu|ShiftRight0~84 (
// Equation(s):
// \cpu|ShiftRight0~84_combout  = (!\cpu|reg_op2 [0] & ((\cpu|reg_op2 [1] & ((\cpu|reg_op1 [8]))) # (!\cpu|reg_op2 [1] & (\cpu|reg_op1 [6]))))

	.dataa(\cpu|reg_op1 [6]),
	.datab(\cpu|reg_op2 [1]),
	.datac(\cpu|reg_op2 [0]),
	.datad(\cpu|reg_op1 [8]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~84 .lut_mask = 16'h0E02;
defparam \cpu|ShiftRight0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
fiftyfivenm_lcell_comb \cpu|ShiftRight0~85 (
// Equation(s):
// \cpu|ShiftRight0~85_combout  = (\cpu|ShiftRight0~84_combout ) # ((\cpu|reg_op2 [0] & \cpu|ShiftRight0~81_combout ))

	.dataa(\cpu|reg_op2 [0]),
	.datab(gnd),
	.datac(\cpu|ShiftRight0~81_combout ),
	.datad(\cpu|ShiftRight0~84_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~85 .lut_mask = 16'hFFA0;
defparam \cpu|ShiftRight0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
fiftyfivenm_lcell_comb \cpu|ShiftRight0~98 (
// Equation(s):
// \cpu|ShiftRight0~98_combout  = (\cpu|reg_op2 [0] & ((\cpu|reg_op1 [3]))) # (!\cpu|reg_op2 [0] & (\cpu|reg_op1 [2]))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [0]),
	.datac(\cpu|reg_op1 [2]),
	.datad(\cpu|reg_op1 [3]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~98_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~98 .lut_mask = 16'hFC30;
defparam \cpu|ShiftRight0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
fiftyfivenm_lcell_comb \cpu|Selector123~6 (
// Equation(s):
// \cpu|Selector123~6_combout  = (\cpu|alu_out_q[3]~4_combout  & (((\cpu|ShiftRight0~98_combout  & !\cpu|alu_out_q[3]~8_combout )))) # (!\cpu|alu_out_q[3]~4_combout  & ((\cpu|ShiftRight0~85_combout ) # ((\cpu|alu_out_q[3]~8_combout ))))

	.dataa(\cpu|ShiftRight0~85_combout ),
	.datab(\cpu|ShiftRight0~98_combout ),
	.datac(\cpu|alu_out_q[3]~4_combout ),
	.datad(\cpu|alu_out_q[3]~8_combout ),
	.cin(gnd),
	.combout(\cpu|Selector123~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector123~6 .lut_mask = 16'h0FCA;
defparam \cpu|Selector123~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
fiftyfivenm_lcell_comb \cpu|Selector123~7 (
// Equation(s):
// \cpu|Selector123~7_combout  = (\cpu|Selector123~6_combout  & (((\cpu|ShiftRight0~74_combout )) # (!\cpu|alu_out_q[3]~8_combout ))) # (!\cpu|Selector123~6_combout  & (\cpu|alu_out_q[3]~8_combout  & ((\cpu|ShiftRight0~92_combout ))))

	.dataa(\cpu|Selector123~6_combout ),
	.datab(\cpu|alu_out_q[3]~8_combout ),
	.datac(\cpu|ShiftRight0~74_combout ),
	.datad(\cpu|ShiftRight0~92_combout ),
	.cin(gnd),
	.combout(\cpu|Selector123~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector123~7 .lut_mask = 16'hE6A2;
defparam \cpu|Selector123~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
fiftyfivenm_lcell_comb \cpu|Selector123~2 (
// Equation(s):
// \cpu|Selector123~2_combout  = (\cpu|instr_xor~q  & (\cpu|reg_op1 [2] $ (((\cpu|reg_op2 [2]))))) # (!\cpu|instr_xor~q  & (\cpu|instr_xori~q  & (\cpu|reg_op1 [2] $ (\cpu|reg_op2 [2]))))

	.dataa(\cpu|reg_op1 [2]),
	.datab(\cpu|instr_xor~q ),
	.datac(\cpu|instr_xori~q ),
	.datad(\cpu|reg_op2 [2]),
	.cin(gnd),
	.combout(\cpu|Selector123~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector123~2 .lut_mask = 16'h54A8;
defparam \cpu|Selector123~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
fiftyfivenm_lcell_comb \cpu|Selector123~8 (
// Equation(s):
// \cpu|Selector123~8_combout  = (\cpu|Selector123~5_combout ) # ((\cpu|Selector123~2_combout ) # ((\cpu|Selector123~7_combout  & !\cpu|alu_out_q[3]~1_combout )))

	.dataa(\cpu|Selector123~5_combout ),
	.datab(\cpu|Selector123~7_combout ),
	.datac(\cpu|alu_out_q[3]~1_combout ),
	.datad(\cpu|Selector123~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector123~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector123~8 .lut_mask = 16'hFFAE;
defparam \cpu|Selector123~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N18
fiftyfivenm_lcell_comb \cpu|Selector123~9 (
// Equation(s):
// \cpu|Selector123~9_combout  = (\cpu|Selector123~10_combout ) # ((\cpu|Selector123~8_combout ) # ((\cpu|alu_out_q[3]~2_combout  & \cpu|ShiftRight0~99_combout )))

	.dataa(\cpu|alu_out_q[3]~2_combout ),
	.datab(\cpu|ShiftRight0~99_combout ),
	.datac(\cpu|Selector123~10_combout ),
	.datad(\cpu|Selector123~8_combout ),
	.cin(gnd),
	.combout(\cpu|Selector123~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector123~9 .lut_mask = 16'hFFF8;
defparam \cpu|Selector123~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N19
dffeas \cpu|alu_out_q[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector123~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[2] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N22
fiftyfivenm_lcell_comb \cpu|current_pc~1 (
// Equation(s):
// \cpu|current_pc~1_combout  = (\cpu|latched_stalu~q  & ((\cpu|alu_out_q [2]))) # (!\cpu|latched_stalu~q  & (\cpu|reg_out [2]))

	.dataa(\cpu|latched_stalu~q ),
	.datab(gnd),
	.datac(\cpu|reg_out [2]),
	.datad(\cpu|alu_out_q [2]),
	.cin(gnd),
	.combout(\cpu|current_pc~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|current_pc~1 .lut_mask = 16'hFA50;
defparam \cpu|current_pc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N18
fiftyfivenm_lcell_comb \cpu|Selector155~0 (
// Equation(s):
// \cpu|Selector155~0_combout  = (\cpu|irq_state [1]) # (\cpu|irq_state [0])

	.dataa(gnd),
	.datab(\cpu|irq_state [1]),
	.datac(gnd),
	.datad(\cpu|irq_state [0]),
	.cin(gnd),
	.combout(\cpu|Selector155~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector155~0 .lut_mask = 16'hFFCC;
defparam \cpu|Selector155~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N2
fiftyfivenm_lcell_comb \cpu|Selector155~2 (
// Equation(s):
// \cpu|Selector155~2_combout  = (\cpu|Selector155~1_combout  & (\cpu|Selector155~0_combout )) # (!\cpu|Selector155~1_combout  & ((\cpu|Selector155~0_combout  & ((\cpu|reg_next_pc [2]))) # (!\cpu|Selector155~0_combout  & (\cpu|Add3~2_combout ))))

	.dataa(\cpu|Selector155~1_combout ),
	.datab(\cpu|Selector155~0_combout ),
	.datac(\cpu|Add3~2_combout ),
	.datad(\cpu|reg_next_pc [2]),
	.cin(gnd),
	.combout(\cpu|Selector155~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector155~2 .lut_mask = 16'hDC98;
defparam \cpu|Selector155~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N26
fiftyfivenm_lcell_comb \cpu|Selector155~3 (
// Equation(s):
// \cpu|Selector155~3_combout  = (\cpu|Selector155~1_combout  & ((\cpu|Selector155~2_combout  & (\cpu|eoi~1_combout )) # (!\cpu|Selector155~2_combout  & ((\cpu|current_pc~1_combout ))))) # (!\cpu|Selector155~1_combout  & (((\cpu|Selector155~2_combout ))))

	.dataa(\cpu|Selector155~1_combout ),
	.datab(\cpu|eoi~1_combout ),
	.datac(\cpu|current_pc~1_combout ),
	.datad(\cpu|Selector155~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector155~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector155~3 .lut_mask = 16'hDDA0;
defparam \cpu|Selector155~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N8
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[6]~41 (
// Equation(s):
// \cpu|cpuregs_rs1[6]~41_combout  = (\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [19]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a6 ))

	.dataa(\cpu|cpuregs~3_combout ),
	.datab(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\cpu|cpuregs_rtl_0_bypass [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[6]~41 .lut_mask = 16'hE4E4;
defparam \cpu|cpuregs_rs1[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N4
fiftyfivenm_lcell_comb \cpu|Selector500~0 (
// Equation(s):
// \cpu|Selector500~0_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|is_lui_auipc_jal~q ) # ((\cpu|WideOr22~combout  & \cpu|cpuregs_rs1[6]~41_combout ))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|is_lui_auipc_jal~q ),
	.datad(\cpu|cpuregs_rs1[6]~41_combout ),
	.cin(gnd),
	.combout(\cpu|Selector500~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector500~0 .lut_mask = 16'hC8C0;
defparam \cpu|Selector500~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N12
fiftyfivenm_lcell_comb \cpu|Add13~12 (
// Equation(s):
// \cpu|Add13~12_combout  = ((\cpu|reg_op1 [6] $ (\cpu|decoded_imm [6] $ (!\cpu|Add13~11 )))) # (GND)
// \cpu|Add13~13  = CARRY((\cpu|reg_op1 [6] & ((\cpu|decoded_imm [6]) # (!\cpu|Add13~11 ))) # (!\cpu|reg_op1 [6] & (\cpu|decoded_imm [6] & !\cpu|Add13~11 )))

	.dataa(\cpu|reg_op1 [6]),
	.datab(\cpu|decoded_imm [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~11 ),
	.combout(\cpu|Add13~12_combout ),
	.cout(\cpu|Add13~13 ));
// synopsys translate_off
defparam \cpu|Add13~12 .lut_mask = 16'h698E;
defparam \cpu|Add13~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N30
fiftyfivenm_lcell_comb \cpu|Selector500~1 (
// Equation(s):
// \cpu|Selector500~1_combout  = (\cpu|Selector506~5_combout  & (\cpu|Selector500~0_combout )) # (!\cpu|Selector506~5_combout  & ((\cpu|Selector500~0_combout  & (\cpu|reg_pc [6])) # (!\cpu|Selector500~0_combout  & ((\cpu|Add13~12_combout )))))

	.dataa(\cpu|Selector506~5_combout ),
	.datab(\cpu|Selector500~0_combout ),
	.datac(\cpu|reg_pc [6]),
	.datad(\cpu|Add13~12_combout ),
	.cin(gnd),
	.combout(\cpu|Selector500~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector500~1 .lut_mask = 16'hD9C8;
defparam \cpu|Selector500~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N16
fiftyfivenm_lcell_comb \cpu|Selector500~2 (
// Equation(s):
// \cpu|Selector500~2_combout  = (\cpu|Selector500~1_combout  & (((!\cpu|cpu_state.cpu_state_ld_rs1~q ) # (!\cpu|instr_lui~q )) # (!\cpu|is_lui_auipc_jal~q )))

	.dataa(\cpu|is_lui_auipc_jal~q ),
	.datab(\cpu|instr_lui~q ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|Selector500~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector500~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector500~2 .lut_mask = 16'h7F00;
defparam \cpu|Selector500~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N17
dffeas \cpu|reg_op1[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector500~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[6] .is_wysiwyg = "true";
defparam \cpu|reg_op1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N14
fiftyfivenm_lcell_comb \cpu|Add13~14 (
// Equation(s):
// \cpu|Add13~14_combout  = (\cpu|reg_op1 [7] & ((\cpu|decoded_imm [7] & (\cpu|Add13~13  & VCC)) # (!\cpu|decoded_imm [7] & (!\cpu|Add13~13 )))) # (!\cpu|reg_op1 [7] & ((\cpu|decoded_imm [7] & (!\cpu|Add13~13 )) # (!\cpu|decoded_imm [7] & ((\cpu|Add13~13 ) # 
// (GND)))))
// \cpu|Add13~15  = CARRY((\cpu|reg_op1 [7] & (!\cpu|decoded_imm [7] & !\cpu|Add13~13 )) # (!\cpu|reg_op1 [7] & ((!\cpu|Add13~13 ) # (!\cpu|decoded_imm [7]))))

	.dataa(\cpu|reg_op1 [7]),
	.datab(\cpu|decoded_imm [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~13 ),
	.combout(\cpu|Add13~14_combout ),
	.cout(\cpu|Add13~15 ));
// synopsys translate_off
defparam \cpu|Add13~14 .lut_mask = 16'h9617;
defparam \cpu|Add13~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
fiftyfivenm_lcell_comb \cpu|Selector499~0 (
// Equation(s):
// \cpu|Selector499~0_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|is_lui_auipc_jal~q ) # ((\cpu|cpuregs_rs1[7]~9_combout  & \cpu|WideOr22~combout ))))

	.dataa(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datab(\cpu|cpuregs_rs1[7]~9_combout ),
	.datac(\cpu|is_lui_auipc_jal~q ),
	.datad(\cpu|WideOr22~combout ),
	.cin(gnd),
	.combout(\cpu|Selector499~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector499~0 .lut_mask = 16'hA8A0;
defparam \cpu|Selector499~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
fiftyfivenm_lcell_comb \cpu|Selector499~1 (
// Equation(s):
// \cpu|Selector499~1_combout  = (\cpu|Selector506~5_combout  & (((\cpu|Selector499~0_combout )))) # (!\cpu|Selector506~5_combout  & ((\cpu|Selector499~0_combout  & (\cpu|reg_pc [7])) # (!\cpu|Selector499~0_combout  & ((\cpu|Add13~14_combout )))))

	.dataa(\cpu|reg_pc [7]),
	.datab(\cpu|Add13~14_combout ),
	.datac(\cpu|Selector506~5_combout ),
	.datad(\cpu|Selector499~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector499~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector499~1 .lut_mask = 16'hFA0C;
defparam \cpu|Selector499~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N2
fiftyfivenm_lcell_comb \cpu|Selector499~2 (
// Equation(s):
// \cpu|Selector499~2_combout  = (\cpu|Selector499~1_combout  & (((!\cpu|cpu_state.cpu_state_ld_rs1~q ) # (!\cpu|instr_lui~q )) # (!\cpu|is_lui_auipc_jal~q )))

	.dataa(\cpu|is_lui_auipc_jal~q ),
	.datab(\cpu|instr_lui~q ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|Selector499~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector499~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector499~2 .lut_mask = 16'h7F00;
defparam \cpu|Selector499~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N3
dffeas \cpu|reg_op1[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector499~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[7] .is_wysiwyg = "true";
defparam \cpu|reg_op1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N16
fiftyfivenm_lcell_comb \cpu|Add13~16 (
// Equation(s):
// \cpu|Add13~16_combout  = ((\cpu|reg_op1 [8] $ (\cpu|decoded_imm [8] $ (!\cpu|Add13~15 )))) # (GND)
// \cpu|Add13~17  = CARRY((\cpu|reg_op1 [8] & ((\cpu|decoded_imm [8]) # (!\cpu|Add13~15 ))) # (!\cpu|reg_op1 [8] & (\cpu|decoded_imm [8] & !\cpu|Add13~15 )))

	.dataa(\cpu|reg_op1 [8]),
	.datab(\cpu|decoded_imm [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add13~15 ),
	.combout(\cpu|Add13~16_combout ),
	.cout(\cpu|Add13~17 ));
// synopsys translate_off
defparam \cpu|Add13~16 .lut_mask = 16'h698E;
defparam \cpu|Add13~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N29
dffeas \cpu|cpuregs_rtl_0_bypass[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector149~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[8]~42 (
// Equation(s):
// \cpu|cpuregs_rs1[8]~42_combout  = (\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [21]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a8 ))

	.dataa(\cpu|cpuregs~3_combout ),
	.datab(gnd),
	.datac(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a8 ),
	.datad(\cpu|cpuregs_rtl_0_bypass [21]),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[8]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[8]~42 .lut_mask = 16'hFA50;
defparam \cpu|cpuregs_rs1[8]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
fiftyfivenm_lcell_comb \cpu|Selector498~0 (
// Equation(s):
// \cpu|Selector498~0_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|is_lui_auipc_jal~q ) # ((\cpu|cpuregs_rs1[8]~42_combout  & \cpu|WideOr22~combout ))))

	.dataa(\cpu|cpuregs_rs1[8]~42_combout ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|WideOr22~combout ),
	.datad(\cpu|is_lui_auipc_jal~q ),
	.cin(gnd),
	.combout(\cpu|Selector498~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector498~0 .lut_mask = 16'hCC80;
defparam \cpu|Selector498~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
fiftyfivenm_lcell_comb \cpu|Selector498~1 (
// Equation(s):
// \cpu|Selector498~1_combout  = (\cpu|Selector506~5_combout  & (((\cpu|Selector498~0_combout )))) # (!\cpu|Selector506~5_combout  & ((\cpu|Selector498~0_combout  & ((\cpu|reg_pc [8]))) # (!\cpu|Selector498~0_combout  & (\cpu|Add13~16_combout ))))

	.dataa(\cpu|Selector506~5_combout ),
	.datab(\cpu|Add13~16_combout ),
	.datac(\cpu|Selector498~0_combout ),
	.datad(\cpu|reg_pc [8]),
	.cin(gnd),
	.combout(\cpu|Selector498~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector498~1 .lut_mask = 16'hF4A4;
defparam \cpu|Selector498~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N20
fiftyfivenm_lcell_comb \cpu|Selector498~2 (
// Equation(s):
// \cpu|Selector498~2_combout  = (\cpu|Selector498~1_combout  & (((!\cpu|instr_lui~q ) # (!\cpu|cpu_state.cpu_state_ld_rs1~q )) # (!\cpu|is_lui_auipc_jal~q )))

	.dataa(\cpu|is_lui_auipc_jal~q ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|Selector498~1_combout ),
	.datad(\cpu|instr_lui~q ),
	.cin(gnd),
	.combout(\cpu|Selector498~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector498~2 .lut_mask = 16'h70F0;
defparam \cpu|Selector498~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N21
dffeas \cpu|reg_op1[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector498~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[8] .is_wysiwyg = "true";
defparam \cpu|reg_op1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N14
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[9]~43 (
// Equation(s):
// \cpu|cpuregs_rs1[9]~43_combout  = (\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [22]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a9 ))

	.dataa(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a9 ),
	.datab(gnd),
	.datac(\cpu|cpuregs_rtl_0_bypass [22]),
	.datad(\cpu|cpuregs~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[9]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[9]~43 .lut_mask = 16'hF0AA;
defparam \cpu|cpuregs_rs1[9]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
fiftyfivenm_lcell_comb \cpu|Selector497~0 (
// Equation(s):
// \cpu|Selector497~0_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|is_lui_auipc_jal~q ) # ((\cpu|WideOr22~combout  & \cpu|cpuregs_rs1[9]~43_combout ))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|cpuregs_rs1[9]~43_combout ),
	.datad(\cpu|is_lui_auipc_jal~q ),
	.cin(gnd),
	.combout(\cpu|Selector497~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector497~0 .lut_mask = 16'hCC80;
defparam \cpu|Selector497~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
fiftyfivenm_lcell_comb \cpu|Selector497~1 (
// Equation(s):
// \cpu|Selector497~1_combout  = (\cpu|Selector506~5_combout  & (((\cpu|Selector497~0_combout )))) # (!\cpu|Selector506~5_combout  & ((\cpu|Selector497~0_combout  & (\cpu|reg_pc [9])) # (!\cpu|Selector497~0_combout  & ((\cpu|Add13~18_combout )))))

	.dataa(\cpu|reg_pc [9]),
	.datab(\cpu|Selector506~5_combout ),
	.datac(\cpu|Add13~18_combout ),
	.datad(\cpu|Selector497~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector497~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector497~1 .lut_mask = 16'hEE30;
defparam \cpu|Selector497~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
fiftyfivenm_lcell_comb \cpu|Selector497~2 (
// Equation(s):
// \cpu|Selector497~2_combout  = (\cpu|Selector497~1_combout  & (((!\cpu|cpu_state.cpu_state_ld_rs1~q ) # (!\cpu|is_lui_auipc_jal~q )) # (!\cpu|instr_lui~q )))

	.dataa(\cpu|instr_lui~q ),
	.datab(\cpu|is_lui_auipc_jal~q ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|Selector497~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector497~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector497~2 .lut_mask = 16'h7F00;
defparam \cpu|Selector497~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N29
dffeas \cpu|reg_op1[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector497~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[9] .is_wysiwyg = "true";
defparam \cpu|reg_op1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N4
fiftyfivenm_lcell_comb \cpu|ShiftRight0~30 (
// Equation(s):
// \cpu|ShiftRight0~30_combout  = (\cpu|reg_op2 [1] & ((\cpu|reg_op1 [11]))) # (!\cpu|reg_op2 [1] & (\cpu|reg_op1 [9]))

	.dataa(\cpu|reg_op2 [1]),
	.datab(gnd),
	.datac(\cpu|reg_op1 [9]),
	.datad(\cpu|reg_op1 [11]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~30 .lut_mask = 16'hFA50;
defparam \cpu|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N6
fiftyfivenm_lcell_comb \cpu|ShiftRight0~31 (
// Equation(s):
// \cpu|ShiftRight0~31_combout  = (\cpu|reg_op2 [0] & ((\cpu|ShiftRight0~29_combout ))) # (!\cpu|reg_op2 [0] & (\cpu|ShiftRight0~30_combout ))

	.dataa(gnd),
	.datab(\cpu|ShiftRight0~30_combout ),
	.datac(\cpu|reg_op2 [0]),
	.datad(\cpu|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~31 .lut_mask = 16'hFC0C;
defparam \cpu|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N0
fiftyfivenm_lcell_comb \cpu|Selector116~5 (
// Equation(s):
// \cpu|Selector116~5_combout  = (\cpu|reg_op2 [2] & ((\cpu|ShiftRight0~28_combout ))) # (!\cpu|reg_op2 [2] & (\cpu|ShiftRight0~31_combout ))

	.dataa(\cpu|ShiftRight0~31_combout ),
	.datab(gnd),
	.datac(\cpu|ShiftRight0~28_combout ),
	.datad(\cpu|reg_op2 [2]),
	.cin(gnd),
	.combout(\cpu|Selector116~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector116~5 .lut_mask = 16'hF0AA;
defparam \cpu|Selector116~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
fiftyfivenm_lcell_comb \cpu|Selector116~2 (
// Equation(s):
// \cpu|Selector116~2_combout  = (\cpu|WideNor2~10_combout  & (!\cpu|WideNor2~9_combout  & (\cpu|reg_op1 [9] $ (\cpu|reg_op2 [9])))) # (!\cpu|WideNor2~10_combout  & ((\cpu|reg_op1 [9]) # ((\cpu|reg_op2 [9]))))

	.dataa(\cpu|reg_op1 [9]),
	.datab(\cpu|WideNor2~9_combout ),
	.datac(\cpu|WideNor2~10_combout ),
	.datad(\cpu|reg_op2 [9]),
	.cin(gnd),
	.combout(\cpu|Selector116~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector116~2 .lut_mask = 16'h1F2A;
defparam \cpu|Selector116~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
fiftyfivenm_lcell_comb \cpu|Selector116~3 (
// Equation(s):
// \cpu|Selector116~3_combout  = (\cpu|reg_op2 [9] & (\cpu|reg_op1 [9] & ((\cpu|instr_and~q ) # (\cpu|instr_andi~q ))))

	.dataa(\cpu|instr_and~q ),
	.datab(\cpu|reg_op2 [9]),
	.datac(\cpu|instr_andi~q ),
	.datad(\cpu|reg_op1 [9]),
	.cin(gnd),
	.combout(\cpu|Selector116~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector116~3 .lut_mask = 16'hC800;
defparam \cpu|Selector116~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
fiftyfivenm_lcell_comb \cpu|Selector116~4 (
// Equation(s):
// \cpu|Selector116~4_combout  = (\cpu|Selector116~2_combout ) # ((\cpu|Selector116~3_combout ) # ((\cpu|Add1~36_combout  & \cpu|is_lui_auipc_jal_jalr_addi_add_sub~q )))

	.dataa(\cpu|Add1~36_combout ),
	.datab(\cpu|Selector116~2_combout ),
	.datac(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.datad(\cpu|Selector116~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector116~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector116~4 .lut_mask = 16'hFFEC;
defparam \cpu|Selector116~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
fiftyfivenm_lcell_comb \cpu|Selector116~6 (
// Equation(s):
// \cpu|Selector116~6_combout  = (\cpu|Selector116~4_combout ) # ((\cpu|Selector116~5_combout  & (!\cpu|reg_op2 [3] & !\cpu|alu_out_q[3]~1_combout )))

	.dataa(\cpu|Selector116~5_combout ),
	.datab(\cpu|reg_op2 [3]),
	.datac(\cpu|alu_out_q[3]~1_combout ),
	.datad(\cpu|Selector116~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector116~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector116~6 .lut_mask = 16'hFF02;
defparam \cpu|Selector116~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
fiftyfivenm_lcell_comb \cpu|Selector116~1 (
// Equation(s):
// \cpu|Selector116~1_combout  = (\cpu|alu_out_q[9]~3_combout  & ((\cpu|reg_op2 [2] & ((\cpu|ShiftRight0~19_combout ))) # (!\cpu|reg_op2 [2] & (\cpu|ShiftRight0~12_combout ))))

	.dataa(\cpu|ShiftRight0~12_combout ),
	.datab(\cpu|alu_out_q[9]~3_combout ),
	.datac(\cpu|reg_op2 [2]),
	.datad(\cpu|ShiftRight0~19_combout ),
	.cin(gnd),
	.combout(\cpu|Selector116~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector116~1 .lut_mask = 16'hC808;
defparam \cpu|Selector116~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
fiftyfivenm_lcell_comb \cpu|ShiftRight0~76 (
// Equation(s):
// \cpu|ShiftRight0~76_combout  = (\cpu|ShiftRight0~75_combout ) # ((\cpu|reg_op2 [3] & \cpu|Selector109~0_combout ))

	.dataa(gnd),
	.datab(\cpu|ShiftRight0~75_combout ),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|Selector109~0_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~76 .lut_mask = 16'hFCCC;
defparam \cpu|ShiftRight0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
fiftyfivenm_lcell_comb \cpu|Selector116~0 (
// Equation(s):
// \cpu|Selector116~0_combout  = (\cpu|alu_out_q[3]~2_combout  & ((\cpu|ShiftRight0~76_combout ) # ((\cpu|ShiftLeft1~41_combout  & !\cpu|WideNor2~8_combout )))) # (!\cpu|alu_out_q[3]~2_combout  & (\cpu|ShiftLeft1~41_combout  & (!\cpu|WideNor2~8_combout )))

	.dataa(\cpu|alu_out_q[3]~2_combout ),
	.datab(\cpu|ShiftLeft1~41_combout ),
	.datac(\cpu|WideNor2~8_combout ),
	.datad(\cpu|ShiftRight0~76_combout ),
	.cin(gnd),
	.combout(\cpu|Selector116~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector116~0 .lut_mask = 16'hAE0C;
defparam \cpu|Selector116~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
fiftyfivenm_lcell_comb \cpu|Selector116~7 (
// Equation(s):
// \cpu|Selector116~7_combout  = (!\cpu|alu_out_q[6]~5_combout  & ((\cpu|Selector116~6_combout ) # ((\cpu|Selector116~1_combout ) # (\cpu|Selector116~0_combout ))))

	.dataa(\cpu|Selector116~6_combout ),
	.datab(\cpu|alu_out_q[6]~5_combout ),
	.datac(\cpu|Selector116~1_combout ),
	.datad(\cpu|Selector116~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector116~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector116~7 .lut_mask = 16'h3332;
defparam \cpu|Selector116~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N9
dffeas \cpu|alu_out_q[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector116~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[9] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N30
fiftyfivenm_lcell_comb \cpu|Selector148~0 (
// Equation(s):
// \cpu|Selector148~0_combout  = (\cpu|latched_stalu~q  & ((\cpu|alu_out_q [9]))) # (!\cpu|latched_stalu~q  & (\cpu|reg_out [9]))

	.dataa(\cpu|latched_stalu~q ),
	.datab(gnd),
	.datac(\cpu|reg_out [9]),
	.datad(\cpu|alu_out_q [9]),
	.cin(gnd),
	.combout(\cpu|Selector148~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector148~0 .lut_mask = 16'hFA50;
defparam \cpu|Selector148~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N24
fiftyfivenm_lcell_comb \cpu|Selector180~0 (
// Equation(s):
// \cpu|Selector180~0_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & (\cpu|Selector148~0_combout )) # (!\cpu|latched_store~q  & ((\cpu|reg_next_pc [9])))))

	.dataa(\cpu|Selector148~0_combout ),
	.datab(\cpu|reg_next_pc [9]),
	.datac(\cpu|latched_branch~q ),
	.datad(\cpu|latched_store~q ),
	.cin(gnd),
	.combout(\cpu|Selector180~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector180~0 .lut_mask = 16'hA0C0;
defparam \cpu|Selector180~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N10
fiftyfivenm_lcell_comb \cpu|Selector180~1 (
// Equation(s):
// \cpu|Selector180~1_combout  = (\cpu|Selector180~0_combout ) # ((\cpu|reg_next_pc [9] & \cpu|WideOr26~combout ))

	.dataa(gnd),
	.datab(\cpu|reg_next_pc [9]),
	.datac(\cpu|WideOr26~combout ),
	.datad(\cpu|Selector180~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector180~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector180~1 .lut_mask = 16'hFFC0;
defparam \cpu|Selector180~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N19
dffeas \cpu|reg_next_pc[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[9]~49_combout ),
	.asdata(\cpu|Selector180~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[9] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N4
fiftyfivenm_lcell_comb \cpu|reg_pc~10 (
// Equation(s):
// \cpu|reg_pc~10_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|Selector180~0_combout ) # ((\cpu|reg_next_pc [9] & \cpu|WideOr26~combout ))))

	.dataa(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datab(\cpu|reg_next_pc [9]),
	.datac(\cpu|WideOr26~combout ),
	.datad(\cpu|Selector180~0_combout ),
	.cin(gnd),
	.combout(\cpu|reg_pc~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~10 .lut_mask = 16'hAA80;
defparam \cpu|reg_pc~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N5
dffeas \cpu|reg_pc[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[9] .is_wysiwyg = "true";
defparam \cpu|reg_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N2
fiftyfivenm_lcell_comb \cpu|mem_la_wdata[9]~14 (
// Equation(s):
// \cpu|mem_la_wdata[9]~14_combout  = (\cpu|mem_wordsize.10~q  & ((\cpu|reg_op2 [1]))) # (!\cpu|mem_wordsize.10~q  & (\cpu|reg_op2 [9]))

	.dataa(\cpu|reg_op2 [9]),
	.datab(gnd),
	.datac(\cpu|reg_op2 [1]),
	.datad(\cpu|mem_wordsize.10~q ),
	.cin(gnd),
	.combout(\cpu|mem_la_wdata[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_wdata[9]~14 .lut_mask = 16'hF0AA;
defparam \cpu|mem_la_wdata[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N3
dffeas \cpu|mem_wdata[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_la_wdata[9]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[9] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N4
fiftyfivenm_lcell_comb \seg2_reg~34 (
// Equation(s):
// \seg2_reg~34_combout  = (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & \cpu|mem_wdata [9]))

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\cpu|mem_wdata [9]),
	.cin(gnd),
	.combout(\seg2_reg~34_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg~34 .lut_mask = 16'hA000;
defparam \seg2_reg~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N3
dffeas \simpleuart|cfg_divider[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simpleuart|cfg_divider[15]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [9]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[9] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y8_N0
fiftyfivenm_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "hx8kdemo_fw.hex";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FD179E5F73377F737E879EDF7337C7DFA3D5C555C557B9D11DDEB01540154015401540;
// synopsys translate_on

// Location: M9K_X26_Y11_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\ram_wren~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|mem_wdata [25],\cpu|mem_wdata [9]}),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_bkf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
fiftyfivenm_lcell_comb \mem_rdata[9]~34 (
// Equation(s):
// \mem_rdata[9]~34_combout  = (\mem_rdata[21]~9_combout  & ((\mem_rdata[21]~8_combout  & (\rom_inst|altsyncram_component|auto_generated|q_a [9])) # (!\mem_rdata[21]~8_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [9]))))) # 
// (!\mem_rdata[21]~9_combout  & (((\mem_rdata[21]~8_combout ))))

	.dataa(\mem_rdata[21]~9_combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(\mem_rdata[21]~8_combout ),
	.cin(gnd),
	.combout(\mem_rdata[9]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[9]~34 .lut_mask = 16'hDDA0;
defparam \mem_rdata[9]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N5
dffeas \seg1_reg[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg2_reg~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seg1_reg[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[9] .is_wysiwyg = "true";
defparam \seg1_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N29
dffeas \seg2_reg[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[12]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[9] .is_wysiwyg = "true";
defparam \seg2_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N22
fiftyfivenm_lcell_comb \led_reg~19 (
// Equation(s):
// \led_reg~19_combout  = ((\cpu|mem_wdata [9]) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\cpu|mem_wdata [9]),
	.cin(gnd),
	.combout(\led_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~19 .lut_mask = 16'hFF5F;
defparam \led_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N23
dffeas \led_reg[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_reg[8]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[9] .is_wysiwyg = "true";
defparam \led_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
fiftyfivenm_lcell_comb \mem_rdata[9]~32 (
// Equation(s):
// \mem_rdata[9]~32_combout  = (\mem_rdata[21]~5_combout  & (((\mem_rdata[21]~3_combout )) # (!\simpleuart|recv_buf_valid~q ))) # (!\mem_rdata[21]~5_combout  & (((led_reg[9] & !\mem_rdata[21]~3_combout ))))

	.dataa(\simpleuart|recv_buf_valid~q ),
	.datab(led_reg[9]),
	.datac(\mem_rdata[21]~5_combout ),
	.datad(\mem_rdata[21]~3_combout ),
	.cin(gnd),
	.combout(\mem_rdata[9]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[9]~32 .lut_mask = 16'hF05C;
defparam \mem_rdata[9]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
fiftyfivenm_lcell_comb \mem_rdata[9]~33 (
// Equation(s):
// \mem_rdata[9]~33_combout  = (\mem_rdata[21]~2_combout  & ((\mem_rdata[9]~32_combout  & (seg1_reg[9])) # (!\mem_rdata[9]~32_combout  & ((seg2_reg[9]))))) # (!\mem_rdata[21]~2_combout  & (((\mem_rdata[9]~32_combout ))))

	.dataa(seg1_reg[9]),
	.datab(\mem_rdata[21]~2_combout ),
	.datac(seg2_reg[9]),
	.datad(\mem_rdata[9]~32_combout ),
	.cin(gnd),
	.combout(\mem_rdata[9]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[9]~33 .lut_mask = 16'hBBC0;
defparam \mem_rdata[9]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
fiftyfivenm_lcell_comb \mem_rdata[9] (
// Equation(s):
// mem_rdata[9] = (\mem_rdata[21]~10_combout  & ((\mem_rdata[9]~34_combout  & (\simpleuart|cfg_divider [9])) # (!\mem_rdata[9]~34_combout  & ((\mem_rdata[9]~33_combout ))))) # (!\mem_rdata[21]~10_combout  & (((\mem_rdata[9]~34_combout ))))

	.dataa(\mem_rdata[21]~10_combout ),
	.datab(\simpleuart|cfg_divider [9]),
	.datac(\mem_rdata[9]~34_combout ),
	.datad(\mem_rdata[9]~33_combout ),
	.cin(gnd),
	.combout(mem_rdata[9]),
	.cout());
// synopsys translate_off
defparam \mem_rdata[9] .lut_mask = 16'hDAD0;
defparam \mem_rdata[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
fiftyfivenm_lcell_comb \cpu|Selector457~1 (
// Equation(s):
// \cpu|Selector457~1_combout  = (\cpu|Selector458~0_combout  & ((mem_rdata[25]) # ((\cpu|Selector458~1_combout  & mem_rdata[9])))) # (!\cpu|Selector458~0_combout  & (\cpu|Selector458~1_combout  & ((mem_rdata[9]))))

	.dataa(\cpu|Selector458~0_combout ),
	.datab(\cpu|Selector458~1_combout ),
	.datac(mem_rdata[25]),
	.datad(mem_rdata[9]),
	.cin(gnd),
	.combout(\cpu|Selector457~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector457~1 .lut_mask = 16'hECA0;
defparam \cpu|Selector457~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N28
fiftyfivenm_lcell_comb \cpu|Selector457~2 (
// Equation(s):
// \cpu|Selector457~2_combout  = (\cpu|reg_out[14]~11_combout  & (\cpu|cpu_state.cpu_state_exec~q  & (\cpu|Add10~16_combout ))) # (!\cpu|reg_out[14]~11_combout  & ((\cpu|Selector457~1_combout ) # ((\cpu|cpu_state.cpu_state_exec~q  & \cpu|Add10~16_combout 
// ))))

	.dataa(\cpu|reg_out[14]~11_combout ),
	.datab(\cpu|cpu_state.cpu_state_exec~q ),
	.datac(\cpu|Add10~16_combout ),
	.datad(\cpu|Selector457~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector457~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector457~2 .lut_mask = 16'hD5C0;
defparam \cpu|Selector457~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N16
fiftyfivenm_lcell_comb \cpu|Selector457~3 (
// Equation(s):
// \cpu|Selector457~3_combout  = (\cpu|reg_out[2]~1_combout  & (((\cpu|count_cycle [9] & !\cpu|reg_out[2]~4_combout )))) # (!\cpu|reg_out[2]~1_combout  & ((\cpu|count_instr [9]) # ((\cpu|reg_out[2]~4_combout ))))

	.dataa(\cpu|reg_out[2]~1_combout ),
	.datab(\cpu|count_instr [9]),
	.datac(\cpu|count_cycle [9]),
	.datad(\cpu|reg_out[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector457~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector457~3 .lut_mask = 16'h55E4;
defparam \cpu|Selector457~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N2
fiftyfivenm_lcell_comb \cpu|Selector457~4 (
// Equation(s):
// \cpu|Selector457~4_combout  = (\cpu|Selector457~3_combout  & (((\cpu|count_instr [41]) # (!\cpu|reg_out[2]~4_combout )))) # (!\cpu|Selector457~3_combout  & (\cpu|count_cycle [41] & ((\cpu|reg_out[2]~4_combout ))))

	.dataa(\cpu|count_cycle [41]),
	.datab(\cpu|Selector457~3_combout ),
	.datac(\cpu|count_instr [41]),
	.datad(\cpu|reg_out[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector457~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector457~4 .lut_mask = 16'hE2CC;
defparam \cpu|Selector457~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N22
fiftyfivenm_lcell_comb \cpu|irq_mask~74 (
// Equation(s):
// \cpu|irq_mask~74_combout  = ((\cpu|cpuregs_rs1[9]~7_combout ) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\cpu|cpuregs_rs1[9]~7_combout ),
	.cin(gnd),
	.combout(\cpu|irq_mask~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~74 .lut_mask = 16'hFF5F;
defparam \cpu|irq_mask~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N23
dffeas \cpu|irq_mask[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[9] .is_wysiwyg = "true";
defparam \cpu|irq_mask[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N4
fiftyfivenm_lcell_comb \cpu|Selector457~5 (
// Equation(s):
// \cpu|Selector457~5_combout  = (\cpu|reg_out[2]~0_combout  & (\cpu|Selector457~4_combout  & ((!\cpu|reg_out[2]~3_combout )))) # (!\cpu|reg_out[2]~0_combout  & (((\cpu|irq_mask [9]) # (\cpu|reg_out[2]~3_combout ))))

	.dataa(\cpu|reg_out[2]~0_combout ),
	.datab(\cpu|Selector457~4_combout ),
	.datac(\cpu|irq_mask [9]),
	.datad(\cpu|reg_out[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector457~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector457~5 .lut_mask = 16'h55D8;
defparam \cpu|Selector457~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N30
fiftyfivenm_lcell_comb \cpu|Selector457~6 (
// Equation(s):
// \cpu|Selector457~6_combout  = (\cpu|reg_out[2]~3_combout  & ((\cpu|Selector457~5_combout  & ((\cpu|timer [9]))) # (!\cpu|Selector457~5_combout  & (\cpu|cpuregs_rs1[9]~7_combout )))) # (!\cpu|reg_out[2]~3_combout  & (((\cpu|Selector457~5_combout ))))

	.dataa(\cpu|reg_out[2]~3_combout ),
	.datab(\cpu|cpuregs_rs1[9]~7_combout ),
	.datac(\cpu|Selector457~5_combout ),
	.datad(\cpu|timer [9]),
	.cin(gnd),
	.combout(\cpu|Selector457~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector457~6 .lut_mask = 16'hF858;
defparam \cpu|Selector457~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N14
fiftyfivenm_lcell_comb \cpu|Selector457~7 (
// Equation(s):
// \cpu|Selector457~7_combout  = (\cpu|Selector459~0_combout  & ((\cpu|latched_is_lb~q ) # ((\cpu|reg_out[2]~12_combout  & \cpu|Selector457~6_combout )))) # (!\cpu|Selector459~0_combout  & (((\cpu|reg_out[2]~12_combout  & \cpu|Selector457~6_combout ))))

	.dataa(\cpu|Selector459~0_combout ),
	.datab(\cpu|latched_is_lb~q ),
	.datac(\cpu|reg_out[2]~12_combout ),
	.datad(\cpu|Selector457~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector457~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector457~7 .lut_mask = 16'hF888;
defparam \cpu|Selector457~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N14
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~7 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~7_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [41]))) # (!\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [9]))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [9]),
	.datac(\cpu|pcpi_mul|rd [41]),
	.datad(\cpu|pcpi_mul|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~7 .lut_mask = 16'hF0CC;
defparam \cpu|pcpi_mul|pcpi_rd~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N15
dffeas \cpu|pcpi_mul|pcpi_rd[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[9] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N19
dffeas \cpu|pcpi_div|pcpi_rd[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[9]~51_combout ),
	.asdata(\cpu|pcpi_div|Add2~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[9] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N10
fiftyfivenm_lcell_comb \cpu|Selector457~0 (
// Equation(s):
// \cpu|Selector457~0_combout  = (\cpu|pcpi_mul|pcpi_rd [9] & (((\cpu|pcpi_div|pcpi_rd [9] & \cpu|reg_out[2]~10_combout )) # (!\cpu|reg_out[2]~9_combout ))) # (!\cpu|pcpi_mul|pcpi_rd [9] & (\cpu|pcpi_div|pcpi_rd [9] & (\cpu|reg_out[2]~10_combout )))

	.dataa(\cpu|pcpi_mul|pcpi_rd [9]),
	.datab(\cpu|pcpi_div|pcpi_rd [9]),
	.datac(\cpu|reg_out[2]~10_combout ),
	.datad(\cpu|reg_out[2]~9_combout ),
	.cin(gnd),
	.combout(\cpu|Selector457~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector457~0 .lut_mask = 16'hC0EA;
defparam \cpu|Selector457~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N30
fiftyfivenm_lcell_comb \cpu|Selector457~8 (
// Equation(s):
// \cpu|Selector457~8_combout  = (\cpu|Selector457~2_combout ) # ((\cpu|Selector457~7_combout ) # (\cpu|Selector457~0_combout ))

	.dataa(gnd),
	.datab(\cpu|Selector457~2_combout ),
	.datac(\cpu|Selector457~7_combout ),
	.datad(\cpu|Selector457~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector457~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector457~8 .lut_mask = 16'hFFFC;
defparam \cpu|Selector457~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N31
dffeas \cpu|reg_out[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector457~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[9] .is_wysiwyg = "true";
defparam \cpu|reg_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N8
fiftyfivenm_lcell_comb \cpu|next_pc[9]~6 (
// Equation(s):
// \cpu|next_pc[9]~6_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & (\cpu|reg_out [9])) # (!\cpu|latched_store~q  & ((\cpu|reg_next_pc [9]))))) # (!\cpu|latched_branch~q  & (((\cpu|reg_next_pc [9]))))

	.dataa(\cpu|latched_branch~q ),
	.datab(\cpu|latched_store~q ),
	.datac(\cpu|reg_out [9]),
	.datad(\cpu|reg_next_pc [9]),
	.cin(gnd),
	.combout(\cpu|next_pc[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[9]~6 .lut_mask = 16'hF780;
defparam \cpu|next_pc[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N17
dffeas \cpu|mem_addr[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[9]~44_combout ),
	.asdata(\cpu|reg_op1 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[9] .is_wysiwyg = "true";
defparam \cpu|mem_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N0
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched_noshuffle[2]~22 (
// Equation(s):
// \cpu|mem_rdata_latched_noshuffle[2]~22_combout  = (\cpu|mem_xfer~combout  & ((\rom_ready~q  & (\rom_inst|altsyncram_component|auto_generated|q_a [2])) # (!\rom_ready~q  & ((\mem_rdata[2]~117_combout )))))

	.dataa(\rom_ready~q ),
	.datab(\rom_inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\cpu|mem_xfer~combout ),
	.datad(\mem_rdata[2]~117_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched_noshuffle[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched_noshuffle[2]~22 .lut_mask = 16'hD080;
defparam \cpu|mem_rdata_latched_noshuffle[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N12
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched_noshuffle[2]~27 (
// Equation(s):
// \cpu|mem_rdata_latched_noshuffle[2]~27_combout  = (\cpu|mem_rdata_latched_noshuffle[2]~22_combout ) # ((!\cpu|mem_xfer~combout  & \cpu|mem_rdata_q [2]))

	.dataa(\cpu|mem_xfer~combout ),
	.datab(gnd),
	.datac(\cpu|mem_rdata_q [2]),
	.datad(\cpu|mem_rdata_latched_noshuffle[2]~22_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched_noshuffle[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched_noshuffle[2]~27 .lut_mask = 16'hFF50;
defparam \cpu|mem_rdata_latched_noshuffle[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N12
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched_noshuffle[18]~20 (
// Equation(s):
// \cpu|mem_rdata_latched_noshuffle[18]~20_combout  = (\cpu|mem_xfer~combout  & ((mem_rdata[18]))) # (!\cpu|mem_xfer~combout  & (\cpu|mem_rdata_q [18]))

	.dataa(gnd),
	.datab(\cpu|mem_xfer~combout ),
	.datac(\cpu|mem_rdata_q [18]),
	.datad(mem_rdata[18]),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched_noshuffle[18]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched_noshuffle[18]~20 .lut_mask = 16'hFC30;
defparam \cpu|mem_rdata_latched_noshuffle[18]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N16
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[18]~18 (
// Equation(s):
// \cpu|mem_rdata_q[18]~18_combout  = (\cpu|mem_la_secondword~q  & (\cpu|mem_rdata_latched_noshuffle[2]~27_combout )) # (!\cpu|mem_la_secondword~q  & ((\cpu|mem_rdata_latched_noshuffle[18]~20_combout )))

	.dataa(\cpu|mem_rdata_latched_noshuffle[2]~27_combout ),
	.datab(gnd),
	.datac(\cpu|mem_la_secondword~q ),
	.datad(\cpu|mem_rdata_latched_noshuffle[18]~20_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[18]~18 .lut_mask = 16'hAFA0;
defparam \cpu|mem_rdata_q[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N10
fiftyfivenm_lcell_comb \cpu|decoded_rs1~6 (
// Equation(s):
// \cpu|decoded_rs1~6_combout  = (\cpu|mem_rdata_latched[0]~22_combout  & (((\cpu|Mux69~19_combout ) # (\cpu|is_beq_bne_blt_bge_bltu_bgeu~4_combout )))) # (!\cpu|mem_rdata_latched[0]~22_combout  & (\cpu|Decoder5~2_combout ))

	.dataa(\cpu|Decoder5~2_combout ),
	.datab(\cpu|mem_rdata_latched[0]~22_combout ),
	.datac(\cpu|Mux69~19_combout ),
	.datad(\cpu|is_beq_bne_blt_bge_bltu_bgeu~4_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1~6 .lut_mask = 16'hEEE2;
defparam \cpu|decoded_rs1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N10
fiftyfivenm_lcell_comb \cpu|decoded_rs1~7 (
// Equation(s):
// \cpu|decoded_rs1~7_combout  = (\cpu|decoded_rd[3]~1_combout  & ((\cpu|decoded_rs1~5_combout ) # ((!\cpu|mem_rdata_latched[1]~40_combout  & \cpu|decoded_rs1~6_combout )))) # (!\cpu|decoded_rd[3]~1_combout  & (!\cpu|mem_rdata_latched[1]~40_combout  & 
// (\cpu|decoded_rs1~6_combout )))

	.dataa(\cpu|decoded_rd[3]~1_combout ),
	.datab(\cpu|mem_rdata_latched[1]~40_combout ),
	.datac(\cpu|decoded_rs1~6_combout ),
	.datad(\cpu|decoded_rs1~5_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1~7 .lut_mask = 16'hBA30;
defparam \cpu|decoded_rs1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N30
fiftyfivenm_lcell_comb \cpu|decoded_rs1~8 (
// Equation(s):
// \cpu|decoded_rs1~8_combout  = (\cpu|Equal7~0_combout  & (!\cpu|instr_retirq~3_combout  & (\cpu|mem_rdata_q[18]~18_combout ))) # (!\cpu|Equal7~0_combout  & (((\cpu|decoded_rs1~7_combout ))))

	.dataa(\cpu|Equal7~0_combout ),
	.datab(\cpu|instr_retirq~3_combout ),
	.datac(\cpu|mem_rdata_q[18]~18_combout ),
	.datad(\cpu|decoded_rs1~7_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1~8 .lut_mask = 16'h7520;
defparam \cpu|decoded_rs1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N24
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[1]~0 (
// Equation(s):
// \cpu|cpuregs_rs1[1]~0_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0_bypass [14])) # (!\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0|auto_generated|ram_block1a1 )))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|cpuregs~3_combout ),
	.datac(\cpu|cpuregs_rtl_0_bypass [14]),
	.datad(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[1]~0 .lut_mask = 16'hA280;
defparam \cpu|cpuregs_rs1[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
fiftyfivenm_lcell_comb \cpu|irq_mask~65 (
// Equation(s):
// \cpu|irq_mask~65_combout  = ((\cpu|cpuregs_rs1[1]~0_combout ) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\cpu|cpuregs_rs1[1]~0_combout ),
	.datad(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\cpu|irq_mask~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~65 .lut_mask = 16'hF5FF;
defparam \cpu|irq_mask~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N19
dffeas \cpu|irq_mask[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[1] .is_wysiwyg = "true";
defparam \cpu|irq_mask[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N12
fiftyfivenm_lcell_comb \cpu|eoi~0 (
// Equation(s):
// \cpu|eoi~0_combout  = (!\cpu|irq_mask [1] & \cpu|irq_pending [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|irq_mask [1]),
	.datad(\cpu|irq_pending [1]),
	.cin(gnd),
	.combout(\cpu|eoi~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|eoi~0 .lut_mask = 16'h0F00;
defparam \cpu|eoi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N3
dffeas \cpu|reg_next_pc[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[1]~32_combout ),
	.asdata(\cpu|Selector188~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[1] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N30
fiftyfivenm_lcell_comb \cpu|Selector156~0 (
// Equation(s):
// \cpu|Selector156~0_combout  = (\cpu|Selector155~1_combout  & (((\cpu|Selector155~0_combout )))) # (!\cpu|Selector155~1_combout  & ((\cpu|Selector155~0_combout  & ((\cpu|reg_next_pc [1]))) # (!\cpu|Selector155~0_combout  & (\cpu|Add3~0_combout ))))

	.dataa(\cpu|Selector155~1_combout ),
	.datab(\cpu|Add3~0_combout ),
	.datac(\cpu|reg_next_pc [1]),
	.datad(\cpu|Selector155~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector156~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector156~0 .lut_mask = 16'hFA44;
defparam \cpu|Selector156~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N16
fiftyfivenm_lcell_comb \cpu|Selector156~1 (
// Equation(s):
// \cpu|Selector156~1_combout  = (\cpu|Selector156~0_combout  & (((\cpu|eoi~0_combout ) # (!\cpu|Selector155~1_combout )))) # (!\cpu|Selector156~0_combout  & (\cpu|current_pc~0_combout  & ((\cpu|Selector155~1_combout ))))

	.dataa(\cpu|current_pc~0_combout ),
	.datab(\cpu|eoi~0_combout ),
	.datac(\cpu|Selector156~0_combout ),
	.datad(\cpu|Selector155~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector156~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector156~1 .lut_mask = 16'hCAF0;
defparam \cpu|Selector156~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N29
dffeas \cpu|cpuregs_rtl_1_bypass[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector154~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N4
fiftyfivenm_lcell_comb \cpu|cpuregs_rs2[3]~3 (
// Equation(s):
// \cpu|cpuregs_rs2[3]~3_combout  = (!\cpu|WideOr23~combout  & ((\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1_bypass [16]))) # (!\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1|auto_generated|ram_block1a3 ))))

	.dataa(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a3 ),
	.datab(\cpu|cpuregs_rtl_1_bypass [16]),
	.datac(\cpu|cpuregs~7_combout ),
	.datad(\cpu|WideOr23~combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs2[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs2[3]~3 .lut_mask = 16'h00CA;
defparam \cpu|cpuregs_rs2[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N7
dffeas \cpu|reg_op2[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[3]~3_combout ),
	.asdata(\cpu|cpuregs_rs2[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[3] .is_wysiwyg = "true";
defparam \cpu|reg_op2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N1
dffeas \cpu|mem_wdata[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|reg_op2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[3] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N20
fiftyfivenm_lcell_comb \cpu|mem_la_wdata[19]~4 (
// Equation(s):
// \cpu|mem_la_wdata[19]~4_combout  = (\cpu|mem_wordsize.00~q  & (\cpu|reg_op2 [3])) # (!\cpu|mem_wordsize.00~q  & ((\cpu|reg_op2 [19])))

	.dataa(\cpu|reg_op2 [3]),
	.datab(\cpu|mem_wordsize.00~q ),
	.datac(\cpu|reg_op2 [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|mem_la_wdata[19]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_wdata[19]~4 .lut_mask = 16'hB8B8;
defparam \cpu|mem_la_wdata[19]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N21
dffeas \cpu|mem_wdata[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_la_wdata[19]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[19] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[19] .power_up = "low";
// synopsys translate_on

// Location: M9K_X8_Y4_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\ram_wren~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|mem_wdata [19],\cpu|mem_wdata [3]}),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_bkf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N16
fiftyfivenm_lcell_comb \seg2_reg~11 (
// Equation(s):
// \seg2_reg~11_combout  = (\cpu|mem_wdata [3] & (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & \pll_inst|altpll_component|auto_generated|pll_lock_sync~q ))

	.dataa(\cpu|mem_wdata [3]),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\seg2_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg~11 .lut_mask = 16'hA000;
defparam \seg2_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N17
dffeas \simpleuart|cfg_divider[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg2_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|cfg_divider[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [3]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[3] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N4
fiftyfivenm_lcell_comb \mem_rdata[3]~109 (
// Equation(s):
// \mem_rdata[3]~109_combout  = (\mem_rdata[0]~17_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [3]) # ((\mem_ready~4_combout )))) # (!\mem_rdata[0]~17_combout  & (((!\mem_ready~4_combout  & \simpleuart|cfg_divider [3]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\mem_rdata[0]~17_combout ),
	.datac(\mem_ready~4_combout ),
	.datad(\simpleuart|cfg_divider [3]),
	.cin(gnd),
	.combout(\mem_rdata[3]~109_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[3]~109 .lut_mask = 16'hCBC8;
defparam \mem_rdata[3]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N19
dffeas \simpleuart|recv_buf_data[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\simpleuart|recv_buf_data~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simpleuart|recv_buf_data[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_buf_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_buf_data[3] .is_wysiwyg = "true";
defparam \simpleuart|recv_buf_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N31
dffeas \seg1_reg[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg1_reg[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[3] .is_wysiwyg = "true";
defparam \seg1_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N7
dffeas \seg2_reg[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[3] .is_wysiwyg = "true";
defparam \seg2_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y11_N15
fiftyfivenm_io_ibuf \sw[3]~input (
	.i(sw[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\sw[3]~input_o ));
// synopsys translate_off
defparam \sw[3]~input .bus_hold = "false";
defparam \sw[3]~input .listen_to_nsleep_signal = "false";
defparam \sw[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N6
fiftyfivenm_lcell_comb \led_reg~11 (
// Equation(s):
// \led_reg~11_combout  = (\cpu|mem_wdata [3]) # ((!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked ))

	.dataa(\cpu|mem_wdata [3]),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\led_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~11 .lut_mask = 16'hAFFF;
defparam \led_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N7
dffeas \led_reg[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_reg[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[3] .is_wysiwyg = "true";
defparam \led_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N12
fiftyfivenm_lcell_comb \mem_rdata[3]~107 (
// Equation(s):
// \mem_rdata[3]~107_combout  = (\mem_ready~2_combout  & (((\mem_rdata[0]~13_combout )))) # (!\mem_ready~2_combout  & ((\mem_rdata[0]~13_combout  & ((led_reg[3]))) # (!\mem_rdata[0]~13_combout  & (\sw[3]~input_o ))))

	.dataa(\sw[3]~input_o ),
	.datab(led_reg[3]),
	.datac(\mem_ready~2_combout ),
	.datad(\mem_rdata[0]~13_combout ),
	.cin(gnd),
	.combout(\mem_rdata[3]~107_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[3]~107 .lut_mask = 16'hFC0A;
defparam \mem_rdata[3]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N6
fiftyfivenm_lcell_comb \mem_rdata[3]~108 (
// Equation(s):
// \mem_rdata[3]~108_combout  = (\mem_rdata[0]~12_combout  & ((\mem_rdata[3]~107_combout  & (seg1_reg[3])) # (!\mem_rdata[3]~107_combout  & ((seg2_reg[3]))))) # (!\mem_rdata[0]~12_combout  & (((\mem_rdata[3]~107_combout ))))

	.dataa(seg1_reg[3]),
	.datab(\mem_rdata[0]~12_combout ),
	.datac(seg2_reg[3]),
	.datad(\mem_rdata[3]~107_combout ),
	.cin(gnd),
	.combout(\mem_rdata[3]~108_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[3]~108 .lut_mask = 16'hBBC0;
defparam \mem_rdata[3]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N18
fiftyfivenm_lcell_comb \mem_rdata[3]~110 (
// Equation(s):
// \mem_rdata[3]~110_combout  = (\mem_rdata[0]~16_combout  & ((\mem_rdata[3]~109_combout  & (\simpleuart|recv_buf_data [3])) # (!\mem_rdata[3]~109_combout  & ((\mem_rdata[3]~108_combout ))))) # (!\mem_rdata[0]~16_combout  & (\mem_rdata[3]~109_combout ))

	.dataa(\mem_rdata[0]~16_combout ),
	.datab(\mem_rdata[3]~109_combout ),
	.datac(\simpleuart|recv_buf_data [3]),
	.datad(\mem_rdata[3]~108_combout ),
	.cin(gnd),
	.combout(\mem_rdata[3]~110_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[3]~110 .lut_mask = 16'hE6C4;
defparam \mem_rdata[3]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N30
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched_noshuffle[3]~19 (
// Equation(s):
// \cpu|mem_rdata_latched_noshuffle[3]~19_combout  = (\cpu|mem_xfer~combout  & ((\rom_ready~q  & ((\rom_inst|altsyncram_component|auto_generated|q_a [3]))) # (!\rom_ready~q  & (\mem_rdata[3]~110_combout ))))

	.dataa(\cpu|mem_xfer~combout ),
	.datab(\mem_rdata[3]~110_combout ),
	.datac(\rom_ready~q ),
	.datad(\rom_inst|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched_noshuffle[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched_noshuffle[3]~19 .lut_mask = 16'hA808;
defparam \cpu|mem_rdata_latched_noshuffle[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N30
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched_noshuffle[3]~26 (
// Equation(s):
// \cpu|mem_rdata_latched_noshuffle[3]~26_combout  = (\cpu|mem_rdata_latched_noshuffle[3]~19_combout ) # ((!\cpu|mem_xfer~combout  & \cpu|mem_rdata_q [3]))

	.dataa(\cpu|mem_xfer~combout ),
	.datab(\cpu|mem_rdata_q [3]),
	.datac(gnd),
	.datad(\cpu|mem_rdata_latched_noshuffle[3]~19_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched_noshuffle[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched_noshuffle[3]~26 .lut_mask = 16'hFF44;
defparam \cpu|mem_rdata_latched_noshuffle[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N30
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched_noshuffle[19]~17 (
// Equation(s):
// \cpu|mem_rdata_latched_noshuffle[19]~17_combout  = (\cpu|mem_xfer~combout  & (mem_rdata[19])) # (!\cpu|mem_xfer~combout  & ((\cpu|mem_rdata_q [19])))

	.dataa(mem_rdata[19]),
	.datab(\cpu|mem_rdata_q [19]),
	.datac(gnd),
	.datad(\cpu|mem_xfer~combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched_noshuffle[19]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched_noshuffle[19]~17 .lut_mask = 16'hAACC;
defparam \cpu|mem_rdata_latched_noshuffle[19]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N8
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[19]~16 (
// Equation(s):
// \cpu|mem_rdata_q[19]~16_combout  = (\cpu|mem_la_secondword~q  & (\cpu|mem_rdata_latched_noshuffle[3]~26_combout )) # (!\cpu|mem_la_secondword~q  & ((\cpu|mem_rdata_latched_noshuffle[19]~17_combout )))

	.dataa(\cpu|mem_rdata_latched_noshuffle[3]~26_combout ),
	.datab(\cpu|mem_rdata_latched_noshuffle[19]~17_combout ),
	.datac(gnd),
	.datad(\cpu|mem_la_secondword~q ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[19]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[19]~16 .lut_mask = 16'hAACC;
defparam \cpu|mem_rdata_q[19]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N6
fiftyfivenm_lcell_comb \cpu|decoded_rs1~1 (
// Equation(s):
// \cpu|decoded_rs1~1_combout  = (!\cpu|decoded_imm_uj[14]~12_combout  & (\cpu|Mux95~0_combout  & (\cpu|decoded_rd[4]~0_combout  & \cpu|mem_rdata_q[21]~31_combout )))

	.dataa(\cpu|decoded_imm_uj[14]~12_combout ),
	.datab(\cpu|Mux95~0_combout ),
	.datac(\cpu|decoded_rd[4]~0_combout ),
	.datad(\cpu|mem_rdata_q[21]~31_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1~1 .lut_mask = 16'h4000;
defparam \cpu|decoded_rs1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N16
fiftyfivenm_lcell_comb \cpu|decoded_rs1~2 (
// Equation(s):
// \cpu|decoded_rs1~2_combout  = (\cpu|decoded_rd[4]~0_combout  & (\cpu|Mux95~0_combout  & (\cpu|Decoder5~0_combout  & !\cpu|Equal7~0_combout )))

	.dataa(\cpu|decoded_rd[4]~0_combout ),
	.datab(\cpu|Mux95~0_combout ),
	.datac(\cpu|Decoder5~0_combout ),
	.datad(\cpu|Equal7~0_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1~2 .lut_mask = 16'h0080;
defparam \cpu|decoded_rs1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N18
fiftyfivenm_lcell_comb \cpu|decoded_rs1~3 (
// Equation(s):
// \cpu|decoded_rs1~3_combout  = (\cpu|decoded_rs1~1_combout ) # ((\cpu|decoded_rs1~2_combout  & (\cpu|mem_rdata_latched[1]~40_combout  & \cpu|Mux69~2_combout )))

	.dataa(\cpu|decoded_rs1~1_combout ),
	.datab(\cpu|decoded_rs1~2_combout ),
	.datac(\cpu|mem_rdata_latched[1]~40_combout ),
	.datad(\cpu|Mux69~2_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1~3 .lut_mask = 16'hEAAA;
defparam \cpu|decoded_rs1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N28
fiftyfivenm_lcell_comb \cpu|decoded_rs1~4 (
// Equation(s):
// \cpu|decoded_rs1~4_combout  = (\cpu|decoded_rs1~3_combout ) # ((\cpu|mem_rdata_q[19]~16_combout  & (!\cpu|instr_retirq~3_combout  & \cpu|Equal7~0_combout )))

	.dataa(\cpu|mem_rdata_q[19]~16_combout ),
	.datab(\cpu|instr_retirq~3_combout ),
	.datac(\cpu|Equal7~0_combout ),
	.datad(\cpu|decoded_rs1~3_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1~4 .lut_mask = 16'hFF20;
defparam \cpu|decoded_rs1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N29
dffeas \cpu|cpuregs_rtl_0_bypass[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_rs1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N28
fiftyfivenm_lcell_comb \cpu|cpuregs_rtl_0_bypass[11]~feeder (
// Equation(s):
// \cpu|cpuregs_rtl_0_bypass[11]~feeder_combout  = \cpu|latched_rd [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|latched_rd [5]),
	.cin(gnd),
	.combout(\cpu|cpuregs_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpuregs_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y4_N29
dffeas \cpu|cpuregs_rtl_0_bypass[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|cpuregs_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N27
dffeas \cpu|cpuregs_rtl_0_bypass[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|latched_rd [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N27
dffeas \cpu|cpuregs_rtl_0_bypass[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_rs1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N26
fiftyfivenm_lcell_comb \cpu|cpuregs~2 (
// Equation(s):
// \cpu|cpuregs~2_combout  = (\cpu|cpuregs_rtl_0_bypass [10] & (\cpu|cpuregs_rtl_0_bypass [9] & (\cpu|cpuregs_rtl_0_bypass [11] $ (!\cpu|cpuregs_rtl_0_bypass [12])))) # (!\cpu|cpuregs_rtl_0_bypass [10] & (!\cpu|cpuregs_rtl_0_bypass [9] & 
// (\cpu|cpuregs_rtl_0_bypass [11] $ (!\cpu|cpuregs_rtl_0_bypass [12]))))

	.dataa(\cpu|cpuregs_rtl_0_bypass [10]),
	.datab(\cpu|cpuregs_rtl_0_bypass [11]),
	.datac(\cpu|cpuregs_rtl_0_bypass [9]),
	.datad(\cpu|cpuregs_rtl_0_bypass [12]),
	.cin(gnd),
	.combout(\cpu|cpuregs~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs~2 .lut_mask = 16'h8421;
defparam \cpu|cpuregs~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N13
dffeas \cpu|cpuregs_rtl_0_bypass[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_rs1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N27
dffeas \cpu|cpuregs_rtl_0_bypass[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_rs1~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N1
dffeas \cpu|cpuregs_rtl_0_bypass[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|latched_rd [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N10
fiftyfivenm_lcell_comb \cpu|cpuregs_rtl_0_bypass[3]~feeder (
// Equation(s):
// \cpu|cpuregs_rtl_0_bypass[3]~feeder_combout  = \cpu|latched_rd [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|latched_rd [1]),
	.cin(gnd),
	.combout(\cpu|cpuregs_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpuregs_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y4_N11
dffeas \cpu|cpuregs_rtl_0_bypass[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|cpuregs_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N0
fiftyfivenm_lcell_comb \cpu|cpuregs~0 (
// Equation(s):
// \cpu|cpuregs~0_combout  = (\cpu|cpuregs_rtl_0_bypass [4] & (\cpu|cpuregs_rtl_0_bypass [3] & (\cpu|cpuregs_rtl_0_bypass [2] $ (!\cpu|cpuregs_rtl_0_bypass [1])))) # (!\cpu|cpuregs_rtl_0_bypass [4] & (!\cpu|cpuregs_rtl_0_bypass [3] & 
// (\cpu|cpuregs_rtl_0_bypass [2] $ (!\cpu|cpuregs_rtl_0_bypass [1]))))

	.dataa(\cpu|cpuregs_rtl_0_bypass [4]),
	.datab(\cpu|cpuregs_rtl_0_bypass [2]),
	.datac(\cpu|cpuregs_rtl_0_bypass [1]),
	.datad(\cpu|cpuregs_rtl_0_bypass [3]),
	.cin(gnd),
	.combout(\cpu|cpuregs~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs~0 .lut_mask = 16'h8241;
defparam \cpu|cpuregs~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y4_N17
dffeas \cpu|cpuregs_rtl_0_bypass[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|always16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N9
dffeas \cpu|cpuregs_rtl_0_bypass[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_rs1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N31
dffeas \cpu|cpuregs_rtl_0_bypass[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_rs1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N13
dffeas \cpu|cpuregs_rtl_0_bypass[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|latched_rd [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N7
dffeas \cpu|cpuregs_rtl_0_bypass[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|latched_rd [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N12
fiftyfivenm_lcell_comb \cpu|cpuregs~1 (
// Equation(s):
// \cpu|cpuregs~1_combout  = (\cpu|cpuregs_rtl_0_bypass [6] & (\cpu|cpuregs_rtl_0_bypass [5] & (\cpu|cpuregs_rtl_0_bypass [8] $ (!\cpu|cpuregs_rtl_0_bypass [7])))) # (!\cpu|cpuregs_rtl_0_bypass [6] & (!\cpu|cpuregs_rtl_0_bypass [5] & 
// (\cpu|cpuregs_rtl_0_bypass [8] $ (!\cpu|cpuregs_rtl_0_bypass [7]))))

	.dataa(\cpu|cpuregs_rtl_0_bypass [6]),
	.datab(\cpu|cpuregs_rtl_0_bypass [8]),
	.datac(\cpu|cpuregs_rtl_0_bypass [5]),
	.datad(\cpu|cpuregs_rtl_0_bypass [7]),
	.cin(gnd),
	.combout(\cpu|cpuregs~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs~1 .lut_mask = 16'h8421;
defparam \cpu|cpuregs~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N16
fiftyfivenm_lcell_comb \cpu|cpuregs~3 (
// Equation(s):
// \cpu|cpuregs~3_combout  = (\cpu|cpuregs~2_combout  & (\cpu|cpuregs~0_combout  & (\cpu|cpuregs_rtl_0_bypass [0] & \cpu|cpuregs~1_combout )))

	.dataa(\cpu|cpuregs~2_combout ),
	.datab(\cpu|cpuregs~0_combout ),
	.datac(\cpu|cpuregs_rtl_0_bypass [0]),
	.datad(\cpu|cpuregs~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs~3 .lut_mask = 16'h8000;
defparam \cpu|cpuregs~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N10
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[23]~31 (
// Equation(s):
// \cpu|cpuregs_rs1[23]~31_combout  = (\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [36]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a23 ))

	.dataa(\cpu|cpuregs~3_combout ),
	.datab(gnd),
	.datac(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\cpu|cpuregs_rtl_0_bypass [36]),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[23]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[23]~31 .lut_mask = 16'hFA50;
defparam \cpu|cpuregs_rs1[23]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N28
fiftyfivenm_lcell_comb \cpu|Selector483~0 (
// Equation(s):
// \cpu|Selector483~0_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|is_lui_auipc_jal~q ) # ((\cpu|WideOr22~combout  & \cpu|cpuregs_rs1[23]~31_combout ))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|is_lui_auipc_jal~q ),
	.datad(\cpu|cpuregs_rs1[23]~31_combout ),
	.cin(gnd),
	.combout(\cpu|Selector483~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector483~0 .lut_mask = 16'hC8C0;
defparam \cpu|Selector483~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N14
fiftyfivenm_lcell_comb \cpu|Selector483~1 (
// Equation(s):
// \cpu|Selector483~1_combout  = (\cpu|Selector506~5_combout  & (\cpu|Selector483~0_combout )) # (!\cpu|Selector506~5_combout  & ((\cpu|Selector483~0_combout  & (\cpu|reg_pc [23])) # (!\cpu|Selector483~0_combout  & ((\cpu|Add13~46_combout )))))

	.dataa(\cpu|Selector506~5_combout ),
	.datab(\cpu|Selector483~0_combout ),
	.datac(\cpu|reg_pc [23]),
	.datad(\cpu|Add13~46_combout ),
	.cin(gnd),
	.combout(\cpu|Selector483~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector483~1 .lut_mask = 16'hD9C8;
defparam \cpu|Selector483~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N28
fiftyfivenm_lcell_comb \cpu|Selector483~2 (
// Equation(s):
// \cpu|Selector483~2_combout  = (\cpu|Selector483~1_combout  & (((!\cpu|instr_lui~q ) # (!\cpu|cpu_state.cpu_state_ld_rs1~q )) # (!\cpu|is_lui_auipc_jal~q )))

	.dataa(\cpu|is_lui_auipc_jal~q ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|Selector483~1_combout ),
	.datad(\cpu|instr_lui~q ),
	.cin(gnd),
	.combout(\cpu|Selector483~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector483~2 .lut_mask = 16'h70F0;
defparam \cpu|Selector483~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N29
dffeas \cpu|reg_op1[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector483~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[23] .is_wysiwyg = "true";
defparam \cpu|reg_op1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
fiftyfivenm_lcell_comb \cpu|Selector102~5 (
// Equation(s):
// \cpu|Selector102~5_combout  = (\cpu|instr_xori~q  & (\cpu|reg_op2 [23] $ (((\cpu|reg_op1 [23]))))) # (!\cpu|instr_xori~q  & (\cpu|instr_xor~q  & (\cpu|reg_op2 [23] $ (\cpu|reg_op1 [23]))))

	.dataa(\cpu|instr_xori~q ),
	.datab(\cpu|reg_op2 [23]),
	.datac(\cpu|instr_xor~q ),
	.datad(\cpu|reg_op1 [23]),
	.cin(gnd),
	.combout(\cpu|Selector102~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector102~5 .lut_mask = 16'h32C8;
defparam \cpu|Selector102~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
fiftyfivenm_lcell_comb \cpu|Selector102~6 (
// Equation(s):
// \cpu|Selector102~6_combout  = (\cpu|ShiftLeft1~58_combout  & (((\cpu|alu_out_q[23]~10_combout  & \cpu|ShiftLeft1~12_combout )) # (!\cpu|alu_out_q[23]~9_combout ))) # (!\cpu|ShiftLeft1~58_combout  & (\cpu|alu_out_q[23]~10_combout  & 
// ((\cpu|ShiftLeft1~12_combout ))))

	.dataa(\cpu|ShiftLeft1~58_combout ),
	.datab(\cpu|alu_out_q[23]~10_combout ),
	.datac(\cpu|alu_out_q[23]~9_combout ),
	.datad(\cpu|ShiftLeft1~12_combout ),
	.cin(gnd),
	.combout(\cpu|Selector102~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector102~6 .lut_mask = 16'hCE0A;
defparam \cpu|Selector102~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
fiftyfivenm_lcell_comb \cpu|Selector102~7 (
// Equation(s):
// \cpu|Selector102~7_combout  = (\cpu|Selector102~5_combout ) # ((\cpu|Selector109~1_combout ) # ((\cpu|Selector102~6_combout  & \cpu|reg_op2 [2])))

	.dataa(\cpu|Selector102~5_combout ),
	.datab(\cpu|Selector109~1_combout ),
	.datac(\cpu|Selector102~6_combout ),
	.datad(\cpu|reg_op2 [2]),
	.cin(gnd),
	.combout(\cpu|Selector102~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector102~7 .lut_mask = 16'hFEEE;
defparam \cpu|Selector102~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
fiftyfivenm_lcell_comb \cpu|ShiftRight0~102 (
// Equation(s):
// \cpu|ShiftRight0~102_combout  = (\cpu|reg_op2 [1] & (((!\cpu|WideNor2~18_combout )))) # (!\cpu|reg_op2 [1] & ((\cpu|reg_op2 [2] & ((!\cpu|WideNor2~18_combout ))) # (!\cpu|reg_op2 [2] & (!\cpu|ShiftRight0~15_combout ))))

	.dataa(\cpu|ShiftRight0~15_combout ),
	.datab(\cpu|WideNor2~18_combout ),
	.datac(\cpu|reg_op2 [1]),
	.datad(\cpu|reg_op2 [2]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~102_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~102 .lut_mask = 16'h3335;
defparam \cpu|ShiftRight0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
fiftyfivenm_lcell_comb \cpu|ShiftRight0~83 (
// Equation(s):
// \cpu|ShiftRight0~83_combout  = (\cpu|reg_op2 [3] & (((\cpu|ShiftRight0~102_combout  & \cpu|reg_op1 [31])))) # (!\cpu|reg_op2 [3] & (\cpu|Selector110~5_combout ))

	.dataa(\cpu|reg_op2 [3]),
	.datab(\cpu|Selector110~5_combout ),
	.datac(\cpu|ShiftRight0~102_combout ),
	.datad(\cpu|reg_op1 [31]),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~83 .lut_mask = 16'hE444;
defparam \cpu|ShiftRight0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
fiftyfivenm_lcell_comb \cpu|Selector102~11 (
// Equation(s):
// \cpu|Selector102~11_combout  = (\cpu|reg_op2 [4] & (\cpu|ShiftLeft1~44_combout  & ((\cpu|instr_slli~q ) # (\cpu|instr_sll~q ))))

	.dataa(\cpu|reg_op2 [4]),
	.datab(\cpu|instr_slli~q ),
	.datac(\cpu|instr_sll~q ),
	.datad(\cpu|ShiftLeft1~44_combout ),
	.cin(gnd),
	.combout(\cpu|Selector102~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector102~11 .lut_mask = 16'hA800;
defparam \cpu|Selector102~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
fiftyfivenm_lcell_comb \cpu|Selector102~8 (
// Equation(s):
// \cpu|Selector102~8_combout  = (\cpu|Selector102~7_combout ) # ((\cpu|Selector102~11_combout ) # ((\cpu|ShiftRight0~83_combout  & !\cpu|alu_out_q[3]~1_combout )))

	.dataa(\cpu|Selector102~7_combout ),
	.datab(\cpu|ShiftRight0~83_combout ),
	.datac(\cpu|alu_out_q[3]~1_combout ),
	.datad(\cpu|Selector102~11_combout ),
	.cin(gnd),
	.combout(\cpu|Selector102~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector102~8 .lut_mask = 16'hFFAE;
defparam \cpu|Selector102~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
fiftyfivenm_lcell_comb \cpu|Selector102~9 (
// Equation(s):
// \cpu|Selector102~9_combout  = (\cpu|alu_out_q[23]~9_combout  & (\cpu|ShiftLeft1~6_combout  & (\cpu|alu_out_q[23]~10_combout ))) # (!\cpu|alu_out_q[23]~9_combout  & ((\cpu|ShiftLeft1~69_combout ) # ((\cpu|ShiftLeft1~6_combout  & 
// \cpu|alu_out_q[23]~10_combout ))))

	.dataa(\cpu|alu_out_q[23]~9_combout ),
	.datab(\cpu|ShiftLeft1~6_combout ),
	.datac(\cpu|alu_out_q[23]~10_combout ),
	.datad(\cpu|ShiftLeft1~69_combout ),
	.cin(gnd),
	.combout(\cpu|Selector102~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector102~9 .lut_mask = 16'hD5C0;
defparam \cpu|Selector102~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N18
fiftyfivenm_lcell_comb \cpu|Selector102~3 (
// Equation(s):
// \cpu|Selector102~3_combout  = (\cpu|reg_op2 [23] & (\cpu|reg_op1 [23] & ((\cpu|instr_and~q ) # (\cpu|instr_andi~q ))))

	.dataa(\cpu|reg_op2 [23]),
	.datab(\cpu|reg_op1 [23]),
	.datac(\cpu|instr_and~q ),
	.datad(\cpu|instr_andi~q ),
	.cin(gnd),
	.combout(\cpu|Selector102~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector102~3 .lut_mask = 16'h8880;
defparam \cpu|Selector102~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N0
fiftyfivenm_lcell_comb \cpu|Selector102~2 (
// Equation(s):
// \cpu|Selector102~2_combout  = (\cpu|instr_or~q  & ((\cpu|reg_op1 [23]) # ((\cpu|reg_op2 [23])))) # (!\cpu|instr_or~q  & (\cpu|instr_ori~q  & ((\cpu|reg_op1 [23]) # (\cpu|reg_op2 [23]))))

	.dataa(\cpu|instr_or~q ),
	.datab(\cpu|reg_op1 [23]),
	.datac(\cpu|reg_op2 [23]),
	.datad(\cpu|instr_ori~q ),
	.cin(gnd),
	.combout(\cpu|Selector102~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector102~2 .lut_mask = 16'hFCA8;
defparam \cpu|Selector102~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N28
fiftyfivenm_lcell_comb \cpu|Selector102~4 (
// Equation(s):
// \cpu|Selector102~4_combout  = (\cpu|Selector102~3_combout ) # ((\cpu|Selector102~2_combout ) # ((\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q  & \cpu|Add1~72_combout )))

	.dataa(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.datab(\cpu|Selector102~3_combout ),
	.datac(\cpu|Add1~72_combout ),
	.datad(\cpu|Selector102~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector102~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector102~4 .lut_mask = 16'hFFEC;
defparam \cpu|Selector102~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N12
fiftyfivenm_lcell_comb \cpu|Selector102~10 (
// Equation(s):
// \cpu|Selector102~10_combout  = (\cpu|Selector102~8_combout ) # ((\cpu|Selector102~4_combout ) # ((\cpu|Selector102~9_combout  & !\cpu|reg_op2 [2])))

	.dataa(\cpu|Selector102~8_combout ),
	.datab(\cpu|Selector102~9_combout ),
	.datac(\cpu|reg_op2 [2]),
	.datad(\cpu|Selector102~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector102~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector102~10 .lut_mask = 16'hFFAE;
defparam \cpu|Selector102~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y10_N13
dffeas \cpu|alu_out_q[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector102~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[23] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N6
fiftyfivenm_lcell_comb \cpu|Selector134~0 (
// Equation(s):
// \cpu|Selector134~0_combout  = (\cpu|latched_stalu~q  & (\cpu|alu_out_q [23])) # (!\cpu|latched_stalu~q  & ((\cpu|reg_out [23])))

	.dataa(\cpu|alu_out_q [23]),
	.datab(\cpu|reg_out [23]),
	.datac(gnd),
	.datad(\cpu|latched_stalu~q ),
	.cin(gnd),
	.combout(\cpu|Selector134~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector134~0 .lut_mask = 16'hAACC;
defparam \cpu|Selector134~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N10
fiftyfivenm_lcell_comb \cpu|Selector134~1 (
// Equation(s):
// \cpu|Selector134~1_combout  = (!\cpu|irq_state [0] & ((\cpu|always18~8_combout  & (\cpu|Selector134~0_combout )) # (!\cpu|always18~8_combout  & ((\cpu|Add3~44_combout )))))

	.dataa(\cpu|Selector134~0_combout ),
	.datab(\cpu|always18~8_combout ),
	.datac(\cpu|Add3~44_combout ),
	.datad(\cpu|irq_state [0]),
	.cin(gnd),
	.combout(\cpu|Selector134~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector134~1 .lut_mask = 16'h00B8;
defparam \cpu|Selector134~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N20
fiftyfivenm_lcell_comb \cpu|Selector134~2 (
// Equation(s):
// \cpu|Selector134~2_combout  = (!\cpu|irq_state [1] & ((\cpu|Selector134~1_combout ) # ((\cpu|reg_next_pc [23] & \cpu|irq_state [0]))))

	.dataa(\cpu|Selector134~1_combout ),
	.datab(\cpu|irq_state [1]),
	.datac(\cpu|reg_next_pc [23]),
	.datad(\cpu|irq_state [0]),
	.cin(gnd),
	.combout(\cpu|Selector134~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector134~2 .lut_mask = 16'h3222;
defparam \cpu|Selector134~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N2
fiftyfivenm_lcell_comb \cpu|cpuregs_rtl_1_bypass[36]~feeder (
// Equation(s):
// \cpu|cpuregs_rtl_1_bypass[36]~feeder_combout  = \cpu|Selector134~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Selector134~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rtl_1_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[36]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpuregs_rtl_1_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y10_N3
dffeas \cpu|cpuregs_rtl_1_bypass[36] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|cpuregs_rtl_1_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
fiftyfivenm_lcell_comb \cpu|reg_op2[23]~22 (
// Equation(s):
// \cpu|reg_op2[23]~22_combout  = (\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1_bypass [36])) # (!\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1|auto_generated|ram_block1a23 )))

	.dataa(\cpu|cpuregs_rtl_1_bypass [36]),
	.datab(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a23 ),
	.datac(gnd),
	.datad(\cpu|cpuregs~7_combout ),
	.cin(gnd),
	.combout(\cpu|reg_op2[23]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[23]~22 .lut_mask = 16'hAACC;
defparam \cpu|reg_op2[23]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N15
dffeas \cpu|reg_op2[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[23]~22_combout ),
	.asdata(\cpu|decoded_imm [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|reg_op2[6]~39_combout ),
	.sload(\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[23] .is_wysiwyg = "true";
defparam \cpu|reg_op2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N22
fiftyfivenm_lcell_comb \cpu|mem_la_wdata[23]~0 (
// Equation(s):
// \cpu|mem_la_wdata[23]~0_combout  = (\cpu|mem_wordsize.00~q  & (\cpu|reg_op2 [7])) # (!\cpu|mem_wordsize.00~q  & ((\cpu|reg_op2 [23])))

	.dataa(gnd),
	.datab(\cpu|mem_wordsize.00~q ),
	.datac(\cpu|reg_op2 [7]),
	.datad(\cpu|reg_op2 [23]),
	.cin(gnd),
	.combout(\cpu|mem_la_wdata[23]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_wdata[23]~0 .lut_mask = 16'hF3C0;
defparam \cpu|mem_la_wdata[23]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N23
dffeas \cpu|mem_wdata[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_la_wdata[23]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[23] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N8
fiftyfivenm_lcell_comb \seg2_reg~20 (
// Equation(s):
// \seg2_reg~20_combout  = (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & \cpu|mem_wdata [23]))

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\cpu|mem_wdata [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\seg2_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg~20 .lut_mask = 16'h8080;
defparam \seg2_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N9
dffeas \seg1_reg[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg2_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seg1_reg[18]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[23] .is_wysiwyg = "true";
defparam \seg1_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N27
dffeas \seg2_reg[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[22]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[23] .is_wysiwyg = "true";
defparam \seg2_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N28
fiftyfivenm_lcell_comb \led_reg~25 (
// Equation(s):
// \led_reg~25_combout  = ((\cpu|mem_wdata [23]) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\cpu|mem_wdata [23]),
	.cin(gnd),
	.combout(\led_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~25 .lut_mask = 16'hFF5F;
defparam \led_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N29
dffeas \led_reg[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_reg[16]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[23] .is_wysiwyg = "true";
defparam \led_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N20
fiftyfivenm_lcell_comb \mem_rdata[23]~72 (
// Equation(s):
// \mem_rdata[23]~72_combout  = (\mem_rdata[21]~5_combout  & (((\mem_rdata[21]~3_combout )) # (!\simpleuart|recv_buf_valid~q ))) # (!\mem_rdata[21]~5_combout  & (((led_reg[23] & !\mem_rdata[21]~3_combout ))))

	.dataa(\simpleuart|recv_buf_valid~q ),
	.datab(\mem_rdata[21]~5_combout ),
	.datac(led_reg[23]),
	.datad(\mem_rdata[21]~3_combout ),
	.cin(gnd),
	.combout(\mem_rdata[23]~72_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[23]~72 .lut_mask = 16'hCC74;
defparam \mem_rdata[23]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N26
fiftyfivenm_lcell_comb \mem_rdata[23]~73 (
// Equation(s):
// \mem_rdata[23]~73_combout  = (\mem_rdata[21]~2_combout  & ((\mem_rdata[23]~72_combout  & (seg1_reg[23])) # (!\mem_rdata[23]~72_combout  & ((seg2_reg[23]))))) # (!\mem_rdata[21]~2_combout  & (((\mem_rdata[23]~72_combout ))))

	.dataa(seg1_reg[23]),
	.datab(\mem_rdata[21]~2_combout ),
	.datac(seg2_reg[23]),
	.datad(\mem_rdata[23]~72_combout ),
	.cin(gnd),
	.combout(\mem_rdata[23]~73_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[23]~73 .lut_mask = 16'hBBC0;
defparam \mem_rdata[23]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y2_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\ram_wren~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|mem_wdata [23],\cpu|mem_wdata [7]}),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_bkf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X26_Y16_N0
fiftyfivenm_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "hx8kdemo_fw.hex";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E9FDA7085B259AC3E9FDA709AE5330A6569456995096AA30120D111111111111111;
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N20
fiftyfivenm_lcell_comb \mem_rdata[23]~74 (
// Equation(s):
// \mem_rdata[23]~74_combout  = (\mem_rdata[21]~8_combout  & (((\rom_inst|altsyncram_component|auto_generated|q_a [23])) # (!\mem_rdata[21]~9_combout ))) # (!\mem_rdata[21]~8_combout  & (\mem_rdata[21]~9_combout  & 
// (\ram_inst|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\mem_rdata[21]~8_combout ),
	.datab(\mem_rdata[21]~9_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datad(\rom_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\mem_rdata[23]~74_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[23]~74 .lut_mask = 16'hEA62;
defparam \mem_rdata[23]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y2_N9
dffeas \simpleuart|cfg_divider[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simpleuart|cfg_divider[23]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [23]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[23] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N22
fiftyfivenm_lcell_comb \mem_rdata[23] (
// Equation(s):
// mem_rdata[23] = (\mem_rdata[23]~74_combout  & (((\simpleuart|cfg_divider [23]) # (!\mem_rdata[21]~10_combout )))) # (!\mem_rdata[23]~74_combout  & (\mem_rdata[23]~73_combout  & ((\mem_rdata[21]~10_combout ))))

	.dataa(\mem_rdata[23]~73_combout ),
	.datab(\mem_rdata[23]~74_combout ),
	.datac(\simpleuart|cfg_divider [23]),
	.datad(\mem_rdata[21]~10_combout ),
	.cin(gnd),
	.combout(mem_rdata[23]),
	.cout());
// synopsys translate_off
defparam \mem_rdata[23] .lut_mask = 16'hE2CC;
defparam \mem_rdata[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N28
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched_noshuffle[23]~12 (
// Equation(s):
// \cpu|mem_rdata_latched_noshuffle[23]~12_combout  = (\cpu|mem_xfer~combout  & ((mem_rdata[23]))) # (!\cpu|mem_xfer~combout  & (\cpu|mem_rdata_q [23]))

	.dataa(gnd),
	.datab(\cpu|mem_rdata_q [23]),
	.datac(mem_rdata[23]),
	.datad(\cpu|mem_xfer~combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched_noshuffle[23]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched_noshuffle[23]~12 .lut_mask = 16'hF0CC;
defparam \cpu|mem_rdata_latched_noshuffle[23]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N18
fiftyfivenm_lcell_comb \cpu|decoded_imm_uj[3]~2 (
// Equation(s):
// \cpu|decoded_imm_uj[3]~2_combout  = (\cpu|mem_la_secondword~q  & (\cpu|mem_rdata_latched_noshuffle[7]~14_combout )) # (!\cpu|mem_la_secondword~q  & ((\cpu|mem_rdata_latched_noshuffle[23]~12_combout )))

	.dataa(\cpu|mem_la_secondword~q ),
	.datab(\cpu|mem_rdata_latched_noshuffle[7]~14_combout ),
	.datac(gnd),
	.datad(\cpu|mem_rdata_latched_noshuffle[23]~12_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_imm_uj[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm_uj[3]~2 .lut_mask = 16'hDD88;
defparam \cpu|decoded_imm_uj[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N20
fiftyfivenm_lcell_comb \cpu|decoded_rs2~13 (
// Equation(s):
// \cpu|decoded_rs2~13_combout  = (\cpu|Equal7~0_combout  & (((\cpu|decoded_imm_uj[3]~2_combout )))) # (!\cpu|Equal7~0_combout  & ((\cpu|decoded_rs2~11_combout ) # ((\cpu|decoded_rs2~12_combout ))))

	.dataa(\cpu|decoded_rs2~11_combout ),
	.datab(\cpu|decoded_rs2~12_combout ),
	.datac(\cpu|Equal7~0_combout ),
	.datad(\cpu|decoded_imm_uj[3]~2_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs2~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs2~13 .lut_mask = 16'hFE0E;
defparam \cpu|decoded_rs2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N2
fiftyfivenm_lcell_comb \cpu|cpuregs_rtl_1_bypass[8]~feeder (
// Equation(s):
// \cpu|cpuregs_rtl_1_bypass[8]~feeder_combout  = \cpu|decoded_rs2~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|decoded_rs2~13_combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rtl_1_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[8]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpuregs_rtl_1_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y5_N3
dffeas \cpu|cpuregs_rtl_1_bypass[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|cpuregs_rtl_1_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[8] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N12
fiftyfivenm_lcell_comb \cpu|cpuregs~5 (
// Equation(s):
// \cpu|cpuregs~5_combout  = (\cpu|cpuregs_rtl_1_bypass [5] & (\cpu|cpuregs_rtl_1_bypass [6] & (\cpu|cpuregs_rtl_1_bypass [7] $ (!\cpu|cpuregs_rtl_1_bypass [8])))) # (!\cpu|cpuregs_rtl_1_bypass [5] & (!\cpu|cpuregs_rtl_1_bypass [6] & 
// (\cpu|cpuregs_rtl_1_bypass [7] $ (!\cpu|cpuregs_rtl_1_bypass [8]))))

	.dataa(\cpu|cpuregs_rtl_1_bypass [5]),
	.datab(\cpu|cpuregs_rtl_1_bypass [7]),
	.datac(\cpu|cpuregs_rtl_1_bypass [6]),
	.datad(\cpu|cpuregs_rtl_1_bypass [8]),
	.cin(gnd),
	.combout(\cpu|cpuregs~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs~5 .lut_mask = 16'h8421;
defparam \cpu|cpuregs~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y5_N31
dffeas \cpu|cpuregs_rtl_1_bypass[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|always16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N28
fiftyfivenm_lcell_comb \cpu|cpuregs_rtl_1_bypass[11]~feeder (
// Equation(s):
// \cpu|cpuregs_rtl_1_bypass[11]~feeder_combout  = \cpu|latched_rd [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|latched_rd [5]),
	.cin(gnd),
	.combout(\cpu|cpuregs_rtl_1_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpuregs_rtl_1_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y5_N29
dffeas \cpu|cpuregs_rtl_1_bypass[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|cpuregs_rtl_1_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N19
dffeas \cpu|cpuregs_rtl_1_bypass[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|decoded_rs2~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[10] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N1
dffeas \cpu|cpuregs_rtl_1_bypass[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|latched_rd [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[9] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N18
fiftyfivenm_lcell_comb \cpu|cpuregs~6 (
// Equation(s):
// \cpu|cpuregs~6_combout  = (\cpu|cpuregs_rtl_1_bypass [0] & (!\cpu|cpuregs_rtl_1_bypass [11] & (\cpu|cpuregs_rtl_1_bypass [10] $ (!\cpu|cpuregs_rtl_1_bypass [9]))))

	.dataa(\cpu|cpuregs_rtl_1_bypass [0]),
	.datab(\cpu|cpuregs_rtl_1_bypass [11]),
	.datac(\cpu|cpuregs_rtl_1_bypass [10]),
	.datad(\cpu|cpuregs_rtl_1_bypass [9]),
	.cin(gnd),
	.combout(\cpu|cpuregs~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs~6 .lut_mask = 16'h2002;
defparam \cpu|cpuregs~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N13
dffeas \cpu|cpuregs_rtl_1_bypass[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_rs2~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N25
dffeas \cpu|cpuregs_rtl_1_bypass[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|latched_rd [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N21
dffeas \cpu|cpuregs_rtl_1_bypass[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|decoded_rs2~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N11
dffeas \cpu|cpuregs_rtl_1_bypass[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|latched_rd [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N20
fiftyfivenm_lcell_comb \cpu|cpuregs~4 (
// Equation(s):
// \cpu|cpuregs~4_combout  = (\cpu|cpuregs_rtl_1_bypass [2] & (\cpu|cpuregs_rtl_1_bypass [1] & (\cpu|cpuregs_rtl_1_bypass [4] $ (!\cpu|cpuregs_rtl_1_bypass [3])))) # (!\cpu|cpuregs_rtl_1_bypass [2] & (!\cpu|cpuregs_rtl_1_bypass [1] & 
// (\cpu|cpuregs_rtl_1_bypass [4] $ (!\cpu|cpuregs_rtl_1_bypass [3]))))

	.dataa(\cpu|cpuregs_rtl_1_bypass [2]),
	.datab(\cpu|cpuregs_rtl_1_bypass [1]),
	.datac(\cpu|cpuregs_rtl_1_bypass [4]),
	.datad(\cpu|cpuregs_rtl_1_bypass [3]),
	.cin(gnd),
	.combout(\cpu|cpuregs~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs~4 .lut_mask = 16'h9009;
defparam \cpu|cpuregs~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N30
fiftyfivenm_lcell_comb \cpu|cpuregs~7 (
// Equation(s):
// \cpu|cpuregs~7_combout  = (\cpu|cpuregs~5_combout  & (\cpu|cpuregs~6_combout  & \cpu|cpuregs~4_combout ))

	.dataa(\cpu|cpuregs~5_combout ),
	.datab(\cpu|cpuregs~6_combout ),
	.datac(gnd),
	.datad(\cpu|cpuregs~4_combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs~7 .lut_mask = 16'h8800;
defparam \cpu|cpuregs~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N31
dffeas \cpu|cpuregs_rtl_1_bypass[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector156~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N8
fiftyfivenm_lcell_comb \cpu|cpuregs_rs2[1]~1 (
// Equation(s):
// \cpu|cpuregs_rs2[1]~1_combout  = (!\cpu|WideOr23~combout  & ((\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1_bypass [14])) # (!\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1|auto_generated|ram_block1a1 )))))

	.dataa(\cpu|cpuregs~7_combout ),
	.datab(\cpu|cpuregs_rtl_1_bypass [14]),
	.datac(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a1 ),
	.datad(\cpu|WideOr23~combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs2[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs2[1]~1 .lut_mask = 16'h00D8;
defparam \cpu|cpuregs_rs2[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N3
dffeas \cpu|reg_op2[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[1]~1_combout ),
	.asdata(\cpu|cpuregs_rs2[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[1] .is_wysiwyg = "true";
defparam \cpu|reg_op2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N4
fiftyfivenm_lcell_comb \cpu|mem_la_wdata[17]~6 (
// Equation(s):
// \cpu|mem_la_wdata[17]~6_combout  = (\cpu|mem_wordsize.00~q  & (\cpu|reg_op2 [1])) # (!\cpu|mem_wordsize.00~q  & ((\cpu|reg_op2 [17])))

	.dataa(\cpu|reg_op2 [1]),
	.datab(\cpu|mem_wordsize.00~q ),
	.datac(\cpu|reg_op2 [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|mem_la_wdata[17]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_wdata[17]~6 .lut_mask = 16'hB8B8;
defparam \cpu|mem_la_wdata[17]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N5
dffeas \cpu|mem_wdata[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_la_wdata[17]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[17] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N18
fiftyfivenm_lcell_comb \seg2_reg~26 (
// Equation(s):
// \seg2_reg~26_combout  = (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & \cpu|mem_wdata [17]))

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\cpu|mem_wdata [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\seg2_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg~26 .lut_mask = 16'h8080;
defparam \seg2_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N10
fiftyfivenm_lcell_comb \simpleuart|cfg_divider[17]~feeder (
// Equation(s):
// \simpleuart|cfg_divider[17]~feeder_combout  = \seg2_reg~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\seg2_reg~26_combout ),
	.cin(gnd),
	.combout(\simpleuart|cfg_divider[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|cfg_divider[17]~feeder .lut_mask = 16'hFF00;
defparam \simpleuart|cfg_divider[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y2_N11
dffeas \simpleuart|cfg_divider[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|cfg_divider[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|cfg_divider[23]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [17]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[17] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N0
fiftyfivenm_lcell_comb \led_reg~17 (
// Equation(s):
// \led_reg~17_combout  = ((\cpu|mem_wdata [17]) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\cpu|mem_wdata [17]),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~17 .lut_mask = 16'hDFDF;
defparam \led_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N1
dffeas \led_reg[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_reg[16]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[17] .is_wysiwyg = "true";
defparam \led_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N6
fiftyfivenm_lcell_comb \mem_rdata[17]~6 (
// Equation(s):
// \mem_rdata[17]~6_combout  = (\mem_rdata[21]~5_combout  & (((\mem_rdata[21]~3_combout )) # (!\simpleuart|recv_buf_valid~q ))) # (!\mem_rdata[21]~5_combout  & (((led_reg[17] & !\mem_rdata[21]~3_combout ))))

	.dataa(\simpleuart|recv_buf_valid~q ),
	.datab(led_reg[17]),
	.datac(\mem_rdata[21]~5_combout ),
	.datad(\mem_rdata[21]~3_combout ),
	.cin(gnd),
	.combout(\mem_rdata[17]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[17]~6 .lut_mask = 16'hF05C;
defparam \mem_rdata[17]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N19
dffeas \seg1_reg[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg2_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seg1_reg[18]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[17] .is_wysiwyg = "true";
defparam \seg1_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N5
dffeas \seg2_reg[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[22]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[17] .is_wysiwyg = "true";
defparam \seg2_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N4
fiftyfivenm_lcell_comb \mem_rdata[17]~7 (
// Equation(s):
// \mem_rdata[17]~7_combout  = (\mem_rdata[17]~6_combout  & ((seg1_reg[17]) # ((!\mem_rdata[21]~2_combout )))) # (!\mem_rdata[17]~6_combout  & (((seg2_reg[17] & \mem_rdata[21]~2_combout ))))

	.dataa(\mem_rdata[17]~6_combout ),
	.datab(seg1_reg[17]),
	.datac(seg2_reg[17]),
	.datad(\mem_rdata[21]~2_combout ),
	.cin(gnd),
	.combout(\mem_rdata[17]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[17]~7 .lut_mask = 16'hD8AA;
defparam \mem_rdata[17]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y12_N0
fiftyfivenm_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "hx8kdemo_fw.hex";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007BF577D5D5DDD5DDD57577D5D5DD7DF55F7F7F7F7DFD57557775555555555555555555;
// synopsys translate_on

// Location: FF_X9_Y3_N21
dffeas \cpu|mem_wdata[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|reg_op2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[1] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y6_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\ram_wren~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|mem_wdata [17],\cpu|mem_wdata [1]}),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_bkf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N0
fiftyfivenm_lcell_comb \mem_rdata[17]~11 (
// Equation(s):
// \mem_rdata[17]~11_combout  = (\mem_rdata[21]~8_combout  & (((\rom_inst|altsyncram_component|auto_generated|q_a [17])) # (!\mem_rdata[21]~9_combout ))) # (!\mem_rdata[21]~8_combout  & (\mem_rdata[21]~9_combout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\mem_rdata[21]~8_combout ),
	.datab(\mem_rdata[21]~9_combout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|q_a [17]),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\mem_rdata[17]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[17]~11 .lut_mask = 16'hE6A2;
defparam \mem_rdata[17]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N10
fiftyfivenm_lcell_comb \mem_rdata[17] (
// Equation(s):
// mem_rdata[17] = (\mem_rdata[21]~10_combout  & ((\mem_rdata[17]~11_combout  & (\simpleuart|cfg_divider [17])) # (!\mem_rdata[17]~11_combout  & ((\mem_rdata[17]~7_combout ))))) # (!\mem_rdata[21]~10_combout  & (((\mem_rdata[17]~11_combout ))))

	.dataa(\mem_rdata[21]~10_combout ),
	.datab(\simpleuart|cfg_divider [17]),
	.datac(\mem_rdata[17]~7_combout ),
	.datad(\mem_rdata[17]~11_combout ),
	.cin(gnd),
	.combout(mem_rdata[17]),
	.cout());
// synopsys translate_off
defparam \mem_rdata[17] .lut_mask = 16'hDDA0;
defparam \mem_rdata[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N16
fiftyfivenm_lcell_comb \cpu|mem_16bit_buffer[1]~feeder (
// Equation(s):
// \cpu|mem_16bit_buffer[1]~feeder_combout  = mem_rdata[17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_rdata[17]),
	.cin(gnd),
	.combout(\cpu|mem_16bit_buffer[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_16bit_buffer[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|mem_16bit_buffer[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N17
dffeas \cpu|mem_16bit_buffer[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_16bit_buffer[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_16bit_buffer[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_16bit_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_16bit_buffer[1] .is_wysiwyg = "true";
defparam \cpu|mem_16bit_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N2
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[1]~3 (
// Equation(s):
// \cpu|mem_rdata_latched[1]~3_combout  = (\cpu|mem_16bit_buffer [1] & \cpu|mem_rdata_latched[15]~2_combout )

	.dataa(gnd),
	.datab(\cpu|mem_16bit_buffer [1]),
	.datac(gnd),
	.datad(\cpu|mem_rdata_latched[15]~2_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[1]~3 .lut_mask = 16'hCC00;
defparam \cpu|mem_rdata_latched[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N28
fiftyfivenm_lcell_comb \cpu|Mux112~0 (
// Equation(s):
// \cpu|Mux112~0_combout  = (\cpu|decoded_imm_uj[10]~9_combout ) # (((!\cpu|mem_rdata_latched[1]~3_combout  & !\cpu|mem_rdata_latched[1]~4_combout )) # (!\cpu|Equal21~0_combout ))

	.dataa(\cpu|mem_rdata_latched[1]~3_combout ),
	.datab(\cpu|decoded_imm_uj[10]~9_combout ),
	.datac(\cpu|mem_rdata_latched[1]~4_combout ),
	.datad(\cpu|Equal21~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux112~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux112~0 .lut_mask = 16'hCDFF;
defparam \cpu|Mux112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N2
fiftyfivenm_lcell_comb \cpu|Mux112~2 (
// Equation(s):
// \cpu|Mux112~2_combout  = (\cpu|Mux112~1_combout  & ((\cpu|Mux112~0_combout ) # ((\cpu|Equal7~0_combout  & \cpu|Equal25~0_combout )))) # (!\cpu|Mux112~1_combout  & (\cpu|Equal7~0_combout  & (\cpu|Equal25~0_combout )))

	.dataa(\cpu|Mux112~1_combout ),
	.datab(\cpu|Equal7~0_combout ),
	.datac(\cpu|Equal25~0_combout ),
	.datad(\cpu|Mux112~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux112~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux112~2 .lut_mask = 16'hEAC0;
defparam \cpu|Mux112~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N3
dffeas \cpu|is_lb_lh_lw_lbu_lhu (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Mux112~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|is_lb_lh_lw_lbu_lhu~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|is_lb_lh_lw_lbu_lhu .is_wysiwyg = "true";
defparam \cpu|is_lb_lh_lw_lbu_lhu .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N6
fiftyfivenm_lcell_comb \cpu|instr_lw~1 (
// Equation(s):
// \cpu|instr_lw~1_combout  = (\cpu|mem_rdata_q [13] & (!\cpu|mem_rdata_q [12] & (!\cpu|mem_rdata_q [14] & \cpu|is_lb_lh_lw_lbu_lhu~q )))

	.dataa(\cpu|mem_rdata_q [13]),
	.datab(\cpu|mem_rdata_q [12]),
	.datac(\cpu|mem_rdata_q [14]),
	.datad(\cpu|is_lb_lh_lw_lbu_lhu~q ),
	.cin(gnd),
	.combout(\cpu|instr_lw~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_lw~1 .lut_mask = 16'h0200;
defparam \cpu|instr_lw~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N7
dffeas \cpu|instr_lw (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_lw~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_lw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_lw .is_wysiwyg = "true";
defparam \cpu|instr_lw .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
fiftyfivenm_lcell_comb \cpu|instr_lw~_wirecell (
// Equation(s):
// \cpu|instr_lw~_wirecell_combout  = !\cpu|instr_lw~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|instr_lw~q ),
	.cin(gnd),
	.combout(\cpu|instr_lw~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_lw~_wirecell .lut_mask = 16'h00FF;
defparam \cpu|instr_lw~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N9
dffeas \cpu|mem_wordsize.00 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_wordsize~11_combout ),
	.asdata(\cpu|instr_lw~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|cpu_state.cpu_state_ldmem~q ),
	.ena(\cpu|mem_wordsize~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wordsize.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wordsize.00 .is_wysiwyg = "true";
defparam \cpu|mem_wordsize.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N18
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~24 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~24_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [58])) # (!\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [26])))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [58]),
	.datac(\cpu|pcpi_mul|rd [26]),
	.datad(\cpu|pcpi_mul|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~24 .lut_mask = 16'hCCF0;
defparam \cpu|pcpi_mul|pcpi_rd~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N19
dffeas \cpu|pcpi_mul|pcpi_rd[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[26] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N21
dffeas \cpu|pcpi_div|pcpi_rd[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[26]~85_combout ),
	.asdata(\cpu|pcpi_div|Add2~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[26] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
fiftyfivenm_lcell_comb \cpu|Selector440~0 (
// Equation(s):
// \cpu|Selector440~0_combout  = (\cpu|reg_out[2]~9_combout  & (((\cpu|reg_out[2]~10_combout  & \cpu|pcpi_div|pcpi_rd [26])))) # (!\cpu|reg_out[2]~9_combout  & ((\cpu|pcpi_mul|pcpi_rd [26]) # ((\cpu|reg_out[2]~10_combout  & \cpu|pcpi_div|pcpi_rd [26]))))

	.dataa(\cpu|reg_out[2]~9_combout ),
	.datab(\cpu|pcpi_mul|pcpi_rd [26]),
	.datac(\cpu|reg_out[2]~10_combout ),
	.datad(\cpu|pcpi_div|pcpi_rd [26]),
	.cin(gnd),
	.combout(\cpu|Selector440~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector440~0 .lut_mask = 16'hF444;
defparam \cpu|Selector440~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N6
fiftyfivenm_lcell_comb \cpu|Selector440~1 (
// Equation(s):
// \cpu|Selector440~1_combout  = (\cpu|reg_out[2]~1_combout  & ((\cpu|reg_out[2]~4_combout  & (\cpu|count_cycle [58])) # (!\cpu|reg_out[2]~4_combout  & ((\cpu|count_cycle [26]))))) # (!\cpu|reg_out[2]~1_combout  & (((\cpu|reg_out[2]~4_combout ))))

	.dataa(\cpu|count_cycle [58]),
	.datab(\cpu|count_cycle [26]),
	.datac(\cpu|reg_out[2]~1_combout ),
	.datad(\cpu|reg_out[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector440~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector440~1 .lut_mask = 16'hAFC0;
defparam \cpu|Selector440~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
fiftyfivenm_lcell_comb \cpu|Selector440~2 (
// Equation(s):
// \cpu|Selector440~2_combout  = (\cpu|reg_out[2]~1_combout  & (((\cpu|Selector440~1_combout )))) # (!\cpu|reg_out[2]~1_combout  & ((\cpu|Selector440~1_combout  & (\cpu|count_instr [58])) # (!\cpu|Selector440~1_combout  & ((\cpu|count_instr [26])))))

	.dataa(\cpu|reg_out[2]~1_combout ),
	.datab(\cpu|count_instr [58]),
	.datac(\cpu|count_instr [26]),
	.datad(\cpu|Selector440~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector440~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector440~2 .lut_mask = 16'hEE50;
defparam \cpu|Selector440~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
fiftyfivenm_lcell_comb \cpu|Selector440~3 (
// Equation(s):
// \cpu|Selector440~3_combout  = (\cpu|reg_out[2]~3_combout  & (((\cpu|cpuregs_rs1[26]~33_combout  & \cpu|reg_out[2]~0_combout )))) # (!\cpu|reg_out[2]~3_combout  & ((\cpu|Selector440~2_combout ) # ((!\cpu|reg_out[2]~0_combout ))))

	.dataa(\cpu|reg_out[2]~3_combout ),
	.datab(\cpu|Selector440~2_combout ),
	.datac(\cpu|cpuregs_rs1[26]~33_combout ),
	.datad(\cpu|reg_out[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector440~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector440~3 .lut_mask = 16'hE455;
defparam \cpu|Selector440~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
fiftyfivenm_lcell_comb \cpu|irq_mask~90 (
// Equation(s):
// \cpu|irq_mask~90_combout  = (\cpu|cpuregs_rs1[26]~33_combout ) # ((!\pll_inst|altpll_component|auto_generated|wire_pll1_locked ) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ))

	.dataa(\cpu|cpuregs_rs1[26]~33_combout ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\cpu|irq_mask~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~90 .lut_mask = 16'hAFFF;
defparam \cpu|irq_mask~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N13
dffeas \cpu|irq_mask[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[26] .is_wysiwyg = "true";
defparam \cpu|irq_mask[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
fiftyfivenm_lcell_comb \cpu|Selector440~4 (
// Equation(s):
// \cpu|Selector440~4_combout  = (\cpu|Selector440~3_combout  & ((\cpu|irq_mask [26]) # ((\cpu|reg_out[2]~0_combout )))) # (!\cpu|Selector440~3_combout  & (((\cpu|timer [26] & !\cpu|reg_out[2]~0_combout ))))

	.dataa(\cpu|Selector440~3_combout ),
	.datab(\cpu|irq_mask [26]),
	.datac(\cpu|timer [26]),
	.datad(\cpu|reg_out[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector440~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector440~4 .lut_mask = 16'hAAD8;
defparam \cpu|Selector440~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
fiftyfivenm_lcell_comb \cpu|Selector440~5 (
// Equation(s):
// \cpu|Selector440~5_combout  = (\cpu|reg_out[2]~12_combout  & ((\cpu|Selector440~4_combout ) # ((mem_rdata[26] & !\cpu|reg_out[16]~13_combout )))) # (!\cpu|reg_out[2]~12_combout  & (mem_rdata[26] & (!\cpu|reg_out[16]~13_combout )))

	.dataa(\cpu|reg_out[2]~12_combout ),
	.datab(mem_rdata[26]),
	.datac(\cpu|reg_out[16]~13_combout ),
	.datad(\cpu|Selector440~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector440~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector440~5 .lut_mask = 16'hAE0C;
defparam \cpu|Selector440~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
fiftyfivenm_lcell_comb \cpu|Selector440~6 (
// Equation(s):
// \cpu|Selector440~6_combout  = ((\cpu|Selector440~5_combout ) # ((\cpu|cpu_state.cpu_state_exec~q  & \cpu|Add10~52_combout ))) # (!\cpu|Selector450~7_combout )

	.dataa(\cpu|cpu_state.cpu_state_exec~q ),
	.datab(\cpu|Selector450~7_combout ),
	.datac(\cpu|Add10~52_combout ),
	.datad(\cpu|Selector440~5_combout ),
	.cin(gnd),
	.combout(\cpu|Selector440~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector440~6 .lut_mask = 16'hFFB3;
defparam \cpu|Selector440~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
fiftyfivenm_lcell_comb \cpu|Selector440~7 (
// Equation(s):
// \cpu|Selector440~7_combout  = (\cpu|mem_wordsize.00~q  & (\cpu|reg_out[16]~13_combout  & ((\cpu|Selector440~0_combout ) # (\cpu|Selector440~6_combout )))) # (!\cpu|mem_wordsize.00~q  & ((\cpu|Selector440~0_combout ) # ((\cpu|Selector440~6_combout ))))

	.dataa(\cpu|mem_wordsize.00~q ),
	.datab(\cpu|Selector440~0_combout ),
	.datac(\cpu|reg_out[16]~13_combout ),
	.datad(\cpu|Selector440~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector440~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector440~7 .lut_mask = 16'hF5C4;
defparam \cpu|Selector440~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N5
dffeas \cpu|reg_out[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector440~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[26] .is_wysiwyg = "true";
defparam \cpu|reg_out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
fiftyfivenm_lcell_comb \cpu|Selector99~1 (
// Equation(s):
// \cpu|Selector99~1_combout  = (\cpu|alu_out_q[6]~6_combout  & ((\cpu|ShiftLeft1~40_combout ))) # (!\cpu|alu_out_q[6]~6_combout  & (\cpu|ShiftLeft1~56_combout ))

	.dataa(\cpu|ShiftLeft1~56_combout ),
	.datab(gnd),
	.datac(\cpu|ShiftLeft1~40_combout ),
	.datad(\cpu|alu_out_q[6]~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector99~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector99~1 .lut_mask = 16'hF0AA;
defparam \cpu|Selector99~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
fiftyfivenm_lcell_comb \cpu|Selector99~2 (
// Equation(s):
// \cpu|Selector99~2_combout  = (\cpu|alu_out_q[6]~6_combout  & ((\cpu|ShiftLeft1~67_combout ))) # (!\cpu|alu_out_q[6]~6_combout  & (\cpu|ShiftLeft1~75_combout ))

	.dataa(gnd),
	.datab(\cpu|alu_out_q[6]~6_combout ),
	.datac(\cpu|ShiftLeft1~75_combout ),
	.datad(\cpu|ShiftLeft1~67_combout ),
	.cin(gnd),
	.combout(\cpu|Selector99~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector99~2 .lut_mask = 16'hFC30;
defparam \cpu|Selector99~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
fiftyfivenm_lcell_comb \cpu|Selector99~3 (
// Equation(s):
// \cpu|Selector99~3_combout  = (!\cpu|WideNor2~8_combout  & ((\cpu|alu_out_q[6]~7_combout  & (\cpu|Selector99~1_combout )) # (!\cpu|alu_out_q[6]~7_combout  & ((\cpu|Selector99~2_combout )))))

	.dataa(\cpu|Selector99~1_combout ),
	.datab(\cpu|Selector99~2_combout ),
	.datac(\cpu|WideNor2~8_combout ),
	.datad(\cpu|alu_out_q[6]~7_combout ),
	.cin(gnd),
	.combout(\cpu|Selector99~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector99~3 .lut_mask = 16'h0A0C;
defparam \cpu|Selector99~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
fiftyfivenm_lcell_comb \cpu|Selector99~4 (
// Equation(s):
// \cpu|Selector99~4_combout  = (\cpu|Selector109~1_combout ) # ((!\cpu|WideNor2~9_combout  & (\cpu|reg_op2 [26] $ (\cpu|reg_op1 [26]))))

	.dataa(\cpu|reg_op2 [26]),
	.datab(\cpu|Selector109~1_combout ),
	.datac(\cpu|reg_op1 [26]),
	.datad(\cpu|WideNor2~9_combout ),
	.cin(gnd),
	.combout(\cpu|Selector99~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector99~4 .lut_mask = 16'hCCDE;
defparam \cpu|Selector99~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
fiftyfivenm_lcell_comb \cpu|Selector99~6 (
// Equation(s):
// \cpu|Selector99~6_combout  = (!\cpu|alu_out_q[3]~1_combout  & ((\cpu|reg_op2 [3] & ((\cpu|Selector109~0_combout ))) # (!\cpu|reg_op2 [3] & (\cpu|ShiftRight0~72_combout ))))

	.dataa(\cpu|ShiftRight0~72_combout ),
	.datab(\cpu|alu_out_q[3]~1_combout ),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|Selector109~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector99~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector99~6 .lut_mask = 16'h3202;
defparam \cpu|Selector99~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
fiftyfivenm_lcell_comb \cpu|Selector99~5 (
// Equation(s):
// \cpu|Selector99~5_combout  = (\cpu|reg_op2 [26] & (((!\cpu|WideNor2~11_combout  & \cpu|reg_op1 [26])) # (!\cpu|WideNor2~10_combout ))) # (!\cpu|reg_op2 [26] & (((\cpu|reg_op1 [26] & !\cpu|WideNor2~10_combout ))))

	.dataa(\cpu|reg_op2 [26]),
	.datab(\cpu|WideNor2~11_combout ),
	.datac(\cpu|reg_op1 [26]),
	.datad(\cpu|WideNor2~10_combout ),
	.cin(gnd),
	.combout(\cpu|Selector99~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector99~5 .lut_mask = 16'h20FA;
defparam \cpu|Selector99~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
fiftyfivenm_lcell_comb \cpu|Selector99~7 (
// Equation(s):
// \cpu|Selector99~7_combout  = (\cpu|Selector99~4_combout ) # ((\cpu|Selector99~6_combout ) # (\cpu|Selector99~5_combout ))

	.dataa(\cpu|Selector99~4_combout ),
	.datab(gnd),
	.datac(\cpu|Selector99~6_combout ),
	.datad(\cpu|Selector99~5_combout ),
	.cin(gnd),
	.combout(\cpu|Selector99~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector99~7 .lut_mask = 16'hFFFA;
defparam \cpu|Selector99~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
fiftyfivenm_lcell_comb \cpu|Selector99~8 (
// Equation(s):
// \cpu|Selector99~8_combout  = (\cpu|Selector99~3_combout ) # ((\cpu|Selector99~7_combout ) # ((\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q  & \cpu|Add1~82_combout )))

	.dataa(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.datab(\cpu|Selector99~3_combout ),
	.datac(\cpu|Add1~82_combout ),
	.datad(\cpu|Selector99~7_combout ),
	.cin(gnd),
	.combout(\cpu|Selector99~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector99~8 .lut_mask = 16'hFFEC;
defparam \cpu|Selector99~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N23
dffeas \cpu|alu_out_q[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector99~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[26] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
fiftyfivenm_lcell_comb \cpu|Selector131~0 (
// Equation(s):
// \cpu|Selector131~0_combout  = (\cpu|latched_stalu~q  & ((\cpu|alu_out_q [26]))) # (!\cpu|latched_stalu~q  & (\cpu|reg_out [26]))

	.dataa(\cpu|reg_out [26]),
	.datab(gnd),
	.datac(\cpu|alu_out_q [26]),
	.datad(\cpu|latched_stalu~q ),
	.cin(gnd),
	.combout(\cpu|Selector131~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector131~0 .lut_mask = 16'hF0AA;
defparam \cpu|Selector131~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
fiftyfivenm_lcell_comb \cpu|Selector163~0 (
// Equation(s):
// \cpu|Selector163~0_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & (\cpu|Selector131~0_combout )) # (!\cpu|latched_store~q  & ((\cpu|reg_next_pc [26])))))

	.dataa(\cpu|latched_store~q ),
	.datab(\cpu|Selector131~0_combout ),
	.datac(\cpu|reg_next_pc [26]),
	.datad(\cpu|latched_branch~q ),
	.cin(gnd),
	.combout(\cpu|Selector163~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector163~0 .lut_mask = 16'hD800;
defparam \cpu|Selector163~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
fiftyfivenm_lcell_comb \cpu|Selector163~1 (
// Equation(s):
// \cpu|Selector163~1_combout  = (\cpu|Selector163~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [26]))

	.dataa(gnd),
	.datab(\cpu|WideOr26~combout ),
	.datac(\cpu|reg_next_pc [26]),
	.datad(\cpu|Selector163~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector163~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector163~1 .lut_mask = 16'hFFC0;
defparam \cpu|Selector163~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N21
dffeas \cpu|reg_next_pc[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[26]~83_combout ),
	.asdata(\cpu|Selector163~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[26] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
fiftyfivenm_lcell_comb \cpu|next_pc[26]~23 (
// Equation(s):
// \cpu|next_pc[26]~23_combout  = (\cpu|latched_store~q  & ((\cpu|latched_branch~q  & ((\cpu|reg_out [26]))) # (!\cpu|latched_branch~q  & (\cpu|reg_next_pc [26])))) # (!\cpu|latched_store~q  & (((\cpu|reg_next_pc [26]))))

	.dataa(\cpu|latched_store~q ),
	.datab(\cpu|latched_branch~q ),
	.datac(\cpu|reg_next_pc [26]),
	.datad(\cpu|reg_out [26]),
	.cin(gnd),
	.combout(\cpu|next_pc[26]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[26]~23 .lut_mask = 16'hF870;
defparam \cpu|next_pc[26]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N24
fiftyfivenm_lcell_comb \cpu|next_pc[25]~24 (
// Equation(s):
// \cpu|next_pc[25]~24_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & (\cpu|reg_out [25])) # (!\cpu|latched_store~q  & ((\cpu|reg_next_pc [25]))))) # (!\cpu|latched_branch~q  & (((\cpu|reg_next_pc [25]))))

	.dataa(\cpu|latched_branch~q ),
	.datab(\cpu|latched_store~q ),
	.datac(\cpu|reg_out [25]),
	.datad(\cpu|reg_next_pc [25]),
	.cin(gnd),
	.combout(\cpu|next_pc[25]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[25]~24 .lut_mask = 16'hF780;
defparam \cpu|next_pc[25]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
fiftyfivenm_lcell_comb \cpu|mem_addr[25]~77 (
// Equation(s):
// \cpu|mem_addr[25]~77_combout  = (\cpu|next_pc[25]~24_combout  & (!\cpu|mem_addr[24]~76 )) # (!\cpu|next_pc[25]~24_combout  & ((\cpu|mem_addr[24]~76 ) # (GND)))
// \cpu|mem_addr[25]~78  = CARRY((!\cpu|mem_addr[24]~76 ) # (!\cpu|next_pc[25]~24_combout ))

	.dataa(gnd),
	.datab(\cpu|next_pc[25]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|mem_addr[24]~76 ),
	.combout(\cpu|mem_addr[25]~77_combout ),
	.cout(\cpu|mem_addr[25]~78 ));
// synopsys translate_off
defparam \cpu|mem_addr[25]~77 .lut_mask = 16'h3C3F;
defparam \cpu|mem_addr[25]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
fiftyfivenm_lcell_comb \cpu|mem_addr[26]~79 (
// Equation(s):
// \cpu|mem_addr[26]~79_combout  = (\cpu|next_pc[26]~23_combout  & (\cpu|mem_addr[25]~78  $ (GND))) # (!\cpu|next_pc[26]~23_combout  & (!\cpu|mem_addr[25]~78  & VCC))
// \cpu|mem_addr[26]~80  = CARRY((\cpu|next_pc[26]~23_combout  & !\cpu|mem_addr[25]~78 ))

	.dataa(gnd),
	.datab(\cpu|next_pc[26]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|mem_addr[25]~78 ),
	.combout(\cpu|mem_addr[26]~79_combout ),
	.cout(\cpu|mem_addr[26]~80 ));
// synopsys translate_off
defparam \cpu|mem_addr[26]~79 .lut_mask = 16'hC30C;
defparam \cpu|mem_addr[26]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N19
dffeas \cpu|mem_addr[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[26]~79_combout ),
	.asdata(\cpu|reg_op1 [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[26] .is_wysiwyg = "true";
defparam \cpu|mem_addr[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N17
dffeas \cpu|mem_addr[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[25]~77_combout ),
	.asdata(\cpu|reg_op1 [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[25] .is_wysiwyg = "true";
defparam \cpu|mem_addr[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N16
fiftyfivenm_lcell_comb \simpleuart_reg_dat_we~0 (
// Equation(s):
// \simpleuart_reg_dat_we~0_combout  = (!\cpu|mem_addr [26] & \cpu|mem_addr [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|mem_addr [26]),
	.datad(\cpu|mem_addr [25]),
	.cin(gnd),
	.combout(\simpleuart_reg_dat_we~0_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart_reg_dat_we~0 .lut_mask = 16'h0F00;
defparam \simpleuart_reg_dat_we~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N26
fiftyfivenm_lcell_comb \simpleuart_reg_div_sel~0 (
// Equation(s):
// \simpleuart_reg_div_sel~0_combout  = (\cpu|mem_addr [4] & (\simpleuart_reg_dat_we~0_combout  & (!\cpu|mem_addr [2] & \Equal4~5_combout )))

	.dataa(\cpu|mem_addr [4]),
	.datab(\simpleuart_reg_dat_we~0_combout ),
	.datac(\cpu|mem_addr [2]),
	.datad(\Equal4~5_combout ),
	.cin(gnd),
	.combout(\simpleuart_reg_div_sel~0_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart_reg_div_sel~0 .lut_mask = 16'h0800;
defparam \simpleuart_reg_div_sel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N20
fiftyfivenm_lcell_comb \simpleuart_reg_dat_we~3 (
// Equation(s):
// \simpleuart_reg_dat_we~3_combout  = (!\cpu|mem_addr [24] & \cpu|mem_valid~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|mem_addr [24]),
	.datad(\cpu|mem_valid~q ),
	.cin(gnd),
	.combout(\simpleuart_reg_dat_we~3_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart_reg_dat_we~3 .lut_mask = 16'h0F00;
defparam \simpleuart_reg_dat_we~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N11
dffeas \cpu|mem_addr[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[22]~71_combout ),
	.asdata(\cpu|reg_op1 [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[22] .is_wysiwyg = "true";
defparam \cpu|mem_addr[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N9
dffeas \cpu|mem_addr[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[21]~69_combout ),
	.asdata(\cpu|reg_op1 [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[21] .is_wysiwyg = "true";
defparam \cpu|mem_addr[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N5
dffeas \cpu|mem_addr[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[19]~65_combout ),
	.asdata(\cpu|reg_op1 [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[19] .is_wysiwyg = "true";
defparam \cpu|mem_addr[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N7
dffeas \cpu|mem_addr[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[20]~67_combout ),
	.asdata(\cpu|reg_op1 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[20] .is_wysiwyg = "true";
defparam \cpu|mem_addr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N30
fiftyfivenm_lcell_comb \Equal4~1 (
// Equation(s):
// \Equal4~1_combout  = (!\cpu|mem_addr [22] & (!\cpu|mem_addr [21] & (!\cpu|mem_addr [19] & !\cpu|mem_addr [20])))

	.dataa(\cpu|mem_addr [22]),
	.datab(\cpu|mem_addr [21]),
	.datac(\cpu|mem_addr [19]),
	.datad(\cpu|mem_addr [20]),
	.cin(gnd),
	.combout(\Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~1 .lut_mask = 16'h0001;
defparam \Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N26
fiftyfivenm_lcell_comb \cpu|next_pc[28]~26 (
// Equation(s):
// \cpu|next_pc[28]~26_combout  = (\cpu|latched_store~q  & ((\cpu|latched_branch~q  & (\cpu|reg_out [28])) # (!\cpu|latched_branch~q  & ((\cpu|reg_next_pc [28]))))) # (!\cpu|latched_store~q  & (((\cpu|reg_next_pc [28]))))

	.dataa(\cpu|reg_out [28]),
	.datab(\cpu|latched_store~q ),
	.datac(\cpu|latched_branch~q ),
	.datad(\cpu|reg_next_pc [28]),
	.cin(gnd),
	.combout(\cpu|next_pc[28]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[28]~26 .lut_mask = 16'hBF80;
defparam \cpu|next_pc[28]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N28
fiftyfivenm_lcell_comb \cpu|next_pc[27]~22 (
// Equation(s):
// \cpu|next_pc[27]~22_combout  = (\cpu|latched_store~q  & ((\cpu|latched_branch~q  & ((\cpu|reg_out [27]))) # (!\cpu|latched_branch~q  & (\cpu|reg_next_pc [27])))) # (!\cpu|latched_store~q  & (\cpu|reg_next_pc [27]))

	.dataa(\cpu|reg_next_pc [27]),
	.datab(\cpu|latched_store~q ),
	.datac(\cpu|reg_out [27]),
	.datad(\cpu|latched_branch~q ),
	.cin(gnd),
	.combout(\cpu|next_pc[27]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[27]~22 .lut_mask = 16'hE2AA;
defparam \cpu|next_pc[27]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
fiftyfivenm_lcell_comb \cpu|mem_addr[27]~81 (
// Equation(s):
// \cpu|mem_addr[27]~81_combout  = (\cpu|next_pc[27]~22_combout  & (!\cpu|mem_addr[26]~80 )) # (!\cpu|next_pc[27]~22_combout  & ((\cpu|mem_addr[26]~80 ) # (GND)))
// \cpu|mem_addr[27]~82  = CARRY((!\cpu|mem_addr[26]~80 ) # (!\cpu|next_pc[27]~22_combout ))

	.dataa(gnd),
	.datab(\cpu|next_pc[27]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|mem_addr[26]~80 ),
	.combout(\cpu|mem_addr[27]~81_combout ),
	.cout(\cpu|mem_addr[27]~82 ));
// synopsys translate_off
defparam \cpu|mem_addr[27]~81 .lut_mask = 16'h3C3F;
defparam \cpu|mem_addr[27]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N22
fiftyfivenm_lcell_comb \cpu|mem_addr[28]~83 (
// Equation(s):
// \cpu|mem_addr[28]~83_combout  = (\cpu|next_pc[28]~26_combout  & (\cpu|mem_addr[27]~82  $ (GND))) # (!\cpu|next_pc[28]~26_combout  & (!\cpu|mem_addr[27]~82  & VCC))
// \cpu|mem_addr[28]~84  = CARRY((\cpu|next_pc[28]~26_combout  & !\cpu|mem_addr[27]~82 ))

	.dataa(\cpu|next_pc[28]~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|mem_addr[27]~82 ),
	.combout(\cpu|mem_addr[28]~83_combout ),
	.cout(\cpu|mem_addr[28]~84 ));
// synopsys translate_off
defparam \cpu|mem_addr[28]~83 .lut_mask = 16'hA50A;
defparam \cpu|mem_addr[28]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N23
dffeas \cpu|mem_addr[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[28]~83_combout ),
	.asdata(\cpu|reg_op1 [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[28] .is_wysiwyg = "true";
defparam \cpu|mem_addr[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N13
dffeas \cpu|mem_addr[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[23]~73_combout ),
	.asdata(\cpu|reg_op1 [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[23] .is_wysiwyg = "true";
defparam \cpu|mem_addr[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
fiftyfivenm_lcell_comb \cpu|next_pc[29]~27 (
// Equation(s):
// \cpu|next_pc[29]~27_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & ((\cpu|reg_out [29]))) # (!\cpu|latched_store~q  & (\cpu|reg_next_pc [29])))) # (!\cpu|latched_branch~q  & (\cpu|reg_next_pc [29]))

	.dataa(\cpu|reg_next_pc [29]),
	.datab(\cpu|latched_branch~q ),
	.datac(\cpu|latched_store~q ),
	.datad(\cpu|reg_out [29]),
	.cin(gnd),
	.combout(\cpu|next_pc[29]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[29]~27 .lut_mask = 16'hEA2A;
defparam \cpu|next_pc[29]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
fiftyfivenm_lcell_comb \cpu|mem_addr[29]~85 (
// Equation(s):
// \cpu|mem_addr[29]~85_combout  = (\cpu|next_pc[29]~27_combout  & (!\cpu|mem_addr[28]~84 )) # (!\cpu|next_pc[29]~27_combout  & ((\cpu|mem_addr[28]~84 ) # (GND)))
// \cpu|mem_addr[29]~86  = CARRY((!\cpu|mem_addr[28]~84 ) # (!\cpu|next_pc[29]~27_combout ))

	.dataa(\cpu|next_pc[29]~27_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|mem_addr[28]~84 ),
	.combout(\cpu|mem_addr[29]~85_combout ),
	.cout(\cpu|mem_addr[29]~86 ));
// synopsys translate_off
defparam \cpu|mem_addr[29]~85 .lut_mask = 16'h5A5F;
defparam \cpu|mem_addr[29]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N25
dffeas \cpu|mem_addr[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[29]~85_combout ),
	.asdata(\cpu|reg_op1 [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[29] .is_wysiwyg = "true";
defparam \cpu|mem_addr[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N21
dffeas \cpu|mem_addr[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[27]~81_combout ),
	.asdata(\cpu|reg_op1 [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[27] .is_wysiwyg = "true";
defparam \cpu|mem_addr[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N0
fiftyfivenm_lcell_comb \Equal4~2 (
// Equation(s):
// \Equal4~2_combout  = (!\cpu|mem_addr [28] & (!\cpu|mem_addr [23] & (!\cpu|mem_addr [29] & !\cpu|mem_addr [27])))

	.dataa(\cpu|mem_addr [28]),
	.datab(\cpu|mem_addr [23]),
	.datac(\cpu|mem_addr [29]),
	.datad(\cpu|mem_addr [27]),
	.cin(gnd),
	.combout(\Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~2 .lut_mask = 16'h0001;
defparam \Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
fiftyfivenm_lcell_comb \cpu|next_pc[30]~28 (
// Equation(s):
// \cpu|next_pc[30]~28_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & ((\cpu|reg_out [30]))) # (!\cpu|latched_store~q  & (\cpu|reg_next_pc [30])))) # (!\cpu|latched_branch~q  & (\cpu|reg_next_pc [30]))

	.dataa(\cpu|reg_next_pc [30]),
	.datab(\cpu|reg_out [30]),
	.datac(\cpu|latched_branch~q ),
	.datad(\cpu|latched_store~q ),
	.cin(gnd),
	.combout(\cpu|next_pc[30]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[30]~28 .lut_mask = 16'hCAAA;
defparam \cpu|next_pc[30]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N26
fiftyfivenm_lcell_comb \cpu|mem_addr[30]~87 (
// Equation(s):
// \cpu|mem_addr[30]~87_combout  = (\cpu|next_pc[30]~28_combout  & (\cpu|mem_addr[29]~86  $ (GND))) # (!\cpu|next_pc[30]~28_combout  & (!\cpu|mem_addr[29]~86  & VCC))
// \cpu|mem_addr[30]~88  = CARRY((\cpu|next_pc[30]~28_combout  & !\cpu|mem_addr[29]~86 ))

	.dataa(\cpu|next_pc[30]~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|mem_addr[29]~86 ),
	.combout(\cpu|mem_addr[30]~87_combout ),
	.cout(\cpu|mem_addr[30]~88 ));
// synopsys translate_off
defparam \cpu|mem_addr[30]~87 .lut_mask = 16'hA50A;
defparam \cpu|mem_addr[30]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N27
dffeas \cpu|mem_addr[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[30]~87_combout ),
	.asdata(\cpu|reg_op1 [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[30] .is_wysiwyg = "true";
defparam \cpu|mem_addr[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
fiftyfivenm_lcell_comb \cpu|next_pc[31]~29 (
// Equation(s):
// \cpu|next_pc[31]~29_combout  = (\cpu|latched_store~q  & ((\cpu|latched_branch~q  & (\cpu|reg_out [31])) # (!\cpu|latched_branch~q  & ((\cpu|reg_next_pc [31]))))) # (!\cpu|latched_store~q  & (((\cpu|reg_next_pc [31]))))

	.dataa(\cpu|reg_out [31]),
	.datab(\cpu|latched_store~q ),
	.datac(\cpu|latched_branch~q ),
	.datad(\cpu|reg_next_pc [31]),
	.cin(gnd),
	.combout(\cpu|next_pc[31]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[31]~29 .lut_mask = 16'hBF80;
defparam \cpu|next_pc[31]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N28
fiftyfivenm_lcell_comb \cpu|mem_addr[31]~89 (
// Equation(s):
// \cpu|mem_addr[31]~89_combout  = \cpu|mem_addr[30]~88  $ (\cpu|next_pc[31]~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|next_pc[31]~29_combout ),
	.cin(\cpu|mem_addr[30]~88 ),
	.combout(\cpu|mem_addr[31]~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_addr[31]~89 .lut_mask = 16'h0FF0;
defparam \cpu|mem_addr[31]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N29
dffeas \cpu|mem_addr[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[31]~89_combout ),
	.asdata(\cpu|reg_op1 [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[31] .is_wysiwyg = "true";
defparam \cpu|mem_addr[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N10
fiftyfivenm_lcell_comb \Equal4~3 (
// Equation(s):
// \Equal4~3_combout  = (!\cpu|mem_addr [30] & !\cpu|mem_addr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|mem_addr [30]),
	.datad(\cpu|mem_addr [31]),
	.cin(gnd),
	.combout(\Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~3 .lut_mask = 16'h000F;
defparam \Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N1
dffeas \cpu|mem_addr[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[17]~61_combout ),
	.asdata(\cpu|reg_op1 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[17] .is_wysiwyg = "true";
defparam \cpu|mem_addr[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N31
dffeas \cpu|mem_addr[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[16]~59_combout ),
	.asdata(\cpu|reg_op1 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[16] .is_wysiwyg = "true";
defparam \cpu|mem_addr[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N3
dffeas \cpu|mem_addr[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[18]~63_combout ),
	.asdata(\cpu|reg_op1 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[18] .is_wysiwyg = "true";
defparam \cpu|mem_addr[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N29
dffeas \cpu|mem_addr[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[15]~56_combout ),
	.asdata(\cpu|reg_op1 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[15] .is_wysiwyg = "true";
defparam \cpu|mem_addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N24
fiftyfivenm_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = (!\cpu|mem_addr [17] & (!\cpu|mem_addr [16] & (!\cpu|mem_addr [18] & !\cpu|mem_addr [15])))

	.dataa(\cpu|mem_addr [17]),
	.datab(\cpu|mem_addr [16]),
	.datac(\cpu|mem_addr [18]),
	.datad(\cpu|mem_addr [15]),
	.cin(gnd),
	.combout(\Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~0 .lut_mask = 16'h0001;
defparam \Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N10
fiftyfivenm_lcell_comb \Equal4~4 (
// Equation(s):
// \Equal4~4_combout  = (\Equal4~1_combout  & (\Equal4~2_combout  & (\Equal4~3_combout  & \Equal4~0_combout )))

	.dataa(\Equal4~1_combout ),
	.datab(\Equal4~2_combout ),
	.datac(\Equal4~3_combout ),
	.datad(\Equal4~0_combout ),
	.cin(gnd),
	.combout(\Equal4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~4 .lut_mask = 16'h8000;
defparam \Equal4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N28
fiftyfivenm_lcell_comb simpleuart_reg_div_sel(
// Equation(s):
// \simpleuart_reg_div_sel~combout  = (\simpleuart_reg_div_sel~0_combout  & (\simpleuart_reg_dat_we~3_combout  & (\Equal4~7_combout  & \Equal4~4_combout )))

	.dataa(\simpleuart_reg_div_sel~0_combout ),
	.datab(\simpleuart_reg_dat_we~3_combout ),
	.datac(\Equal4~7_combout ),
	.datad(\Equal4~4_combout ),
	.cin(gnd),
	.combout(\simpleuart_reg_div_sel~combout ),
	.cout());
// synopsys translate_off
defparam simpleuart_reg_div_sel.lut_mask = 16'h8000;
defparam simpleuart_reg_div_sel.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N14
fiftyfivenm_lcell_comb \simpleuart|cfg_divider[2]~11 (
// Equation(s):
// \simpleuart|cfg_divider[2]~11_combout  = (((\cpu|mem_wstrb [0] & \simpleuart_reg_div_sel~combout )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\cpu|mem_wstrb [0]),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\simpleuart_reg_div_sel~combout ),
	.cin(gnd),
	.combout(\simpleuart|cfg_divider[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|cfg_divider[2]~11 .lut_mask = 16'hDF5F;
defparam \simpleuart|cfg_divider[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N21
dffeas \simpleuart|cfg_divider[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|cfg_divider[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [5]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[5] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N2
fiftyfivenm_lcell_comb \led_reg[5]~feeder (
// Equation(s):
// \led_reg[5]~feeder_combout  = \led_reg~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led_reg~13_combout ),
	.cin(gnd),
	.combout(\led_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \led_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N3
dffeas \led_reg[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_reg[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[5] .is_wysiwyg = "true";
defparam \led_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N18
fiftyfivenm_lcell_comb \mem_rdata[5]~77 (
// Equation(s):
// \mem_rdata[5]~77_combout  = (\simpleuart_reg_dat_re~combout  & (\simpleuart|recv_buf_valid~q )) # (!\simpleuart_reg_dat_re~combout  & ((\led_ready~q )))

	.dataa(\simpleuart|recv_buf_valid~q ),
	.datab(\led_ready~q ),
	.datac(gnd),
	.datad(\simpleuart_reg_dat_re~combout ),
	.cin(gnd),
	.combout(\mem_rdata[5]~77_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[5]~77 .lut_mask = 16'hAACC;
defparam \mem_rdata[5]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N27
dffeas \simpleuart|recv_buf_data[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\simpleuart|recv_buf_data~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simpleuart|recv_buf_data[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_buf_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_buf_data[5] .is_wysiwyg = "true";
defparam \simpleuart|recv_buf_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N26
fiftyfivenm_lcell_comb \mem_rdata[5]~94 (
// Equation(s):
// \mem_rdata[5]~94_combout  = (\mem_rdata[5]~77_combout  & ((\mem_rdata[21]~5_combout  & ((\simpleuart|recv_buf_data [5]))) # (!\mem_rdata[21]~5_combout  & (led_reg[5])))) # (!\mem_rdata[5]~77_combout  & (((\mem_rdata[21]~5_combout ))))

	.dataa(led_reg[5]),
	.datab(\mem_rdata[5]~77_combout ),
	.datac(\simpleuart|recv_buf_data [5]),
	.datad(\mem_rdata[21]~5_combout ),
	.cin(gnd),
	.combout(\mem_rdata[5]~94_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[5]~94 .lut_mask = 16'hF388;
defparam \mem_rdata[5]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N30
fiftyfivenm_lcell_comb \seg1_reg~10 (
// Equation(s):
// \seg1_reg~10_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & \cpu|mem_wdata [5]))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\cpu|mem_wdata [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\seg1_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \seg1_reg~10 .lut_mask = 16'h8080;
defparam \seg1_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N1
dffeas \seg1_reg[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg1_reg~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg1_reg[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[5] .is_wysiwyg = "true";
defparam \seg1_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N13
dffeas \seg2_reg[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg1_reg~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[5] .is_wysiwyg = "true";
defparam \seg2_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N12
fiftyfivenm_lcell_comb \mem_rdata[5]~93 (
// Equation(s):
// \mem_rdata[5]~93_combout  = (seg2_reg[5] & \seg2_ready~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(seg2_reg[5]),
	.datad(\seg2_ready~q ),
	.cin(gnd),
	.combout(\mem_rdata[5]~93_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[5]~93 .lut_mask = 16'hF000;
defparam \mem_rdata[5]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N0
fiftyfivenm_lcell_comb \mem_rdata[5]~95 (
// Equation(s):
// \mem_rdata[5]~95_combout  = (\mem_rdata[5]~94_combout  & (((seg1_reg[5])) # (!\mem_rdata[21]~3_combout ))) # (!\mem_rdata[5]~94_combout  & (\mem_rdata[21]~3_combout  & ((\mem_rdata[5]~93_combout ))))

	.dataa(\mem_rdata[5]~94_combout ),
	.datab(\mem_rdata[21]~3_combout ),
	.datac(seg1_reg[5]),
	.datad(\mem_rdata[5]~93_combout ),
	.cin(gnd),
	.combout(\mem_rdata[5]~95_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[5]~95 .lut_mask = 16'hE6A2;
defparam \mem_rdata[5]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X8_Y8_N0
fiftyfivenm_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "hx8kdemo_fw.hex";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E78C39305C1E31DE178C39305DE31305E60784079015C35C000114000000000000004;
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N28
fiftyfivenm_lcell_comb \cpu|mem_la_wdata[21]~2 (
// Equation(s):
// \cpu|mem_la_wdata[21]~2_combout  = (\cpu|mem_wordsize.00~q  & ((\cpu|reg_op2 [5]))) # (!\cpu|mem_wordsize.00~q  & (\cpu|reg_op2 [21]))

	.dataa(gnd),
	.datab(\cpu|mem_wordsize.00~q ),
	.datac(\cpu|reg_op2 [21]),
	.datad(\cpu|reg_op2 [5]),
	.cin(gnd),
	.combout(\cpu|mem_la_wdata[21]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_wdata[21]~2 .lut_mask = 16'hFC30;
defparam \cpu|mem_la_wdata[21]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N29
dffeas \cpu|mem_wdata[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_la_wdata[21]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[21] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[21] .power_up = "low";
// synopsys translate_on

// Location: M9K_X8_Y2_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\ram_wren~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|mem_wdata [21],\cpu|mem_wdata [5]}),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_bkf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N20
fiftyfivenm_lcell_comb \mem_rdata[5]~96 (
// Equation(s):
// \mem_rdata[5]~96_combout  = (\mem_rdata[21]~9_combout  & ((\mem_rdata[21]~8_combout  & (\rom_inst|altsyncram_component|auto_generated|q_a [5])) # (!\mem_rdata[21]~8_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [5]))))) # 
// (!\mem_rdata[21]~9_combout  & (\mem_rdata[21]~8_combout ))

	.dataa(\mem_rdata[21]~9_combout ),
	.datab(\mem_rdata[21]~8_combout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|q_a [5]),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\mem_rdata[5]~96_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[5]~96 .lut_mask = 16'hE6C4;
defparam \mem_rdata[5]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N14
fiftyfivenm_lcell_comb \mem_rdata[5] (
// Equation(s):
// mem_rdata[5] = (\mem_rdata[21]~10_combout  & ((\mem_rdata[5]~96_combout  & (\simpleuart|cfg_divider [5])) # (!\mem_rdata[5]~96_combout  & ((\mem_rdata[5]~95_combout ))))) # (!\mem_rdata[21]~10_combout  & (((\mem_rdata[5]~96_combout ))))

	.dataa(\simpleuart|cfg_divider [5]),
	.datab(\mem_rdata[5]~95_combout ),
	.datac(\mem_rdata[21]~10_combout ),
	.datad(\mem_rdata[5]~96_combout ),
	.cin(gnd),
	.combout(mem_rdata[5]),
	.cout());
// synopsys translate_off
defparam \mem_rdata[5] .lut_mask = 16'hAFC0;
defparam \mem_rdata[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
fiftyfivenm_lcell_comb \cpu|mem_la_firstword~1 (
// Equation(s):
// \cpu|mem_la_firstword~1_combout  = (!\cpu|mem_la_secondword~q  & ((\cpu|mem_do_prefetch~q ) # (\cpu|mem_do_rinst~q )))

	.dataa(gnd),
	.datab(\cpu|mem_do_prefetch~q ),
	.datac(\cpu|mem_do_rinst~q ),
	.datad(\cpu|mem_la_secondword~q ),
	.cin(gnd),
	.combout(\cpu|mem_la_firstword~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_firstword~1 .lut_mask = 16'h00FC;
defparam \cpu|mem_la_firstword~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N16
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[5]~24 (
// Equation(s):
// \cpu|mem_rdata_latched[5]~24_combout  = (\cpu|mem_la_firstword~1_combout  & ((\cpu|mem_la_firstword~0_combout  & ((\cpu|mem_rdata_q [21]))) # (!\cpu|mem_la_firstword~0_combout  & (\cpu|mem_rdata_q [5])))) # (!\cpu|mem_la_firstword~1_combout  & 
// (\cpu|mem_rdata_q [5]))

	.dataa(\cpu|mem_rdata_q [5]),
	.datab(\cpu|mem_la_firstword~1_combout ),
	.datac(\cpu|mem_la_firstword~0_combout ),
	.datad(\cpu|mem_rdata_q [21]),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[5]~24 .lut_mask = 16'hEA2A;
defparam \cpu|mem_rdata_latched[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N18
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[5]~25 (
// Equation(s):
// \cpu|mem_rdata_latched[5]~25_combout  = (\cpu|mem_xfer~combout  & (!\cpu|mem_la_firstword~2_combout )) # (!\cpu|mem_xfer~combout  & ((\cpu|mem_rdata_latched[5]~24_combout )))

	.dataa(\cpu|mem_la_firstword~2_combout ),
	.datab(\cpu|mem_rdata_latched[5]~24_combout ),
	.datac(gnd),
	.datad(\cpu|mem_xfer~combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[5]~25 .lut_mask = 16'h55CC;
defparam \cpu|mem_rdata_latched[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N28
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[5]~26 (
// Equation(s):
// \cpu|mem_rdata_latched[5]~26_combout  = (\cpu|mem_xfer~combout  & ((\cpu|mem_rdata_latched[5]~25_combout  & ((mem_rdata[5]))) # (!\cpu|mem_rdata_latched[5]~25_combout  & (mem_rdata[21])))) # (!\cpu|mem_xfer~combout  & 
// (((\cpu|mem_rdata_latched[5]~25_combout ))))

	.dataa(mem_rdata[21]),
	.datab(\cpu|mem_xfer~combout ),
	.datac(mem_rdata[5]),
	.datad(\cpu|mem_rdata_latched[5]~25_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[5]~26 .lut_mask = 16'hF388;
defparam \cpu|mem_rdata_latched[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N16
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[15]~11 (
// Equation(s):
// \cpu|mem_rdata_q[15]~11_combout  = (\cpu|mem_rdata_latched[15]~2_combout  & (\cpu|mem_16bit_buffer [5])) # (!\cpu|mem_rdata_latched[15]~2_combout  & ((\cpu|mem_rdata_latched[5]~26_combout )))

	.dataa(\cpu|mem_rdata_latched[15]~2_combout ),
	.datab(\cpu|mem_16bit_buffer [5]),
	.datac(gnd),
	.datad(\cpu|mem_rdata_latched[5]~26_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[15]~11 .lut_mask = 16'hDD88;
defparam \cpu|mem_rdata_q[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N14
fiftyfivenm_lcell_comb \cpu|Equal17~3 (
// Equation(s):
// \cpu|Equal17~3_combout  = (\cpu|decoded_imm_uj[2]~1_combout  & (!\cpu|mem_rdata_q[15]~11_combout  & \cpu|Equal16~1_combout ))

	.dataa(gnd),
	.datab(\cpu|decoded_imm_uj[2]~1_combout ),
	.datac(\cpu|mem_rdata_q[15]~11_combout ),
	.datad(\cpu|Equal16~1_combout ),
	.cin(gnd),
	.combout(\cpu|Equal17~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal17~3 .lut_mask = 16'h0C00;
defparam \cpu|Equal17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N14
fiftyfivenm_lcell_comb \cpu|Mux73~1 (
// Equation(s):
// \cpu|Mux73~1_combout  = (!\cpu|decoded_imm_uj[14]~12_combout  & ((\cpu|decoded_rd[4]~0_combout  & (!\cpu|decoded_rd[3]~1_combout )) # (!\cpu|decoded_rd[4]~0_combout  & ((!\cpu|mem_rdata_q[17]~4_combout )))))

	.dataa(\cpu|decoded_rd[4]~0_combout ),
	.datab(\cpu|decoded_rd[3]~1_combout ),
	.datac(\cpu|mem_rdata_q[17]~4_combout ),
	.datad(\cpu|decoded_imm_uj[14]~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux73~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux73~1 .lut_mask = 16'h0027;
defparam \cpu|Mux73~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N24
fiftyfivenm_lcell_comb \cpu|Mux73~2 (
// Equation(s):
// \cpu|Mux73~2_combout  = (!\cpu|decoded_imm_uj[13]~11_combout  & ((\cpu|Mux73~1_combout ) # (!\cpu|decoded_imm_uj[15]~13_combout )))

	.dataa(\cpu|decoded_imm_uj[15]~13_combout ),
	.datab(gnd),
	.datac(\cpu|Mux73~1_combout ),
	.datad(\cpu|decoded_imm_uj[13]~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux73~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux73~2 .lut_mask = 16'h00F5;
defparam \cpu|Mux73~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N2
fiftyfivenm_lcell_comb \cpu|Mux73~3 (
// Equation(s):
// \cpu|Mux73~3_combout  = (\cpu|Mux73~2_combout ) # ((!\cpu|decoded_imm_uj[15]~13_combout  & (\cpu|Equal21~2_combout  & \cpu|Mux106~3_combout )))

	.dataa(\cpu|decoded_imm_uj[15]~13_combout ),
	.datab(\cpu|Equal21~2_combout ),
	.datac(\cpu|Mux106~3_combout ),
	.datad(\cpu|Mux73~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux73~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux73~3 .lut_mask = 16'hFF40;
defparam \cpu|Mux73~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N16
fiftyfivenm_lcell_comb \cpu|Mux15~1 (
// Equation(s):
// \cpu|Mux15~1_combout  = (!\cpu|mem_rdata_q[15]~11_combout  & (!\cpu|mem_rdata_q[16]~5_combout  & !\cpu|mem_rdata_q[17]~4_combout ))

	.dataa(\cpu|mem_rdata_q[15]~11_combout ),
	.datab(\cpu|mem_rdata_q[16]~5_combout ),
	.datac(gnd),
	.datad(\cpu|mem_rdata_q[17]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~1 .lut_mask = 16'h0011;
defparam \cpu|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N20
fiftyfivenm_lcell_comb \cpu|is_alu_reg_imm~1 (
// Equation(s):
// \cpu|is_alu_reg_imm~1_combout  = (\cpu|is_alu_reg_imm~0_combout  & (((\cpu|decoded_imm_uj[10]~9_combout ) # (!\cpu|Mux15~1_combout )) # (!\cpu|Equal21~0_combout )))

	.dataa(\cpu|Equal21~0_combout ),
	.datab(\cpu|Mux15~1_combout ),
	.datac(\cpu|decoded_imm_uj[10]~9_combout ),
	.datad(\cpu|is_alu_reg_imm~0_combout ),
	.cin(gnd),
	.combout(\cpu|is_alu_reg_imm~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|is_alu_reg_imm~1 .lut_mask = 16'hF700;
defparam \cpu|is_alu_reg_imm~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N22
fiftyfivenm_lcell_comb \cpu|Mux113~0 (
// Equation(s):
// \cpu|Mux113~0_combout  = (\cpu|mem_rdata_latched[1]~40_combout  & (((\cpu|mem_rdata_latched[0]~22_combout )))) # (!\cpu|mem_rdata_latched[1]~40_combout  & ((\cpu|mem_rdata_latched[0]~22_combout  & (\cpu|Mux73~3_combout )) # 
// (!\cpu|mem_rdata_latched[0]~22_combout  & ((\cpu|is_alu_reg_imm~1_combout )))))

	.dataa(\cpu|mem_rdata_latched[1]~40_combout ),
	.datab(\cpu|Mux73~3_combout ),
	.datac(\cpu|mem_rdata_latched[0]~22_combout ),
	.datad(\cpu|is_alu_reg_imm~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux113~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux113~0 .lut_mask = 16'hE5E0;
defparam \cpu|Mux113~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N8
fiftyfivenm_lcell_comb \cpu|Mux113~1 (
// Equation(s):
// \cpu|Mux113~1_combout  = (\cpu|mem_rdata_latched[1]~40_combout  & ((\cpu|Mux113~0_combout  & ((\cpu|Equal17~3_combout ))) # (!\cpu|Mux113~0_combout  & (\cpu|decoded_rd~6_combout )))) # (!\cpu|mem_rdata_latched[1]~40_combout  & (((\cpu|Mux113~0_combout 
// ))))

	.dataa(\cpu|decoded_rd~6_combout ),
	.datab(\cpu|mem_rdata_latched[1]~40_combout ),
	.datac(\cpu|Equal17~3_combout ),
	.datad(\cpu|Mux113~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux113~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux113~1 .lut_mask = 16'hF388;
defparam \cpu|Mux113~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N9
dffeas \cpu|is_alu_reg_imm (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Mux113~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|is_alu_reg_imm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|is_alu_reg_imm .is_wysiwyg = "true";
defparam \cpu|is_alu_reg_imm .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N8
fiftyfivenm_lcell_comb \cpu|Equal34~1 (
// Equation(s):
// \cpu|Equal34~1_combout  = (!\cpu|mem_rdata_q [27] & (!\cpu|mem_rdata_q [30] & (\cpu|Equal34~0_combout  & !\cpu|mem_rdata_q [31])))

	.dataa(\cpu|mem_rdata_q [27]),
	.datab(\cpu|mem_rdata_q [30]),
	.datac(\cpu|Equal34~0_combout ),
	.datad(\cpu|mem_rdata_q [31]),
	.cin(gnd),
	.combout(\cpu|Equal34~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal34~1 .lut_mask = 16'h0010;
defparam \cpu|Equal34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N24
fiftyfivenm_lcell_comb \cpu|instr_slli~0 (
// Equation(s):
// \cpu|instr_slli~0_combout  = (\cpu|is_alu_reg_imm~q  & (\cpu|Equal34~1_combout  & (\cpu|Equal26~0_combout  & !\cpu|mem_rdata_q [14])))

	.dataa(\cpu|is_alu_reg_imm~q ),
	.datab(\cpu|Equal34~1_combout ),
	.datac(\cpu|Equal26~0_combout ),
	.datad(\cpu|mem_rdata_q [14]),
	.cin(gnd),
	.combout(\cpu|instr_slli~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_slli~0 .lut_mask = 16'h0080;
defparam \cpu|instr_slli~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N25
dffeas \cpu|instr_slli (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_slli~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_slli~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_slli .is_wysiwyg = "true";
defparam \cpu|instr_slli .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
fiftyfivenm_lcell_comb \cpu|alu_out_q[6]~5 (
// Equation(s):
// \cpu|alu_out_q[6]~5_combout  = (\cpu|reg_op2 [4] & ((\cpu|instr_sll~q ) # (\cpu|instr_slli~q )))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [4]),
	.datac(\cpu|instr_sll~q ),
	.datad(\cpu|instr_slli~q ),
	.cin(gnd),
	.combout(\cpu|alu_out_q[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_out_q[6]~5 .lut_mask = 16'hCCC0;
defparam \cpu|alu_out_q[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
fiftyfivenm_lcell_comb \cpu|Selector112~2 (
// Equation(s):
// \cpu|Selector112~2_combout  = (!\cpu|WideNor2~8_combout  & ((\cpu|ShiftLeft1~29_combout ) # ((\cpu|ShiftLeft1~32_combout  & \cpu|reg_op2 [2]))))

	.dataa(\cpu|WideNor2~8_combout ),
	.datab(\cpu|ShiftLeft1~29_combout ),
	.datac(\cpu|ShiftLeft1~32_combout ),
	.datad(\cpu|reg_op2 [2]),
	.cin(gnd),
	.combout(\cpu|Selector112~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector112~2 .lut_mask = 16'h5444;
defparam \cpu|Selector112~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
fiftyfivenm_lcell_comb \cpu|Selector112~7 (
// Equation(s):
// \cpu|Selector112~7_combout  = (\cpu|alu_out_q[9]~3_combout  & ((\cpu|reg_op2 [2] & (\cpu|ShiftRight0~9_combout )) # (!\cpu|reg_op2 [2] & ((\cpu|ShiftRight0~19_combout )))))

	.dataa(\cpu|ShiftRight0~9_combout ),
	.datab(\cpu|alu_out_q[9]~3_combout ),
	.datac(\cpu|reg_op2 [2]),
	.datad(\cpu|ShiftRight0~19_combout ),
	.cin(gnd),
	.combout(\cpu|Selector112~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector112~7 .lut_mask = 16'h8C80;
defparam \cpu|Selector112~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
fiftyfivenm_lcell_comb \cpu|Selector112~9 (
// Equation(s):
// \cpu|Selector112~9_combout  = (\cpu|Selector112~7_combout ) # ((\cpu|ShiftRight0~55_combout  & (!\cpu|WideNor2~5_combout  & \cpu|reg_op2 [4])))

	.dataa(\cpu|ShiftRight0~55_combout ),
	.datab(\cpu|WideNor2~5_combout ),
	.datac(\cpu|reg_op2 [4]),
	.datad(\cpu|Selector112~7_combout ),
	.cin(gnd),
	.combout(\cpu|Selector112~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector112~9 .lut_mask = 16'hFF20;
defparam \cpu|Selector112~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
fiftyfivenm_lcell_comb \cpu|Selector112~4 (
// Equation(s):
// \cpu|Selector112~4_combout  = (\cpu|reg_op2 [13] & (\cpu|reg_op1 [13] & ((\cpu|instr_and~q ) # (\cpu|instr_andi~q ))))

	.dataa(\cpu|reg_op2 [13]),
	.datab(\cpu|reg_op1 [13]),
	.datac(\cpu|instr_and~q ),
	.datad(\cpu|instr_andi~q ),
	.cin(gnd),
	.combout(\cpu|Selector112~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector112~4 .lut_mask = 16'h8880;
defparam \cpu|Selector112~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
fiftyfivenm_lcell_comb \cpu|Selector112~3 (
// Equation(s):
// \cpu|Selector112~3_combout  = (\cpu|WideNor2~10_combout  & (!\cpu|WideNor2~9_combout  & (\cpu|reg_op1 [13] $ (\cpu|reg_op2 [13])))) # (!\cpu|WideNor2~10_combout  & (((\cpu|reg_op1 [13]) # (\cpu|reg_op2 [13]))))

	.dataa(\cpu|WideNor2~10_combout ),
	.datab(\cpu|WideNor2~9_combout ),
	.datac(\cpu|reg_op1 [13]),
	.datad(\cpu|reg_op2 [13]),
	.cin(gnd),
	.combout(\cpu|Selector112~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector112~3 .lut_mask = 16'h5770;
defparam \cpu|Selector112~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
fiftyfivenm_lcell_comb \cpu|Selector112~5 (
// Equation(s):
// \cpu|Selector112~5_combout  = (\cpu|Selector112~4_combout ) # ((\cpu|Selector112~3_combout ) # ((\cpu|Add1~44_combout  & \cpu|is_lui_auipc_jal_jalr_addi_add_sub~q )))

	.dataa(\cpu|Add1~44_combout ),
	.datab(\cpu|Selector112~4_combout ),
	.datac(\cpu|Selector112~3_combout ),
	.datad(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.cin(gnd),
	.combout(\cpu|Selector112~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector112~5 .lut_mask = 16'hFEFC;
defparam \cpu|Selector112~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
fiftyfivenm_lcell_comb \cpu|Selector112~6 (
// Equation(s):
// \cpu|Selector112~6_combout  = (\cpu|Selector112~5_combout ) # ((!\cpu|reg_op2 [3] & (!\cpu|alu_out_q[3]~1_combout  & \cpu|ShiftRight0~54_combout )))

	.dataa(\cpu|reg_op2 [3]),
	.datab(\cpu|Selector112~5_combout ),
	.datac(\cpu|alu_out_q[3]~1_combout ),
	.datad(\cpu|ShiftRight0~54_combout ),
	.cin(gnd),
	.combout(\cpu|Selector112~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector112~6 .lut_mask = 16'hCDCC;
defparam \cpu|Selector112~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
fiftyfivenm_lcell_comb \cpu|Selector112~8 (
// Equation(s):
// \cpu|Selector112~8_combout  = (!\cpu|alu_out_q[6]~5_combout  & ((\cpu|Selector112~2_combout ) # ((\cpu|Selector112~9_combout ) # (\cpu|Selector112~6_combout ))))

	.dataa(\cpu|alu_out_q[6]~5_combout ),
	.datab(\cpu|Selector112~2_combout ),
	.datac(\cpu|Selector112~9_combout ),
	.datad(\cpu|Selector112~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector112~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector112~8 .lut_mask = 16'h5554;
defparam \cpu|Selector112~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N25
dffeas \cpu|alu_out_q[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector112~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[13] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
fiftyfivenm_lcell_comb \cpu|Selector144~0 (
// Equation(s):
// \cpu|Selector144~0_combout  = (\cpu|latched_stalu~q  & (\cpu|alu_out_q [13])) # (!\cpu|latched_stalu~q  & ((\cpu|reg_out [13])))

	.dataa(\cpu|alu_out_q [13]),
	.datab(gnd),
	.datac(\cpu|reg_out [13]),
	.datad(\cpu|latched_stalu~q ),
	.cin(gnd),
	.combout(\cpu|Selector144~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector144~0 .lut_mask = 16'hAAF0;
defparam \cpu|Selector144~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
fiftyfivenm_lcell_comb \cpu|Selector176~0 (
// Equation(s):
// \cpu|Selector176~0_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & (\cpu|Selector144~0_combout )) # (!\cpu|latched_store~q  & ((\cpu|reg_next_pc [13])))))

	.dataa(\cpu|Selector144~0_combout ),
	.datab(\cpu|latched_branch~q ),
	.datac(\cpu|reg_next_pc [13]),
	.datad(\cpu|latched_store~q ),
	.cin(gnd),
	.combout(\cpu|Selector176~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector176~0 .lut_mask = 16'h88C0;
defparam \cpu|Selector176~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
fiftyfivenm_lcell_comb \cpu|Selector176~1 (
// Equation(s):
// \cpu|Selector176~1_combout  = (\cpu|Selector176~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [13]))

	.dataa(gnd),
	.datab(\cpu|WideOr26~combout ),
	.datac(\cpu|reg_next_pc [13]),
	.datad(\cpu|Selector176~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector176~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector176~1 .lut_mask = 16'hFFC0;
defparam \cpu|Selector176~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N27
dffeas \cpu|reg_next_pc[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[13]~57_combout ),
	.asdata(\cpu|Selector176~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[13] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
fiftyfivenm_lcell_comb \cpu|Selector144~1 (
// Equation(s):
// \cpu|Selector144~1_combout  = (!\cpu|irq_state [0] & ((\cpu|always18~8_combout  & ((\cpu|Selector144~0_combout ))) # (!\cpu|always18~8_combout  & (\cpu|Add3~24_combout ))))

	.dataa(\cpu|always18~8_combout ),
	.datab(\cpu|Add3~24_combout ),
	.datac(\cpu|Selector144~0_combout ),
	.datad(\cpu|irq_state [0]),
	.cin(gnd),
	.combout(\cpu|Selector144~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector144~1 .lut_mask = 16'h00E4;
defparam \cpu|Selector144~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
fiftyfivenm_lcell_comb \cpu|Selector144~2 (
// Equation(s):
// \cpu|Selector144~2_combout  = (!\cpu|irq_state [1] & ((\cpu|Selector144~1_combout ) # ((\cpu|reg_next_pc [13] & \cpu|irq_state [0]))))

	.dataa(\cpu|irq_state [1]),
	.datab(\cpu|reg_next_pc [13]),
	.datac(\cpu|Selector144~1_combout ),
	.datad(\cpu|irq_state [0]),
	.cin(gnd),
	.combout(\cpu|Selector144~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector144~2 .lut_mask = 16'h5450;
defparam \cpu|Selector144~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N31
dffeas \cpu|cpuregs_rtl_1_bypass[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector144~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N4
fiftyfivenm_lcell_comb \cpu|reg_op2[13]~12 (
// Equation(s):
// \cpu|reg_op2[13]~12_combout  = (\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1_bypass [26])) # (!\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1|auto_generated|ram_block1a13 )))

	.dataa(\cpu|cpuregs_rtl_1_bypass [26]),
	.datab(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a13 ),
	.datac(gnd),
	.datad(\cpu|cpuregs~7_combout ),
	.cin(gnd),
	.combout(\cpu|reg_op2[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[13]~12 .lut_mask = 16'hAACC;
defparam \cpu|reg_op2[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N5
dffeas \cpu|reg_op2[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[13]~12_combout ),
	.asdata(\cpu|decoded_imm [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|reg_op2[6]~39_combout ),
	.sload(\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[13] .is_wysiwyg = "true";
defparam \cpu|reg_op2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
fiftyfivenm_lcell_comb \cpu|mem_la_wdata[13]~10 (
// Equation(s):
// \cpu|mem_la_wdata[13]~10_combout  = (\cpu|mem_wordsize.10~q  & ((\cpu|reg_op2 [5]))) # (!\cpu|mem_wordsize.10~q  & (\cpu|reg_op2 [13]))

	.dataa(\cpu|reg_op2 [13]),
	.datab(gnd),
	.datac(\cpu|reg_op2 [5]),
	.datad(\cpu|mem_wordsize.10~q ),
	.cin(gnd),
	.combout(\cpu|mem_la_wdata[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_wdata[13]~10 .lut_mask = 16'hF0AA;
defparam \cpu|mem_la_wdata[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N1
dffeas \cpu|mem_wdata[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_la_wdata[13]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[13] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N20
fiftyfivenm_lcell_comb \seg2_reg~30 (
// Equation(s):
// \seg2_reg~30_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\cpu|mem_wdata [13] & \pll_inst|altpll_component|auto_generated|wire_pll1_locked ))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\cpu|mem_wdata [13]),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\seg2_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg~30 .lut_mask = 16'hA000;
defparam \seg2_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N21
dffeas \seg1_reg[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg2_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seg1_reg[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[13] .is_wysiwyg = "true";
defparam \seg1_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N25
dffeas \seg2_reg[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[12]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[13] .is_wysiwyg = "true";
defparam \seg2_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N10
fiftyfivenm_lcell_comb \led_reg~21 (
// Equation(s):
// \led_reg~21_combout  = ((\cpu|mem_wdata [13]) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\cpu|mem_wdata [13]),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\led_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~21 .lut_mask = 16'hF5FF;
defparam \led_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N11
dffeas \led_reg[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_reg[8]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[13] .is_wysiwyg = "true";
defparam \led_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N10
fiftyfivenm_lcell_comb \mem_rdata[13]~44 (
// Equation(s):
// \mem_rdata[13]~44_combout  = (\mem_rdata[21]~3_combout  & (\mem_rdata[21]~5_combout )) # (!\mem_rdata[21]~3_combout  & ((\mem_rdata[21]~5_combout  & (!\simpleuart|recv_buf_valid~q )) # (!\mem_rdata[21]~5_combout  & ((led_reg[13])))))

	.dataa(\mem_rdata[21]~3_combout ),
	.datab(\mem_rdata[21]~5_combout ),
	.datac(\simpleuart|recv_buf_valid~q ),
	.datad(led_reg[13]),
	.cin(gnd),
	.combout(\mem_rdata[13]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[13]~44 .lut_mask = 16'h9D8C;
defparam \mem_rdata[13]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N24
fiftyfivenm_lcell_comb \mem_rdata[13]~45 (
// Equation(s):
// \mem_rdata[13]~45_combout  = (\mem_rdata[21]~2_combout  & ((\mem_rdata[13]~44_combout  & (seg1_reg[13])) # (!\mem_rdata[13]~44_combout  & ((seg2_reg[13]))))) # (!\mem_rdata[21]~2_combout  & (((\mem_rdata[13]~44_combout ))))

	.dataa(\mem_rdata[21]~2_combout ),
	.datab(seg1_reg[13]),
	.datac(seg2_reg[13]),
	.datad(\mem_rdata[13]~44_combout ),
	.cin(gnd),
	.combout(\mem_rdata[13]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[13]~45 .lut_mask = 16'hDDA0;
defparam \mem_rdata[13]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N17
dffeas \simpleuart|cfg_divider[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simpleuart|cfg_divider[15]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [13]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[13] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
fiftyfivenm_lcell_comb \cpu|Selector35~0 (
// Equation(s):
// \cpu|Selector35~0_combout  = (\cpu|mem_wordsize.01~q  & ((\cpu|reg_op2 [13]))) # (!\cpu|mem_wordsize.01~q  & (\cpu|reg_op2 [29]))

	.dataa(\cpu|mem_wordsize.01~q ),
	.datab(\cpu|reg_op2 [29]),
	.datac(gnd),
	.datad(\cpu|reg_op2 [13]),
	.cin(gnd),
	.combout(\cpu|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector35~0 .lut_mask = 16'hEE44;
defparam \cpu|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N19
dffeas \cpu|mem_wdata[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector35~0_combout ),
	.asdata(\cpu|reg_op2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|mem_wordsize.10~q ),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[29] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[29] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y7_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\ram_wren~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|mem_wdata [29],\cpu|mem_wdata [13]}),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_bkf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X26_Y14_N0
fiftyfivenm_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "hx8kdemo_fw.hex";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BFE3CE8F33702F440CE3CE1F3340D08B361414041410F8BFD99B180000000000000000;
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N14
fiftyfivenm_lcell_comb \mem_rdata[13]~46 (
// Equation(s):
// \mem_rdata[13]~46_combout  = (\mem_rdata[21]~9_combout  & ((\mem_rdata[21]~8_combout  & ((\rom_inst|altsyncram_component|auto_generated|q_a [13]))) # (!\mem_rdata[21]~8_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [13])))) # 
// (!\mem_rdata[21]~9_combout  & (((\mem_rdata[21]~8_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\mem_rdata[21]~9_combout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|q_a [13]),
	.datad(\mem_rdata[21]~8_combout ),
	.cin(gnd),
	.combout(\mem_rdata[13]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[13]~46 .lut_mask = 16'hF388;
defparam \mem_rdata[13]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N16
fiftyfivenm_lcell_comb \mem_rdata[13] (
// Equation(s):
// mem_rdata[13] = (\mem_rdata[21]~10_combout  & ((\mem_rdata[13]~46_combout  & ((\simpleuart|cfg_divider [13]))) # (!\mem_rdata[13]~46_combout  & (\mem_rdata[13]~45_combout )))) # (!\mem_rdata[21]~10_combout  & (((\mem_rdata[13]~46_combout ))))

	.dataa(\mem_rdata[21]~10_combout ),
	.datab(\mem_rdata[13]~45_combout ),
	.datac(\simpleuart|cfg_divider [13]),
	.datad(\mem_rdata[13]~46_combout ),
	.cin(gnd),
	.combout(mem_rdata[13]),
	.cout());
// synopsys translate_off
defparam \mem_rdata[13] .lut_mask = 16'hF588;
defparam \mem_rdata[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N12
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched_noshuffle[13]~5 (
// Equation(s):
// \cpu|mem_rdata_latched_noshuffle[13]~5_combout  = (\cpu|mem_xfer~combout  & ((mem_rdata[13]))) # (!\cpu|mem_xfer~combout  & (\cpu|mem_rdata_q [13]))

	.dataa(\cpu|mem_xfer~combout ),
	.datab(gnd),
	.datac(\cpu|mem_rdata_q [13]),
	.datad(mem_rdata[13]),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched_noshuffle[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched_noshuffle[13]~5 .lut_mask = 16'hFA50;
defparam \cpu|mem_rdata_latched_noshuffle[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N14
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched_noshuffle[29]~4 (
// Equation(s):
// \cpu|mem_rdata_latched_noshuffle[29]~4_combout  = (\cpu|mem_xfer~combout  & (mem_rdata[29])) # (!\cpu|mem_xfer~combout  & ((\cpu|mem_rdata_q [29])))

	.dataa(mem_rdata[29]),
	.datab(\cpu|mem_rdata_q [29]),
	.datac(gnd),
	.datad(\cpu|mem_xfer~combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched_noshuffle[29]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched_noshuffle[29]~4 .lut_mask = 16'hAACC;
defparam \cpu|mem_rdata_latched_noshuffle[29]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N18
fiftyfivenm_lcell_comb \cpu|decoded_imm_uj[9]~8 (
// Equation(s):
// \cpu|decoded_imm_uj[9]~8_combout  = (\cpu|mem_la_secondword~q  & (\cpu|mem_rdata_latched_noshuffle[13]~5_combout )) # (!\cpu|mem_la_secondword~q  & ((\cpu|mem_rdata_latched_noshuffle[29]~4_combout )))

	.dataa(\cpu|mem_la_secondword~q ),
	.datab(\cpu|mem_rdata_latched_noshuffle[13]~5_combout ),
	.datac(gnd),
	.datad(\cpu|mem_rdata_latched_noshuffle[29]~4_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_imm_uj[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm_uj[9]~8 .lut_mask = 16'hDD88;
defparam \cpu|decoded_imm_uj[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N10
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[29]~1 (
// Equation(s):
// \cpu|mem_rdata_q[29]~1_combout  = (\cpu|mem_xfer~combout  & ((\cpu|decoded_imm_uj[9]~8_combout ))) # (!\cpu|mem_xfer~combout  & (\cpu|mem_rdata_q [29]))

	.dataa(gnd),
	.datab(\cpu|mem_xfer~combout ),
	.datac(\cpu|mem_rdata_q [29]),
	.datad(\cpu|decoded_imm_uj[9]~8_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[29]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[29]~1 .lut_mask = 16'hFC30;
defparam \cpu|mem_rdata_q[29]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N4
fiftyfivenm_lcell_comb \cpu|Mux9~0 (
// Equation(s):
// \cpu|Mux9~0_combout  = (\cpu|decoded_imm_uj[13]~11_combout ) # ((\cpu|decoded_imm_uj[15]~13_combout  & !\cpu|decoded_imm_uj[14]~12_combout ))

	.dataa(gnd),
	.datab(\cpu|decoded_imm_uj[15]~13_combout ),
	.datac(\cpu|decoded_imm_uj[13]~11_combout ),
	.datad(\cpu|decoded_imm_uj[14]~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~0 .lut_mask = 16'hF0FC;
defparam \cpu|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N14
fiftyfivenm_lcell_comb \cpu|Mux8~0 (
// Equation(s):
// \cpu|Mux8~0_combout  = (\cpu|Mux9~0_combout  & ((\cpu|mem_rdata_q[29]~1_combout ) # ((\cpu|is_alu_reg_imm~0_combout  & \cpu|decoded_rd[3]~1_combout )))) # (!\cpu|Mux9~0_combout  & (\cpu|is_alu_reg_imm~0_combout  & (\cpu|decoded_rd[3]~1_combout )))

	.dataa(\cpu|Mux9~0_combout ),
	.datab(\cpu|is_alu_reg_imm~0_combout ),
	.datac(\cpu|decoded_rd[3]~1_combout ),
	.datad(\cpu|mem_rdata_q[29]~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~0 .lut_mask = 16'hEAC0;
defparam \cpu|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N2
fiftyfivenm_lcell_comb \cpu|Mux31~2 (
// Equation(s):
// \cpu|Mux31~2_combout  = (\cpu|mem_rdata_q[29]~1_combout  & ((\cpu|decoded_imm_uj[13]~11_combout ) # ((!\cpu|mem_rdata_q~32_combout  & \cpu|WideOr3~0_combout ))))

	.dataa(\cpu|mem_rdata_q~32_combout ),
	.datab(\cpu|mem_rdata_q[29]~1_combout ),
	.datac(\cpu|WideOr3~0_combout ),
	.datad(\cpu|decoded_imm_uj[13]~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux31~2 .lut_mask = 16'hCC40;
defparam \cpu|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N8
fiftyfivenm_lcell_comb \cpu|Mux46~0 (
// Equation(s):
// \cpu|Mux46~0_combout  = (\cpu|mem_rdata_latched[1]~40_combout  & ((\cpu|mem_rdata_latched[0]~22_combout ) # ((\cpu|Mux31~2_combout )))) # (!\cpu|mem_rdata_latched[1]~40_combout  & (!\cpu|mem_rdata_latched[0]~22_combout  & (\cpu|Mux8~0_combout )))

	.dataa(\cpu|mem_rdata_latched[1]~40_combout ),
	.datab(\cpu|mem_rdata_latched[0]~22_combout ),
	.datac(\cpu|Mux8~0_combout ),
	.datad(\cpu|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux46~0 .lut_mask = 16'hBA98;
defparam \cpu|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N28
fiftyfivenm_lcell_comb \cpu|Mux16~3 (
// Equation(s):
// \cpu|Mux16~3_combout  = (\cpu|mem_rdata_q[17]~4_combout  & (((\cpu|decoded_rd[4]~0_combout  & \cpu|mem_rdata_q[29]~1_combout )) # (!\cpu|mem_rdata_q[21]~33_combout )))

	.dataa(\cpu|decoded_rd[4]~0_combout ),
	.datab(\cpu|mem_rdata_q[17]~4_combout ),
	.datac(\cpu|mem_rdata_q[21]~33_combout ),
	.datad(\cpu|mem_rdata_q[29]~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~3 .lut_mask = 16'h8C0C;
defparam \cpu|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N6
fiftyfivenm_lcell_comb \cpu|Mux16~4 (
// Equation(s):
// \cpu|Mux16~4_combout  = (\cpu|Mux16~3_combout ) # ((\cpu|mem_rdata_q[29]~1_combout  & (\cpu|decoded_imm_uj[13]~11_combout  & !\cpu|decoded_imm_uj[14]~12_combout )))

	.dataa(\cpu|mem_rdata_q[29]~1_combout ),
	.datab(\cpu|decoded_imm_uj[13]~11_combout ),
	.datac(\cpu|decoded_imm_uj[14]~12_combout ),
	.datad(\cpu|Mux16~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~4 .lut_mask = 16'hFF08;
defparam \cpu|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N26
fiftyfivenm_lcell_comb \cpu|Mux46~1 (
// Equation(s):
// \cpu|Mux46~1_combout  = (\cpu|mem_rdata_latched[0]~22_combout  & ((\cpu|Mux46~0_combout  & (\cpu|mem_rdata_q[29]~1_combout )) # (!\cpu|Mux46~0_combout  & ((\cpu|Mux16~4_combout ))))) # (!\cpu|mem_rdata_latched[0]~22_combout  & (((\cpu|Mux46~0_combout ))))

	.dataa(\cpu|mem_rdata_q[29]~1_combout ),
	.datab(\cpu|mem_rdata_latched[0]~22_combout ),
	.datac(\cpu|Mux46~0_combout ),
	.datad(\cpu|Mux16~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux46~1 .lut_mask = 16'hBCB0;
defparam \cpu|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N11
dffeas \cpu|mem_rdata_q[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_rdata_q[29]~1_combout ),
	.asdata(\cpu|Mux46~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[29] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N22
fiftyfivenm_lcell_comb \cpu|Equal34~0 (
// Equation(s):
// \cpu|Equal34~0_combout  = (!\cpu|mem_rdata_q [28] & (!\cpu|mem_rdata_q [26] & (!\cpu|mem_rdata_q [29] & !\cpu|mem_rdata_q [25])))

	.dataa(\cpu|mem_rdata_q [28]),
	.datab(\cpu|mem_rdata_q [26]),
	.datac(\cpu|mem_rdata_q [29]),
	.datad(\cpu|mem_rdata_q [25]),
	.cin(gnd),
	.combout(\cpu|Equal34~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal34~0 .lut_mask = 16'h0001;
defparam \cpu|Equal34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
fiftyfivenm_lcell_comb \cpu|instr_xor~0 (
// Equation(s):
// \cpu|instr_xor~0_combout  = (\cpu|Equal34~0_combout  & (\cpu|Equal34~2_combout  & \cpu|is_alu_reg_reg~q ))

	.dataa(\cpu|Equal34~0_combout ),
	.datab(\cpu|Equal34~2_combout ),
	.datac(gnd),
	.datad(\cpu|is_alu_reg_reg~q ),
	.cin(gnd),
	.combout(\cpu|instr_xor~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_xor~0 .lut_mask = 16'h8800;
defparam \cpu|instr_xor~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
fiftyfivenm_lcell_comb \cpu|instr_srl~2 (
// Equation(s):
// \cpu|instr_srl~2_combout  = (\cpu|mem_rdata_q [14] & (\cpu|instr_xor~0_combout  & (!\cpu|mem_rdata_q [13] & \cpu|mem_rdata_q [12])))

	.dataa(\cpu|mem_rdata_q [14]),
	.datab(\cpu|instr_xor~0_combout ),
	.datac(\cpu|mem_rdata_q [13]),
	.datad(\cpu|mem_rdata_q [12]),
	.cin(gnd),
	.combout(\cpu|instr_srl~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_srl~2 .lut_mask = 16'h0800;
defparam \cpu|instr_srl~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N1
dffeas \cpu|instr_srl (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_srl~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|instr_slti~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_srl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_srl .is_wysiwyg = "true";
defparam \cpu|instr_srl .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N20
fiftyfivenm_lcell_comb \cpu|instr_srli~0 (
// Equation(s):
// \cpu|instr_srli~0_combout  = (\cpu|is_alu_reg_imm~q  & (\cpu|Equal34~1_combout  & (\cpu|Equal26~0_combout  & \cpu|mem_rdata_q [14])))

	.dataa(\cpu|is_alu_reg_imm~q ),
	.datab(\cpu|Equal34~1_combout ),
	.datac(\cpu|Equal26~0_combout ),
	.datad(\cpu|mem_rdata_q [14]),
	.cin(gnd),
	.combout(\cpu|instr_srli~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_srli~0 .lut_mask = 16'h8000;
defparam \cpu|instr_srli~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N21
dffeas \cpu|instr_srli (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_srli~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_srli~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_srli .is_wysiwyg = "true";
defparam \cpu|instr_srli .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N22
fiftyfivenm_lcell_comb \cpu|WideNor2~5 (
// Equation(s):
// \cpu|WideNor2~5_combout  = (!\cpu|instr_srl~q  & (!\cpu|instr_srai~q  & (!\cpu|instr_sra~q  & !\cpu|instr_srli~q )))

	.dataa(\cpu|instr_srl~q ),
	.datab(\cpu|instr_srai~q ),
	.datac(\cpu|instr_sra~q ),
	.datad(\cpu|instr_srli~q ),
	.cin(gnd),
	.combout(\cpu|WideNor2~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideNor2~5 .lut_mask = 16'h0001;
defparam \cpu|WideNor2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
fiftyfivenm_lcell_comb \cpu|Selector119~0 (
// Equation(s):
// \cpu|Selector119~0_combout  = (\cpu|WideNor2~10_combout  & (!\cpu|WideNor2~9_combout  & (\cpu|reg_op2 [6] $ (\cpu|reg_op1 [6])))) # (!\cpu|WideNor2~10_combout  & ((\cpu|reg_op2 [6]) # ((\cpu|reg_op1 [6]))))

	.dataa(\cpu|reg_op2 [6]),
	.datab(\cpu|WideNor2~9_combout ),
	.datac(\cpu|WideNor2~10_combout ),
	.datad(\cpu|reg_op1 [6]),
	.cin(gnd),
	.combout(\cpu|Selector119~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector119~0 .lut_mask = 16'h1F2A;
defparam \cpu|Selector119~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
fiftyfivenm_lcell_comb \cpu|Selector119~1 (
// Equation(s):
// \cpu|Selector119~1_combout  = (\cpu|reg_op2 [6] & (\cpu|reg_op1 [6] & ((\cpu|instr_andi~q ) # (\cpu|instr_and~q ))))

	.dataa(\cpu|reg_op2 [6]),
	.datab(\cpu|instr_andi~q ),
	.datac(\cpu|instr_and~q ),
	.datad(\cpu|reg_op1 [6]),
	.cin(gnd),
	.combout(\cpu|Selector119~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector119~1 .lut_mask = 16'hA800;
defparam \cpu|Selector119~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
fiftyfivenm_lcell_comb \cpu|Selector119~2 (
// Equation(s):
// \cpu|Selector119~2_combout  = (\cpu|Selector119~1_combout ) # ((\cpu|Add1~30_combout  & \cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ))

	.dataa(gnd),
	.datab(\cpu|Add1~30_combout ),
	.datac(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.datad(\cpu|Selector119~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector119~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector119~2 .lut_mask = 16'hFFC0;
defparam \cpu|Selector119~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
fiftyfivenm_lcell_comb \cpu|Selector119~3 (
// Equation(s):
// \cpu|Selector119~3_combout  = (\cpu|alu_out_q[6]~7_combout  & (((\cpu|alu_out_q[6]~6_combout )))) # (!\cpu|alu_out_q[6]~7_combout  & ((\cpu|alu_out_q[6]~6_combout  & ((\cpu|ShiftRight0~73_combout ))) # (!\cpu|alu_out_q[6]~6_combout  & 
// (\cpu|ShiftRight0~85_combout ))))

	.dataa(\cpu|ShiftRight0~85_combout ),
	.datab(\cpu|ShiftRight0~73_combout ),
	.datac(\cpu|alu_out_q[6]~7_combout ),
	.datad(\cpu|alu_out_q[6]~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector119~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector119~3 .lut_mask = 16'hFC0A;
defparam \cpu|Selector119~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
fiftyfivenm_lcell_comb \cpu|Selector119~4 (
// Equation(s):
// \cpu|Selector119~4_combout  = (\cpu|alu_out_q[6]~7_combout  & ((\cpu|Selector119~3_combout  & ((\cpu|ShiftRight0~88_combout ))) # (!\cpu|Selector119~3_combout  & (\cpu|ShiftRight0~53_combout )))) # (!\cpu|alu_out_q[6]~7_combout  & 
// (((\cpu|Selector119~3_combout ))))

	.dataa(\cpu|alu_out_q[6]~7_combout ),
	.datab(\cpu|ShiftRight0~53_combout ),
	.datac(\cpu|ShiftRight0~88_combout ),
	.datad(\cpu|Selector119~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector119~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector119~4 .lut_mask = 16'hF588;
defparam \cpu|Selector119~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
fiftyfivenm_lcell_comb \cpu|Selector119~5 (
// Equation(s):
// \cpu|Selector119~5_combout  = (\cpu|Selector119~0_combout ) # ((\cpu|Selector119~2_combout ) # ((!\cpu|WideNor2~5_combout  & \cpu|Selector119~4_combout )))

	.dataa(\cpu|WideNor2~5_combout ),
	.datab(\cpu|Selector119~0_combout ),
	.datac(\cpu|Selector119~2_combout ),
	.datad(\cpu|Selector119~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector119~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector119~5 .lut_mask = 16'hFDFC;
defparam \cpu|Selector119~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
fiftyfivenm_lcell_comb \cpu|Selector119~6 (
// Equation(s):
// \cpu|Selector119~6_combout  = (!\cpu|alu_out_q[6]~5_combout  & ((\cpu|Selector119~5_combout ) # ((!\cpu|WideNor2~8_combout  & \cpu|ShiftLeft1~45_combout ))))

	.dataa(\cpu|Selector119~5_combout ),
	.datab(\cpu|WideNor2~8_combout ),
	.datac(\cpu|alu_out_q[6]~5_combout ),
	.datad(\cpu|ShiftLeft1~45_combout ),
	.cin(gnd),
	.combout(\cpu|Selector119~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector119~6 .lut_mask = 16'h0B0A;
defparam \cpu|Selector119~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N21
dffeas \cpu|alu_out_q[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector119~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[6] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N0
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~10 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~10_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [38])) # (!\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [6])))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|WideOr0~0_combout ),
	.datac(\cpu|pcpi_mul|rd [38]),
	.datad(\cpu|pcpi_mul|rd [6]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~10 .lut_mask = 16'hF3C0;
defparam \cpu|pcpi_mul|pcpi_rd~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N1
dffeas \cpu|pcpi_mul|pcpi_rd[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[6] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N30
fiftyfivenm_lcell_comb \cpu|Selector460~2 (
// Equation(s):
// \cpu|Selector460~2_combout  = (\cpu|reg_op1 [1] & (mem_rdata[30])) # (!\cpu|reg_op1 [1] & ((mem_rdata[14])))

	.dataa(mem_rdata[30]),
	.datab(\cpu|reg_op1 [1]),
	.datac(mem_rdata[14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Selector460~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector460~2 .lut_mask = 16'hB8B8;
defparam \cpu|Selector460~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N0
fiftyfivenm_lcell_comb \cpu|Selector460~3 (
// Equation(s):
// \cpu|Selector460~3_combout  = (\cpu|reg_out[2]~8_combout  & (\cpu|Add10~10_combout  & ((\cpu|cpu_state.cpu_state_exec~q )))) # (!\cpu|reg_out[2]~8_combout  & ((\cpu|Selector460~2_combout ) # ((\cpu|Add10~10_combout  & \cpu|cpu_state.cpu_state_exec~q ))))

	.dataa(\cpu|reg_out[2]~8_combout ),
	.datab(\cpu|Add10~10_combout ),
	.datac(\cpu|Selector460~2_combout ),
	.datad(\cpu|cpu_state.cpu_state_exec~q ),
	.cin(gnd),
	.combout(\cpu|Selector460~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector460~3 .lut_mask = 16'hDC50;
defparam \cpu|Selector460~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
fiftyfivenm_lcell_comb \cpu|irq_mask~77 (
// Equation(s):
// \cpu|irq_mask~77_combout  = ((\cpu|cpuregs_rs1[6]~10_combout ) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\cpu|cpuregs_rs1[6]~10_combout ),
	.cin(gnd),
	.combout(\cpu|irq_mask~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~77 .lut_mask = 16'hFF5F;
defparam \cpu|irq_mask~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N9
dffeas \cpu|irq_mask[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[6] .is_wysiwyg = "true";
defparam \cpu|irq_mask[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N16
fiftyfivenm_lcell_comb \cpu|Selector460~4 (
// Equation(s):
// \cpu|Selector460~4_combout  = (\cpu|reg_out[2]~4_combout  & (((!\cpu|reg_out[2]~1_combout )))) # (!\cpu|reg_out[2]~4_combout  & ((\cpu|reg_out[2]~1_combout  & (\cpu|count_cycle [6])) # (!\cpu|reg_out[2]~1_combout  & ((\cpu|count_instr [6])))))

	.dataa(\cpu|count_cycle [6]),
	.datab(\cpu|reg_out[2]~4_combout ),
	.datac(\cpu|reg_out[2]~1_combout ),
	.datad(\cpu|count_instr [6]),
	.cin(gnd),
	.combout(\cpu|Selector460~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector460~4 .lut_mask = 16'h2F2C;
defparam \cpu|Selector460~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
fiftyfivenm_lcell_comb \cpu|Selector460~5 (
// Equation(s):
// \cpu|Selector460~5_combout  = (\cpu|reg_out[2]~4_combout  & ((\cpu|Selector460~4_combout  & ((\cpu|count_instr [38]))) # (!\cpu|Selector460~4_combout  & (\cpu|count_cycle [38])))) # (!\cpu|reg_out[2]~4_combout  & (\cpu|Selector460~4_combout ))

	.dataa(\cpu|reg_out[2]~4_combout ),
	.datab(\cpu|Selector460~4_combout ),
	.datac(\cpu|count_cycle [38]),
	.datad(\cpu|count_instr [38]),
	.cin(gnd),
	.combout(\cpu|Selector460~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector460~5 .lut_mask = 16'hEC64;
defparam \cpu|Selector460~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
fiftyfivenm_lcell_comb \cpu|Selector460~6 (
// Equation(s):
// \cpu|Selector460~6_combout  = (\cpu|reg_out[2]~3_combout  & (!\cpu|reg_out[2]~0_combout )) # (!\cpu|reg_out[2]~3_combout  & ((\cpu|reg_out[2]~0_combout  & ((\cpu|Selector460~5_combout ))) # (!\cpu|reg_out[2]~0_combout  & (\cpu|irq_mask [6]))))

	.dataa(\cpu|reg_out[2]~3_combout ),
	.datab(\cpu|reg_out[2]~0_combout ),
	.datac(\cpu|irq_mask [6]),
	.datad(\cpu|Selector460~5_combout ),
	.cin(gnd),
	.combout(\cpu|Selector460~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector460~6 .lut_mask = 16'h7632;
defparam \cpu|Selector460~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
fiftyfivenm_lcell_comb \cpu|Selector460~7 (
// Equation(s):
// \cpu|Selector460~7_combout  = (\cpu|reg_out[2]~3_combout  & ((\cpu|Selector460~6_combout  & ((\cpu|timer [6]))) # (!\cpu|Selector460~6_combout  & (\cpu|cpuregs_rs1[6]~10_combout )))) # (!\cpu|reg_out[2]~3_combout  & (\cpu|Selector460~6_combout ))

	.dataa(\cpu|reg_out[2]~3_combout ),
	.datab(\cpu|Selector460~6_combout ),
	.datac(\cpu|cpuregs_rs1[6]~10_combout ),
	.datad(\cpu|timer [6]),
	.cin(gnd),
	.combout(\cpu|Selector460~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector460~7 .lut_mask = 16'hEC64;
defparam \cpu|Selector460~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
fiftyfivenm_lcell_comb \cpu|Selector460~1 (
// Equation(s):
// \cpu|Selector460~1_combout  = (mem_rdata[22] & (((\cpu|reg_out[2]~6_combout  & mem_rdata[6])) # (!\cpu|reg_out[2]~7_combout ))) # (!mem_rdata[22] & (((\cpu|reg_out[2]~6_combout  & mem_rdata[6]))))

	.dataa(mem_rdata[22]),
	.datab(\cpu|reg_out[2]~7_combout ),
	.datac(\cpu|reg_out[2]~6_combout ),
	.datad(mem_rdata[6]),
	.cin(gnd),
	.combout(\cpu|Selector460~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector460~1 .lut_mask = 16'hF222;
defparam \cpu|Selector460~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
fiftyfivenm_lcell_comb \cpu|Selector460~8 (
// Equation(s):
// \cpu|Selector460~8_combout  = (\cpu|Selector460~3_combout ) # ((\cpu|Selector460~1_combout ) # ((\cpu|reg_out[2]~12_combout  & \cpu|Selector460~7_combout )))

	.dataa(\cpu|Selector460~3_combout ),
	.datab(\cpu|reg_out[2]~12_combout ),
	.datac(\cpu|Selector460~7_combout ),
	.datad(\cpu|Selector460~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector460~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector460~8 .lut_mask = 16'hFFEA;
defparam \cpu|Selector460~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \cpu|pcpi_div|pcpi_rd[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[6]~45_combout ),
	.asdata(\cpu|pcpi_div|Add2~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[6] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
fiftyfivenm_lcell_comb \cpu|Selector460~0 (
// Equation(s):
// \cpu|Selector460~0_combout  = (\cpu|pcpi_div|pcpi_rd [6] & (\cpu|pcpi_div|pcpi_wr~q  & (\cpu|cpu_state.cpu_state_ld_rs1~q  & !\cpu|WideNor2~17_combout )))

	.dataa(\cpu|pcpi_div|pcpi_rd [6]),
	.datab(\cpu|pcpi_div|pcpi_wr~q ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|WideNor2~17_combout ),
	.cin(gnd),
	.combout(\cpu|Selector460~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector460~0 .lut_mask = 16'h0080;
defparam \cpu|Selector460~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
fiftyfivenm_lcell_comb \cpu|Selector460~9 (
// Equation(s):
// \cpu|Selector460~9_combout  = (\cpu|Selector460~8_combout ) # ((\cpu|Selector460~0_combout ) # ((\cpu|pcpi_mul|pcpi_rd [6] & !\cpu|reg_out[2]~9_combout )))

	.dataa(\cpu|pcpi_mul|pcpi_rd [6]),
	.datab(\cpu|Selector460~8_combout ),
	.datac(\cpu|reg_out[2]~9_combout ),
	.datad(\cpu|Selector460~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector460~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector460~9 .lut_mask = 16'hFFCE;
defparam \cpu|Selector460~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N25
dffeas \cpu|reg_out[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector460~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[6] .is_wysiwyg = "true";
defparam \cpu|reg_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N24
fiftyfivenm_lcell_comb \cpu|Selector151~0 (
// Equation(s):
// \cpu|Selector151~0_combout  = (\cpu|latched_stalu~q  & (\cpu|alu_out_q [6])) # (!\cpu|latched_stalu~q  & ((\cpu|reg_out [6])))

	.dataa(\cpu|alu_out_q [6]),
	.datab(gnd),
	.datac(\cpu|reg_out [6]),
	.datad(\cpu|latched_stalu~q ),
	.cin(gnd),
	.combout(\cpu|Selector151~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector151~0 .lut_mask = 16'hAAF0;
defparam \cpu|Selector151~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N10
fiftyfivenm_lcell_comb \cpu|Selector183~0 (
// Equation(s):
// \cpu|Selector183~0_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & ((\cpu|Selector151~0_combout ))) # (!\cpu|latched_store~q  & (\cpu|reg_next_pc [6]))))

	.dataa(\cpu|reg_next_pc [6]),
	.datab(\cpu|latched_branch~q ),
	.datac(\cpu|latched_store~q ),
	.datad(\cpu|Selector151~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector183~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector183~0 .lut_mask = 16'hC808;
defparam \cpu|Selector183~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N26
fiftyfivenm_lcell_comb \cpu|reg_pc~13 (
// Equation(s):
// \cpu|reg_pc~13_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|Selector183~0_combout ) # ((\cpu|reg_next_pc [6] & \cpu|WideOr26~combout ))))

	.dataa(\cpu|reg_next_pc [6]),
	.datab(\cpu|WideOr26~combout ),
	.datac(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datad(\cpu|Selector183~0_combout ),
	.cin(gnd),
	.combout(\cpu|reg_pc~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~13 .lut_mask = 16'hF080;
defparam \cpu|reg_pc~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N27
dffeas \cpu|reg_pc[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[6] .is_wysiwyg = "true";
defparam \cpu|reg_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
fiftyfivenm_lcell_comb \cpu|Add3~12 (
// Equation(s):
// \cpu|Add3~12_combout  = (\cpu|reg_pc [7] & (\cpu|Add3~11  $ (GND))) # (!\cpu|reg_pc [7] & (!\cpu|Add3~11  & VCC))
// \cpu|Add3~13  = CARRY((\cpu|reg_pc [7] & !\cpu|Add3~11 ))

	.dataa(gnd),
	.datab(\cpu|reg_pc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~11 ),
	.combout(\cpu|Add3~12_combout ),
	.cout(\cpu|Add3~13 ));
// synopsys translate_off
defparam \cpu|Add3~12 .lut_mask = 16'hC30C;
defparam \cpu|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
fiftyfivenm_lcell_comb \cpu|Selector149~1 (
// Equation(s):
// \cpu|Selector149~1_combout  = (!\cpu|irq_state [0] & ((\cpu|always18~8_combout  & (\cpu|Selector149~0_combout )) # (!\cpu|always18~8_combout  & ((\cpu|Add3~14_combout )))))

	.dataa(\cpu|always18~8_combout ),
	.datab(\cpu|irq_state [0]),
	.datac(\cpu|Selector149~0_combout ),
	.datad(\cpu|Add3~14_combout ),
	.cin(gnd),
	.combout(\cpu|Selector149~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector149~1 .lut_mask = 16'h3120;
defparam \cpu|Selector149~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
fiftyfivenm_lcell_comb \cpu|Selector149~2 (
// Equation(s):
// \cpu|Selector149~2_combout  = (!\cpu|irq_state [1] & ((\cpu|Selector149~1_combout ) # ((\cpu|reg_next_pc [8] & \cpu|irq_state [0]))))

	.dataa(\cpu|reg_next_pc [8]),
	.datab(\cpu|irq_state [0]),
	.datac(\cpu|Selector149~1_combout ),
	.datad(\cpu|irq_state [1]),
	.cin(gnd),
	.combout(\cpu|Selector149~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector149~2 .lut_mask = 16'h00F8;
defparam \cpu|Selector149~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N15
dffeas \cpu|cpuregs_rtl_1_bypass[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector149~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N26
fiftyfivenm_lcell_comb \cpu|reg_op2[8]~7 (
// Equation(s):
// \cpu|reg_op2[8]~7_combout  = (\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1_bypass [21])) # (!\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1|auto_generated|ram_block1a8 )))

	.dataa(\cpu|cpuregs_rtl_1_bypass [21]),
	.datab(\cpu|cpuregs~7_combout ),
	.datac(gnd),
	.datad(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\cpu|reg_op2[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[8]~7 .lut_mask = 16'hBB88;
defparam \cpu|reg_op2[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N27
dffeas \cpu|reg_op2[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[8]~7_combout ),
	.asdata(\cpu|decoded_imm [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|reg_op2[6]~39_combout ),
	.sload(\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[8] .is_wysiwyg = "true";
defparam \cpu|reg_op2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N10
fiftyfivenm_lcell_comb \cpu|Add1~15 (
// Equation(s):
// \cpu|Add1~15_combout  = \cpu|reg_op2 [8] $ (\cpu|instr_sub~q )

	.dataa(gnd),
	.datab(\cpu|reg_op2 [8]),
	.datac(\cpu|instr_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Add1~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~15 .lut_mask = 16'h3C3C;
defparam \cpu|Add1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
fiftyfivenm_lcell_comb \cpu|Selector117~5 (
// Equation(s):
// \cpu|Selector117~5_combout  = (\cpu|reg_op2 [8] & \cpu|reg_op1 [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|reg_op2 [8]),
	.datad(\cpu|reg_op1 [8]),
	.cin(gnd),
	.combout(\cpu|Selector117~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector117~5 .lut_mask = 16'hF000;
defparam \cpu|Selector117~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
fiftyfivenm_lcell_comb \cpu|Selector117~6 (
// Equation(s):
// \cpu|Selector117~6_combout  = (\cpu|Add1~34_combout  & ((\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ) # ((!\cpu|WideNor2~11_combout  & \cpu|Selector117~5_combout )))) # (!\cpu|Add1~34_combout  & (((!\cpu|WideNor2~11_combout  & \cpu|Selector117~5_combout 
// ))))

	.dataa(\cpu|Add1~34_combout ),
	.datab(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.datac(\cpu|WideNor2~11_combout ),
	.datad(\cpu|Selector117~5_combout ),
	.cin(gnd),
	.combout(\cpu|Selector117~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector117~6 .lut_mask = 16'h8F88;
defparam \cpu|Selector117~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
fiftyfivenm_lcell_comb \cpu|Selector117~4 (
// Equation(s):
// \cpu|Selector117~4_combout  = (\cpu|WideNor2~10_combout  & (!\cpu|WideNor2~9_combout  & (\cpu|reg_op1 [8] $ (\cpu|reg_op2 [8])))) # (!\cpu|WideNor2~10_combout  & ((\cpu|reg_op1 [8]) # ((\cpu|reg_op2 [8]))))

	.dataa(\cpu|reg_op1 [8]),
	.datab(\cpu|WideNor2~9_combout ),
	.datac(\cpu|reg_op2 [8]),
	.datad(\cpu|WideNor2~10_combout ),
	.cin(gnd),
	.combout(\cpu|Selector117~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector117~4 .lut_mask = 16'h12FA;
defparam \cpu|Selector117~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
fiftyfivenm_lcell_comb \cpu|Selector117~7 (
// Equation(s):
// \cpu|Selector117~7_combout  = (\cpu|Selector117~6_combout ) # ((\cpu|Selector117~4_combout ) # ((!\cpu|WideNor2~8_combout  & \cpu|ShiftLeft1~43_combout )))

	.dataa(\cpu|Selector117~6_combout ),
	.datab(\cpu|WideNor2~8_combout ),
	.datac(\cpu|Selector117~4_combout ),
	.datad(\cpu|ShiftLeft1~43_combout ),
	.cin(gnd),
	.combout(\cpu|Selector117~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector117~7 .lut_mask = 16'hFBFA;
defparam \cpu|Selector117~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
fiftyfivenm_lcell_comb \cpu|Selector117~2 (
// Equation(s):
// \cpu|Selector117~2_combout  = (!\cpu|reg_op2 [4] & (!\cpu|reg_op2 [3] & (!\cpu|WideNor2~5_combout  & \cpu|ShiftRight0~80_combout )))

	.dataa(\cpu|reg_op2 [4]),
	.datab(\cpu|reg_op2 [3]),
	.datac(\cpu|WideNor2~5_combout ),
	.datad(\cpu|ShiftRight0~80_combout ),
	.cin(gnd),
	.combout(\cpu|Selector117~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector117~2 .lut_mask = 16'h0100;
defparam \cpu|Selector117~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
fiftyfivenm_lcell_comb \cpu|Selector117~3 (
// Equation(s):
// \cpu|Selector117~3_combout  = (!\cpu|reg_op2 [2] & ((\cpu|Selector117~2_combout ) # ((\cpu|ShiftRight0~58_combout  & \cpu|alu_out_q[9]~3_combout ))))

	.dataa(\cpu|Selector117~2_combout ),
	.datab(\cpu|ShiftRight0~58_combout ),
	.datac(\cpu|reg_op2 [2]),
	.datad(\cpu|alu_out_q[9]~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector117~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector117~3 .lut_mask = 16'h0E0A;
defparam \cpu|Selector117~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
fiftyfivenm_lcell_comb \cpu|Selector117~0 (
// Equation(s):
// \cpu|Selector117~0_combout  = (!\cpu|alu_out_q[3]~1_combout  & ((\cpu|reg_op2 [3] & ((\cpu|ShiftRight0~57_combout ))) # (!\cpu|reg_op2 [3] & (\cpu|ShiftRight0~60_combout ))))

	.dataa(\cpu|alu_out_q[3]~1_combout ),
	.datab(\cpu|ShiftRight0~60_combout ),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|ShiftRight0~57_combout ),
	.cin(gnd),
	.combout(\cpu|Selector117~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector117~0 .lut_mask = 16'h5404;
defparam \cpu|Selector117~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
fiftyfivenm_lcell_comb \cpu|ShiftRight0~78 (
// Equation(s):
// \cpu|ShiftRight0~78_combout  = (\cpu|ShiftRight0~77_combout ) # ((\cpu|Selector109~0_combout  & \cpu|reg_op2 [3]))

	.dataa(\cpu|ShiftRight0~77_combout ),
	.datab(\cpu|Selector109~0_combout ),
	.datac(\cpu|reg_op2 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ShiftRight0~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftRight0~78 .lut_mask = 16'hEAEA;
defparam \cpu|ShiftRight0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
fiftyfivenm_lcell_comb \cpu|Selector117~1 (
// Equation(s):
// \cpu|Selector117~1_combout  = (\cpu|Selector117~0_combout  & ((\cpu|reg_op2 [2]) # ((\cpu|alu_out_q[3]~2_combout  & \cpu|ShiftRight0~78_combout )))) # (!\cpu|Selector117~0_combout  & (\cpu|alu_out_q[3]~2_combout  & ((\cpu|ShiftRight0~78_combout ))))

	.dataa(\cpu|Selector117~0_combout ),
	.datab(\cpu|alu_out_q[3]~2_combout ),
	.datac(\cpu|reg_op2 [2]),
	.datad(\cpu|ShiftRight0~78_combout ),
	.cin(gnd),
	.combout(\cpu|Selector117~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector117~1 .lut_mask = 16'hECA0;
defparam \cpu|Selector117~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
fiftyfivenm_lcell_comb \cpu|Selector117~8 (
// Equation(s):
// \cpu|Selector117~8_combout  = (!\cpu|alu_out_q[6]~5_combout  & ((\cpu|Selector117~7_combout ) # ((\cpu|Selector117~3_combout ) # (\cpu|Selector117~1_combout ))))

	.dataa(\cpu|Selector117~7_combout ),
	.datab(\cpu|alu_out_q[6]~5_combout ),
	.datac(\cpu|Selector117~3_combout ),
	.datad(\cpu|Selector117~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector117~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector117~8 .lut_mask = 16'h3332;
defparam \cpu|Selector117~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N27
dffeas \cpu|alu_out_q[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector117~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[8] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N8
fiftyfivenm_lcell_comb \led_reg~16 (
// Equation(s):
// \led_reg~16_combout  = ((\cpu|mem_wdata [8]) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\cpu|mem_wdata [8]),
	.cin(gnd),
	.combout(\led_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~16 .lut_mask = 16'hFF5F;
defparam \led_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N9
dffeas \simpleuart|cfg_divider[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|cfg_divider[15]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [8]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[8] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N0
fiftyfivenm_lcell_comb \seg2_reg~35 (
// Equation(s):
// \seg2_reg~35_combout  = (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & \cpu|mem_wdata [8]))

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\cpu|mem_wdata [8]),
	.cin(gnd),
	.combout(\seg2_reg~35_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg~35 .lut_mask = 16'hA000;
defparam \seg2_reg~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N1
dffeas \seg1_reg[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg2_reg~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seg1_reg[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[8] .is_wysiwyg = "true";
defparam \seg1_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N31
dffeas \seg2_reg[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[12]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[8] .is_wysiwyg = "true";
defparam \seg2_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N17
dffeas \led_reg[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led_reg~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_reg[8]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[8] .is_wysiwyg = "true";
defparam \led_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N16
fiftyfivenm_lcell_comb \mem_rdata[8]~56 (
// Equation(s):
// \mem_rdata[8]~56_combout  = (\mem_rdata[21]~5_combout  & (((\mem_rdata[21]~3_combout )) # (!\simpleuart|recv_buf_valid~q ))) # (!\mem_rdata[21]~5_combout  & (((led_reg[8] & !\mem_rdata[21]~3_combout ))))

	.dataa(\simpleuart|recv_buf_valid~q ),
	.datab(\mem_rdata[21]~5_combout ),
	.datac(led_reg[8]),
	.datad(\mem_rdata[21]~3_combout ),
	.cin(gnd),
	.combout(\mem_rdata[8]~56_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[8]~56 .lut_mask = 16'hCC74;
defparam \mem_rdata[8]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N30
fiftyfivenm_lcell_comb \mem_rdata[8]~57 (
// Equation(s):
// \mem_rdata[8]~57_combout  = (\mem_rdata[21]~2_combout  & ((\mem_rdata[8]~56_combout  & (seg1_reg[8])) # (!\mem_rdata[8]~56_combout  & ((seg2_reg[8]))))) # (!\mem_rdata[21]~2_combout  & (((\mem_rdata[8]~56_combout ))))

	.dataa(\mem_rdata[21]~2_combout ),
	.datab(seg1_reg[8]),
	.datac(seg2_reg[8]),
	.datad(\mem_rdata[8]~56_combout ),
	.cin(gnd),
	.combout(\mem_rdata[8]~57_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[8]~57 .lut_mask = 16'hDDA0;
defparam \mem_rdata[8]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N16
fiftyfivenm_lcell_comb \mem_rdata[8]~58 (
// Equation(s):
// \mem_rdata[8]~58_combout  = (\mem_rdata[21]~9_combout  & ((\mem_rdata[21]~8_combout  & (\rom_inst|altsyncram_component|auto_generated|q_a [8])) # (!\mem_rdata[21]~8_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [8]))))) # 
// (!\mem_rdata[21]~9_combout  & (((\mem_rdata[21]~8_combout ))))

	.dataa(\mem_rdata[21]~9_combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|q_a [8]),
	.datac(\mem_rdata[21]~8_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\mem_rdata[8]~58_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[8]~58 .lut_mask = 16'hDAD0;
defparam \mem_rdata[8]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N10
fiftyfivenm_lcell_comb \mem_rdata[8] (
// Equation(s):
// mem_rdata[8] = (\mem_rdata[21]~10_combout  & ((\mem_rdata[8]~58_combout  & (\simpleuart|cfg_divider [8])) # (!\mem_rdata[8]~58_combout  & ((\mem_rdata[8]~57_combout ))))) # (!\mem_rdata[21]~10_combout  & (((\mem_rdata[8]~58_combout ))))

	.dataa(\simpleuart|cfg_divider [8]),
	.datab(\mem_rdata[21]~10_combout ),
	.datac(\mem_rdata[8]~57_combout ),
	.datad(\mem_rdata[8]~58_combout ),
	.cin(gnd),
	.combout(mem_rdata[8]),
	.cout());
// synopsys translate_off
defparam \mem_rdata[8] .lut_mask = 16'hBBC0;
defparam \mem_rdata[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N4
fiftyfivenm_lcell_comb \cpu|Selector458~3 (
// Equation(s):
// \cpu|Selector458~3_combout  = (\cpu|Selector458~1_combout  & ((mem_rdata[8]) # ((\cpu|Selector458~0_combout  & mem_rdata[24])))) # (!\cpu|Selector458~1_combout  & (\cpu|Selector458~0_combout  & (mem_rdata[24])))

	.dataa(\cpu|Selector458~1_combout ),
	.datab(\cpu|Selector458~0_combout ),
	.datac(mem_rdata[24]),
	.datad(mem_rdata[8]),
	.cin(gnd),
	.combout(\cpu|Selector458~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector458~3 .lut_mask = 16'hEAC0;
defparam \cpu|Selector458~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N10
fiftyfivenm_lcell_comb \cpu|Selector458~4 (
// Equation(s):
// \cpu|Selector458~4_combout  = (\cpu|Selector458~3_combout  & (((\cpu|cpu_state.cpu_state_exec~q  & \cpu|Add10~14_combout )) # (!\cpu|reg_out[14]~11_combout ))) # (!\cpu|Selector458~3_combout  & (\cpu|cpu_state.cpu_state_exec~q  & (\cpu|Add10~14_combout 
// )))

	.dataa(\cpu|Selector458~3_combout ),
	.datab(\cpu|cpu_state.cpu_state_exec~q ),
	.datac(\cpu|Add10~14_combout ),
	.datad(\cpu|reg_out[14]~11_combout ),
	.cin(gnd),
	.combout(\cpu|Selector458~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector458~4 .lut_mask = 16'hC0EA;
defparam \cpu|Selector458~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
fiftyfivenm_lcell_comb \cpu|irq_mask~75 (
// Equation(s):
// \cpu|irq_mask~75_combout  = ((\cpu|cpuregs_rs1[8]~8_combout ) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\cpu|cpuregs_rs1[8]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|irq_mask~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~75 .lut_mask = 16'hF7F7;
defparam \cpu|irq_mask~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N11
dffeas \cpu|irq_mask[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[8] .is_wysiwyg = "true";
defparam \cpu|irq_mask[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N28
fiftyfivenm_lcell_comb \cpu|Selector458~5 (
// Equation(s):
// \cpu|Selector458~5_combout  = (\cpu|reg_out[2]~1_combout  & ((\cpu|reg_out[2]~4_combout  & (\cpu|count_cycle [40])) # (!\cpu|reg_out[2]~4_combout  & ((\cpu|count_cycle [8]))))) # (!\cpu|reg_out[2]~1_combout  & (((\cpu|reg_out[2]~4_combout ))))

	.dataa(\cpu|count_cycle [40]),
	.datab(\cpu|reg_out[2]~1_combout ),
	.datac(\cpu|reg_out[2]~4_combout ),
	.datad(\cpu|count_cycle [8]),
	.cin(gnd),
	.combout(\cpu|Selector458~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector458~5 .lut_mask = 16'hBCB0;
defparam \cpu|Selector458~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N14
fiftyfivenm_lcell_comb \cpu|Selector458~6 (
// Equation(s):
// \cpu|Selector458~6_combout  = (\cpu|reg_out[2]~1_combout  & (((\cpu|Selector458~5_combout )))) # (!\cpu|reg_out[2]~1_combout  & ((\cpu|Selector458~5_combout  & ((\cpu|count_instr [40]))) # (!\cpu|Selector458~5_combout  & (\cpu|count_instr [8]))))

	.dataa(\cpu|count_instr [8]),
	.datab(\cpu|reg_out[2]~1_combout ),
	.datac(\cpu|count_instr [40]),
	.datad(\cpu|Selector458~5_combout ),
	.cin(gnd),
	.combout(\cpu|Selector458~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector458~6 .lut_mask = 16'hFC22;
defparam \cpu|Selector458~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
fiftyfivenm_lcell_comb \cpu|Selector458~7 (
// Equation(s):
// \cpu|Selector458~7_combout  = (\cpu|reg_out[2]~0_combout  & ((\cpu|reg_out[2]~3_combout  & (\cpu|cpuregs_rs1[8]~8_combout )) # (!\cpu|reg_out[2]~3_combout  & ((\cpu|Selector458~6_combout ))))) # (!\cpu|reg_out[2]~0_combout  & (((\cpu|reg_out[2]~3_combout 
// ))))

	.dataa(\cpu|cpuregs_rs1[8]~8_combout ),
	.datab(\cpu|reg_out[2]~0_combout ),
	.datac(\cpu|reg_out[2]~3_combout ),
	.datad(\cpu|Selector458~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector458~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector458~7 .lut_mask = 16'hBCB0;
defparam \cpu|Selector458~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
fiftyfivenm_lcell_comb \cpu|Selector458~8 (
// Equation(s):
// \cpu|Selector458~8_combout  = (\cpu|reg_out[2]~0_combout  & (((\cpu|Selector458~7_combout )))) # (!\cpu|reg_out[2]~0_combout  & ((\cpu|Selector458~7_combout  & ((\cpu|timer [8]))) # (!\cpu|Selector458~7_combout  & (\cpu|irq_mask [8]))))

	.dataa(\cpu|irq_mask [8]),
	.datab(\cpu|reg_out[2]~0_combout ),
	.datac(\cpu|Selector458~7_combout ),
	.datad(\cpu|timer [8]),
	.cin(gnd),
	.combout(\cpu|Selector458~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector458~8 .lut_mask = 16'hF2C2;
defparam \cpu|Selector458~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N28
fiftyfivenm_lcell_comb \cpu|Selector458~9 (
// Equation(s):
// \cpu|Selector458~9_combout  = (\cpu|latched_is_lb~q  & ((\cpu|Selector459~0_combout ) # ((\cpu|reg_out[2]~12_combout  & \cpu|Selector458~8_combout )))) # (!\cpu|latched_is_lb~q  & (((\cpu|reg_out[2]~12_combout  & \cpu|Selector458~8_combout ))))

	.dataa(\cpu|latched_is_lb~q ),
	.datab(\cpu|Selector459~0_combout ),
	.datac(\cpu|reg_out[2]~12_combout ),
	.datad(\cpu|Selector458~8_combout ),
	.cin(gnd),
	.combout(\cpu|Selector458~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector458~9 .lut_mask = 16'hF888;
defparam \cpu|Selector458~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N16
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~8 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~8_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [40]))) # (!\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [8]))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [8]),
	.datac(\cpu|pcpi_mul|rd [40]),
	.datad(\cpu|pcpi_mul|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~8 .lut_mask = 16'hF0CC;
defparam \cpu|pcpi_mul|pcpi_rd~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N17
dffeas \cpu|pcpi_mul|pcpi_rd[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[8] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N17
dffeas \cpu|pcpi_div|pcpi_rd[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[8]~49_combout ),
	.asdata(\cpu|pcpi_div|Add2~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[8] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N24
fiftyfivenm_lcell_comb \cpu|Selector458~2 (
// Equation(s):
// \cpu|Selector458~2_combout  = (\cpu|pcpi_mul|pcpi_rd [8] & (((\cpu|reg_out[2]~10_combout  & \cpu|pcpi_div|pcpi_rd [8])) # (!\cpu|reg_out[2]~9_combout ))) # (!\cpu|pcpi_mul|pcpi_rd [8] & (\cpu|reg_out[2]~10_combout  & ((\cpu|pcpi_div|pcpi_rd [8]))))

	.dataa(\cpu|pcpi_mul|pcpi_rd [8]),
	.datab(\cpu|reg_out[2]~10_combout ),
	.datac(\cpu|reg_out[2]~9_combout ),
	.datad(\cpu|pcpi_div|pcpi_rd [8]),
	.cin(gnd),
	.combout(\cpu|Selector458~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector458~2 .lut_mask = 16'hCE0A;
defparam \cpu|Selector458~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N22
fiftyfivenm_lcell_comb \cpu|Selector458~10 (
// Equation(s):
// \cpu|Selector458~10_combout  = (\cpu|Selector458~4_combout ) # ((\cpu|Selector458~9_combout ) # (\cpu|Selector458~2_combout ))

	.dataa(\cpu|Selector458~4_combout ),
	.datab(\cpu|Selector458~9_combout ),
	.datac(gnd),
	.datad(\cpu|Selector458~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector458~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector458~10 .lut_mask = 16'hFFEE;
defparam \cpu|Selector458~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y10_N23
dffeas \cpu|reg_out[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector458~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[8] .is_wysiwyg = "true";
defparam \cpu|reg_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
fiftyfivenm_lcell_comb \cpu|Selector149~0 (
// Equation(s):
// \cpu|Selector149~0_combout  = (\cpu|latched_stalu~q  & (\cpu|alu_out_q [8])) # (!\cpu|latched_stalu~q  & ((\cpu|reg_out [8])))

	.dataa(gnd),
	.datab(\cpu|alu_out_q [8]),
	.datac(\cpu|latched_stalu~q ),
	.datad(\cpu|reg_out [8]),
	.cin(gnd),
	.combout(\cpu|Selector149~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector149~0 .lut_mask = 16'hCFC0;
defparam \cpu|Selector149~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
fiftyfivenm_lcell_comb \cpu|Selector181~0 (
// Equation(s):
// \cpu|Selector181~0_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & (\cpu|Selector149~0_combout )) # (!\cpu|latched_store~q  & ((\cpu|reg_next_pc [8])))))

	.dataa(\cpu|latched_store~q ),
	.datab(\cpu|latched_branch~q ),
	.datac(\cpu|Selector149~0_combout ),
	.datad(\cpu|reg_next_pc [8]),
	.cin(gnd),
	.combout(\cpu|Selector181~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector181~0 .lut_mask = 16'hC480;
defparam \cpu|Selector181~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
fiftyfivenm_lcell_comb \cpu|Selector181~1 (
// Equation(s):
// \cpu|Selector181~1_combout  = (\cpu|Selector181~0_combout ) # ((\cpu|reg_next_pc [8] & \cpu|WideOr26~combout ))

	.dataa(\cpu|reg_next_pc [8]),
	.datab(gnd),
	.datac(\cpu|WideOr26~combout ),
	.datad(\cpu|Selector181~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector181~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector181~1 .lut_mask = 16'hFFA0;
defparam \cpu|Selector181~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N17
dffeas \cpu|reg_next_pc[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[8]~47_combout ),
	.asdata(\cpu|Selector181~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[8] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
fiftyfivenm_lcell_comb \cpu|next_pc[8]~7 (
// Equation(s):
// \cpu|next_pc[8]~7_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & ((\cpu|reg_out [8]))) # (!\cpu|latched_store~q  & (\cpu|reg_next_pc [8])))) # (!\cpu|latched_branch~q  & (\cpu|reg_next_pc [8]))

	.dataa(\cpu|reg_next_pc [8]),
	.datab(\cpu|latched_branch~q ),
	.datac(\cpu|latched_store~q ),
	.datad(\cpu|reg_out [8]),
	.cin(gnd),
	.combout(\cpu|next_pc[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[8]~7 .lut_mask = 16'hEA2A;
defparam \cpu|next_pc[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N15
dffeas \cpu|mem_addr[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[8]~42_combout ),
	.asdata(\cpu|reg_op1 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[8] .is_wysiwyg = "true";
defparam \cpu|mem_addr[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X26_Y10_N0
fiftyfivenm_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "hx8kdemo_fw.hex";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F28B1A22202A00C8B28B9A220C80CA231004100440A92A8000080000000000000004;
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N30
fiftyfivenm_lcell_comb \cpu|mem_la_wdata[14]~9 (
// Equation(s):
// \cpu|mem_la_wdata[14]~9_combout  = (\cpu|mem_wordsize.10~q  & (\cpu|reg_op2 [6])) # (!\cpu|mem_wordsize.10~q  & ((\cpu|reg_op2 [14])))

	.dataa(\cpu|reg_op2 [6]),
	.datab(\cpu|reg_op2 [14]),
	.datac(gnd),
	.datad(\cpu|mem_wordsize.10~q ),
	.cin(gnd),
	.combout(\cpu|mem_la_wdata[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_wdata[14]~9 .lut_mask = 16'hAACC;
defparam \cpu|mem_la_wdata[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N31
dffeas \cpu|mem_wdata[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_la_wdata[14]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[14] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X8_Y9_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\ram_wren~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|mem_wdata [30],\cpu|mem_wdata [14]}),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_bkf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N6
fiftyfivenm_lcell_comb \mem_rdata[14]~52 (
// Equation(s):
// \mem_rdata[14]~52_combout  = (\mem_rdata[21]~9_combout  & ((\mem_rdata[21]~8_combout  & (\rom_inst|altsyncram_component|auto_generated|q_a [14])) # (!\mem_rdata[21]~8_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [14]))))) # 
// (!\mem_rdata[21]~9_combout  & (((\mem_rdata[21]~8_combout ))))

	.dataa(\mem_rdata[21]~9_combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(\mem_rdata[21]~8_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\mem_rdata[14]~52_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[14]~52 .lut_mask = 16'hDAD0;
defparam \mem_rdata[14]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N2
fiftyfivenm_lcell_comb \seg2_reg~29 (
// Equation(s):
// \seg2_reg~29_combout  = (\cpu|mem_wdata [14] & (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & \pll_inst|altpll_component|auto_generated|wire_pll1_locked ))

	.dataa(gnd),
	.datab(\cpu|mem_wdata [14]),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\seg2_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg~29 .lut_mask = 16'hC000;
defparam \seg2_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N9
dffeas \simpleuart|cfg_divider[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simpleuart|cfg_divider[15]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [14]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[14] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N12
fiftyfivenm_lcell_comb \seg1_reg[14]~feeder (
// Equation(s):
// \seg1_reg[14]~feeder_combout  = \seg2_reg~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\seg2_reg~29_combout ),
	.cin(gnd),
	.combout(\seg1_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \seg1_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \seg1_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N13
dffeas \seg1_reg[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg1_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seg1_reg[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[14] .is_wysiwyg = "true";
defparam \seg1_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N30
fiftyfivenm_lcell_comb \led_reg~22 (
// Equation(s):
// \led_reg~22_combout  = (\cpu|mem_wdata [14]) # ((!\pll_inst|altpll_component|auto_generated|wire_pll1_locked ) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ))

	.dataa(gnd),
	.datab(\cpu|mem_wdata [14]),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\led_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~22 .lut_mask = 16'hCFFF;
defparam \led_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N31
dffeas \led_reg[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_reg[8]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[14] .is_wysiwyg = "true";
defparam \led_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N28
fiftyfivenm_lcell_comb \mem_rdata[14]~50 (
// Equation(s):
// \mem_rdata[14]~50_combout  = (\mem_rdata[21]~5_combout  & (((\mem_rdata[21]~3_combout )) # (!\simpleuart|recv_buf_valid~q ))) # (!\mem_rdata[21]~5_combout  & (((led_reg[14] & !\mem_rdata[21]~3_combout ))))

	.dataa(\simpleuart|recv_buf_valid~q ),
	.datab(\mem_rdata[21]~5_combout ),
	.datac(led_reg[14]),
	.datad(\mem_rdata[21]~3_combout ),
	.cin(gnd),
	.combout(\mem_rdata[14]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[14]~50 .lut_mask = 16'hCC74;
defparam \mem_rdata[14]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N29
dffeas \seg2_reg[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[12]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[14] .is_wysiwyg = "true";
defparam \seg2_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N28
fiftyfivenm_lcell_comb \mem_rdata[14]~51 (
// Equation(s):
// \mem_rdata[14]~51_combout  = (\mem_rdata[14]~50_combout  & ((seg1_reg[14]) # ((!\mem_rdata[21]~2_combout )))) # (!\mem_rdata[14]~50_combout  & (((seg2_reg[14] & \mem_rdata[21]~2_combout ))))

	.dataa(seg1_reg[14]),
	.datab(\mem_rdata[14]~50_combout ),
	.datac(seg2_reg[14]),
	.datad(\mem_rdata[21]~2_combout ),
	.cin(gnd),
	.combout(\mem_rdata[14]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[14]~51 .lut_mask = 16'hB8CC;
defparam \mem_rdata[14]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N8
fiftyfivenm_lcell_comb \mem_rdata[14] (
// Equation(s):
// mem_rdata[14] = (\mem_rdata[14]~52_combout  & (((\simpleuart|cfg_divider [14])) # (!\mem_rdata[21]~10_combout ))) # (!\mem_rdata[14]~52_combout  & (\mem_rdata[21]~10_combout  & ((\mem_rdata[14]~51_combout ))))

	.dataa(\mem_rdata[14]~52_combout ),
	.datab(\mem_rdata[21]~10_combout ),
	.datac(\simpleuart|cfg_divider [14]),
	.datad(\mem_rdata[14]~51_combout ),
	.cin(gnd),
	.combout(mem_rdata[14]),
	.cout());
// synopsys translate_off
defparam \mem_rdata[14] .lut_mask = 16'hE6A2;
defparam \mem_rdata[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N14
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[30]~34 (
// Equation(s):
// \cpu|mem_rdata_latched[30]~34_combout  = (\cpu|mem_rdata_latched[30]~33_combout  & ((mem_rdata[14]) # ((!\cpu|mem_xfer~combout )))) # (!\cpu|mem_rdata_latched[30]~33_combout  & (((\cpu|mem_xfer~combout  & mem_rdata[30]))))

	.dataa(\cpu|mem_rdata_latched[30]~33_combout ),
	.datab(mem_rdata[14]),
	.datac(\cpu|mem_xfer~combout ),
	.datad(mem_rdata[30]),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[30]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[30]~34 .lut_mask = 16'hDA8A;
defparam \cpu|mem_rdata_latched[30]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N24
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[30]~3 (
// Equation(s):
// \cpu|mem_rdata_q[30]~3_combout  = (\cpu|mem_xfer~combout  & ((\cpu|mem_rdata_latched[30]~34_combout ))) # (!\cpu|mem_xfer~combout  & (\cpu|mem_rdata_q [30]))

	.dataa(\cpu|mem_xfer~combout ),
	.datab(gnd),
	.datac(\cpu|mem_rdata_q [30]),
	.datad(\cpu|mem_rdata_latched[30]~34_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[30]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[30]~3 .lut_mask = 16'hFA50;
defparam \cpu|mem_rdata_q[30]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N20
fiftyfivenm_lcell_comb \cpu|mem_rdata_q~34 (
// Equation(s):
// \cpu|mem_rdata_q~34_combout  = (\cpu|mem_rdata_q[30]~3_combout  & ((\cpu|decoded_imm_uj[13]~11_combout ) # ((!\cpu|decoded_imm_uj[14]~12_combout  & \cpu|decoded_imm_uj[15]~13_combout ))))

	.dataa(\cpu|decoded_imm_uj[14]~12_combout ),
	.datab(\cpu|decoded_imm_uj[15]~13_combout ),
	.datac(\cpu|decoded_imm_uj[13]~11_combout ),
	.datad(\cpu|mem_rdata_q[30]~3_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q~34 .lut_mask = 16'hF400;
defparam \cpu|mem_rdata_q~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N2
fiftyfivenm_lcell_comb \cpu|Mux30~0 (
// Equation(s):
// \cpu|Mux30~0_combout  = (\cpu|mem_rdata_q[30]~3_combout  & ((\cpu|decoded_imm_uj[13]~11_combout ) # ((!\cpu|mem_rdata_q~32_combout  & \cpu|WideOr3~0_combout ))))

	.dataa(\cpu|decoded_imm_uj[13]~11_combout ),
	.datab(\cpu|mem_rdata_q[30]~3_combout ),
	.datac(\cpu|mem_rdata_q~32_combout ),
	.datad(\cpu|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~0 .lut_mask = 16'h8C88;
defparam \cpu|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N6
fiftyfivenm_lcell_comb \cpu|Mux45~0 (
// Equation(s):
// \cpu|Mux45~0_combout  = (\cpu|mem_rdata_latched[1]~40_combout  & (((\cpu|mem_rdata_latched[0]~22_combout ) # (\cpu|Mux30~0_combout )))) # (!\cpu|mem_rdata_latched[1]~40_combout  & (\cpu|mem_rdata_q~34_combout  & (!\cpu|mem_rdata_latched[0]~22_combout )))

	.dataa(\cpu|mem_rdata_latched[1]~40_combout ),
	.datab(\cpu|mem_rdata_q~34_combout ),
	.datac(\cpu|mem_rdata_latched[0]~22_combout ),
	.datad(\cpu|Mux30~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux45~0 .lut_mask = 16'hAEA4;
defparam \cpu|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N20
fiftyfivenm_lcell_comb \cpu|Mux26~0 (
// Equation(s):
// \cpu|Mux26~0_combout  = (!\cpu|decoded_imm_uj[13]~11_combout  & \cpu|decoded_imm_uj[15]~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|decoded_imm_uj[13]~11_combout ),
	.datad(\cpu|decoded_imm_uj[15]~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux26~0 .lut_mask = 16'h0F00;
defparam \cpu|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N26
fiftyfivenm_lcell_comb \cpu|Mux15~2 (
// Equation(s):
// \cpu|Mux15~2_combout  = (\cpu|decoded_rd[3]~1_combout  & (\cpu|Mux26~0_combout  & ((\cpu|Mux15~1_combout ) # (!\cpu|decoded_rd[4]~0_combout ))))

	.dataa(\cpu|decoded_rd[4]~0_combout ),
	.datab(\cpu|decoded_rd[3]~1_combout ),
	.datac(\cpu|Mux26~0_combout ),
	.datad(\cpu|Mux15~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~2 .lut_mask = 16'hC040;
defparam \cpu|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N30
fiftyfivenm_lcell_comb \cpu|Mux8~1 (
// Equation(s):
// \cpu|Mux8~1_combout  = (\cpu|decoded_imm_uj[13]~11_combout  & \cpu|mem_rdata_q[30]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|decoded_imm_uj[13]~11_combout ),
	.datad(\cpu|mem_rdata_q[30]~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~1 .lut_mask = 16'hF000;
defparam \cpu|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N12
fiftyfivenm_lcell_comb \cpu|Mux15~0 (
// Equation(s):
// \cpu|Mux15~0_combout  = (\cpu|mem_rdata_q[17]~4_combout  & (((\cpu|decoded_rd[3]~1_combout  & \cpu|mem_rdata_q[30]~3_combout )) # (!\cpu|mem_rdata_q[21]~33_combout )))

	.dataa(\cpu|decoded_rd[3]~1_combout ),
	.datab(\cpu|mem_rdata_q[30]~3_combout ),
	.datac(\cpu|mem_rdata_q[17]~4_combout ),
	.datad(\cpu|mem_rdata_q[21]~33_combout ),
	.cin(gnd),
	.combout(\cpu|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~0 .lut_mask = 16'h80F0;
defparam \cpu|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N16
fiftyfivenm_lcell_comb \cpu|Mux15~3 (
// Equation(s):
// \cpu|Mux15~3_combout  = (\cpu|Mux15~0_combout ) # ((!\cpu|decoded_imm_uj[14]~12_combout  & ((\cpu|Mux15~2_combout ) # (\cpu|Mux8~1_combout ))))

	.dataa(\cpu|decoded_imm_uj[14]~12_combout ),
	.datab(\cpu|Mux15~2_combout ),
	.datac(\cpu|Mux8~1_combout ),
	.datad(\cpu|Mux15~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~3 .lut_mask = 16'hFF54;
defparam \cpu|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N8
fiftyfivenm_lcell_comb \cpu|Mux45~1 (
// Equation(s):
// \cpu|Mux45~1_combout  = (\cpu|Mux45~0_combout  & ((\cpu|mem_rdata_q[30]~3_combout ) # ((!\cpu|mem_rdata_latched[0]~22_combout )))) # (!\cpu|Mux45~0_combout  & (((\cpu|mem_rdata_latched[0]~22_combout  & \cpu|Mux15~3_combout ))))

	.dataa(\cpu|Mux45~0_combout ),
	.datab(\cpu|mem_rdata_q[30]~3_combout ),
	.datac(\cpu|mem_rdata_latched[0]~22_combout ),
	.datad(\cpu|Mux15~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux45~1 .lut_mask = 16'hDA8A;
defparam \cpu|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y3_N25
dffeas \cpu|mem_rdata_q[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_rdata_q[30]~3_combout ),
	.asdata(\cpu|Mux45~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[30] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N24
fiftyfivenm_lcell_comb \cpu|Equal34~2 (
// Equation(s):
// \cpu|Equal34~2_combout  = (!\cpu|mem_rdata_q [30] & (!\cpu|mem_rdata_q [31] & !\cpu|mem_rdata_q [27]))

	.dataa(\cpu|mem_rdata_q [30]),
	.datab(gnd),
	.datac(\cpu|mem_rdata_q [31]),
	.datad(\cpu|mem_rdata_q [27]),
	.cin(gnd),
	.combout(\cpu|Equal34~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal34~2 .lut_mask = 16'h0005;
defparam \cpu|Equal34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N12
fiftyfivenm_lcell_comb \cpu|instr_ecall_ebreak~2 (
// Equation(s):
// \cpu|instr_ecall_ebreak~2_combout  = (\cpu|Equal34~2_combout  & (!\cpu|mem_rdata_q [21] & \cpu|instr_rdinstr~4_combout ))

	.dataa(gnd),
	.datab(\cpu|Equal34~2_combout ),
	.datac(\cpu|mem_rdata_q [21]),
	.datad(\cpu|instr_rdinstr~4_combout ),
	.cin(gnd),
	.combout(\cpu|instr_ecall_ebreak~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_ecall_ebreak~2 .lut_mask = 16'h0C00;
defparam \cpu|instr_ecall_ebreak~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N0
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[9]~13 (
// Equation(s):
// \cpu|mem_rdata_q[9]~13_combout  = (\cpu|mem_xfer~combout  & ((\cpu|decoded_imm_uj[8]~7_combout ))) # (!\cpu|mem_xfer~combout  & (\cpu|mem_rdata_q [9]))

	.dataa(gnd),
	.datab(\cpu|mem_xfer~combout ),
	.datac(\cpu|mem_rdata_q [9]),
	.datad(\cpu|decoded_imm_uj[8]~7_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[9]~13 .lut_mask = 16'hFC30;
defparam \cpu|mem_rdata_q[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N16
fiftyfivenm_lcell_comb \cpu|Mux61~2 (
// Equation(s):
// \cpu|Mux61~2_combout  = (\cpu|mem_rdata_latched[0]~22_combout  & (((\cpu|decoded_imm_uj[2]~1_combout )))) # (!\cpu|mem_rdata_latched[0]~22_combout  & (\cpu|Decoder5~2_combout  & ((\cpu|decoded_imm_uj[15]~13_combout ))))

	.dataa(\cpu|Decoder5~2_combout ),
	.datab(\cpu|decoded_imm_uj[2]~1_combout ),
	.datac(\cpu|mem_rdata_latched[0]~22_combout ),
	.datad(\cpu|decoded_imm_uj[15]~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux61~2 .lut_mask = 16'hCAC0;
defparam \cpu|Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N26
fiftyfivenm_lcell_comb \cpu|Mux61~3 (
// Equation(s):
// \cpu|Mux61~3_combout  = (\cpu|mem_rdata_latched[1]~40_combout  & ((\cpu|mem_rdata_latched[0]~22_combout ) # ((\cpu|decoded_imm_uj[8]~7_combout )))) # (!\cpu|mem_rdata_latched[1]~40_combout  & (!\cpu|mem_rdata_latched[0]~22_combout  & 
// (\cpu|mem_rdata_q[16]~5_combout )))

	.dataa(\cpu|mem_rdata_latched[1]~40_combout ),
	.datab(\cpu|mem_rdata_latched[0]~22_combout ),
	.datac(\cpu|mem_rdata_q[16]~5_combout ),
	.datad(\cpu|decoded_imm_uj[8]~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux61~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux61~3 .lut_mask = 16'hBA98;
defparam \cpu|Mux61~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N8
fiftyfivenm_lcell_comb \cpu|Mux61~5 (
// Equation(s):
// \cpu|Mux61~5_combout  = (\cpu|Mux61~3_combout  & (!\cpu|mem_rdata_latched[0]~22_combout )) # (!\cpu|Mux61~3_combout  & (\cpu|mem_rdata_latched[0]~22_combout  & (\cpu|decoded_imm_uj[14]~12_combout  & \cpu|decoded_imm_uj[15]~13_combout )))

	.dataa(\cpu|Mux61~3_combout ),
	.datab(\cpu|mem_rdata_latched[0]~22_combout ),
	.datac(\cpu|decoded_imm_uj[14]~12_combout ),
	.datad(\cpu|decoded_imm_uj[15]~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux61~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux61~5 .lut_mask = 16'h6222;
defparam \cpu|Mux61~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N4
fiftyfivenm_lcell_comb \cpu|Mux61~4 (
// Equation(s):
// \cpu|Mux61~4_combout  = (\cpu|mem_rdata_latched[0]~22_combout  & ((\cpu|Mux61~5_combout  & (\cpu|Mux61~2_combout )) # (!\cpu|Mux61~5_combout  & ((\cpu|mem_rdata_q[9]~13_combout ))))) # (!\cpu|mem_rdata_latched[0]~22_combout  & ((\cpu|Mux61~2_combout  & 
// (\cpu|Mux61~5_combout )) # (!\cpu|Mux61~2_combout  & ((\cpu|mem_rdata_q[9]~13_combout )))))

	.dataa(\cpu|mem_rdata_latched[0]~22_combout ),
	.datab(\cpu|Mux61~2_combout ),
	.datac(\cpu|Mux61~5_combout ),
	.datad(\cpu|mem_rdata_q[9]~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux61~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux61~4 .lut_mask = 16'hDBC0;
defparam \cpu|Mux61~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N1
dffeas \cpu|mem_rdata_q[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_rdata_q[9]~13_combout ),
	.asdata(\cpu|Mux61~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[9] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N24
fiftyfivenm_lcell_comb \cpu|instr_ecall_ebreak~0 (
// Equation(s):
// \cpu|instr_ecall_ebreak~0_combout  = (!\cpu|mem_rdata_q [14] & (!\cpu|mem_rdata_q [8] & (!\cpu|mem_rdata_q [7] & !\cpu|mem_rdata_q [13])))

	.dataa(\cpu|mem_rdata_q [14]),
	.datab(\cpu|mem_rdata_q [8]),
	.datac(\cpu|mem_rdata_q [7]),
	.datad(\cpu|mem_rdata_q [13]),
	.cin(gnd),
	.combout(\cpu|instr_ecall_ebreak~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_ecall_ebreak~0 .lut_mask = 16'h0001;
defparam \cpu|instr_ecall_ebreak~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N26
fiftyfivenm_lcell_comb \cpu|instr_ecall_ebreak~1 (
// Equation(s):
// \cpu|instr_ecall_ebreak~1_combout  = (!\cpu|mem_rdata_q [9] & (!\cpu|mem_rdata_q [11] & (!\cpu|mem_rdata_q [10] & \cpu|instr_ecall_ebreak~0_combout )))

	.dataa(\cpu|mem_rdata_q [9]),
	.datab(\cpu|mem_rdata_q [11]),
	.datac(\cpu|mem_rdata_q [10]),
	.datad(\cpu|instr_ecall_ebreak~0_combout ),
	.cin(gnd),
	.combout(\cpu|instr_ecall_ebreak~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_ecall_ebreak~1 .lut_mask = 16'h0100;
defparam \cpu|instr_ecall_ebreak~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N6
fiftyfivenm_lcell_comb \cpu|instr_ecall_ebreak~3 (
// Equation(s):
// \cpu|instr_ecall_ebreak~3_combout  = (!\cpu|mem_rdata_q [0] & (!\cpu|mem_rdata_q [3] & (\cpu|mem_rdata_q [12] & \cpu|mem_rdata_q [15])))

	.dataa(\cpu|mem_rdata_q [0]),
	.datab(\cpu|mem_rdata_q [3]),
	.datac(\cpu|mem_rdata_q [12]),
	.datad(\cpu|mem_rdata_q [15]),
	.cin(gnd),
	.combout(\cpu|instr_ecall_ebreak~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_ecall_ebreak~3 .lut_mask = 16'h1000;
defparam \cpu|instr_ecall_ebreak~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N4
fiftyfivenm_lcell_comb \cpu|instr_ecall_ebreak~4 (
// Equation(s):
// \cpu|instr_ecall_ebreak~4_combout  = (\cpu|instr_ecall_ebreak~1_combout  & ((\cpu|instr_ecall_ebreak~2_combout ) # ((\cpu|Equal44~1_combout  & \cpu|instr_ecall_ebreak~3_combout ))))

	.dataa(\cpu|instr_ecall_ebreak~2_combout ),
	.datab(\cpu|Equal44~1_combout ),
	.datac(\cpu|instr_ecall_ebreak~1_combout ),
	.datad(\cpu|instr_ecall_ebreak~3_combout ),
	.cin(gnd),
	.combout(\cpu|instr_ecall_ebreak~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_ecall_ebreak~4 .lut_mask = 16'hE0A0;
defparam \cpu|instr_ecall_ebreak~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N5
dffeas \cpu|instr_ecall_ebreak (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_ecall_ebreak~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_ecall_ebreak~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_ecall_ebreak .is_wysiwyg = "true";
defparam \cpu|instr_ecall_ebreak .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N20
fiftyfivenm_lcell_comb \cpu|reg_out[2]~15 (
// Equation(s):
// \cpu|reg_out[2]~15_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & !\cpu|WideNor2~17_combout )

	.dataa(gnd),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(gnd),
	.datad(\cpu|WideNor2~17_combout ),
	.cin(gnd),
	.combout(\cpu|reg_out[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_out[2]~15 .lut_mask = 16'h00CC;
defparam \cpu|reg_out[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N14
fiftyfivenm_lcell_comb \cpu|Selector539~1 (
// Equation(s):
// \cpu|Selector539~1_combout  = (\cpu|reg_out[2]~15_combout  & (!\cpu|always18~6_combout  & (\cpu|Selector539~0_combout ))) # (!\cpu|reg_out[2]~15_combout  & (((\cpu|pcpi_valid~q ))))

	.dataa(\cpu|always18~6_combout ),
	.datab(\cpu|Selector539~0_combout ),
	.datac(\cpu|pcpi_valid~q ),
	.datad(\cpu|reg_out[2]~15_combout ),
	.cin(gnd),
	.combout(\cpu|Selector539~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector539~1 .lut_mask = 16'h44F0;
defparam \cpu|Selector539~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N15
dffeas \cpu|pcpi_valid (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector539~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_valid .is_wysiwyg = "true";
defparam \cpu|pcpi_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N24
fiftyfivenm_lcell_comb \cpu|always18~9 (
// Equation(s):
// \cpu|always18~9_combout  = (!\cpu|pcpi_div|pcpi_wait~q  & (\pll_inst|altpll_component|auto_generated|locked~0_combout  & (!\cpu|pcpi_mul|pcpi_wait~q  & \cpu|pcpi_valid~q )))

	.dataa(\cpu|pcpi_div|pcpi_wait~q ),
	.datab(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datac(\cpu|pcpi_mul|pcpi_wait~q ),
	.datad(\cpu|pcpi_valid~q ),
	.cin(gnd),
	.combout(\cpu|always18~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|always18~9 .lut_mask = 16'h0400;
defparam \cpu|always18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N28
fiftyfivenm_lcell_comb \cpu|pcpi_timeout_counter[3]~3 (
// Equation(s):
// \cpu|pcpi_timeout_counter[3]~3_combout  = ((\cpu|pcpi_timeout_counter [3] & ((\cpu|pcpi_timeout_counter [2]) # (!\cpu|Add4~0_combout )))) # (!\cpu|always18~9_combout )

	.dataa(\cpu|Add4~0_combout ),
	.datab(\cpu|always18~9_combout ),
	.datac(\cpu|pcpi_timeout_counter [3]),
	.datad(\cpu|pcpi_timeout_counter [2]),
	.cin(gnd),
	.combout(\cpu|pcpi_timeout_counter[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_timeout_counter[3]~3 .lut_mask = 16'hF373;
defparam \cpu|pcpi_timeout_counter[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N29
dffeas \cpu|pcpi_timeout_counter[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_timeout_counter[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_timeout_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_timeout_counter[3] .is_wysiwyg = "true";
defparam \cpu|pcpi_timeout_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N6
fiftyfivenm_lcell_comb \cpu|pcpi_timeout_counter[2]~4 (
// Equation(s):
// \cpu|pcpi_timeout_counter[2]~4_combout  = ((\cpu|Add4~0_combout  & (\cpu|pcpi_timeout_counter [3] & !\cpu|pcpi_timeout_counter [2])) # (!\cpu|Add4~0_combout  & ((\cpu|pcpi_timeout_counter [2])))) # (!\cpu|always18~9_combout )

	.dataa(\cpu|Add4~0_combout ),
	.datab(\cpu|pcpi_timeout_counter [3]),
	.datac(\cpu|pcpi_timeout_counter [2]),
	.datad(\cpu|always18~9_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_timeout_counter[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_timeout_counter[2]~4 .lut_mask = 16'h58FF;
defparam \cpu|pcpi_timeout_counter[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N7
dffeas \cpu|pcpi_timeout_counter[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_timeout_counter[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_timeout_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_timeout_counter[2] .is_wysiwyg = "true";
defparam \cpu|pcpi_timeout_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N2
fiftyfivenm_lcell_comb \cpu|pcpi_timeout_counter[0]~0 (
// Equation(s):
// \cpu|pcpi_timeout_counter[0]~0_combout  = (!\cpu|pcpi_timeout_counter [2] & (!\cpu|pcpi_timeout_counter [3] & (\cpu|Add4~0_combout  & \cpu|always18~9_combout )))

	.dataa(\cpu|pcpi_timeout_counter [2]),
	.datab(\cpu|pcpi_timeout_counter [3]),
	.datac(\cpu|Add4~0_combout ),
	.datad(\cpu|always18~9_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_timeout_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_timeout_counter[0]~0 .lut_mask = 16'h1000;
defparam \cpu|pcpi_timeout_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
fiftyfivenm_lcell_comb \cpu|pcpi_timeout_counter[0]~2 (
// Equation(s):
// \cpu|pcpi_timeout_counter[0]~2_combout  = ((!\cpu|pcpi_timeout_counter[0]~0_combout  & !\cpu|pcpi_timeout_counter [0])) # (!\cpu|always18~9_combout )

	.dataa(gnd),
	.datab(\cpu|pcpi_timeout_counter[0]~0_combout ),
	.datac(\cpu|pcpi_timeout_counter [0]),
	.datad(\cpu|always18~9_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_timeout_counter[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_timeout_counter[0]~2 .lut_mask = 16'h03FF;
defparam \cpu|pcpi_timeout_counter[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N17
dffeas \cpu|pcpi_timeout_counter[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_timeout_counter[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_timeout_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_timeout_counter[0] .is_wysiwyg = "true";
defparam \cpu|pcpi_timeout_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N22
fiftyfivenm_lcell_comb \cpu|pcpi_timeout_counter[1]~1 (
// Equation(s):
// \cpu|pcpi_timeout_counter[1]~1_combout  = (!\cpu|pcpi_timeout_counter[0]~0_combout  & ((\cpu|pcpi_timeout_counter [0] $ (!\cpu|pcpi_timeout_counter [1])) # (!\cpu|always18~9_combout )))

	.dataa(\cpu|always18~9_combout ),
	.datab(\cpu|pcpi_timeout_counter [0]),
	.datac(\cpu|pcpi_timeout_counter [1]),
	.datad(\cpu|pcpi_timeout_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_timeout_counter[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_timeout_counter[1]~1 .lut_mask = 16'h00D7;
defparam \cpu|pcpi_timeout_counter[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N23
dffeas \cpu|pcpi_timeout_counter[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_timeout_counter[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_timeout_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_timeout_counter[1] .is_wysiwyg = "true";
defparam \cpu|pcpi_timeout_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N26
fiftyfivenm_lcell_comb \cpu|Add4~0 (
// Equation(s):
// \cpu|Add4~0_combout  = (!\cpu|pcpi_timeout_counter [0] & !\cpu|pcpi_timeout_counter [1])

	.dataa(gnd),
	.datab(\cpu|pcpi_timeout_counter [0]),
	.datac(\cpu|pcpi_timeout_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~0 .lut_mask = 16'h0303;
defparam \cpu|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N18
fiftyfivenm_lcell_comb \cpu|pcpi_timeout~0 (
// Equation(s):
// \cpu|pcpi_timeout~0_combout  = (\cpu|Add4~0_combout  & (!\cpu|pcpi_timeout_counter [3] & (\pll_inst|altpll_component|auto_generated|locked~0_combout  & !\cpu|pcpi_timeout_counter [2])))

	.dataa(\cpu|Add4~0_combout ),
	.datab(\cpu|pcpi_timeout_counter [3]),
	.datac(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datad(\cpu|pcpi_timeout_counter [2]),
	.cin(gnd),
	.combout(\cpu|pcpi_timeout~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_timeout~0 .lut_mask = 16'h0020;
defparam \cpu|pcpi_timeout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N19
dffeas \cpu|pcpi_timeout (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_timeout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_timeout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_timeout .is_wysiwyg = "true";
defparam \cpu|pcpi_timeout .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N2
fiftyfivenm_lcell_comb \cpu|always18~6 (
// Equation(s):
// \cpu|always18~6_combout  = (\cpu|instr_ecall_ebreak~q ) # (\cpu|pcpi_timeout~q )

	.dataa(\cpu|instr_ecall_ebreak~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_timeout~q ),
	.cin(gnd),
	.combout(\cpu|always18~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|always18~6 .lut_mask = 16'hFFAA;
defparam \cpu|always18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N0
fiftyfivenm_lcell_comb \cpu|Selector474~0 (
// Equation(s):
// \cpu|Selector474~0_combout  = (!\cpu|WideNor2~17_combout  & (\cpu|Selector539~0_combout  & (\cpu|cpu_state.cpu_state_ld_rs1~q  & \cpu|always18~6_combout )))

	.dataa(\cpu|WideNor2~17_combout ),
	.datab(\cpu|Selector539~0_combout ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|always18~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector474~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector474~0 .lut_mask = 16'h4000;
defparam \cpu|Selector474~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N4
fiftyfivenm_lcell_comb \cpu|cpu_state~27 (
// Equation(s):
// \cpu|cpu_state~27_combout  = ((\cpu|cpu_state.cpu_state_trap~q ) # ((\cpu|Selector474~0_combout  & \cpu|always18~7_combout ))) # (!\cpu|cpu_state~22_combout )

	.dataa(\cpu|cpu_state~22_combout ),
	.datab(\cpu|Selector474~0_combout ),
	.datac(\cpu|cpu_state.cpu_state_trap~q ),
	.datad(\cpu|always18~7_combout ),
	.cin(gnd),
	.combout(\cpu|cpu_state~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu_state~27 .lut_mask = 16'hFDF5;
defparam \cpu|cpu_state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N5
dffeas \cpu|cpu_state.cpu_state_trap (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|cpu_state~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu_state.cpu_state_trap~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu_state.cpu_state_trap .is_wysiwyg = "true";
defparam \cpu|cpu_state.cpu_state_trap .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N10
fiftyfivenm_lcell_comb \cpu|trap~0 (
// Equation(s):
// \cpu|trap~0_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\cpu|cpu_state.cpu_state_trap~q  & \pll_inst|altpll_component|auto_generated|wire_pll1_locked ))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\cpu|cpu_state.cpu_state_trap~q ),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\cpu|trap~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|trap~0 .lut_mask = 16'hA000;
defparam \cpu|trap~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N11
dffeas \cpu|trap (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|trap~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|trap~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|trap .is_wysiwyg = "true";
defparam \cpu|trap .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N28
fiftyfivenm_lcell_comb \cpu|always5~0 (
// Equation(s):
// \cpu|always5~0_combout  = ((\cpu|trap~q ) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(gnd),
	.datad(\cpu|trap~q ),
	.cin(gnd),
	.combout(\cpu|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|always5~0 .lut_mask = 16'hFF77;
defparam \cpu|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N18
fiftyfivenm_lcell_comb \cpu|mem_16bit_buffer[1]~1 (
// Equation(s):
// \cpu|mem_16bit_buffer[1]~1_combout  = (\cpu|prefetched_high_word~1_combout  & (!\cpu|always5~0_combout  & ((\cpu|prefetched_high_word~4_combout ) # (\cpu|mem_16bit_buffer[1]~0_combout ))))

	.dataa(\cpu|prefetched_high_word~1_combout ),
	.datab(\cpu|prefetched_high_word~4_combout ),
	.datac(\cpu|mem_16bit_buffer[1]~0_combout ),
	.datad(\cpu|always5~0_combout ),
	.cin(gnd),
	.combout(\cpu|mem_16bit_buffer[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_16bit_buffer[1]~1 .lut_mask = 16'h00A8;
defparam \cpu|mem_16bit_buffer[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N15
dffeas \cpu|mem_16bit_buffer[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(mem_rdata[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|mem_16bit_buffer[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_16bit_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_16bit_buffer[9] .is_wysiwyg = "true";
defparam \cpu|mem_16bit_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N12
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[9]~16 (
// Equation(s):
// \cpu|mem_rdata_latched[9]~16_combout  = (\cpu|mem_la_firstword~1_combout  & ((\cpu|mem_la_firstword~0_combout  & (\cpu|mem_rdata_q [25])) # (!\cpu|mem_la_firstword~0_combout  & ((\cpu|mem_rdata_q [9]))))) # (!\cpu|mem_la_firstword~1_combout  & 
// (((\cpu|mem_rdata_q [9]))))

	.dataa(\cpu|mem_la_firstword~1_combout ),
	.datab(\cpu|mem_rdata_q [25]),
	.datac(\cpu|mem_rdata_q [9]),
	.datad(\cpu|mem_la_firstword~0_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[9]~16 .lut_mask = 16'hD8F0;
defparam \cpu|mem_rdata_latched[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[9]~15 (
// Equation(s):
// \cpu|mem_rdata_latched[9]~15_combout  = (\cpu|mem_xfer~combout  & ((\cpu|mem_la_firstword~2_combout  & (mem_rdata[25])) # (!\cpu|mem_la_firstword~2_combout  & ((mem_rdata[9])))))

	.dataa(\cpu|mem_xfer~combout ),
	.datab(\cpu|mem_la_firstword~2_combout ),
	.datac(mem_rdata[25]),
	.datad(mem_rdata[9]),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[9]~15 .lut_mask = 16'hA280;
defparam \cpu|mem_rdata_latched[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[9]~17 (
// Equation(s):
// \cpu|mem_rdata_latched[9]~17_combout  = (\cpu|mem_rdata_latched[9]~15_combout ) # ((\cpu|mem_rdata_latched[9]~16_combout  & !\cpu|mem_xfer~combout ))

	.dataa(\cpu|mem_rdata_latched[9]~16_combout ),
	.datab(gnd),
	.datac(\cpu|mem_xfer~combout ),
	.datad(\cpu|mem_rdata_latched[9]~15_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[9]~17 .lut_mask = 16'hFF0A;
defparam \cpu|mem_rdata_latched[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N4
fiftyfivenm_lcell_comb \cpu|decoded_imm_uj[8]~7 (
// Equation(s):
// \cpu|decoded_imm_uj[8]~7_combout  = (\cpu|mem_rdata_latched[15]~2_combout  & (\cpu|mem_16bit_buffer [9])) # (!\cpu|mem_rdata_latched[15]~2_combout  & ((\cpu|mem_rdata_latched[9]~17_combout )))

	.dataa(\cpu|mem_16bit_buffer [9]),
	.datab(\cpu|mem_rdata_latched[15]~2_combout ),
	.datac(gnd),
	.datad(\cpu|mem_rdata_latched[9]~17_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_imm_uj[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm_uj[8]~7 .lut_mask = 16'hBB88;
defparam \cpu|decoded_imm_uj[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N30
fiftyfivenm_lcell_comb \cpu|decoded_rd~19 (
// Equation(s):
// \cpu|decoded_rd~19_combout  = (\cpu|decoded_rd[2]~11_combout  & (\cpu|decoded_imm_uj[8]~7_combout  & ((\cpu|decoded_rd[2]~15_combout ) # (!\cpu|decoded_rd~13_combout )))) # (!\cpu|decoded_rd[2]~11_combout  & (((!\cpu|decoded_rd[2]~15_combout ))))

	.dataa(\cpu|decoded_rd~13_combout ),
	.datab(\cpu|decoded_rd[2]~15_combout ),
	.datac(\cpu|decoded_imm_uj[8]~7_combout ),
	.datad(\cpu|decoded_rd[2]~11_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rd~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rd~19 .lut_mask = 16'hD033;
defparam \cpu|decoded_rd~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N20
fiftyfivenm_lcell_comb \cpu|Mux70~0 (
// Equation(s):
// \cpu|Mux70~0_combout  = (!\cpu|decoded_imm_uj[13]~11_combout  & (\cpu|Mux69~4_combout  & \cpu|decoded_imm_uj[8]~7_combout ))

	.dataa(gnd),
	.datab(\cpu|decoded_imm_uj[13]~11_combout ),
	.datac(\cpu|Mux69~4_combout ),
	.datad(\cpu|decoded_imm_uj[8]~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux70~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux70~0 .lut_mask = 16'h3000;
defparam \cpu|Mux70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N30
fiftyfivenm_lcell_comb \cpu|decoded_rd~18 (
// Equation(s):
// \cpu|decoded_rd~18_combout  = (!\cpu|decoded_imm_uj[15]~13_combout  & (!\cpu|decoded_imm_uj[13]~11_combout  & \cpu|decoded_imm_uj[2]~1_combout ))

	.dataa(\cpu|decoded_imm_uj[15]~13_combout ),
	.datab(gnd),
	.datac(\cpu|decoded_imm_uj[13]~11_combout ),
	.datad(\cpu|decoded_imm_uj[2]~1_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rd~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rd~18 .lut_mask = 16'h0500;
defparam \cpu|decoded_rd~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N2
fiftyfivenm_lcell_comb \cpu|decoded_rd~20 (
// Equation(s):
// \cpu|decoded_rd~20_combout  = (\cpu|decoded_rd~19_combout  & (((\cpu|decoded_rd~18_combout ) # (!\cpu|decoded_rd[2]~12_combout )))) # (!\cpu|decoded_rd~19_combout  & (\cpu|Mux70~0_combout  & ((\cpu|decoded_rd[2]~12_combout ))))

	.dataa(\cpu|decoded_rd~19_combout ),
	.datab(\cpu|Mux70~0_combout ),
	.datac(\cpu|decoded_rd~18_combout ),
	.datad(\cpu|decoded_rd[2]~12_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rd~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rd~20 .lut_mask = 16'hE4AA;
defparam \cpu|decoded_rd~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N3
dffeas \cpu|decoded_rd[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_rd~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_rd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_rd[2] .is_wysiwyg = "true";
defparam \cpu|decoded_rd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N0
fiftyfivenm_lcell_comb \cpu|Selector432~0 (
// Equation(s):
// \cpu|Selector432~0_combout  = (!\cpu|always18~4_combout  & (!\cpu|cpu_state.cpu_state_exec~q  & \cpu|decoded_rd [2]))

	.dataa(\cpu|always18~4_combout ),
	.datab(\cpu|cpu_state.cpu_state_exec~q ),
	.datac(gnd),
	.datad(\cpu|decoded_rd [2]),
	.cin(gnd),
	.combout(\cpu|Selector432~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector432~0 .lut_mask = 16'h1100;
defparam \cpu|Selector432~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N1
dffeas \cpu|latched_rd[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector432~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|latched_rd[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|latched_rd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|latched_rd[2] .is_wysiwyg = "true";
defparam \cpu|latched_rd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N16
fiftyfivenm_lcell_comb \cpu|cpuregs_rtl_1_bypass[19]~feeder (
// Equation(s):
// \cpu|cpuregs_rtl_1_bypass[19]~feeder_combout  = \cpu|Selector151~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Selector151~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rtl_1_bypass[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[19]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpuregs_rtl_1_bypass[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N17
dffeas \cpu|cpuregs_rtl_1_bypass[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|cpuregs_rtl_1_bypass[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N16
fiftyfivenm_lcell_comb \cpu|reg_op2[6]~5 (
// Equation(s):
// \cpu|reg_op2[6]~5_combout  = (\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1_bypass [19]))) # (!\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1|auto_generated|ram_block1a6 ))

	.dataa(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a6 ),
	.datab(\cpu|cpuregs~7_combout ),
	.datac(gnd),
	.datad(\cpu|cpuregs_rtl_1_bypass [19]),
	.cin(gnd),
	.combout(\cpu|reg_op2[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[6]~5 .lut_mask = 16'hEE22;
defparam \cpu|reg_op2[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N17
dffeas \cpu|reg_op2[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[6]~5_combout ),
	.asdata(\cpu|decoded_imm [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|reg_op2[6]~39_combout ),
	.sload(\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[6] .is_wysiwyg = "true";
defparam \cpu|reg_op2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
fiftyfivenm_lcell_comb \cpu|mem_wdata[6]~feeder (
// Equation(s):
// \cpu|mem_wdata[6]~feeder_combout  = \cpu|reg_op2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|reg_op2 [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|mem_wdata[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[6]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|mem_wdata[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N27
dffeas \cpu|mem_wdata[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_wdata[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[6] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N26
fiftyfivenm_lcell_comb \seg1_reg~8 (
// Equation(s):
// \seg1_reg~8_combout  = (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & (\cpu|mem_wdata [6] & \pll_inst|altpll_component|auto_generated|pll_lock_sync~q ))

	.dataa(gnd),
	.datab(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\cpu|mem_wdata [6]),
	.datad(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\seg1_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \seg1_reg~8 .lut_mask = 16'hC000;
defparam \seg1_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N27
dffeas \simpleuart|cfg_divider[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg1_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|cfg_divider[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [6]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[6] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N11
dffeas \seg2_reg[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg1_reg~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[6] .is_wysiwyg = "true";
defparam \seg2_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N10
fiftyfivenm_lcell_comb \mem_rdata[6]~89 (
// Equation(s):
// \mem_rdata[6]~89_combout  = (seg2_reg[6] & \seg2_ready~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(seg2_reg[6]),
	.datad(\seg2_ready~q ),
	.cin(gnd),
	.combout(\mem_rdata[6]~89_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[6]~89 .lut_mask = 16'hF000;
defparam \mem_rdata[6]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N9
dffeas \seg1_reg[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg1_reg~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg1_reg[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[6] .is_wysiwyg = "true";
defparam \seg1_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N28
fiftyfivenm_lcell_comb \led_reg~14 (
// Equation(s):
// \led_reg~14_combout  = ((\cpu|mem_wdata [6]) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(gnd),
	.datab(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\cpu|mem_wdata [6]),
	.datad(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\led_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~14 .lut_mask = 16'hF3FF;
defparam \led_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N29
dffeas \led_reg[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_reg[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[6] .is_wysiwyg = "true";
defparam \led_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N11
dffeas \simpleuart|recv_buf_data[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\simpleuart|recv_buf_data~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simpleuart|recv_buf_data[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_buf_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_buf_data[6] .is_wysiwyg = "true";
defparam \simpleuart|recv_buf_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N10
fiftyfivenm_lcell_comb \mem_rdata[6]~90 (
// Equation(s):
// \mem_rdata[6]~90_combout  = (\mem_rdata[5]~77_combout  & ((\mem_rdata[21]~5_combout  & ((\simpleuart|recv_buf_data [6]))) # (!\mem_rdata[21]~5_combout  & (led_reg[6])))) # (!\mem_rdata[5]~77_combout  & (((\mem_rdata[21]~5_combout ))))

	.dataa(led_reg[6]),
	.datab(\mem_rdata[5]~77_combout ),
	.datac(\simpleuart|recv_buf_data [6]),
	.datad(\mem_rdata[21]~5_combout ),
	.cin(gnd),
	.combout(\mem_rdata[6]~90_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[6]~90 .lut_mask = 16'hF388;
defparam \mem_rdata[6]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N8
fiftyfivenm_lcell_comb \mem_rdata[6]~91 (
// Equation(s):
// \mem_rdata[6]~91_combout  = (\mem_rdata[21]~3_combout  & ((\mem_rdata[6]~90_combout  & ((seg1_reg[6]))) # (!\mem_rdata[6]~90_combout  & (\mem_rdata[6]~89_combout )))) # (!\mem_rdata[21]~3_combout  & (((\mem_rdata[6]~90_combout ))))

	.dataa(\mem_rdata[6]~89_combout ),
	.datab(\mem_rdata[21]~3_combout ),
	.datac(seg1_reg[6]),
	.datad(\mem_rdata[6]~90_combout ),
	.cin(gnd),
	.combout(\mem_rdata[6]~91_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[6]~91 .lut_mask = 16'hF388;
defparam \mem_rdata[6]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X8_Y3_N0
fiftyfivenm_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "hx8kdemo_fw.hex";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F78838A24A8EA08A138838A248A2820CA2028202800082A2020014000000000000000;
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N12
fiftyfivenm_lcell_comb \cpu|mem_la_wdata[22]~1 (
// Equation(s):
// \cpu|mem_la_wdata[22]~1_combout  = (\cpu|mem_wordsize.00~q  & (\cpu|reg_op2 [6])) # (!\cpu|mem_wordsize.00~q  & ((\cpu|reg_op2 [22])))

	.dataa(\cpu|reg_op2 [6]),
	.datab(\cpu|reg_op2 [22]),
	.datac(\cpu|mem_wordsize.00~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|mem_la_wdata[22]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_wdata[22]~1 .lut_mask = 16'hACAC;
defparam \cpu|mem_la_wdata[22]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N13
dffeas \cpu|mem_wdata[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_la_wdata[22]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[22] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[22] .power_up = "low";
// synopsys translate_on

// Location: M9K_X8_Y5_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\ram_wren~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|mem_wdata [22],\cpu|mem_wdata [6]}),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_bkf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N12
fiftyfivenm_lcell_comb \mem_rdata[6]~92 (
// Equation(s):
// \mem_rdata[6]~92_combout  = (\mem_rdata[21]~9_combout  & ((\mem_rdata[21]~8_combout  & (\rom_inst|altsyncram_component|auto_generated|q_a [6])) # (!\mem_rdata[21]~8_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [6]))))) # 
// (!\mem_rdata[21]~9_combout  & (((\mem_rdata[21]~8_combout ))))

	.dataa(\mem_rdata[21]~9_combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|q_a [6]),
	.datac(\mem_rdata[21]~8_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\mem_rdata[6]~92_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[6]~92 .lut_mask = 16'hDAD0;
defparam \mem_rdata[6]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N22
fiftyfivenm_lcell_comb \mem_rdata[6] (
// Equation(s):
// mem_rdata[6] = (\mem_rdata[21]~10_combout  & ((\mem_rdata[6]~92_combout  & (\simpleuart|cfg_divider [6])) # (!\mem_rdata[6]~92_combout  & ((\mem_rdata[6]~91_combout ))))) # (!\mem_rdata[21]~10_combout  & (((\mem_rdata[6]~92_combout ))))

	.dataa(\mem_rdata[21]~10_combout ),
	.datab(\simpleuart|cfg_divider [6]),
	.datac(\mem_rdata[6]~91_combout ),
	.datad(\mem_rdata[6]~92_combout ),
	.cin(gnd),
	.combout(mem_rdata[6]),
	.cout());
// synopsys translate_off
defparam \mem_rdata[6] .lut_mask = 16'hDDA0;
defparam \mem_rdata[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N18
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[22]~37 (
// Equation(s):
// \cpu|mem_rdata_latched[22]~37_combout  = (\cpu|mem_la_secondword~q  & ((\cpu|mem_rdata_q [6]) # ((\cpu|mem_xfer~combout )))) # (!\cpu|mem_la_secondword~q  & (((\cpu|mem_rdata_q [22] & !\cpu|mem_xfer~combout ))))

	.dataa(\cpu|mem_rdata_q [6]),
	.datab(\cpu|mem_la_secondword~q ),
	.datac(\cpu|mem_rdata_q [22]),
	.datad(\cpu|mem_xfer~combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[22]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[22]~37 .lut_mask = 16'hCCB8;
defparam \cpu|mem_rdata_latched[22]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[22]~38 (
// Equation(s):
// \cpu|mem_rdata_latched[22]~38_combout  = (\cpu|mem_xfer~combout  & ((\cpu|mem_rdata_latched[22]~37_combout  & (mem_rdata[6])) # (!\cpu|mem_rdata_latched[22]~37_combout  & ((mem_rdata[22]))))) # (!\cpu|mem_xfer~combout  & 
// (((\cpu|mem_rdata_latched[22]~37_combout ))))

	.dataa(mem_rdata[6]),
	.datab(\cpu|mem_xfer~combout ),
	.datac(\cpu|mem_rdata_latched[22]~37_combout ),
	.datad(mem_rdata[22]),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[22]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[22]~38 .lut_mask = 16'hBCB0;
defparam \cpu|mem_rdata_latched[22]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N26
fiftyfivenm_lcell_comb \cpu|decoded_rs2~10 (
// Equation(s):
// \cpu|decoded_rs2~10_combout  = (\cpu|mem_rdata_latched[22]~38_combout  & ((\cpu|Equal7~0_combout ) # ((\cpu|decoded_imm_uj[2]~1_combout  & \cpu|decoded_rs2~7_combout )))) # (!\cpu|mem_rdata_latched[22]~38_combout  & (((\cpu|decoded_imm_uj[2]~1_combout  & 
// \cpu|decoded_rs2~7_combout ))))

	.dataa(\cpu|mem_rdata_latched[22]~38_combout ),
	.datab(\cpu|Equal7~0_combout ),
	.datac(\cpu|decoded_imm_uj[2]~1_combout ),
	.datad(\cpu|decoded_rs2~7_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs2~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs2~10 .lut_mask = 16'hF888;
defparam \cpu|decoded_rs2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N27
dffeas \cpu|decoded_rs2[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_rs2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_rs2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_rs2[2] .is_wysiwyg = "true";
defparam \cpu|decoded_rs2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N10
fiftyfivenm_lcell_comb \cpu|WideOr23~0 (
// Equation(s):
// \cpu|WideOr23~0_combout  = (!\cpu|decoded_rs2 [2] & (!\cpu|decoded_rs2 [4] & (!\cpu|decoded_rs2 [3] & !\cpu|decoded_rs2 [1])))

	.dataa(\cpu|decoded_rs2 [2]),
	.datab(\cpu|decoded_rs2 [4]),
	.datac(\cpu|decoded_rs2 [3]),
	.datad(\cpu|decoded_rs2 [1]),
	.cin(gnd),
	.combout(\cpu|WideOr23~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr23~0 .lut_mask = 16'h0001;
defparam \cpu|WideOr23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N28
fiftyfivenm_lcell_comb \cpu|WideOr23 (
// Equation(s):
// \cpu|WideOr23~combout  = (!\cpu|decoded_rs2 [0] & \cpu|WideOr23~0_combout )

	.dataa(gnd),
	.datab(\cpu|decoded_rs2 [0]),
	.datac(gnd),
	.datad(\cpu|WideOr23~0_combout ),
	.cin(gnd),
	.combout(\cpu|WideOr23~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr23 .lut_mask = 16'h3300;
defparam \cpu|WideOr23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y7_N13
dffeas \cpu|cpuregs_rtl_1_bypass[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector152~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N12
fiftyfivenm_lcell_comb \cpu|reg_op2[5]~36 (
// Equation(s):
// \cpu|reg_op2[5]~36_combout  = (\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1_bypass [18]))) # (!\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1|auto_generated|ram_block1a5 ))

	.dataa(gnd),
	.datab(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a5 ),
	.datac(\cpu|cpuregs_rtl_1_bypass [18]),
	.datad(\cpu|cpuregs~7_combout ),
	.cin(gnd),
	.combout(\cpu|reg_op2[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[5]~36 .lut_mask = 16'hF0CC;
defparam \cpu|reg_op2[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
fiftyfivenm_lcell_comb \cpu|reg_op2[5]~37 (
// Equation(s):
// \cpu|reg_op2[5]~37_combout  = (!\cpu|WideOr23~combout  & (\cpu|reg_op2[5]~36_combout  & ((!\cpu|WideNor9~0_combout ) # (!\cpu|WideNor2~17_combout ))))

	.dataa(\cpu|WideOr23~combout ),
	.datab(\cpu|WideNor2~17_combout ),
	.datac(\cpu|reg_op2[5]~36_combout ),
	.datad(\cpu|WideNor9~0_combout ),
	.cin(gnd),
	.combout(\cpu|reg_op2[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[5]~37 .lut_mask = 16'h1050;
defparam \cpu|reg_op2[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N0
fiftyfivenm_lcell_comb \cpu|is_jalr_addi_slti_sltiu_xori_ori_andi~0 (
// Equation(s):
// \cpu|is_jalr_addi_slti_sltiu_xori_ori_andi~0_combout  = (\cpu|instr_jalr~q ) # ((\cpu|is_alu_reg_imm~q  & ((\cpu|mem_rdata_q [13]) # (!\cpu|mem_rdata_q [12]))))

	.dataa(\cpu|mem_rdata_q [13]),
	.datab(\cpu|mem_rdata_q [12]),
	.datac(\cpu|is_alu_reg_imm~q ),
	.datad(\cpu|instr_jalr~q ),
	.cin(gnd),
	.combout(\cpu|is_jalr_addi_slti_sltiu_xori_ori_andi~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|is_jalr_addi_slti_sltiu_xori_ori_andi~0 .lut_mask = 16'hFFB0;
defparam \cpu|is_jalr_addi_slti_sltiu_xori_ori_andi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N1
dffeas \cpu|is_jalr_addi_slti_sltiu_xori_ori_andi (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|is_jalr_addi_slti_sltiu_xori_ori_andi~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|is_jalr_addi_slti_sltiu_xori_ori_andi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|is_jalr_addi_slti_sltiu_xori_ori_andi .is_wysiwyg = "true";
defparam \cpu|is_jalr_addi_slti_sltiu_xori_ori_andi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
fiftyfivenm_lcell_comb \cpu|reg_op2[5]~35 (
// Equation(s):
// \cpu|reg_op2[5]~35_combout  = (\cpu|decoded_imm [5] & ((\cpu|is_lui_auipc_jal~q ) # ((!\cpu|is_slli_srli_srai~q  & \cpu|is_jalr_addi_slti_sltiu_xori_ori_andi~q ))))

	.dataa(\cpu|is_slli_srli_srai~q ),
	.datab(\cpu|is_lui_auipc_jal~q ),
	.datac(\cpu|is_jalr_addi_slti_sltiu_xori_ori_andi~q ),
	.datad(\cpu|decoded_imm [5]),
	.cin(gnd),
	.combout(\cpu|reg_op2[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[5]~35 .lut_mask = 16'hDC00;
defparam \cpu|reg_op2[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
fiftyfivenm_lcell_comb \cpu|reg_op2[5]~38 (
// Equation(s):
// \cpu|reg_op2[5]~38_combout  = (\cpu|reg_op2[20]~34_combout  & ((\cpu|reg_op2[5]~37_combout ) # ((\cpu|reg_op2[5]~35_combout )))) # (!\cpu|reg_op2[20]~34_combout  & (((\cpu|reg_op2 [5]))))

	.dataa(\cpu|reg_op2[5]~37_combout ),
	.datab(\cpu|reg_op2[20]~34_combout ),
	.datac(\cpu|reg_op2 [5]),
	.datad(\cpu|reg_op2[5]~35_combout ),
	.cin(gnd),
	.combout(\cpu|reg_op2[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[5]~38 .lut_mask = 16'hFCB8;
defparam \cpu|reg_op2[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N9
dffeas \cpu|reg_op2[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[5]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[5] .is_wysiwyg = "true";
defparam \cpu|reg_op2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N31
dffeas \cpu|mem_wdata[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|reg_op2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[5] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N6
fiftyfivenm_lcell_comb \mem_rdata[21]~99 (
// Equation(s):
// \mem_rdata[21]~99_combout  = (\mem_rdata[21]~9_combout  & ((\mem_rdata[21]~8_combout  & ((\rom_inst|altsyncram_component|auto_generated|q_a [21]))) # (!\mem_rdata[21]~8_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # 
// (!\mem_rdata[21]~9_combout  & (((\mem_rdata[21]~8_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\mem_rdata[21]~9_combout ),
	.datac(\mem_rdata[21]~8_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\mem_rdata[21]~99_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[21]~99 .lut_mask = 16'hF838;
defparam \mem_rdata[21]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N30
fiftyfivenm_lcell_comb \seg2_reg~22 (
// Equation(s):
// \seg2_reg~22_combout  = (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & \cpu|mem_wdata [21]))

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(gnd),
	.datad(\cpu|mem_wdata [21]),
	.cin(gnd),
	.combout(\seg2_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg~22 .lut_mask = 16'h8800;
defparam \seg2_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N12
fiftyfivenm_lcell_comb \simpleuart|cfg_divider[21]~feeder (
// Equation(s):
// \simpleuart|cfg_divider[21]~feeder_combout  = \seg2_reg~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\seg2_reg~22_combout ),
	.cin(gnd),
	.combout(\simpleuart|cfg_divider[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|cfg_divider[21]~feeder .lut_mask = 16'hFF00;
defparam \simpleuart|cfg_divider[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y2_N13
dffeas \simpleuart|cfg_divider[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|cfg_divider[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|cfg_divider[23]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [21]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[21] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N31
dffeas \seg1_reg[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg2_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seg1_reg[18]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[21] .is_wysiwyg = "true";
defparam \seg1_reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N11
dffeas \seg2_reg[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[22]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[21] .is_wysiwyg = "true";
defparam \seg2_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N8
fiftyfivenm_lcell_comb \led_reg~28 (
// Equation(s):
// \led_reg~28_combout  = ((\cpu|mem_wdata [21]) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\cpu|mem_wdata [21]),
	.cin(gnd),
	.combout(\led_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~28 .lut_mask = 16'hFF5F;
defparam \led_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N9
dffeas \led_reg[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_reg[16]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[21] .is_wysiwyg = "true";
defparam \led_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N28
fiftyfivenm_lcell_comb \mem_rdata[21]~97 (
// Equation(s):
// \mem_rdata[21]~97_combout  = (\mem_rdata[21]~5_combout  & (((\mem_rdata[21]~3_combout ) # (!\simpleuart|recv_buf_valid~q )))) # (!\mem_rdata[21]~5_combout  & (led_reg[21] & ((!\mem_rdata[21]~3_combout ))))

	.dataa(led_reg[21]),
	.datab(\simpleuart|recv_buf_valid~q ),
	.datac(\mem_rdata[21]~5_combout ),
	.datad(\mem_rdata[21]~3_combout ),
	.cin(gnd),
	.combout(\mem_rdata[21]~97_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[21]~97 .lut_mask = 16'hF03A;
defparam \mem_rdata[21]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N10
fiftyfivenm_lcell_comb \mem_rdata[21]~98 (
// Equation(s):
// \mem_rdata[21]~98_combout  = (\mem_rdata[21]~2_combout  & ((\mem_rdata[21]~97_combout  & (seg1_reg[21])) # (!\mem_rdata[21]~97_combout  & ((seg2_reg[21]))))) # (!\mem_rdata[21]~2_combout  & (((\mem_rdata[21]~97_combout ))))

	.dataa(seg1_reg[21]),
	.datab(\mem_rdata[21]~2_combout ),
	.datac(seg2_reg[21]),
	.datad(\mem_rdata[21]~97_combout ),
	.cin(gnd),
	.combout(\mem_rdata[21]~98_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[21]~98 .lut_mask = 16'hBBC0;
defparam \mem_rdata[21]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N24
fiftyfivenm_lcell_comb \mem_rdata[21] (
// Equation(s):
// mem_rdata[21] = (\mem_rdata[21]~99_combout  & ((\simpleuart|cfg_divider [21]) # ((!\mem_rdata[21]~10_combout )))) # (!\mem_rdata[21]~99_combout  & (((\mem_rdata[21]~10_combout  & \mem_rdata[21]~98_combout ))))

	.dataa(\mem_rdata[21]~99_combout ),
	.datab(\simpleuart|cfg_divider [21]),
	.datac(\mem_rdata[21]~10_combout ),
	.datad(\mem_rdata[21]~98_combout ),
	.cin(gnd),
	.combout(mem_rdata[21]),
	.cout());
// synopsys translate_off
defparam \mem_rdata[21] .lut_mask = 16'hDA8A;
defparam \mem_rdata[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N26
fiftyfivenm_lcell_comb \cpu|mem_16bit_buffer[5]~feeder (
// Equation(s):
// \cpu|mem_16bit_buffer[5]~feeder_combout  = mem_rdata[21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_rdata[21]),
	.cin(gnd),
	.combout(\cpu|mem_16bit_buffer[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_16bit_buffer[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|mem_16bit_buffer[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N27
dffeas \cpu|mem_16bit_buffer[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_16bit_buffer[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_16bit_buffer[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_16bit_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_16bit_buffer[5] .is_wysiwyg = "true";
defparam \cpu|mem_16bit_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N1
dffeas \cpu|mem_16bit_buffer[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(mem_rdata[18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_16bit_buffer[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_16bit_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_16bit_buffer[2] .is_wysiwyg = "true";
defparam \cpu|mem_16bit_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N14
fiftyfivenm_lcell_comb \cpu|Equal17~0 (
// Equation(s):
// \cpu|Equal17~0_combout  = (!\cpu|mem_16bit_buffer [6] & (!\cpu|mem_16bit_buffer [3] & (!\cpu|mem_16bit_buffer [5] & !\cpu|mem_16bit_buffer [2])))

	.dataa(\cpu|mem_16bit_buffer [6]),
	.datab(\cpu|mem_16bit_buffer [3]),
	.datac(\cpu|mem_16bit_buffer [5]),
	.datad(\cpu|mem_16bit_buffer [2]),
	.cin(gnd),
	.combout(\cpu|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal17~0 .lut_mask = 16'h0001;
defparam \cpu|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N24
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[6]~19 (
// Equation(s):
// \cpu|mem_rdata_latched[6]~19_combout  = (\cpu|mem_la_firstword~1_combout  & ((\cpu|mem_la_firstword~0_combout  & ((\cpu|mem_rdata_q [22]))) # (!\cpu|mem_la_firstword~0_combout  & (\cpu|mem_rdata_q [6])))) # (!\cpu|mem_la_firstword~1_combout  & 
// (\cpu|mem_rdata_q [6]))

	.dataa(\cpu|mem_rdata_q [6]),
	.datab(\cpu|mem_la_firstword~1_combout ),
	.datac(\cpu|mem_la_firstword~0_combout ),
	.datad(\cpu|mem_rdata_q [22]),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[6]~19 .lut_mask = 16'hEA2A;
defparam \cpu|mem_rdata_latched[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N10
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[6]~20 (
// Equation(s):
// \cpu|mem_rdata_latched[6]~20_combout  = (\cpu|mem_xfer~combout  & (!\cpu|mem_la_firstword~2_combout )) # (!\cpu|mem_xfer~combout  & ((\cpu|mem_rdata_latched[6]~19_combout )))

	.dataa(\cpu|mem_la_firstword~2_combout ),
	.datab(\cpu|mem_rdata_latched[6]~19_combout ),
	.datac(gnd),
	.datad(\cpu|mem_xfer~combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[6]~20 .lut_mask = 16'h55CC;
defparam \cpu|mem_rdata_latched[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N20
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[6]~21 (
// Equation(s):
// \cpu|mem_rdata_latched[6]~21_combout  = (\cpu|mem_rdata_latched[6]~20_combout  & (((mem_rdata[6])) # (!\cpu|mem_xfer~combout ))) # (!\cpu|mem_rdata_latched[6]~20_combout  & (\cpu|mem_xfer~combout  & (mem_rdata[22])))

	.dataa(\cpu|mem_rdata_latched[6]~20_combout ),
	.datab(\cpu|mem_xfer~combout ),
	.datac(mem_rdata[22]),
	.datad(mem_rdata[6]),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[6]~21 .lut_mask = 16'hEA62;
defparam \cpu|mem_rdata_latched[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N12
fiftyfivenm_lcell_comb \cpu|Equal17~1 (
// Equation(s):
// \cpu|Equal17~1_combout  = (\cpu|mem_rdata_latched[15]~2_combout  & (\cpu|Equal17~0_combout )) # (!\cpu|mem_rdata_latched[15]~2_combout  & (((!\cpu|mem_rdata_latched[5]~26_combout  & !\cpu|mem_rdata_latched[6]~21_combout ))))

	.dataa(\cpu|Equal17~0_combout ),
	.datab(\cpu|mem_rdata_latched[5]~26_combout ),
	.datac(\cpu|mem_rdata_latched[15]~2_combout ),
	.datad(\cpu|mem_rdata_latched[6]~21_combout ),
	.cin(gnd),
	.combout(\cpu|Equal17~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal17~1 .lut_mask = 16'hA0A3;
defparam \cpu|Equal17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N12
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched_noshuffle[3]~18 (
// Equation(s):
// \cpu|mem_rdata_latched_noshuffle[3]~18_combout  = (!\cpu|mem_xfer~2_combout  & (\cpu|mem_rdata_q [3] & ((!\mem_ready~5_combout ) # (!\cpu|mem_valid~q ))))

	.dataa(\cpu|mem_xfer~2_combout ),
	.datab(\cpu|mem_rdata_q [3]),
	.datac(\cpu|mem_valid~q ),
	.datad(\mem_ready~5_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched_noshuffle[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched_noshuffle[3]~18 .lut_mask = 16'h0444;
defparam \cpu|mem_rdata_latched_noshuffle[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N6
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[3]~23 (
// Equation(s):
// \cpu|mem_rdata_latched[3]~23_combout  = (\cpu|mem_la_firstword~2_combout  & (((\cpu|mem_rdata_latched_noshuffle[19]~17_combout )))) # (!\cpu|mem_la_firstword~2_combout  & ((\cpu|mem_rdata_latched_noshuffle[3]~19_combout ) # 
// ((\cpu|mem_rdata_latched_noshuffle[3]~18_combout ))))

	.dataa(\cpu|mem_la_firstword~2_combout ),
	.datab(\cpu|mem_rdata_latched_noshuffle[3]~19_combout ),
	.datac(\cpu|mem_rdata_latched_noshuffle[19]~17_combout ),
	.datad(\cpu|mem_rdata_latched_noshuffle[3]~18_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[3]~23 .lut_mask = 16'hF5E4;
defparam \cpu|mem_rdata_latched[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N22
fiftyfivenm_lcell_comb \cpu|Equal17~2 (
// Equation(s):
// \cpu|Equal17~2_combout  = (\cpu|Equal17~1_combout  & ((\cpu|mem_rdata_latched[15]~2_combout ) # ((!\cpu|mem_rdata_latched[2]~27_combout  & !\cpu|mem_rdata_latched[3]~23_combout ))))

	.dataa(\cpu|Equal17~1_combout ),
	.datab(\cpu|mem_rdata_latched[15]~2_combout ),
	.datac(\cpu|mem_rdata_latched[2]~27_combout ),
	.datad(\cpu|mem_rdata_latched[3]~23_combout ),
	.cin(gnd),
	.combout(\cpu|Equal17~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal17~2 .lut_mask = 16'h888A;
defparam \cpu|Equal17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N18
fiftyfivenm_lcell_comb \cpu|instr_jalr~2 (
// Equation(s):
// \cpu|instr_jalr~2_combout  = (!\cpu|decoded_imm_uj[2]~1_combout  & (\cpu|Decoder5~1_combout  & (!\cpu|Equal24~0_combout  & \cpu|Equal17~2_combout )))

	.dataa(\cpu|decoded_imm_uj[2]~1_combout ),
	.datab(\cpu|Decoder5~1_combout ),
	.datac(\cpu|Equal24~0_combout ),
	.datad(\cpu|Equal17~2_combout ),
	.cin(gnd),
	.combout(\cpu|instr_jalr~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_jalr~2 .lut_mask = 16'h0400;
defparam \cpu|instr_jalr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N22
fiftyfivenm_lcell_comb \cpu|instr_jal~0 (
// Equation(s):
// \cpu|instr_jal~0_combout  = (\cpu|mem_rdata_q[15]~11_combout  & (\cpu|mem_rdata_q[16]~5_combout  & (\cpu|decoded_imm_uj[5]~4_combout  & !\cpu|decoded_imm_uj[2]~1_combout )))

	.dataa(\cpu|mem_rdata_q[15]~11_combout ),
	.datab(\cpu|mem_rdata_q[16]~5_combout ),
	.datac(\cpu|decoded_imm_uj[5]~4_combout ),
	.datad(\cpu|decoded_imm_uj[2]~1_combout ),
	.cin(gnd),
	.combout(\cpu|instr_jal~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_jal~0 .lut_mask = 16'h0080;
defparam \cpu|instr_jal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N24
fiftyfivenm_lcell_comb \cpu|instr_jalr~1 (
// Equation(s):
// \cpu|instr_jalr~1_combout  = (\cpu|instr_jalr~0_combout  & (\cpu|instr_jal~0_combout  & (!\cpu|decoded_imm_uj[1]~0_combout  & \cpu|Decoder5~0_combout )))

	.dataa(\cpu|instr_jalr~0_combout ),
	.datab(\cpu|instr_jal~0_combout ),
	.datac(\cpu|decoded_imm_uj[1]~0_combout ),
	.datad(\cpu|Decoder5~0_combout ),
	.cin(gnd),
	.combout(\cpu|instr_jalr~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_jalr~1 .lut_mask = 16'h0800;
defparam \cpu|instr_jalr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N18
fiftyfivenm_lcell_comb \cpu|instr_jalr~3 (
// Equation(s):
// \cpu|instr_jalr~3_combout  = (\cpu|mem_rdata_latched[1]~40_combout  & ((\cpu|instr_jalr~1_combout ) # ((!\cpu|mem_rdata_latched[0]~22_combout  & \cpu|instr_jalr~2_combout ))))

	.dataa(\cpu|mem_rdata_latched[0]~22_combout ),
	.datab(\cpu|instr_jalr~2_combout ),
	.datac(\cpu|mem_rdata_latched[1]~40_combout ),
	.datad(\cpu|instr_jalr~1_combout ),
	.cin(gnd),
	.combout(\cpu|instr_jalr~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_jalr~3 .lut_mask = 16'hF040;
defparam \cpu|instr_jalr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N19
dffeas \cpu|instr_jalr (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_jalr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_jalr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_jalr .is_wysiwyg = "true";
defparam \cpu|instr_jalr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N30
fiftyfivenm_lcell_comb \cpu|WideOr17~0 (
// Equation(s):
// \cpu|WideOr17~0_combout  = (\cpu|instr_jalr~q ) # ((\cpu|is_alu_reg_imm~q ) # (\cpu|is_lb_lh_lw_lbu_lhu~q ))

	.dataa(\cpu|instr_jalr~q ),
	.datab(gnd),
	.datac(\cpu|is_alu_reg_imm~q ),
	.datad(\cpu|is_lb_lh_lw_lbu_lhu~q ),
	.cin(gnd),
	.combout(\cpu|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr17~0 .lut_mask = 16'hFFFA;
defparam \cpu|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N30
fiftyfivenm_lcell_comb \cpu|Selector90~0 (
// Equation(s):
// \cpu|Selector90~0_combout  = (!\cpu|Selector88~0_combout  & ((\cpu|WideOr17~0_combout  & (\cpu|mem_rdata_q [22])) # (!\cpu|WideOr17~0_combout  & ((\cpu|decoded_imm_uj [2])))))

	.dataa(\cpu|WideOr17~0_combout ),
	.datab(\cpu|mem_rdata_q [22]),
	.datac(\cpu|decoded_imm_uj [2]),
	.datad(\cpu|Selector88~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector90~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector90~0 .lut_mask = 16'h00D8;
defparam \cpu|Selector90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N20
fiftyfivenm_lcell_comb \cpu|Selector90~1 (
// Equation(s):
// \cpu|Selector90~1_combout  = (\cpu|Selector90~0_combout ) # ((\cpu|mem_rdata_q [9] & ((\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ) # (\cpu|is_sb_sh_sw~q ))))

	.dataa(\cpu|Selector90~0_combout ),
	.datab(\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ),
	.datac(\cpu|is_sb_sh_sw~q ),
	.datad(\cpu|mem_rdata_q [9]),
	.cin(gnd),
	.combout(\cpu|Selector90~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector90~1 .lut_mask = 16'hFEAA;
defparam \cpu|Selector90~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N21
dffeas \cpu|decoded_imm[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector90~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[2] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N12
fiftyfivenm_lcell_comb \cpu|reg_op2[2]~2 (
// Equation(s):
// \cpu|reg_op2[2]~2_combout  = (\cpu|is_slli_srli_srai~q  & ((\cpu|decoded_rs2 [2]))) # (!\cpu|is_slli_srli_srai~q  & (\cpu|decoded_imm [2]))

	.dataa(\cpu|is_slli_srli_srai~q ),
	.datab(\cpu|decoded_imm [2]),
	.datac(gnd),
	.datad(\cpu|decoded_rs2 [2]),
	.cin(gnd),
	.combout(\cpu|reg_op2[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[2]~2 .lut_mask = 16'hEE44;
defparam \cpu|reg_op2[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y8_N27
dffeas \cpu|cpuregs_rtl_1_bypass[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector155~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N26
fiftyfivenm_lcell_comb \cpu|cpuregs_rs2[2]~2 (
// Equation(s):
// \cpu|cpuregs_rs2[2]~2_combout  = (!\cpu|WideOr23~combout  & ((\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1_bypass [15]))) # (!\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1|auto_generated|ram_block1a2 ))))

	.dataa(\cpu|cpuregs~7_combout ),
	.datab(\cpu|WideOr23~combout ),
	.datac(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a2 ),
	.datad(\cpu|cpuregs_rtl_1_bypass [15]),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs2[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs2[2]~2 .lut_mask = 16'h3210;
defparam \cpu|cpuregs_rs2[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N13
dffeas \cpu|reg_op2[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[2]~2_combout ),
	.asdata(\cpu|cpuregs_rs2[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[2] .is_wysiwyg = "true";
defparam \cpu|reg_op2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
fiftyfivenm_lcell_comb \cpu|mem_la_wdata[10]~13 (
// Equation(s):
// \cpu|mem_la_wdata[10]~13_combout  = (\cpu|mem_wordsize.10~q  & (\cpu|reg_op2 [2])) # (!\cpu|mem_wordsize.10~q  & ((\cpu|reg_op2 [10])))

	.dataa(\cpu|reg_op2 [2]),
	.datab(\cpu|reg_op2 [10]),
	.datac(\cpu|mem_wordsize.10~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|mem_la_wdata[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_wdata[10]~13 .lut_mask = 16'hACAC;
defparam \cpu|mem_la_wdata[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N7
dffeas \cpu|mem_wdata[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_la_wdata[10]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[10] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N18
fiftyfivenm_lcell_comb \seg2_reg~33 (
// Equation(s):
// \seg2_reg~33_combout  = (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & \cpu|mem_wdata [10]))

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\cpu|mem_wdata [10]),
	.cin(gnd),
	.combout(\seg2_reg~33_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg~33 .lut_mask = 16'hA000;
defparam \seg2_reg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N19
dffeas \seg1_reg[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg2_reg~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seg1_reg[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[10] .is_wysiwyg = "true";
defparam \seg1_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N23
dffeas \seg2_reg[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[12]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[10] .is_wysiwyg = "true";
defparam \seg2_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N8
fiftyfivenm_lcell_comb \led_reg~24 (
// Equation(s):
// \led_reg~24_combout  = ((\cpu|mem_wdata [10]) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\cpu|mem_wdata [10]),
	.cin(gnd),
	.combout(\led_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~24 .lut_mask = 16'hFF5F;
defparam \led_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N9
dffeas \led_reg[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_reg[8]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[10] .is_wysiwyg = "true";
defparam \led_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N10
fiftyfivenm_lcell_comb \mem_rdata[10]~69 (
// Equation(s):
// \mem_rdata[10]~69_combout  = (\mem_rdata[21]~5_combout  & (((\mem_rdata[21]~3_combout )) # (!\simpleuart|recv_buf_valid~q ))) # (!\mem_rdata[21]~5_combout  & (((led_reg[10] & !\mem_rdata[21]~3_combout ))))

	.dataa(\simpleuart|recv_buf_valid~q ),
	.datab(\mem_rdata[21]~5_combout ),
	.datac(led_reg[10]),
	.datad(\mem_rdata[21]~3_combout ),
	.cin(gnd),
	.combout(\mem_rdata[10]~69_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[10]~69 .lut_mask = 16'hCC74;
defparam \mem_rdata[10]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N22
fiftyfivenm_lcell_comb \mem_rdata[10]~70 (
// Equation(s):
// \mem_rdata[10]~70_combout  = (\mem_rdata[21]~2_combout  & ((\mem_rdata[10]~69_combout  & (seg1_reg[10])) # (!\mem_rdata[10]~69_combout  & ((seg2_reg[10]))))) # (!\mem_rdata[21]~2_combout  & (((\mem_rdata[10]~69_combout ))))

	.dataa(\mem_rdata[21]~2_combout ),
	.datab(seg1_reg[10]),
	.datac(seg2_reg[10]),
	.datad(\mem_rdata[10]~69_combout ),
	.cin(gnd),
	.combout(\mem_rdata[10]~70_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[10]~70 .lut_mask = 16'hDDA0;
defparam \mem_rdata[10]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N3
dffeas \simpleuart|cfg_divider[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simpleuart|cfg_divider[15]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [10]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[10] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N16
fiftyfivenm_lcell_comb \mem_rdata[10]~71 (
// Equation(s):
// \mem_rdata[10]~71_combout  = (\mem_rdata[21]~9_combout  & ((\mem_rdata[21]~8_combout  & (\rom_inst|altsyncram_component|auto_generated|q_a [10])) # (!\mem_rdata[21]~8_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [10]))))) # 
// (!\mem_rdata[21]~9_combout  & (\mem_rdata[21]~8_combout ))

	.dataa(\mem_rdata[21]~9_combout ),
	.datab(\mem_rdata[21]~8_combout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\mem_rdata[10]~71_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[10]~71 .lut_mask = 16'hE6C4;
defparam \mem_rdata[10]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N2
fiftyfivenm_lcell_comb \mem_rdata[10] (
// Equation(s):
// mem_rdata[10] = (\mem_rdata[21]~10_combout  & ((\mem_rdata[10]~71_combout  & ((\simpleuart|cfg_divider [10]))) # (!\mem_rdata[10]~71_combout  & (\mem_rdata[10]~70_combout )))) # (!\mem_rdata[21]~10_combout  & (((\mem_rdata[10]~71_combout ))))

	.dataa(\mem_rdata[10]~70_combout ),
	.datab(\mem_rdata[21]~10_combout ),
	.datac(\simpleuart|cfg_divider [10]),
	.datad(\mem_rdata[10]~71_combout ),
	.cin(gnd),
	.combout(mem_rdata[10]),
	.cout());
// synopsys translate_off
defparam \mem_rdata[10] .lut_mask = 16'hF388;
defparam \mem_rdata[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N6
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched_noshuffle[10]~11 (
// Equation(s):
// \cpu|mem_rdata_latched_noshuffle[10]~11_combout  = (\cpu|mem_xfer~combout  & ((mem_rdata[10]))) # (!\cpu|mem_xfer~combout  & (\cpu|mem_rdata_q [10]))

	.dataa(gnd),
	.datab(\cpu|mem_xfer~combout ),
	.datac(\cpu|mem_rdata_q [10]),
	.datad(mem_rdata[10]),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched_noshuffle[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched_noshuffle[10]~11 .lut_mask = 16'hFC30;
defparam \cpu|mem_rdata_latched_noshuffle[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N7
dffeas \cpu|mem_16bit_buffer[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(mem_rdata[26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_16bit_buffer[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_16bit_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_16bit_buffer[10] .is_wysiwyg = "true";
defparam \cpu|mem_16bit_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N24
fiftyfivenm_lcell_comb \cpu|decoded_rd[3]~4 (
// Equation(s):
// \cpu|decoded_rd[3]~4_combout  = (\cpu|mem_rdata_latched[15]~2_combout  & ((\cpu|mem_16bit_buffer [10]))) # (!\cpu|mem_rdata_latched[15]~2_combout  & (\cpu|mem_la_firstword~2_combout ))

	.dataa(\cpu|mem_la_firstword~2_combout ),
	.datab(\cpu|mem_rdata_latched[15]~2_combout ),
	.datac(gnd),
	.datad(\cpu|mem_16bit_buffer [10]),
	.cin(gnd),
	.combout(\cpu|decoded_rd[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rd[3]~4 .lut_mask = 16'hEE22;
defparam \cpu|decoded_rd[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N12
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched_noshuffle[26]~10 (
// Equation(s):
// \cpu|mem_rdata_latched_noshuffle[26]~10_combout  = (\cpu|mem_xfer~combout  & ((mem_rdata[26]))) # (!\cpu|mem_xfer~combout  & (\cpu|mem_rdata_q [26]))

	.dataa(\cpu|mem_rdata_q [26]),
	.datab(gnd),
	.datac(mem_rdata[26]),
	.datad(\cpu|mem_xfer~combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched_noshuffle[26]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched_noshuffle[26]~10 .lut_mask = 16'hF0AA;
defparam \cpu|mem_rdata_latched_noshuffle[26]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N26
fiftyfivenm_lcell_comb \cpu|decoded_rd[3]~1 (
// Equation(s):
// \cpu|decoded_rd[3]~1_combout  = (\cpu|mem_rdata_latched[15]~2_combout  & (((\cpu|decoded_rd[3]~4_combout )))) # (!\cpu|mem_rdata_latched[15]~2_combout  & ((\cpu|decoded_rd[3]~4_combout  & ((\cpu|mem_rdata_latched_noshuffle[26]~10_combout ))) # 
// (!\cpu|decoded_rd[3]~4_combout  & (\cpu|mem_rdata_latched_noshuffle[10]~11_combout ))))

	.dataa(\cpu|mem_rdata_latched_noshuffle[10]~11_combout ),
	.datab(\cpu|mem_rdata_latched[15]~2_combout ),
	.datac(\cpu|decoded_rd[3]~4_combout ),
	.datad(\cpu|mem_rdata_latched_noshuffle[26]~10_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rd[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rd[3]~1 .lut_mask = 16'hF2C2;
defparam \cpu|decoded_rd[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N10
fiftyfivenm_lcell_comb \cpu|Equal21~1 (
// Equation(s):
// \cpu|Equal21~1_combout  = (!\cpu|decoded_rd[4]~0_combout  & !\cpu|decoded_rd[3]~1_combout )

	.dataa(gnd),
	.datab(\cpu|decoded_rd[4]~0_combout ),
	.datac(gnd),
	.datad(\cpu|decoded_rd[3]~1_combout ),
	.cin(gnd),
	.combout(\cpu|Equal21~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal21~1 .lut_mask = 16'h0033;
defparam \cpu|Equal21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N22
fiftyfivenm_lcell_comb \cpu|Equal24~0 (
// Equation(s):
// \cpu|Equal24~0_combout  = (\cpu|Equal21~1_combout  & (!\cpu|decoded_imm_uj[10]~9_combout  & (!\cpu|decoded_rd[0]~2_combout  & !\cpu|decoded_imm_uj[8]~7_combout )))

	.dataa(\cpu|Equal21~1_combout ),
	.datab(\cpu|decoded_imm_uj[10]~9_combout ),
	.datac(\cpu|decoded_rd[0]~2_combout ),
	.datad(\cpu|decoded_imm_uj[8]~7_combout ),
	.cin(gnd),
	.combout(\cpu|Equal24~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal24~0 .lut_mask = 16'h0002;
defparam \cpu|Equal24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N28
fiftyfivenm_lcell_comb \cpu|mem_rdata_q~32 (
// Equation(s):
// \cpu|mem_rdata_q~32_combout  = (\cpu|decoded_imm_uj[2]~1_combout ) # (((!\cpu|mem_rdata_q[17]~4_combout ) # (!\cpu|Equal17~2_combout )) # (!\cpu|Equal24~0_combout ))

	.dataa(\cpu|decoded_imm_uj[2]~1_combout ),
	.datab(\cpu|Equal24~0_combout ),
	.datac(\cpu|Equal17~2_combout ),
	.datad(\cpu|mem_rdata_q[17]~4_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q~32 .lut_mask = 16'hBFFF;
defparam \cpu|mem_rdata_q~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N2
fiftyfivenm_lcell_comb \cpu|Mux31~4 (
// Equation(s):
// \cpu|Mux31~4_combout  = (\cpu|decoded_imm_uj[13]~11_combout ) # ((\cpu|decoded_imm_uj[15]~13_combout  & (!\cpu|decoded_imm_uj[14]~12_combout  & !\cpu|mem_rdata_q~32_combout )))

	.dataa(\cpu|decoded_imm_uj[15]~13_combout ),
	.datab(\cpu|decoded_imm_uj[14]~12_combout ),
	.datac(\cpu|decoded_imm_uj[13]~11_combout ),
	.datad(\cpu|mem_rdata_q~32_combout ),
	.cin(gnd),
	.combout(\cpu|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux31~4 .lut_mask = 16'hF0F2;
defparam \cpu|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N30
fiftyfivenm_lcell_comb \cpu|Mux9~1 (
// Equation(s):
// \cpu|Mux9~1_combout  = (\cpu|decoded_imm_uj[8]~7_combout  & ((\cpu|is_alu_reg_imm~0_combout ) # ((\cpu|mem_rdata_q[28]~10_combout  & \cpu|Mux9~0_combout )))) # (!\cpu|decoded_imm_uj[8]~7_combout  & (\cpu|mem_rdata_q[28]~10_combout  & (\cpu|Mux9~0_combout 
// )))

	.dataa(\cpu|decoded_imm_uj[8]~7_combout ),
	.datab(\cpu|mem_rdata_q[28]~10_combout ),
	.datac(\cpu|Mux9~0_combout ),
	.datad(\cpu|is_alu_reg_imm~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~1 .lut_mask = 16'hEAC0;
defparam \cpu|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N22
fiftyfivenm_lcell_comb \cpu|Mux69~8 (
// Equation(s):
// \cpu|Mux69~8_combout  = (\cpu|decoded_imm_uj[15]~13_combout  & (((\cpu|mem_rdata_q[17]~4_combout )))) # (!\cpu|decoded_imm_uj[15]~13_combout  & ((\cpu|Equal21~2_combout  & (\cpu|decoded_imm_uj[2]~1_combout )) # (!\cpu|Equal21~2_combout  & 
// ((\cpu|mem_rdata_q[17]~4_combout )))))

	.dataa(\cpu|decoded_imm_uj[2]~1_combout ),
	.datab(\cpu|mem_rdata_q[17]~4_combout ),
	.datac(\cpu|decoded_imm_uj[15]~13_combout ),
	.datad(\cpu|Equal21~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux69~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux69~8 .lut_mask = 16'hCACC;
defparam \cpu|Mux69~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N4
fiftyfivenm_lcell_comb \cpu|Mux69~6 (
// Equation(s):
// \cpu|Mux69~6_combout  = (\cpu|decoded_rd[4]~0_combout  & (\cpu|mem_rdata_q[17]~4_combout  & \cpu|decoded_imm_uj[15]~13_combout ))

	.dataa(\cpu|decoded_rd[4]~0_combout ),
	.datab(gnd),
	.datac(\cpu|mem_rdata_q[17]~4_combout ),
	.datad(\cpu|decoded_imm_uj[15]~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux69~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux69~6 .lut_mask = 16'hA000;
defparam \cpu|Mux69~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N22
fiftyfivenm_lcell_comb \cpu|Mux69~7 (
// Equation(s):
// \cpu|Mux69~7_combout  = (\cpu|Mux69~5_combout ) # ((\cpu|Mux69~6_combout  & ((\cpu|mem_rdata_q[28]~10_combout ) # (!\cpu|decoded_rd[3]~1_combout ))))

	.dataa(\cpu|decoded_rd[3]~1_combout ),
	.datab(\cpu|mem_rdata_q[28]~10_combout ),
	.datac(\cpu|Mux69~6_combout ),
	.datad(\cpu|Mux69~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux69~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux69~7 .lut_mask = 16'hFFD0;
defparam \cpu|Mux69~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N0
fiftyfivenm_lcell_comb \cpu|Mux17~0 (
// Equation(s):
// \cpu|Mux17~0_combout  = (\cpu|decoded_imm_uj[14]~12_combout  & ((\cpu|mem_rdata_q[17]~4_combout ) # ((\cpu|decoded_imm_uj[13]~11_combout )))) # (!\cpu|decoded_imm_uj[14]~12_combout  & (((\cpu|Mux69~7_combout  & !\cpu|decoded_imm_uj[13]~11_combout ))))

	.dataa(\cpu|decoded_imm_uj[14]~12_combout ),
	.datab(\cpu|mem_rdata_q[17]~4_combout ),
	.datac(\cpu|Mux69~7_combout ),
	.datad(\cpu|decoded_imm_uj[13]~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~0 .lut_mask = 16'hAAD8;
defparam \cpu|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N18
fiftyfivenm_lcell_comb \cpu|Mux17~1 (
// Equation(s):
// \cpu|Mux17~1_combout  = (\cpu|decoded_imm_uj[13]~11_combout  & ((\cpu|Mux17~0_combout  & ((\cpu|Mux69~8_combout ))) # (!\cpu|Mux17~0_combout  & (\cpu|mem_rdata_q[28]~10_combout )))) # (!\cpu|decoded_imm_uj[13]~11_combout  & (((\cpu|Mux17~0_combout ))))

	.dataa(\cpu|decoded_imm_uj[13]~11_combout ),
	.datab(\cpu|mem_rdata_q[28]~10_combout ),
	.datac(\cpu|Mux69~8_combout ),
	.datad(\cpu|Mux17~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~1 .lut_mask = 16'hF588;
defparam \cpu|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N16
fiftyfivenm_lcell_comb \cpu|Mux47~0 (
// Equation(s):
// \cpu|Mux47~0_combout  = (\cpu|mem_rdata_latched[1]~40_combout  & (\cpu|mem_rdata_latched[0]~22_combout )) # (!\cpu|mem_rdata_latched[1]~40_combout  & ((\cpu|mem_rdata_latched[0]~22_combout  & ((\cpu|Mux17~1_combout ))) # 
// (!\cpu|mem_rdata_latched[0]~22_combout  & (\cpu|Mux9~1_combout ))))

	.dataa(\cpu|mem_rdata_latched[1]~40_combout ),
	.datab(\cpu|mem_rdata_latched[0]~22_combout ),
	.datac(\cpu|Mux9~1_combout ),
	.datad(\cpu|Mux17~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux47~0 .lut_mask = 16'hDC98;
defparam \cpu|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N2
fiftyfivenm_lcell_comb \cpu|Mux47~1 (
// Equation(s):
// \cpu|Mux47~1_combout  = (\cpu|mem_rdata_latched[1]~40_combout  & (\cpu|mem_rdata_q[28]~10_combout  & ((\cpu|Mux31~4_combout ) # (\cpu|Mux47~0_combout )))) # (!\cpu|mem_rdata_latched[1]~40_combout  & (((\cpu|Mux47~0_combout ))))

	.dataa(\cpu|Mux31~4_combout ),
	.datab(\cpu|mem_rdata_q[28]~10_combout ),
	.datac(\cpu|mem_rdata_latched[1]~40_combout ),
	.datad(\cpu|Mux47~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux47~1 .lut_mask = 16'hCF80;
defparam \cpu|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N25
dffeas \cpu|mem_rdata_q[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_rdata_q[28]~10_combout ),
	.asdata(\cpu|Mux47~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[28] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N4
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[28]~29 (
// Equation(s):
// \cpu|mem_rdata_latched[28]~29_combout  = (\cpu|mem_xfer~combout  & (\cpu|mem_la_secondword~q )) # (!\cpu|mem_xfer~combout  & ((\cpu|mem_la_secondword~q  & (\cpu|mem_rdata_q [12])) # (!\cpu|mem_la_secondword~q  & ((\cpu|mem_rdata_q [28])))))

	.dataa(\cpu|mem_xfer~combout ),
	.datab(\cpu|mem_la_secondword~q ),
	.datac(\cpu|mem_rdata_q [12]),
	.datad(\cpu|mem_rdata_q [28]),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[28]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[28]~29 .lut_mask = 16'hD9C8;
defparam \cpu|mem_rdata_latched[28]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
fiftyfivenm_lcell_comb \cpu|mem_la_wdata[12]~11 (
// Equation(s):
// \cpu|mem_la_wdata[12]~11_combout  = (\cpu|mem_wordsize.10~q  & (\cpu|reg_op2 [4])) # (!\cpu|mem_wordsize.10~q  & ((\cpu|reg_op2 [12])))

	.dataa(\cpu|reg_op2 [4]),
	.datab(gnd),
	.datac(\cpu|reg_op2 [12]),
	.datad(\cpu|mem_wordsize.10~q ),
	.cin(gnd),
	.combout(\cpu|mem_la_wdata[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_wdata[12]~11 .lut_mask = 16'hAAF0;
defparam \cpu|mem_la_wdata[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N27
dffeas \cpu|mem_wdata[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_la_wdata[12]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[12] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N14
fiftyfivenm_lcell_comb \seg2_reg~31 (
// Equation(s):
// \seg2_reg~31_combout  = (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & \cpu|mem_wdata [12]))

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\cpu|mem_wdata [12]),
	.cin(gnd),
	.combout(\seg2_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg~31 .lut_mask = 16'hA000;
defparam \seg2_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N17
dffeas \simpleuart|cfg_divider[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simpleuart|cfg_divider[15]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [12]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[12] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N15
dffeas \seg1_reg[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg2_reg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seg1_reg[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[12] .is_wysiwyg = "true";
defparam \seg1_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N31
dffeas \seg2_reg[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[12]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[12] .is_wysiwyg = "true";
defparam \seg2_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N24
fiftyfivenm_lcell_comb \led_reg~20 (
// Equation(s):
// \led_reg~20_combout  = ((\cpu|mem_wdata [12]) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\cpu|mem_wdata [12]),
	.cin(gnd),
	.combout(\led_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~20 .lut_mask = 16'hFF5F;
defparam \led_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N25
dffeas \led_reg[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_reg[8]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[12] .is_wysiwyg = "true";
defparam \led_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
fiftyfivenm_lcell_comb \mem_rdata[12]~38 (
// Equation(s):
// \mem_rdata[12]~38_combout  = (\mem_rdata[21]~5_combout  & (((\mem_rdata[21]~3_combout )) # (!\simpleuart|recv_buf_valid~q ))) # (!\mem_rdata[21]~5_combout  & (((led_reg[12] & !\mem_rdata[21]~3_combout ))))

	.dataa(\simpleuart|recv_buf_valid~q ),
	.datab(led_reg[12]),
	.datac(\mem_rdata[21]~5_combout ),
	.datad(\mem_rdata[21]~3_combout ),
	.cin(gnd),
	.combout(\mem_rdata[12]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[12]~38 .lut_mask = 16'hF05C;
defparam \mem_rdata[12]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
fiftyfivenm_lcell_comb \mem_rdata[12]~39 (
// Equation(s):
// \mem_rdata[12]~39_combout  = (\mem_rdata[21]~2_combout  & ((\mem_rdata[12]~38_combout  & (seg1_reg[12])) # (!\mem_rdata[12]~38_combout  & ((seg2_reg[12]))))) # (!\mem_rdata[21]~2_combout  & (((\mem_rdata[12]~38_combout ))))

	.dataa(seg1_reg[12]),
	.datab(\mem_rdata[21]~2_combout ),
	.datac(seg2_reg[12]),
	.datad(\mem_rdata[12]~38_combout ),
	.cin(gnd),
	.combout(\mem_rdata[12]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[12]~39 .lut_mask = 16'hBBC0;
defparam \mem_rdata[12]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
fiftyfivenm_lcell_comb \cpu|Selector36~0 (
// Equation(s):
// \cpu|Selector36~0_combout  = (\cpu|mem_wordsize.01~q  & (\cpu|reg_op2 [12])) # (!\cpu|mem_wordsize.01~q  & ((\cpu|reg_op2 [28])))

	.dataa(\cpu|reg_op2 [12]),
	.datab(\cpu|mem_wordsize.01~q ),
	.datac(gnd),
	.datad(\cpu|reg_op2 [28]),
	.cin(gnd),
	.combout(\cpu|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector36~0 .lut_mask = 16'hBB88;
defparam \cpu|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N19
dffeas \cpu|mem_wdata[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector36~0_combout ),
	.asdata(\cpu|reg_op2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|mem_wordsize.10~q ),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[28] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[28] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y9_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\ram_wren~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|mem_wdata [28],\cpu|mem_wdata [12]}),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_bkf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y3_N0
fiftyfivenm_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "hx8kdemo_fw.hex";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002F28B8A22202A0048B28B9A2204808A221004100440A82A8000080000000000000004;
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N12
fiftyfivenm_lcell_comb \mem_rdata[12]~40 (
// Equation(s):
// \mem_rdata[12]~40_combout  = (\mem_rdata[21]~8_combout  & (((\rom_inst|altsyncram_component|auto_generated|q_a [12])) # (!\mem_rdata[21]~9_combout ))) # (!\mem_rdata[21]~8_combout  & (\mem_rdata[21]~9_combout  & 
// (\ram_inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\mem_rdata[21]~8_combout ),
	.datab(\mem_rdata[21]~9_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(\rom_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\mem_rdata[12]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[12]~40 .lut_mask = 16'hEA62;
defparam \mem_rdata[12]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N28
fiftyfivenm_lcell_comb \mem_rdata[12] (
// Equation(s):
// mem_rdata[12] = (\mem_rdata[21]~10_combout  & ((\mem_rdata[12]~40_combout  & (\simpleuart|cfg_divider [12])) # (!\mem_rdata[12]~40_combout  & ((\mem_rdata[12]~39_combout ))))) # (!\mem_rdata[21]~10_combout  & (((\mem_rdata[12]~40_combout ))))

	.dataa(\mem_rdata[21]~10_combout ),
	.datab(\simpleuart|cfg_divider [12]),
	.datac(\mem_rdata[12]~39_combout ),
	.datad(\mem_rdata[12]~40_combout ),
	.cin(gnd),
	.combout(mem_rdata[12]),
	.cout());
// synopsys translate_off
defparam \mem_rdata[12] .lut_mask = 16'hDDA0;
defparam \mem_rdata[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N6
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[28]~30 (
// Equation(s):
// \cpu|mem_rdata_latched[28]~30_combout  = (\cpu|mem_xfer~combout  & ((\cpu|mem_rdata_latched[28]~29_combout  & ((mem_rdata[12]))) # (!\cpu|mem_rdata_latched[28]~29_combout  & (mem_rdata[28])))) # (!\cpu|mem_xfer~combout  & 
// (((\cpu|mem_rdata_latched[28]~29_combout ))))

	.dataa(\cpu|mem_xfer~combout ),
	.datab(mem_rdata[28]),
	.datac(\cpu|mem_rdata_latched[28]~29_combout ),
	.datad(mem_rdata[12]),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[28]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[28]~30 .lut_mask = 16'hF858;
defparam \cpu|mem_rdata_latched[28]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N26
fiftyfivenm_lcell_comb \cpu|instr_retirq~0 (
// Equation(s):
// \cpu|instr_retirq~0_combout  = (!\cpu|mem_rdata_q[15]~11_combout  & (!\cpu|mem_rdata_q[16]~5_combout  & (!\cpu|decoded_imm_uj[2]~1_combout  & \cpu|decoded_imm_uj[1]~0_combout )))

	.dataa(\cpu|mem_rdata_q[15]~11_combout ),
	.datab(\cpu|mem_rdata_q[16]~5_combout ),
	.datac(\cpu|decoded_imm_uj[2]~1_combout ),
	.datad(\cpu|decoded_imm_uj[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|instr_retirq~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_retirq~0 .lut_mask = 16'h0100;
defparam \cpu|instr_retirq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N4
fiftyfivenm_lcell_comb \cpu|instr_retirq~1 (
// Equation(s):
// \cpu|instr_retirq~1_combout  = (\cpu|instr_retirq~0_combout  & (!\cpu|decoded_imm_uj[5]~4_combout  & (!\cpu|decoded_imm_uj[20]~16_combout  & !\cpu|decoded_imm_uj[9]~8_combout )))

	.dataa(\cpu|instr_retirq~0_combout ),
	.datab(\cpu|decoded_imm_uj[5]~4_combout ),
	.datac(\cpu|decoded_imm_uj[20]~16_combout ),
	.datad(\cpu|decoded_imm_uj[9]~8_combout ),
	.cin(gnd),
	.combout(\cpu|instr_retirq~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_retirq~1 .lut_mask = 16'h0002;
defparam \cpu|instr_retirq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N14
fiftyfivenm_lcell_comb \cpu|instr_retirq~2 (
// Equation(s):
// \cpu|instr_retirq~2_combout  = (!\cpu|mem_rdata_latched[28]~30_combout  & (\cpu|instr_retirq~1_combout  & (!\cpu|mem_rdata_latched[25]~32_combout  & !\cpu|mem_rdata_latched[30]~34_combout )))

	.dataa(\cpu|mem_rdata_latched[28]~30_combout ),
	.datab(\cpu|instr_retirq~1_combout ),
	.datac(\cpu|mem_rdata_latched[25]~32_combout ),
	.datad(\cpu|mem_rdata_latched[30]~34_combout ),
	.cin(gnd),
	.combout(\cpu|instr_retirq~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_retirq~2 .lut_mask = 16'h0004;
defparam \cpu|instr_retirq~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N20
fiftyfivenm_lcell_comb \cpu|instr_retirq~3 (
// Equation(s):
// \cpu|instr_retirq~3_combout  = (\cpu|decoded_imm_uj[6]~5_combout  & (\cpu|Equal7~0_combout  & (\cpu|instr_retirq~2_combout  & !\cpu|decoded_imm_uj[7]~6_combout )))

	.dataa(\cpu|decoded_imm_uj[6]~5_combout ),
	.datab(\cpu|Equal7~0_combout ),
	.datac(\cpu|instr_retirq~2_combout ),
	.datad(\cpu|decoded_imm_uj[7]~6_combout ),
	.cin(gnd),
	.combout(\cpu|instr_retirq~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_retirq~3 .lut_mask = 16'h0080;
defparam \cpu|instr_retirq~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N21
dffeas \cpu|instr_retirq (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_retirq~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_retirq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_retirq .is_wysiwyg = "true";
defparam \cpu|instr_retirq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N10
fiftyfivenm_lcell_comb \cpu|Selector389~0 (
// Equation(s):
// \cpu|Selector389~0_combout  = (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (\cpu|cpu_state.cpu_state_fetch~q  & \cpu|irq_state [0]))

	.dataa(gnd),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|cpu_state.cpu_state_fetch~q ),
	.datad(\cpu|irq_state [0]),
	.cin(gnd),
	.combout(\cpu|Selector389~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector389~0 .lut_mask = 16'h3000;
defparam \cpu|Selector389~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N2
fiftyfivenm_lcell_comb \cpu|Selector389~1 (
// Equation(s):
// \cpu|Selector389~1_combout  = (\cpu|Selector389~0_combout ) # ((\cpu|irq_active~q  & ((!\cpu|cpu_state.cpu_state_ld_rs1~q ) # (!\cpu|instr_retirq~q ))))

	.dataa(\cpu|instr_retirq~q ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|irq_active~q ),
	.datad(\cpu|Selector389~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector389~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector389~1 .lut_mask = 16'hFF70;
defparam \cpu|Selector389~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N3
dffeas \cpu|irq_active (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector389~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_active .is_wysiwyg = "true";
defparam \cpu|irq_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
fiftyfivenm_lcell_comb \cpu|irq_delay~1 (
// Equation(s):
// \cpu|irq_delay~1_combout  = (!\cpu|always18~1_combout  & (\cpu|cpu_state.cpu_state_fetch~q  & (!\cpu|always18~4_combout  & \cpu|decoder_trigger~q )))

	.dataa(\cpu|always18~1_combout ),
	.datab(\cpu|cpu_state.cpu_state_fetch~q ),
	.datac(\cpu|always18~4_combout ),
	.datad(\cpu|decoder_trigger~q ),
	.cin(gnd),
	.combout(\cpu|irq_delay~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_delay~1 .lut_mask = 16'h0400;
defparam \cpu|irq_delay~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
fiftyfivenm_lcell_comb \cpu|irq_delay~2 (
// Equation(s):
// \cpu|irq_delay~2_combout  = (\cpu|irq_delay~1_combout  & (\cpu|irq_active~q )) # (!\cpu|irq_delay~1_combout  & ((\cpu|irq_delay~q )))

	.dataa(gnd),
	.datab(\cpu|irq_active~q ),
	.datac(\cpu|irq_delay~q ),
	.datad(\cpu|irq_delay~1_combout ),
	.cin(gnd),
	.combout(\cpu|irq_delay~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_delay~2 .lut_mask = 16'hCCF0;
defparam \cpu|irq_delay~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N25
dffeas \cpu|irq_delay (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_delay~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_delay .is_wysiwyg = "true";
defparam \cpu|irq_delay .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
fiftyfivenm_lcell_comb \cpu|always18~3 (
// Equation(s):
// \cpu|always18~3_combout  = (\cpu|decoder_trigger~q  & (!\cpu|irq_active~q  & !\cpu|irq_delay~q ))

	.dataa(\cpu|decoder_trigger~q ),
	.datab(gnd),
	.datac(\cpu|irq_active~q ),
	.datad(\cpu|irq_delay~q ),
	.cin(gnd),
	.combout(\cpu|always18~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|always18~3 .lut_mask = 16'h000A;
defparam \cpu|always18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N28
fiftyfivenm_lcell_comb \cpu|irq_delay~0 (
// Equation(s):
// \cpu|irq_delay~0_combout  = (\cpu|cpu_state.cpu_state_fetch~q  & (!\cpu|Selector155~0_combout  & ((!\cpu|always18~2_combout ) # (!\cpu|always18~3_combout ))))

	.dataa(\cpu|cpu_state.cpu_state_fetch~q ),
	.datab(\cpu|always18~3_combout ),
	.datac(\cpu|always18~2_combout ),
	.datad(\cpu|Selector155~0_combout ),
	.cin(gnd),
	.combout(\cpu|irq_delay~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_delay~0 .lut_mask = 16'h002A;
defparam \cpu|irq_delay~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
fiftyfivenm_lcell_comb \cpu|latched_compr~0 (
// Equation(s):
// \cpu|latched_compr~0_combout  = (\cpu|irq_delay~0_combout  & ((\pll_inst|altpll_component|auto_generated|locked~0_combout  & (\cpu|compressed_instr~q )) # (!\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|latched_compr~q ))))) # 
// (!\cpu|irq_delay~0_combout  & (((\cpu|latched_compr~q ))))

	.dataa(\cpu|compressed_instr~q ),
	.datab(\cpu|irq_delay~0_combout ),
	.datac(\cpu|latched_compr~q ),
	.datad(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.cin(gnd),
	.combout(\cpu|latched_compr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|latched_compr~0 .lut_mask = 16'hB8F0;
defparam \cpu|latched_compr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N1
dffeas \cpu|latched_compr (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|latched_compr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|latched_compr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|latched_compr .is_wysiwyg = "true";
defparam \cpu|latched_compr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
fiftyfivenm_lcell_comb \cpu|is_compare~0 (
// Equation(s):
// \cpu|is_compare~0_combout  = (!\cpu|instr_slti~0_combout  & ((\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ) # (!\cpu|WideNor2~16_combout )))

	.dataa(\cpu|instr_slti~0_combout ),
	.datab(gnd),
	.datac(\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ),
	.datad(\cpu|WideNor2~16_combout ),
	.cin(gnd),
	.combout(\cpu|is_compare~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|is_compare~0 .lut_mask = 16'h5055;
defparam \cpu|is_compare~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N31
dffeas \cpu|is_compare (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|is_compare~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|is_compare~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|is_compare .is_wysiwyg = "true";
defparam \cpu|is_compare .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
fiftyfivenm_lcell_comb \cpu|Selector125~8 (
// Equation(s):
// \cpu|Selector125~8_combout  = (\cpu|reg_op2 [2] & ((\cpu|reg_op2 [3] & ((\cpu|ShiftRight0~60_combout ))) # (!\cpu|reg_op2 [3] & (\cpu|ShiftRight0~93_combout ))))

	.dataa(\cpu|ShiftRight0~93_combout ),
	.datab(\cpu|reg_op2 [3]),
	.datac(\cpu|reg_op2 [2]),
	.datad(\cpu|ShiftRight0~60_combout ),
	.cin(gnd),
	.combout(\cpu|Selector125~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector125~8 .lut_mask = 16'hE020;
defparam \cpu|Selector125~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
fiftyfivenm_lcell_comb \cpu|Selector125~9 (
// Equation(s):
// \cpu|Selector125~9_combout  = (!\cpu|reg_op2 [1] & ((\cpu|reg_op2 [0] & ((\cpu|reg_op1 [1]))) # (!\cpu|reg_op2 [0] & (\cpu|reg_op1 [0]))))

	.dataa(\cpu|reg_op1 [0]),
	.datab(\cpu|reg_op2 [0]),
	.datac(\cpu|reg_op2 [1]),
	.datad(\cpu|reg_op1 [1]),
	.cin(gnd),
	.combout(\cpu|Selector125~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector125~9 .lut_mask = 16'h0E02;
defparam \cpu|Selector125~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
fiftyfivenm_lcell_comb \cpu|Selector125~10 (
// Equation(s):
// \cpu|Selector125~10_combout  = (!\cpu|reg_op2 [3] & ((\cpu|Selector125~9_combout ) # ((\cpu|reg_op2 [1] & \cpu|ShiftRight0~98_combout ))))

	.dataa(\cpu|reg_op2 [3]),
	.datab(\cpu|Selector125~9_combout ),
	.datac(\cpu|reg_op2 [1]),
	.datad(\cpu|ShiftRight0~98_combout ),
	.cin(gnd),
	.combout(\cpu|Selector125~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector125~10 .lut_mask = 16'h5444;
defparam \cpu|Selector125~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
fiftyfivenm_lcell_comb \cpu|Selector125~11 (
// Equation(s):
// \cpu|Selector125~11_combout  = (!\cpu|reg_op2 [2] & ((\cpu|Selector125~10_combout ) # ((\cpu|ShiftRight0~80_combout  & \cpu|reg_op2 [3]))))

	.dataa(\cpu|ShiftRight0~80_combout ),
	.datab(\cpu|reg_op2 [3]),
	.datac(\cpu|reg_op2 [2]),
	.datad(\cpu|Selector125~10_combout ),
	.cin(gnd),
	.combout(\cpu|Selector125~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector125~11 .lut_mask = 16'h0F08;
defparam \cpu|Selector125~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
fiftyfivenm_lcell_comb \cpu|Selector125~12 (
// Equation(s):
// \cpu|Selector125~12_combout  = (\cpu|reg_op2 [4] & (\cpu|ShiftRight0~101_combout )) # (!\cpu|reg_op2 [4] & (((\cpu|Selector125~8_combout ) # (\cpu|Selector125~11_combout ))))

	.dataa(\cpu|ShiftRight0~101_combout ),
	.datab(\cpu|Selector125~8_combout ),
	.datac(\cpu|Selector125~11_combout ),
	.datad(\cpu|reg_op2 [4]),
	.cin(gnd),
	.combout(\cpu|Selector125~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector125~12 .lut_mask = 16'hAAFC;
defparam \cpu|Selector125~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
fiftyfivenm_lcell_comb \cpu|Selector125~6 (
// Equation(s):
// \cpu|Selector125~6_combout  = (\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q  & ((\cpu|Add1~4_combout ) # ((\cpu|reg_op2 [0] & !\cpu|WideNor2~10_combout )))) # (!\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q  & (((\cpu|reg_op2 [0] & !\cpu|WideNor2~10_combout ))))

	.dataa(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.datab(\cpu|Add1~4_combout ),
	.datac(\cpu|reg_op2 [0]),
	.datad(\cpu|WideNor2~10_combout ),
	.cin(gnd),
	.combout(\cpu|Selector125~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector125~6 .lut_mask = 16'h88F8;
defparam \cpu|Selector125~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
fiftyfivenm_lcell_comb \cpu|Selector125~7 (
// Equation(s):
// \cpu|Selector125~7_combout  = (\cpu|Selector125~6_combout ) # ((!\cpu|WideNor2~9_combout  & (\cpu|reg_op2 [0] $ (\cpu|reg_op1 [0]))))

	.dataa(\cpu|reg_op2 [0]),
	.datab(\cpu|reg_op1 [0]),
	.datac(\cpu|Selector125~6_combout ),
	.datad(\cpu|WideNor2~9_combout ),
	.cin(gnd),
	.combout(\cpu|Selector125~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector125~7 .lut_mask = 16'hF0F6;
defparam \cpu|Selector125~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
fiftyfivenm_lcell_comb \cpu|Selector125~15 (
// Equation(s):
// \cpu|Selector125~15_combout  = ((\cpu|reg_op2 [0] & ((\cpu|instr_and~q ) # (\cpu|instr_andi~q )))) # (!\cpu|WideNor2~10_combout )

	.dataa(\cpu|reg_op2 [0]),
	.datab(\cpu|WideNor2~10_combout ),
	.datac(\cpu|instr_and~q ),
	.datad(\cpu|instr_andi~q ),
	.cin(gnd),
	.combout(\cpu|Selector125~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector125~15 .lut_mask = 16'hBBB3;
defparam \cpu|Selector125~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
fiftyfivenm_lcell_comb \cpu|Selector125~5 (
// Equation(s):
// \cpu|Selector125~5_combout  = (\cpu|reg_op1 [0] & ((\cpu|Selector125~15_combout ) # ((\cpu|alu_out_q[23]~0_combout  & \cpu|Selector125~4_combout ))))

	.dataa(\cpu|Selector125~15_combout ),
	.datab(\cpu|reg_op1 [0]),
	.datac(\cpu|alu_out_q[23]~0_combout ),
	.datad(\cpu|Selector125~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector125~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector125~5 .lut_mask = 16'hC888;
defparam \cpu|Selector125~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
fiftyfivenm_lcell_comb \cpu|Selector125~13 (
// Equation(s):
// \cpu|Selector125~13_combout  = (\cpu|Selector125~7_combout ) # ((\cpu|Selector125~5_combout ) # ((\cpu|Selector125~12_combout  & !\cpu|WideNor2~5_combout )))

	.dataa(\cpu|Selector125~12_combout ),
	.datab(\cpu|Selector125~7_combout ),
	.datac(\cpu|WideNor2~5_combout ),
	.datad(\cpu|Selector125~5_combout ),
	.cin(gnd),
	.combout(\cpu|Selector125~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector125~13 .lut_mask = 16'hFFCE;
defparam \cpu|Selector125~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
fiftyfivenm_lcell_comb \cpu|instr_beq~0 (
// Equation(s):
// \cpu|instr_beq~0_combout  = (!\cpu|mem_rdata_q [14] & (!\cpu|mem_rdata_q [13] & (\cpu|is_beq_bne_blt_bge_bltu_bgeu~q  & !\cpu|mem_rdata_q [12])))

	.dataa(\cpu|mem_rdata_q [14]),
	.datab(\cpu|mem_rdata_q [13]),
	.datac(\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ),
	.datad(\cpu|mem_rdata_q [12]),
	.cin(gnd),
	.combout(\cpu|instr_beq~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_beq~0 .lut_mask = 16'h0010;
defparam \cpu|instr_beq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N15
dffeas \cpu|instr_beq (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_beq~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|instr_slti~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_beq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_beq .is_wysiwyg = "true";
defparam \cpu|instr_beq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
fiftyfivenm_lcell_comb \cpu|instr_bne~0 (
// Equation(s):
// \cpu|instr_bne~0_combout  = (!\cpu|mem_rdata_q [14] & (!\cpu|mem_rdata_q [13] & (\cpu|is_beq_bne_blt_bge_bltu_bgeu~q  & \cpu|mem_rdata_q [12])))

	.dataa(\cpu|mem_rdata_q [14]),
	.datab(\cpu|mem_rdata_q [13]),
	.datac(\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ),
	.datad(\cpu|mem_rdata_q [12]),
	.cin(gnd),
	.combout(\cpu|instr_bne~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_bne~0 .lut_mask = 16'h1000;
defparam \cpu|instr_bne~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N13
dffeas \cpu|instr_bne (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_bne~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|instr_slti~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_bne~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_bne .is_wysiwyg = "true";
defparam \cpu|instr_bne .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
fiftyfivenm_lcell_comb \cpu|Selector93~2 (
// Equation(s):
// \cpu|Selector93~2_combout  = (\cpu|Equal48~20_combout  & (\cpu|instr_beq~q )) # (!\cpu|Equal48~20_combout  & ((\cpu|instr_bne~q )))

	.dataa(\cpu|Equal48~20_combout ),
	.datab(gnd),
	.datac(\cpu|instr_beq~q ),
	.datad(\cpu|instr_bne~q ),
	.cin(gnd),
	.combout(\cpu|Selector93~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector93~2 .lut_mask = 16'hF5A0;
defparam \cpu|Selector93~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
fiftyfivenm_lcell_comb \cpu|instr_sltiu~0 (
// Equation(s):
// \cpu|instr_sltiu~0_combout  = (!\cpu|mem_rdata_q [14] & (\cpu|mem_rdata_q [12] & (\cpu|is_alu_reg_imm~q  & \cpu|mem_rdata_q [13])))

	.dataa(\cpu|mem_rdata_q [14]),
	.datab(\cpu|mem_rdata_q [12]),
	.datac(\cpu|is_alu_reg_imm~q ),
	.datad(\cpu|mem_rdata_q [13]),
	.cin(gnd),
	.combout(\cpu|instr_sltiu~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_sltiu~0 .lut_mask = 16'h4000;
defparam \cpu|instr_sltiu~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N5
dffeas \cpu|instr_sltiu (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_sltiu~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|instr_slti~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_sltiu~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_sltiu .is_wysiwyg = "true";
defparam \cpu|instr_sltiu .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
fiftyfivenm_lcell_comb \cpu|instr_bltu~0 (
// Equation(s):
// \cpu|instr_bltu~0_combout  = (\cpu|mem_rdata_q [14] & (\cpu|mem_rdata_q [13] & (\cpu|is_beq_bne_blt_bge_bltu_bgeu~q  & !\cpu|mem_rdata_q [12])))

	.dataa(\cpu|mem_rdata_q [14]),
	.datab(\cpu|mem_rdata_q [13]),
	.datac(\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ),
	.datad(\cpu|mem_rdata_q [12]),
	.cin(gnd),
	.combout(\cpu|instr_bltu~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_bltu~0 .lut_mask = 16'h0080;
defparam \cpu|instr_bltu~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N1
dffeas \cpu|instr_bltu (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_bltu~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|instr_slti~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_bltu~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_bltu .is_wysiwyg = "true";
defparam \cpu|instr_bltu .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
fiftyfivenm_lcell_comb \cpu|WideOr8 (
// Equation(s):
// \cpu|WideOr8~combout  = (\cpu|instr_sltu~q ) # ((\cpu|instr_sltiu~q ) # (\cpu|instr_bltu~q ))

	.dataa(\cpu|instr_sltu~q ),
	.datab(gnd),
	.datac(\cpu|instr_sltiu~q ),
	.datad(\cpu|instr_bltu~q ),
	.cin(gnd),
	.combout(\cpu|WideOr8~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr8 .lut_mask = 16'hFFFA;
defparam \cpu|WideOr8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N29
dffeas \cpu|is_sltiu_bltu_sltu (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|WideOr8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|is_sltiu_bltu_sltu~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|is_sltiu_bltu_sltu .is_wysiwyg = "true";
defparam \cpu|is_sltiu_bltu_sltu .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
fiftyfivenm_lcell_comb \cpu|LessThan1~1 (
// Equation(s):
// \cpu|LessThan1~1_cout  = CARRY((\cpu|reg_op2 [0] & !\cpu|reg_op1 [0]))

	.dataa(\cpu|reg_op2 [0]),
	.datab(\cpu|reg_op1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|LessThan1~1_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~1 .lut_mask = 16'h0022;
defparam \cpu|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
fiftyfivenm_lcell_comb \cpu|LessThan1~3 (
// Equation(s):
// \cpu|LessThan1~3_cout  = CARRY((\cpu|reg_op1 [1] & ((!\cpu|LessThan1~1_cout ) # (!\cpu|reg_op2 [1]))) # (!\cpu|reg_op1 [1] & (!\cpu|reg_op2 [1] & !\cpu|LessThan1~1_cout )))

	.dataa(\cpu|reg_op1 [1]),
	.datab(\cpu|reg_op2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~1_cout ),
	.combout(),
	.cout(\cpu|LessThan1~3_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~3 .lut_mask = 16'h002B;
defparam \cpu|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
fiftyfivenm_lcell_comb \cpu|LessThan1~5 (
// Equation(s):
// \cpu|LessThan1~5_cout  = CARRY((\cpu|reg_op1 [2] & (\cpu|reg_op2 [2] & !\cpu|LessThan1~3_cout )) # (!\cpu|reg_op1 [2] & ((\cpu|reg_op2 [2]) # (!\cpu|LessThan1~3_cout ))))

	.dataa(\cpu|reg_op1 [2]),
	.datab(\cpu|reg_op2 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~3_cout ),
	.combout(),
	.cout(\cpu|LessThan1~5_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~5 .lut_mask = 16'h004D;
defparam \cpu|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
fiftyfivenm_lcell_comb \cpu|LessThan1~7 (
// Equation(s):
// \cpu|LessThan1~7_cout  = CARRY((\cpu|reg_op1 [3] & ((!\cpu|LessThan1~5_cout ) # (!\cpu|reg_op2 [3]))) # (!\cpu|reg_op1 [3] & (!\cpu|reg_op2 [3] & !\cpu|LessThan1~5_cout )))

	.dataa(\cpu|reg_op1 [3]),
	.datab(\cpu|reg_op2 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~5_cout ),
	.combout(),
	.cout(\cpu|LessThan1~7_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~7 .lut_mask = 16'h002B;
defparam \cpu|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
fiftyfivenm_lcell_comb \cpu|LessThan1~9 (
// Equation(s):
// \cpu|LessThan1~9_cout  = CARRY((\cpu|reg_op1 [4] & (\cpu|reg_op2 [4] & !\cpu|LessThan1~7_cout )) # (!\cpu|reg_op1 [4] & ((\cpu|reg_op2 [4]) # (!\cpu|LessThan1~7_cout ))))

	.dataa(\cpu|reg_op1 [4]),
	.datab(\cpu|reg_op2 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~7_cout ),
	.combout(),
	.cout(\cpu|LessThan1~9_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~9 .lut_mask = 16'h004D;
defparam \cpu|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
fiftyfivenm_lcell_comb \cpu|LessThan1~11 (
// Equation(s):
// \cpu|LessThan1~11_cout  = CARRY((\cpu|reg_op1 [5] & ((!\cpu|LessThan1~9_cout ) # (!\cpu|reg_op2 [5]))) # (!\cpu|reg_op1 [5] & (!\cpu|reg_op2 [5] & !\cpu|LessThan1~9_cout )))

	.dataa(\cpu|reg_op1 [5]),
	.datab(\cpu|reg_op2 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~9_cout ),
	.combout(),
	.cout(\cpu|LessThan1~11_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~11 .lut_mask = 16'h002B;
defparam \cpu|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
fiftyfivenm_lcell_comb \cpu|LessThan1~13 (
// Equation(s):
// \cpu|LessThan1~13_cout  = CARRY((\cpu|reg_op2 [6] & ((!\cpu|LessThan1~11_cout ) # (!\cpu|reg_op1 [6]))) # (!\cpu|reg_op2 [6] & (!\cpu|reg_op1 [6] & !\cpu|LessThan1~11_cout )))

	.dataa(\cpu|reg_op2 [6]),
	.datab(\cpu|reg_op1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~11_cout ),
	.combout(),
	.cout(\cpu|LessThan1~13_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~13 .lut_mask = 16'h002B;
defparam \cpu|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
fiftyfivenm_lcell_comb \cpu|LessThan1~15 (
// Equation(s):
// \cpu|LessThan1~15_cout  = CARRY((\cpu|reg_op1 [7] & ((!\cpu|LessThan1~13_cout ) # (!\cpu|reg_op2 [7]))) # (!\cpu|reg_op1 [7] & (!\cpu|reg_op2 [7] & !\cpu|LessThan1~13_cout )))

	.dataa(\cpu|reg_op1 [7]),
	.datab(\cpu|reg_op2 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~13_cout ),
	.combout(),
	.cout(\cpu|LessThan1~15_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~15 .lut_mask = 16'h002B;
defparam \cpu|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
fiftyfivenm_lcell_comb \cpu|LessThan1~17 (
// Equation(s):
// \cpu|LessThan1~17_cout  = CARRY((\cpu|reg_op2 [8] & ((!\cpu|LessThan1~15_cout ) # (!\cpu|reg_op1 [8]))) # (!\cpu|reg_op2 [8] & (!\cpu|reg_op1 [8] & !\cpu|LessThan1~15_cout )))

	.dataa(\cpu|reg_op2 [8]),
	.datab(\cpu|reg_op1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~15_cout ),
	.combout(),
	.cout(\cpu|LessThan1~17_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~17 .lut_mask = 16'h002B;
defparam \cpu|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
fiftyfivenm_lcell_comb \cpu|LessThan1~19 (
// Equation(s):
// \cpu|LessThan1~19_cout  = CARRY((\cpu|reg_op2 [9] & (\cpu|reg_op1 [9] & !\cpu|LessThan1~17_cout )) # (!\cpu|reg_op2 [9] & ((\cpu|reg_op1 [9]) # (!\cpu|LessThan1~17_cout ))))

	.dataa(\cpu|reg_op2 [9]),
	.datab(\cpu|reg_op1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~17_cout ),
	.combout(),
	.cout(\cpu|LessThan1~19_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~19 .lut_mask = 16'h004D;
defparam \cpu|LessThan1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
fiftyfivenm_lcell_comb \cpu|LessThan1~21 (
// Equation(s):
// \cpu|LessThan1~21_cout  = CARRY((\cpu|reg_op1 [10] & (\cpu|reg_op2 [10] & !\cpu|LessThan1~19_cout )) # (!\cpu|reg_op1 [10] & ((\cpu|reg_op2 [10]) # (!\cpu|LessThan1~19_cout ))))

	.dataa(\cpu|reg_op1 [10]),
	.datab(\cpu|reg_op2 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~19_cout ),
	.combout(),
	.cout(\cpu|LessThan1~21_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~21 .lut_mask = 16'h004D;
defparam \cpu|LessThan1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
fiftyfivenm_lcell_comb \cpu|LessThan1~23 (
// Equation(s):
// \cpu|LessThan1~23_cout  = CARRY((\cpu|reg_op2 [11] & (\cpu|reg_op1 [11] & !\cpu|LessThan1~21_cout )) # (!\cpu|reg_op2 [11] & ((\cpu|reg_op1 [11]) # (!\cpu|LessThan1~21_cout ))))

	.dataa(\cpu|reg_op2 [11]),
	.datab(\cpu|reg_op1 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~21_cout ),
	.combout(),
	.cout(\cpu|LessThan1~23_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~23 .lut_mask = 16'h004D;
defparam \cpu|LessThan1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
fiftyfivenm_lcell_comb \cpu|LessThan1~25 (
// Equation(s):
// \cpu|LessThan1~25_cout  = CARRY((\cpu|reg_op2 [12] & ((!\cpu|LessThan1~23_cout ) # (!\cpu|reg_op1 [12]))) # (!\cpu|reg_op2 [12] & (!\cpu|reg_op1 [12] & !\cpu|LessThan1~23_cout )))

	.dataa(\cpu|reg_op2 [12]),
	.datab(\cpu|reg_op1 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~23_cout ),
	.combout(),
	.cout(\cpu|LessThan1~25_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~25 .lut_mask = 16'h002B;
defparam \cpu|LessThan1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
fiftyfivenm_lcell_comb \cpu|LessThan1~27 (
// Equation(s):
// \cpu|LessThan1~27_cout  = CARRY((\cpu|reg_op1 [13] & ((!\cpu|LessThan1~25_cout ) # (!\cpu|reg_op2 [13]))) # (!\cpu|reg_op1 [13] & (!\cpu|reg_op2 [13] & !\cpu|LessThan1~25_cout )))

	.dataa(\cpu|reg_op1 [13]),
	.datab(\cpu|reg_op2 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~25_cout ),
	.combout(),
	.cout(\cpu|LessThan1~27_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~27 .lut_mask = 16'h002B;
defparam \cpu|LessThan1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
fiftyfivenm_lcell_comb \cpu|LessThan1~29 (
// Equation(s):
// \cpu|LessThan1~29_cout  = CARRY((\cpu|reg_op1 [14] & (\cpu|reg_op2 [14] & !\cpu|LessThan1~27_cout )) # (!\cpu|reg_op1 [14] & ((\cpu|reg_op2 [14]) # (!\cpu|LessThan1~27_cout ))))

	.dataa(\cpu|reg_op1 [14]),
	.datab(\cpu|reg_op2 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~27_cout ),
	.combout(),
	.cout(\cpu|LessThan1~29_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~29 .lut_mask = 16'h004D;
defparam \cpu|LessThan1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
fiftyfivenm_lcell_comb \cpu|LessThan1~31 (
// Equation(s):
// \cpu|LessThan1~31_cout  = CARRY((\cpu|reg_op1 [15] & ((!\cpu|LessThan1~29_cout ) # (!\cpu|reg_op2 [15]))) # (!\cpu|reg_op1 [15] & (!\cpu|reg_op2 [15] & !\cpu|LessThan1~29_cout )))

	.dataa(\cpu|reg_op1 [15]),
	.datab(\cpu|reg_op2 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~29_cout ),
	.combout(),
	.cout(\cpu|LessThan1~31_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~31 .lut_mask = 16'h002B;
defparam \cpu|LessThan1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
fiftyfivenm_lcell_comb \cpu|LessThan1~33 (
// Equation(s):
// \cpu|LessThan1~33_cout  = CARRY((\cpu|reg_op2 [16] & ((!\cpu|LessThan1~31_cout ) # (!\cpu|reg_op1 [16]))) # (!\cpu|reg_op2 [16] & (!\cpu|reg_op1 [16] & !\cpu|LessThan1~31_cout )))

	.dataa(\cpu|reg_op2 [16]),
	.datab(\cpu|reg_op1 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~31_cout ),
	.combout(),
	.cout(\cpu|LessThan1~33_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~33 .lut_mask = 16'h002B;
defparam \cpu|LessThan1~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
fiftyfivenm_lcell_comb \cpu|LessThan1~35 (
// Equation(s):
// \cpu|LessThan1~35_cout  = CARRY((\cpu|reg_op2 [17] & (\cpu|reg_op1 [17] & !\cpu|LessThan1~33_cout )) # (!\cpu|reg_op2 [17] & ((\cpu|reg_op1 [17]) # (!\cpu|LessThan1~33_cout ))))

	.dataa(\cpu|reg_op2 [17]),
	.datab(\cpu|reg_op1 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~33_cout ),
	.combout(),
	.cout(\cpu|LessThan1~35_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~35 .lut_mask = 16'h004D;
defparam \cpu|LessThan1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
fiftyfivenm_lcell_comb \cpu|LessThan1~37 (
// Equation(s):
// \cpu|LessThan1~37_cout  = CARRY((\cpu|reg_op2 [18] & ((!\cpu|LessThan1~35_cout ) # (!\cpu|reg_op1 [18]))) # (!\cpu|reg_op2 [18] & (!\cpu|reg_op1 [18] & !\cpu|LessThan1~35_cout )))

	.dataa(\cpu|reg_op2 [18]),
	.datab(\cpu|reg_op1 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~35_cout ),
	.combout(),
	.cout(\cpu|LessThan1~37_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~37 .lut_mask = 16'h002B;
defparam \cpu|LessThan1~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
fiftyfivenm_lcell_comb \cpu|LessThan1~39 (
// Equation(s):
// \cpu|LessThan1~39_cout  = CARRY((\cpu|reg_op1 [19] & ((!\cpu|LessThan1~37_cout ) # (!\cpu|reg_op2 [19]))) # (!\cpu|reg_op1 [19] & (!\cpu|reg_op2 [19] & !\cpu|LessThan1~37_cout )))

	.dataa(\cpu|reg_op1 [19]),
	.datab(\cpu|reg_op2 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~37_cout ),
	.combout(),
	.cout(\cpu|LessThan1~39_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~39 .lut_mask = 16'h002B;
defparam \cpu|LessThan1~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
fiftyfivenm_lcell_comb \cpu|LessThan1~41 (
// Equation(s):
// \cpu|LessThan1~41_cout  = CARRY((\cpu|reg_op1 [20] & (\cpu|reg_op2 [20] & !\cpu|LessThan1~39_cout )) # (!\cpu|reg_op1 [20] & ((\cpu|reg_op2 [20]) # (!\cpu|LessThan1~39_cout ))))

	.dataa(\cpu|reg_op1 [20]),
	.datab(\cpu|reg_op2 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~39_cout ),
	.combout(),
	.cout(\cpu|LessThan1~41_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~41 .lut_mask = 16'h004D;
defparam \cpu|LessThan1~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
fiftyfivenm_lcell_comb \cpu|LessThan1~43 (
// Equation(s):
// \cpu|LessThan1~43_cout  = CARRY((\cpu|reg_op2 [21] & (\cpu|reg_op1 [21] & !\cpu|LessThan1~41_cout )) # (!\cpu|reg_op2 [21] & ((\cpu|reg_op1 [21]) # (!\cpu|LessThan1~41_cout ))))

	.dataa(\cpu|reg_op2 [21]),
	.datab(\cpu|reg_op1 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~41_cout ),
	.combout(),
	.cout(\cpu|LessThan1~43_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~43 .lut_mask = 16'h004D;
defparam \cpu|LessThan1~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
fiftyfivenm_lcell_comb \cpu|LessThan1~45 (
// Equation(s):
// \cpu|LessThan1~45_cout  = CARRY((\cpu|reg_op2 [22] & ((!\cpu|LessThan1~43_cout ) # (!\cpu|reg_op1 [22]))) # (!\cpu|reg_op2 [22] & (!\cpu|reg_op1 [22] & !\cpu|LessThan1~43_cout )))

	.dataa(\cpu|reg_op2 [22]),
	.datab(\cpu|reg_op1 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~43_cout ),
	.combout(),
	.cout(\cpu|LessThan1~45_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~45 .lut_mask = 16'h002B;
defparam \cpu|LessThan1~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
fiftyfivenm_lcell_comb \cpu|LessThan1~47 (
// Equation(s):
// \cpu|LessThan1~47_cout  = CARRY((\cpu|reg_op2 [23] & (\cpu|reg_op1 [23] & !\cpu|LessThan1~45_cout )) # (!\cpu|reg_op2 [23] & ((\cpu|reg_op1 [23]) # (!\cpu|LessThan1~45_cout ))))

	.dataa(\cpu|reg_op2 [23]),
	.datab(\cpu|reg_op1 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~45_cout ),
	.combout(),
	.cout(\cpu|LessThan1~47_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~47 .lut_mask = 16'h004D;
defparam \cpu|LessThan1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
fiftyfivenm_lcell_comb \cpu|LessThan1~49 (
// Equation(s):
// \cpu|LessThan1~49_cout  = CARRY((\cpu|reg_op1 [24] & (\cpu|reg_op2 [24] & !\cpu|LessThan1~47_cout )) # (!\cpu|reg_op1 [24] & ((\cpu|reg_op2 [24]) # (!\cpu|LessThan1~47_cout ))))

	.dataa(\cpu|reg_op1 [24]),
	.datab(\cpu|reg_op2 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~47_cout ),
	.combout(),
	.cout(\cpu|LessThan1~49_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~49 .lut_mask = 16'h004D;
defparam \cpu|LessThan1~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
fiftyfivenm_lcell_comb \cpu|LessThan1~51 (
// Equation(s):
// \cpu|LessThan1~51_cout  = CARRY((\cpu|reg_op2 [25] & (\cpu|reg_op1 [25] & !\cpu|LessThan1~49_cout )) # (!\cpu|reg_op2 [25] & ((\cpu|reg_op1 [25]) # (!\cpu|LessThan1~49_cout ))))

	.dataa(\cpu|reg_op2 [25]),
	.datab(\cpu|reg_op1 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~49_cout ),
	.combout(),
	.cout(\cpu|LessThan1~51_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~51 .lut_mask = 16'h004D;
defparam \cpu|LessThan1~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
fiftyfivenm_lcell_comb \cpu|LessThan1~53 (
// Equation(s):
// \cpu|LessThan1~53_cout  = CARRY((\cpu|reg_op2 [26] & ((!\cpu|LessThan1~51_cout ) # (!\cpu|reg_op1 [26]))) # (!\cpu|reg_op2 [26] & (!\cpu|reg_op1 [26] & !\cpu|LessThan1~51_cout )))

	.dataa(\cpu|reg_op2 [26]),
	.datab(\cpu|reg_op1 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~51_cout ),
	.combout(),
	.cout(\cpu|LessThan1~53_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~53 .lut_mask = 16'h002B;
defparam \cpu|LessThan1~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
fiftyfivenm_lcell_comb \cpu|LessThan1~55 (
// Equation(s):
// \cpu|LessThan1~55_cout  = CARRY((\cpu|reg_op2 [27] & (\cpu|reg_op1 [27] & !\cpu|LessThan1~53_cout )) # (!\cpu|reg_op2 [27] & ((\cpu|reg_op1 [27]) # (!\cpu|LessThan1~53_cout ))))

	.dataa(\cpu|reg_op2 [27]),
	.datab(\cpu|reg_op1 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~53_cout ),
	.combout(),
	.cout(\cpu|LessThan1~55_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~55 .lut_mask = 16'h004D;
defparam \cpu|LessThan1~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
fiftyfivenm_lcell_comb \cpu|LessThan1~57 (
// Equation(s):
// \cpu|LessThan1~57_cout  = CARRY((\cpu|reg_op1 [28] & (\cpu|reg_op2 [28] & !\cpu|LessThan1~55_cout )) # (!\cpu|reg_op1 [28] & ((\cpu|reg_op2 [28]) # (!\cpu|LessThan1~55_cout ))))

	.dataa(\cpu|reg_op1 [28]),
	.datab(\cpu|reg_op2 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~55_cout ),
	.combout(),
	.cout(\cpu|LessThan1~57_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~57 .lut_mask = 16'h004D;
defparam \cpu|LessThan1~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
fiftyfivenm_lcell_comb \cpu|LessThan1~59 (
// Equation(s):
// \cpu|LessThan1~59_cout  = CARRY((\cpu|reg_op2 [29] & (\cpu|reg_op1 [29] & !\cpu|LessThan1~57_cout )) # (!\cpu|reg_op2 [29] & ((\cpu|reg_op1 [29]) # (!\cpu|LessThan1~57_cout ))))

	.dataa(\cpu|reg_op2 [29]),
	.datab(\cpu|reg_op1 [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~57_cout ),
	.combout(),
	.cout(\cpu|LessThan1~59_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~59 .lut_mask = 16'h004D;
defparam \cpu|LessThan1~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
fiftyfivenm_lcell_comb \cpu|LessThan1~61 (
// Equation(s):
// \cpu|LessThan1~61_cout  = CARRY((\cpu|reg_op2 [30] & ((!\cpu|LessThan1~59_cout ) # (!\cpu|reg_op1 [30]))) # (!\cpu|reg_op2 [30] & (!\cpu|reg_op1 [30] & !\cpu|LessThan1~59_cout )))

	.dataa(\cpu|reg_op2 [30]),
	.datab(\cpu|reg_op1 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan1~59_cout ),
	.combout(),
	.cout(\cpu|LessThan1~61_cout ));
// synopsys translate_off
defparam \cpu|LessThan1~61 .lut_mask = 16'h002B;
defparam \cpu|LessThan1~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
fiftyfivenm_lcell_comb \cpu|LessThan1~62 (
// Equation(s):
// \cpu|LessThan1~62_combout  = (\cpu|reg_op1 [31] & (\cpu|LessThan1~61_cout  & \cpu|reg_op2 [31])) # (!\cpu|reg_op1 [31] & ((\cpu|LessThan1~61_cout ) # (\cpu|reg_op2 [31])))

	.dataa(\cpu|reg_op1 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|reg_op2 [31]),
	.cin(\cpu|LessThan1~61_cout ),
	.combout(\cpu|LessThan1~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|LessThan1~62 .lut_mask = 16'hF550;
defparam \cpu|LessThan1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
fiftyfivenm_lcell_comb \cpu|instr_slti~1 (
// Equation(s):
// \cpu|instr_slti~1_combout  = (!\cpu|mem_rdata_q [14] & (!\cpu|mem_rdata_q [12] & (\cpu|is_alu_reg_imm~q  & \cpu|mem_rdata_q [13])))

	.dataa(\cpu|mem_rdata_q [14]),
	.datab(\cpu|mem_rdata_q [12]),
	.datac(\cpu|is_alu_reg_imm~q ),
	.datad(\cpu|mem_rdata_q [13]),
	.cin(gnd),
	.combout(\cpu|instr_slti~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_slti~1 .lut_mask = 16'h1000;
defparam \cpu|instr_slti~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N25
dffeas \cpu|instr_slti (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_slti~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|instr_slti~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_slti~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_slti .is_wysiwyg = "true";
defparam \cpu|instr_slti .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
fiftyfivenm_lcell_comb \cpu|instr_slt~2 (
// Equation(s):
// \cpu|instr_slt~2_combout  = (!\cpu|mem_rdata_q [14] & (\cpu|mem_rdata_q [13] & (\cpu|instr_xor~0_combout  & !\cpu|mem_rdata_q [12])))

	.dataa(\cpu|mem_rdata_q [14]),
	.datab(\cpu|mem_rdata_q [13]),
	.datac(\cpu|instr_xor~0_combout ),
	.datad(\cpu|mem_rdata_q [12]),
	.cin(gnd),
	.combout(\cpu|instr_slt~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_slt~2 .lut_mask = 16'h0040;
defparam \cpu|instr_slt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N27
dffeas \cpu|instr_slt (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_slt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|instr_slti~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_slt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_slt .is_wysiwyg = "true";
defparam \cpu|instr_slt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
fiftyfivenm_lcell_comb \cpu|instr_blt~0 (
// Equation(s):
// \cpu|instr_blt~0_combout  = (\cpu|mem_rdata_q [14] & (!\cpu|mem_rdata_q [13] & (\cpu|is_beq_bne_blt_bge_bltu_bgeu~q  & !\cpu|mem_rdata_q [12])))

	.dataa(\cpu|mem_rdata_q [14]),
	.datab(\cpu|mem_rdata_q [13]),
	.datac(\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ),
	.datad(\cpu|mem_rdata_q [12]),
	.cin(gnd),
	.combout(\cpu|instr_blt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_blt~0 .lut_mask = 16'h0020;
defparam \cpu|instr_blt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N19
dffeas \cpu|instr_blt (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_blt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|instr_slti~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_blt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_blt .is_wysiwyg = "true";
defparam \cpu|instr_blt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
fiftyfivenm_lcell_comb \cpu|WideOr7 (
// Equation(s):
// \cpu|WideOr7~combout  = (\cpu|instr_slti~q ) # ((\cpu|instr_slt~q ) # (\cpu|instr_blt~q ))

	.dataa(gnd),
	.datab(\cpu|instr_slti~q ),
	.datac(\cpu|instr_slt~q ),
	.datad(\cpu|instr_blt~q ),
	.cin(gnd),
	.combout(\cpu|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr7 .lut_mask = 16'hFFFC;
defparam \cpu|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N7
dffeas \cpu|is_slti_blt_slt (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|WideOr7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|is_slti_blt_slt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|is_slti_blt_slt .is_wysiwyg = "true";
defparam \cpu|is_slti_blt_slt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
fiftyfivenm_lcell_comb \cpu|LessThan0~1 (
// Equation(s):
// \cpu|LessThan0~1_cout  = CARRY((\cpu|reg_op2 [0] & !\cpu|reg_op1 [0]))

	.dataa(\cpu|reg_op2 [0]),
	.datab(\cpu|reg_op1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|LessThan0~1_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~1 .lut_mask = 16'h0022;
defparam \cpu|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
fiftyfivenm_lcell_comb \cpu|LessThan0~3 (
// Equation(s):
// \cpu|LessThan0~3_cout  = CARRY((\cpu|reg_op2 [1] & (\cpu|reg_op1 [1] & !\cpu|LessThan0~1_cout )) # (!\cpu|reg_op2 [1] & ((\cpu|reg_op1 [1]) # (!\cpu|LessThan0~1_cout ))))

	.dataa(\cpu|reg_op2 [1]),
	.datab(\cpu|reg_op1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~1_cout ),
	.combout(),
	.cout(\cpu|LessThan0~3_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~3 .lut_mask = 16'h004D;
defparam \cpu|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
fiftyfivenm_lcell_comb \cpu|LessThan0~5 (
// Equation(s):
// \cpu|LessThan0~5_cout  = CARRY((\cpu|reg_op2 [2] & ((!\cpu|LessThan0~3_cout ) # (!\cpu|reg_op1 [2]))) # (!\cpu|reg_op2 [2] & (!\cpu|reg_op1 [2] & !\cpu|LessThan0~3_cout )))

	.dataa(\cpu|reg_op2 [2]),
	.datab(\cpu|reg_op1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~3_cout ),
	.combout(),
	.cout(\cpu|LessThan0~5_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~5 .lut_mask = 16'h002B;
defparam \cpu|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
fiftyfivenm_lcell_comb \cpu|LessThan0~7 (
// Equation(s):
// \cpu|LessThan0~7_cout  = CARRY((\cpu|reg_op2 [3] & (\cpu|reg_op1 [3] & !\cpu|LessThan0~5_cout )) # (!\cpu|reg_op2 [3] & ((\cpu|reg_op1 [3]) # (!\cpu|LessThan0~5_cout ))))

	.dataa(\cpu|reg_op2 [3]),
	.datab(\cpu|reg_op1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~5_cout ),
	.combout(),
	.cout(\cpu|LessThan0~7_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~7 .lut_mask = 16'h004D;
defparam \cpu|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
fiftyfivenm_lcell_comb \cpu|LessThan0~9 (
// Equation(s):
// \cpu|LessThan0~9_cout  = CARRY((\cpu|reg_op1 [4] & (\cpu|reg_op2 [4] & !\cpu|LessThan0~7_cout )) # (!\cpu|reg_op1 [4] & ((\cpu|reg_op2 [4]) # (!\cpu|LessThan0~7_cout ))))

	.dataa(\cpu|reg_op1 [4]),
	.datab(\cpu|reg_op2 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~7_cout ),
	.combout(),
	.cout(\cpu|LessThan0~9_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~9 .lut_mask = 16'h004D;
defparam \cpu|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
fiftyfivenm_lcell_comb \cpu|LessThan0~11 (
// Equation(s):
// \cpu|LessThan0~11_cout  = CARRY((\cpu|reg_op1 [5] & ((!\cpu|LessThan0~9_cout ) # (!\cpu|reg_op2 [5]))) # (!\cpu|reg_op1 [5] & (!\cpu|reg_op2 [5] & !\cpu|LessThan0~9_cout )))

	.dataa(\cpu|reg_op1 [5]),
	.datab(\cpu|reg_op2 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~9_cout ),
	.combout(),
	.cout(\cpu|LessThan0~11_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~11 .lut_mask = 16'h002B;
defparam \cpu|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
fiftyfivenm_lcell_comb \cpu|LessThan0~13 (
// Equation(s):
// \cpu|LessThan0~13_cout  = CARRY((\cpu|reg_op1 [6] & (\cpu|reg_op2 [6] & !\cpu|LessThan0~11_cout )) # (!\cpu|reg_op1 [6] & ((\cpu|reg_op2 [6]) # (!\cpu|LessThan0~11_cout ))))

	.dataa(\cpu|reg_op1 [6]),
	.datab(\cpu|reg_op2 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~11_cout ),
	.combout(),
	.cout(\cpu|LessThan0~13_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~13 .lut_mask = 16'h004D;
defparam \cpu|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
fiftyfivenm_lcell_comb \cpu|LessThan0~15 (
// Equation(s):
// \cpu|LessThan0~15_cout  = CARRY((\cpu|reg_op1 [7] & ((!\cpu|LessThan0~13_cout ) # (!\cpu|reg_op2 [7]))) # (!\cpu|reg_op1 [7] & (!\cpu|reg_op2 [7] & !\cpu|LessThan0~13_cout )))

	.dataa(\cpu|reg_op1 [7]),
	.datab(\cpu|reg_op2 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~13_cout ),
	.combout(),
	.cout(\cpu|LessThan0~15_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~15 .lut_mask = 16'h002B;
defparam \cpu|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
fiftyfivenm_lcell_comb \cpu|LessThan0~17 (
// Equation(s):
// \cpu|LessThan0~17_cout  = CARRY((\cpu|reg_op2 [8] & ((!\cpu|LessThan0~15_cout ) # (!\cpu|reg_op1 [8]))) # (!\cpu|reg_op2 [8] & (!\cpu|reg_op1 [8] & !\cpu|LessThan0~15_cout )))

	.dataa(\cpu|reg_op2 [8]),
	.datab(\cpu|reg_op1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~15_cout ),
	.combout(),
	.cout(\cpu|LessThan0~17_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~17 .lut_mask = 16'h002B;
defparam \cpu|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
fiftyfivenm_lcell_comb \cpu|LessThan0~19 (
// Equation(s):
// \cpu|LessThan0~19_cout  = CARRY((\cpu|reg_op2 [9] & (\cpu|reg_op1 [9] & !\cpu|LessThan0~17_cout )) # (!\cpu|reg_op2 [9] & ((\cpu|reg_op1 [9]) # (!\cpu|LessThan0~17_cout ))))

	.dataa(\cpu|reg_op2 [9]),
	.datab(\cpu|reg_op1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~17_cout ),
	.combout(),
	.cout(\cpu|LessThan0~19_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~19 .lut_mask = 16'h004D;
defparam \cpu|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
fiftyfivenm_lcell_comb \cpu|LessThan0~21 (
// Equation(s):
// \cpu|LessThan0~21_cout  = CARRY((\cpu|reg_op1 [10] & (\cpu|reg_op2 [10] & !\cpu|LessThan0~19_cout )) # (!\cpu|reg_op1 [10] & ((\cpu|reg_op2 [10]) # (!\cpu|LessThan0~19_cout ))))

	.dataa(\cpu|reg_op1 [10]),
	.datab(\cpu|reg_op2 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~19_cout ),
	.combout(),
	.cout(\cpu|LessThan0~21_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~21 .lut_mask = 16'h004D;
defparam \cpu|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
fiftyfivenm_lcell_comb \cpu|LessThan0~23 (
// Equation(s):
// \cpu|LessThan0~23_cout  = CARRY((\cpu|reg_op1 [11] & ((!\cpu|LessThan0~21_cout ) # (!\cpu|reg_op2 [11]))) # (!\cpu|reg_op1 [11] & (!\cpu|reg_op2 [11] & !\cpu|LessThan0~21_cout )))

	.dataa(\cpu|reg_op1 [11]),
	.datab(\cpu|reg_op2 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~21_cout ),
	.combout(),
	.cout(\cpu|LessThan0~23_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~23 .lut_mask = 16'h002B;
defparam \cpu|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
fiftyfivenm_lcell_comb \cpu|LessThan0~25 (
// Equation(s):
// \cpu|LessThan0~25_cout  = CARRY((\cpu|reg_op1 [12] & (\cpu|reg_op2 [12] & !\cpu|LessThan0~23_cout )) # (!\cpu|reg_op1 [12] & ((\cpu|reg_op2 [12]) # (!\cpu|LessThan0~23_cout ))))

	.dataa(\cpu|reg_op1 [12]),
	.datab(\cpu|reg_op2 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~23_cout ),
	.combout(),
	.cout(\cpu|LessThan0~25_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~25 .lut_mask = 16'h004D;
defparam \cpu|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
fiftyfivenm_lcell_comb \cpu|LessThan0~27 (
// Equation(s):
// \cpu|LessThan0~27_cout  = CARRY((\cpu|reg_op2 [13] & (\cpu|reg_op1 [13] & !\cpu|LessThan0~25_cout )) # (!\cpu|reg_op2 [13] & ((\cpu|reg_op1 [13]) # (!\cpu|LessThan0~25_cout ))))

	.dataa(\cpu|reg_op2 [13]),
	.datab(\cpu|reg_op1 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~25_cout ),
	.combout(),
	.cout(\cpu|LessThan0~27_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~27 .lut_mask = 16'h004D;
defparam \cpu|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
fiftyfivenm_lcell_comb \cpu|LessThan0~29 (
// Equation(s):
// \cpu|LessThan0~29_cout  = CARRY((\cpu|reg_op2 [14] & ((!\cpu|LessThan0~27_cout ) # (!\cpu|reg_op1 [14]))) # (!\cpu|reg_op2 [14] & (!\cpu|reg_op1 [14] & !\cpu|LessThan0~27_cout )))

	.dataa(\cpu|reg_op2 [14]),
	.datab(\cpu|reg_op1 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~27_cout ),
	.combout(),
	.cout(\cpu|LessThan0~29_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~29 .lut_mask = 16'h002B;
defparam \cpu|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
fiftyfivenm_lcell_comb \cpu|LessThan0~31 (
// Equation(s):
// \cpu|LessThan0~31_cout  = CARRY((\cpu|reg_op2 [15] & (\cpu|reg_op1 [15] & !\cpu|LessThan0~29_cout )) # (!\cpu|reg_op2 [15] & ((\cpu|reg_op1 [15]) # (!\cpu|LessThan0~29_cout ))))

	.dataa(\cpu|reg_op2 [15]),
	.datab(\cpu|reg_op1 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~29_cout ),
	.combout(),
	.cout(\cpu|LessThan0~31_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~31 .lut_mask = 16'h004D;
defparam \cpu|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
fiftyfivenm_lcell_comb \cpu|LessThan0~33 (
// Equation(s):
// \cpu|LessThan0~33_cout  = CARRY((\cpu|reg_op1 [16] & (\cpu|reg_op2 [16] & !\cpu|LessThan0~31_cout )) # (!\cpu|reg_op1 [16] & ((\cpu|reg_op2 [16]) # (!\cpu|LessThan0~31_cout ))))

	.dataa(\cpu|reg_op1 [16]),
	.datab(\cpu|reg_op2 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~31_cout ),
	.combout(),
	.cout(\cpu|LessThan0~33_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~33 .lut_mask = 16'h004D;
defparam \cpu|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
fiftyfivenm_lcell_comb \cpu|LessThan0~35 (
// Equation(s):
// \cpu|LessThan0~35_cout  = CARRY((\cpu|reg_op1 [17] & ((!\cpu|LessThan0~33_cout ) # (!\cpu|reg_op2 [17]))) # (!\cpu|reg_op1 [17] & (!\cpu|reg_op2 [17] & !\cpu|LessThan0~33_cout )))

	.dataa(\cpu|reg_op1 [17]),
	.datab(\cpu|reg_op2 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~33_cout ),
	.combout(),
	.cout(\cpu|LessThan0~35_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~35 .lut_mask = 16'h002B;
defparam \cpu|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
fiftyfivenm_lcell_comb \cpu|LessThan0~37 (
// Equation(s):
// \cpu|LessThan0~37_cout  = CARRY((\cpu|reg_op2 [18] & ((!\cpu|LessThan0~35_cout ) # (!\cpu|reg_op1 [18]))) # (!\cpu|reg_op2 [18] & (!\cpu|reg_op1 [18] & !\cpu|LessThan0~35_cout )))

	.dataa(\cpu|reg_op2 [18]),
	.datab(\cpu|reg_op1 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~35_cout ),
	.combout(),
	.cout(\cpu|LessThan0~37_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~37 .lut_mask = 16'h002B;
defparam \cpu|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
fiftyfivenm_lcell_comb \cpu|LessThan0~39 (
// Equation(s):
// \cpu|LessThan0~39_cout  = CARRY((\cpu|reg_op1 [19] & ((!\cpu|LessThan0~37_cout ) # (!\cpu|reg_op2 [19]))) # (!\cpu|reg_op1 [19] & (!\cpu|reg_op2 [19] & !\cpu|LessThan0~37_cout )))

	.dataa(\cpu|reg_op1 [19]),
	.datab(\cpu|reg_op2 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~37_cout ),
	.combout(),
	.cout(\cpu|LessThan0~39_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~39 .lut_mask = 16'h002B;
defparam \cpu|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
fiftyfivenm_lcell_comb \cpu|LessThan0~41 (
// Equation(s):
// \cpu|LessThan0~41_cout  = CARRY((\cpu|reg_op2 [20] & ((!\cpu|LessThan0~39_cout ) # (!\cpu|reg_op1 [20]))) # (!\cpu|reg_op2 [20] & (!\cpu|reg_op1 [20] & !\cpu|LessThan0~39_cout )))

	.dataa(\cpu|reg_op2 [20]),
	.datab(\cpu|reg_op1 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~39_cout ),
	.combout(),
	.cout(\cpu|LessThan0~41_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~41 .lut_mask = 16'h002B;
defparam \cpu|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
fiftyfivenm_lcell_comb \cpu|LessThan0~43 (
// Equation(s):
// \cpu|LessThan0~43_cout  = CARRY((\cpu|reg_op2 [21] & (\cpu|reg_op1 [21] & !\cpu|LessThan0~41_cout )) # (!\cpu|reg_op2 [21] & ((\cpu|reg_op1 [21]) # (!\cpu|LessThan0~41_cout ))))

	.dataa(\cpu|reg_op2 [21]),
	.datab(\cpu|reg_op1 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~41_cout ),
	.combout(),
	.cout(\cpu|LessThan0~43_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~43 .lut_mask = 16'h004D;
defparam \cpu|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
fiftyfivenm_lcell_comb \cpu|LessThan0~45 (
// Equation(s):
// \cpu|LessThan0~45_cout  = CARRY((\cpu|reg_op1 [22] & (\cpu|reg_op2 [22] & !\cpu|LessThan0~43_cout )) # (!\cpu|reg_op1 [22] & ((\cpu|reg_op2 [22]) # (!\cpu|LessThan0~43_cout ))))

	.dataa(\cpu|reg_op1 [22]),
	.datab(\cpu|reg_op2 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~43_cout ),
	.combout(),
	.cout(\cpu|LessThan0~45_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~45 .lut_mask = 16'h004D;
defparam \cpu|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
fiftyfivenm_lcell_comb \cpu|LessThan0~47 (
// Equation(s):
// \cpu|LessThan0~47_cout  = CARRY((\cpu|reg_op2 [23] & (\cpu|reg_op1 [23] & !\cpu|LessThan0~45_cout )) # (!\cpu|reg_op2 [23] & ((\cpu|reg_op1 [23]) # (!\cpu|LessThan0~45_cout ))))

	.dataa(\cpu|reg_op2 [23]),
	.datab(\cpu|reg_op1 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~45_cout ),
	.combout(),
	.cout(\cpu|LessThan0~47_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~47 .lut_mask = 16'h004D;
defparam \cpu|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
fiftyfivenm_lcell_comb \cpu|LessThan0~49 (
// Equation(s):
// \cpu|LessThan0~49_cout  = CARRY((\cpu|reg_op1 [24] & (\cpu|reg_op2 [24] & !\cpu|LessThan0~47_cout )) # (!\cpu|reg_op1 [24] & ((\cpu|reg_op2 [24]) # (!\cpu|LessThan0~47_cout ))))

	.dataa(\cpu|reg_op1 [24]),
	.datab(\cpu|reg_op2 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~47_cout ),
	.combout(),
	.cout(\cpu|LessThan0~49_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~49 .lut_mask = 16'h004D;
defparam \cpu|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
fiftyfivenm_lcell_comb \cpu|LessThan0~51 (
// Equation(s):
// \cpu|LessThan0~51_cout  = CARRY((\cpu|reg_op1 [25] & ((!\cpu|LessThan0~49_cout ) # (!\cpu|reg_op2 [25]))) # (!\cpu|reg_op1 [25] & (!\cpu|reg_op2 [25] & !\cpu|LessThan0~49_cout )))

	.dataa(\cpu|reg_op1 [25]),
	.datab(\cpu|reg_op2 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~49_cout ),
	.combout(),
	.cout(\cpu|LessThan0~51_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~51 .lut_mask = 16'h002B;
defparam \cpu|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
fiftyfivenm_lcell_comb \cpu|LessThan0~53 (
// Equation(s):
// \cpu|LessThan0~53_cout  = CARRY((\cpu|reg_op2 [26] & ((!\cpu|LessThan0~51_cout ) # (!\cpu|reg_op1 [26]))) # (!\cpu|reg_op2 [26] & (!\cpu|reg_op1 [26] & !\cpu|LessThan0~51_cout )))

	.dataa(\cpu|reg_op2 [26]),
	.datab(\cpu|reg_op1 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~51_cout ),
	.combout(),
	.cout(\cpu|LessThan0~53_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~53 .lut_mask = 16'h002B;
defparam \cpu|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
fiftyfivenm_lcell_comb \cpu|LessThan0~55 (
// Equation(s):
// \cpu|LessThan0~55_cout  = CARRY((\cpu|reg_op2 [27] & (\cpu|reg_op1 [27] & !\cpu|LessThan0~53_cout )) # (!\cpu|reg_op2 [27] & ((\cpu|reg_op1 [27]) # (!\cpu|LessThan0~53_cout ))))

	.dataa(\cpu|reg_op2 [27]),
	.datab(\cpu|reg_op1 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~53_cout ),
	.combout(),
	.cout(\cpu|LessThan0~55_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~55 .lut_mask = 16'h004D;
defparam \cpu|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
fiftyfivenm_lcell_comb \cpu|LessThan0~57 (
// Equation(s):
// \cpu|LessThan0~57_cout  = CARRY((\cpu|reg_op1 [28] & (\cpu|reg_op2 [28] & !\cpu|LessThan0~55_cout )) # (!\cpu|reg_op1 [28] & ((\cpu|reg_op2 [28]) # (!\cpu|LessThan0~55_cout ))))

	.dataa(\cpu|reg_op1 [28]),
	.datab(\cpu|reg_op2 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~55_cout ),
	.combout(),
	.cout(\cpu|LessThan0~57_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~57 .lut_mask = 16'h004D;
defparam \cpu|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
fiftyfivenm_lcell_comb \cpu|LessThan0~59 (
// Equation(s):
// \cpu|LessThan0~59_cout  = CARRY((\cpu|reg_op1 [29] & ((!\cpu|LessThan0~57_cout ) # (!\cpu|reg_op2 [29]))) # (!\cpu|reg_op1 [29] & (!\cpu|reg_op2 [29] & !\cpu|LessThan0~57_cout )))

	.dataa(\cpu|reg_op1 [29]),
	.datab(\cpu|reg_op2 [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~57_cout ),
	.combout(),
	.cout(\cpu|LessThan0~59_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~59 .lut_mask = 16'h002B;
defparam \cpu|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
fiftyfivenm_lcell_comb \cpu|LessThan0~61 (
// Equation(s):
// \cpu|LessThan0~61_cout  = CARRY((\cpu|reg_op1 [30] & (\cpu|reg_op2 [30] & !\cpu|LessThan0~59_cout )) # (!\cpu|reg_op1 [30] & ((\cpu|reg_op2 [30]) # (!\cpu|LessThan0~59_cout ))))

	.dataa(\cpu|reg_op1 [30]),
	.datab(\cpu|reg_op2 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|LessThan0~59_cout ),
	.combout(),
	.cout(\cpu|LessThan0~61_cout ));
// synopsys translate_off
defparam \cpu|LessThan0~61 .lut_mask = 16'h004D;
defparam \cpu|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
fiftyfivenm_lcell_comb \cpu|LessThan0~62 (
// Equation(s):
// \cpu|LessThan0~62_combout  = (\cpu|reg_op1 [31] & ((\cpu|LessThan0~61_cout ) # (!\cpu|reg_op2 [31]))) # (!\cpu|reg_op1 [31] & (\cpu|LessThan0~61_cout  & !\cpu|reg_op2 [31]))

	.dataa(\cpu|reg_op1 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|reg_op2 [31]),
	.cin(\cpu|LessThan0~61_cout ),
	.combout(\cpu|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|LessThan0~62 .lut_mask = 16'hA0FA;
defparam \cpu|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
fiftyfivenm_lcell_comb \cpu|Selector93~0 (
// Equation(s):
// \cpu|Selector93~0_combout  = (\cpu|is_sltiu_bltu_sltu~q  & ((\cpu|LessThan1~62_combout ) # ((\cpu|is_slti_blt_slt~q  & \cpu|LessThan0~62_combout )))) # (!\cpu|is_sltiu_bltu_sltu~q  & (((\cpu|is_slti_blt_slt~q  & \cpu|LessThan0~62_combout ))))

	.dataa(\cpu|is_sltiu_bltu_sltu~q ),
	.datab(\cpu|LessThan1~62_combout ),
	.datac(\cpu|is_slti_blt_slt~q ),
	.datad(\cpu|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\cpu|Selector93~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector93~0 .lut_mask = 16'hF888;
defparam \cpu|Selector93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
fiftyfivenm_lcell_comb \cpu|instr_bgeu~0 (
// Equation(s):
// \cpu|instr_bgeu~0_combout  = (\cpu|mem_rdata_q [14] & (\cpu|mem_rdata_q [13] & (\cpu|is_beq_bne_blt_bge_bltu_bgeu~q  & \cpu|mem_rdata_q [12])))

	.dataa(\cpu|mem_rdata_q [14]),
	.datab(\cpu|mem_rdata_q [13]),
	.datac(\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ),
	.datad(\cpu|mem_rdata_q [12]),
	.cin(gnd),
	.combout(\cpu|instr_bgeu~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_bgeu~0 .lut_mask = 16'h8000;
defparam \cpu|instr_bgeu~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N9
dffeas \cpu|instr_bgeu (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_bgeu~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|instr_slti~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_bgeu~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_bgeu .is_wysiwyg = "true";
defparam \cpu|instr_bgeu .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
fiftyfivenm_lcell_comb \cpu|instr_bge~0 (
// Equation(s):
// \cpu|instr_bge~0_combout  = (\cpu|mem_rdata_q [14] & (!\cpu|mem_rdata_q [13] & (\cpu|is_beq_bne_blt_bge_bltu_bgeu~q  & \cpu|mem_rdata_q [12])))

	.dataa(\cpu|mem_rdata_q [14]),
	.datab(\cpu|mem_rdata_q [13]),
	.datac(\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ),
	.datad(\cpu|mem_rdata_q [12]),
	.cin(gnd),
	.combout(\cpu|instr_bge~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_bge~0 .lut_mask = 16'h2000;
defparam \cpu|instr_bge~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N3
dffeas \cpu|instr_bge (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_bge~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|instr_slti~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_bge~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_bge .is_wysiwyg = "true";
defparam \cpu|instr_bge .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
fiftyfivenm_lcell_comb \cpu|Selector93~1 (
// Equation(s):
// \cpu|Selector93~1_combout  = (\cpu|instr_bgeu~q  & (((\cpu|instr_bge~q  & !\cpu|LessThan0~62_combout )) # (!\cpu|LessThan1~62_combout ))) # (!\cpu|instr_bgeu~q  & (((\cpu|instr_bge~q  & !\cpu|LessThan0~62_combout ))))

	.dataa(\cpu|instr_bgeu~q ),
	.datab(\cpu|LessThan1~62_combout ),
	.datac(\cpu|instr_bge~q ),
	.datad(\cpu|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\cpu|Selector93~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector93~1 .lut_mask = 16'h22F2;
defparam \cpu|Selector93~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N22
fiftyfivenm_lcell_comb \cpu|Selector93~3 (
// Equation(s):
// \cpu|Selector93~3_combout  = (\cpu|Selector93~2_combout ) # ((\cpu|Selector93~0_combout ) # (\cpu|Selector93~1_combout ))

	.dataa(\cpu|Selector93~2_combout ),
	.datab(gnd),
	.datac(\cpu|Selector93~0_combout ),
	.datad(\cpu|Selector93~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector93~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector93~3 .lut_mask = 16'hFFFA;
defparam \cpu|Selector93~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
fiftyfivenm_lcell_comb \cpu|Selector125~14 (
// Equation(s):
// \cpu|Selector125~14_combout  = (\cpu|Selector125~13_combout ) # ((\cpu|is_compare~q  & \cpu|Selector93~3_combout ))

	.dataa(\cpu|is_compare~q ),
	.datab(gnd),
	.datac(\cpu|Selector125~13_combout ),
	.datad(\cpu|Selector93~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector125~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector125~14 .lut_mask = 16'hFAF0;
defparam \cpu|Selector125~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N21
dffeas \cpu|alu_out_q[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector125~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[0] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N6
fiftyfivenm_lcell_comb \cpu|instr_rdcycle~0 (
// Equation(s):
// \cpu|instr_rdcycle~0_combout  = (!\cpu|mem_rdata_q [27] & (!\cpu|mem_rdata_q [21] & \cpu|instr_rdinstr~5_combout ))

	.dataa(gnd),
	.datab(\cpu|mem_rdata_q [27]),
	.datac(\cpu|mem_rdata_q [21]),
	.datad(\cpu|instr_rdinstr~5_combout ),
	.cin(gnd),
	.combout(\cpu|instr_rdcycle~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_rdcycle~0 .lut_mask = 16'h0300;
defparam \cpu|instr_rdcycle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N7
dffeas \cpu|instr_rdcycle (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_rdcycle~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_rdcycle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_rdcycle .is_wysiwyg = "true";
defparam \cpu|instr_rdcycle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N16
fiftyfivenm_lcell_comb \cpu|Selector323~1 (
// Equation(s):
// \cpu|Selector323~1_combout  = (\cpu|instr_rdcycle~q  & ((\cpu|count_cycle [0]) # ((\cpu|count_cycle [32] & \cpu|instr_rdcycleh~q )))) # (!\cpu|instr_rdcycle~q  & (\cpu|count_cycle [32] & ((\cpu|instr_rdcycleh~q ))))

	.dataa(\cpu|instr_rdcycle~q ),
	.datab(\cpu|count_cycle [32]),
	.datac(\cpu|count_cycle [0]),
	.datad(\cpu|instr_rdcycleh~q ),
	.cin(gnd),
	.combout(\cpu|Selector323~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector323~1 .lut_mask = 16'hECA0;
defparam \cpu|Selector323~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~31 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~31_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [32]))) # (!\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [0]))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|WideOr0~0_combout ),
	.datac(\cpu|pcpi_mul|rd [0]),
	.datad(\cpu|pcpi_mul|rd [32]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~31 .lut_mask = 16'hFC30;
defparam \cpu|pcpi_mul|pcpi_rd~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N17
dffeas \cpu|pcpi_mul|pcpi_rd[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[0] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N1
dffeas \cpu|pcpi_div|pcpi_rd[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[0]~33_combout ),
	.asdata(\cpu|pcpi_div|pcpi_rd~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[0] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
fiftyfivenm_lcell_comb \cpu|Selector323~3 (
// Equation(s):
// \cpu|Selector323~3_combout  = (!\cpu|WideNor2~17_combout  & ((\cpu|pcpi_div|pcpi_wr~q  & ((\cpu|pcpi_div|pcpi_rd [0]))) # (!\cpu|pcpi_div|pcpi_wr~q  & (\cpu|pcpi_mul|pcpi_rd [0]))))

	.dataa(\cpu|pcpi_mul|pcpi_rd [0]),
	.datab(\cpu|pcpi_div|pcpi_wr~q ),
	.datac(\cpu|pcpi_div|pcpi_rd [0]),
	.datad(\cpu|WideNor2~17_combout ),
	.cin(gnd),
	.combout(\cpu|Selector323~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector323~3 .lut_mask = 16'h00E2;
defparam \cpu|Selector323~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
fiftyfivenm_lcell_comb \cpu|instr_getq~0 (
// Equation(s):
// \cpu|instr_getq~0_combout  = (\cpu|mem_rdata_q [0] & (\cpu|mem_rdata_q [3] & (\cpu|Equal44~1_combout  & \cpu|Equal34~1_combout )))

	.dataa(\cpu|mem_rdata_q [0]),
	.datab(\cpu|mem_rdata_q [3]),
	.datac(\cpu|Equal44~1_combout ),
	.datad(\cpu|Equal34~1_combout ),
	.cin(gnd),
	.combout(\cpu|instr_getq~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_getq~0 .lut_mask = 16'h8000;
defparam \cpu|instr_getq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N1
dffeas \cpu|instr_getq (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_getq~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_getq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_getq .is_wysiwyg = "true";
defparam \cpu|instr_getq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N20
fiftyfivenm_lcell_comb \cpu|Selector323~4 (
// Equation(s):
// \cpu|Selector323~4_combout  = (\cpu|Selector323~3_combout ) # ((\cpu|Selector506~0_combout  & ((\cpu|instr_setq~q ) # (\cpu|instr_getq~q ))))

	.dataa(\cpu|instr_setq~q ),
	.datab(\cpu|Selector323~3_combout ),
	.datac(\cpu|Selector506~0_combout ),
	.datad(\cpu|instr_getq~q ),
	.cin(gnd),
	.combout(\cpu|Selector323~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector323~4 .lut_mask = 16'hFCEC;
defparam \cpu|Selector323~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N2
fiftyfivenm_lcell_comb \cpu|Selector323~2 (
// Equation(s):
// \cpu|Selector323~2_combout  = (\cpu|count_instr [32] & ((\cpu|instr_rdinstrh~q ) # ((\cpu|instr_rdinstr~q  & \cpu|count_instr [0])))) # (!\cpu|count_instr [32] & (\cpu|instr_rdinstr~q  & (\cpu|count_instr [0])))

	.dataa(\cpu|count_instr [32]),
	.datab(\cpu|instr_rdinstr~q ),
	.datac(\cpu|count_instr [0]),
	.datad(\cpu|instr_rdinstrh~q ),
	.cin(gnd),
	.combout(\cpu|Selector323~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector323~2 .lut_mask = 16'hEAC0;
defparam \cpu|Selector323~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N24
fiftyfivenm_lcell_comb \cpu|irq_mask~67 (
// Equation(s):
// \cpu|irq_mask~67_combout  = ((\cpu|Selector506~0_combout ) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\cpu|Selector506~0_combout ),
	.datad(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\cpu|irq_mask~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~67 .lut_mask = 16'hF5FF;
defparam \cpu|irq_mask~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y10_N25
dffeas \cpu|irq_mask[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[0] .is_wysiwyg = "true";
defparam \cpu|irq_mask[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N8
fiftyfivenm_lcell_comb \cpu|Selector323~0 (
// Equation(s):
// \cpu|Selector323~0_combout  = (\cpu|instr_maskirq~q  & ((\cpu|irq_mask [0]) # ((\cpu|instr_timer~q  & \cpu|timer [0])))) # (!\cpu|instr_maskirq~q  & (\cpu|instr_timer~q  & ((\cpu|timer [0]))))

	.dataa(\cpu|instr_maskirq~q ),
	.datab(\cpu|instr_timer~q ),
	.datac(\cpu|irq_mask [0]),
	.datad(\cpu|timer [0]),
	.cin(gnd),
	.combout(\cpu|Selector323~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector323~0 .lut_mask = 16'hECA0;
defparam \cpu|Selector323~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N14
fiftyfivenm_lcell_comb \cpu|Selector323~5 (
// Equation(s):
// \cpu|Selector323~5_combout  = (\cpu|Selector323~1_combout ) # ((\cpu|Selector323~4_combout ) # ((\cpu|Selector323~2_combout ) # (\cpu|Selector323~0_combout )))

	.dataa(\cpu|Selector323~1_combout ),
	.datab(\cpu|Selector323~4_combout ),
	.datac(\cpu|Selector323~2_combout ),
	.datad(\cpu|Selector323~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector323~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector323~5 .lut_mask = 16'hFFFE;
defparam \cpu|Selector323~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N20
fiftyfivenm_lcell_comb \cpu|mem_rdata_word~0 (
// Equation(s):
// \cpu|mem_rdata_word~0_combout  = (\cpu|reg_op1 [1] & ((\cpu|mem_wordsize.01~q ) # ((\cpu|mem_wordsize.10~q )))) # (!\cpu|reg_op1 [1] & (((\cpu|reg_op1 [0] & \cpu|mem_wordsize.10~q ))))

	.dataa(\cpu|mem_wordsize.01~q ),
	.datab(\cpu|reg_op1 [1]),
	.datac(\cpu|reg_op1 [0]),
	.datad(\cpu|mem_wordsize.10~q ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_word~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_word~0 .lut_mask = 16'hFC88;
defparam \cpu|mem_rdata_word~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y4_N0
fiftyfivenm_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "hx8kdemo_fw.hex";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008EF577D5D5DDD5DDD57577D5D5DD7DF55F7F7F7F7DFD57557775FD5555555555555555;
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N22
fiftyfivenm_lcell_comb \seg2_reg~8 (
// Equation(s):
// \seg2_reg~8_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & \cpu|mem_wdata [0]))

	.dataa(gnd),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\cpu|mem_wdata [0]),
	.cin(gnd),
	.combout(\seg2_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg~8 .lut_mask = 16'hC000;
defparam \seg2_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N23
dffeas \simpleuart|cfg_divider[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg2_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|cfg_divider[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [0]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[0] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
fiftyfivenm_lcell_comb \cpu|mem_la_wdata[16]~7 (
// Equation(s):
// \cpu|mem_la_wdata[16]~7_combout  = (\cpu|mem_wordsize.00~q  & (\cpu|reg_op2 [0])) # (!\cpu|mem_wordsize.00~q  & ((\cpu|reg_op2 [16])))

	.dataa(gnd),
	.datab(\cpu|reg_op2 [0]),
	.datac(\cpu|mem_wordsize.00~q ),
	.datad(\cpu|reg_op2 [16]),
	.cin(gnd),
	.combout(\cpu|mem_la_wdata[16]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_wdata[16]~7 .lut_mask = 16'hCFC0;
defparam \cpu|mem_la_wdata[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N9
dffeas \cpu|mem_wdata[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_la_wdata[16]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[16] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[16] .power_up = "low";
// synopsys translate_on

// Location: M9K_X8_Y6_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\ram_wren~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|mem_wdata [16],\cpu|mem_wdata [0]}),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_bkf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N14
fiftyfivenm_lcell_comb \mem_rdata[0]~26 (
// Equation(s):
// \mem_rdata[0]~26_combout  = (\mem_ready~4_combout  & (\mem_rdata[0]~17_combout )) # (!\mem_ready~4_combout  & ((\mem_rdata[0]~17_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [0]))) # (!\mem_rdata[0]~17_combout  & (\simpleuart|cfg_divider 
// [0]))))

	.dataa(\mem_ready~4_combout ),
	.datab(\mem_rdata[0]~17_combout ),
	.datac(\simpleuart|cfg_divider [0]),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\mem_rdata[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[0]~26 .lut_mask = 16'hDC98;
defparam \mem_rdata[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N0
fiftyfivenm_lcell_comb \led_reg~8 (
// Equation(s):
// \led_reg~8_combout  = ((\cpu|mem_wdata [0]) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(gnd),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\cpu|mem_wdata [0]),
	.cin(gnd),
	.combout(\led_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~8 .lut_mask = 16'hFF3F;
defparam \led_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N1
dffeas \led_reg[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_reg[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[0] .is_wysiwyg = "true";
defparam \led_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y9_N22
fiftyfivenm_io_ibuf \sw[0]~input (
	.i(sw[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\sw[0]~input_o ));
// synopsys translate_off
defparam \sw[0]~input .bus_hold = "false";
defparam \sw[0]~input .listen_to_nsleep_signal = "false";
defparam \sw[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N10
fiftyfivenm_lcell_comb \mem_rdata[0]~24 (
// Equation(s):
// \mem_rdata[0]~24_combout  = (\mem_ready~2_combout  & (((\mem_rdata[0]~13_combout )))) # (!\mem_ready~2_combout  & ((\mem_rdata[0]~13_combout  & (led_reg[0])) # (!\mem_rdata[0]~13_combout  & ((\sw[0]~input_o )))))

	.dataa(led_reg[0]),
	.datab(\sw[0]~input_o ),
	.datac(\mem_ready~2_combout ),
	.datad(\mem_rdata[0]~13_combout ),
	.cin(gnd),
	.combout(\mem_rdata[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[0]~24 .lut_mask = 16'hFA0C;
defparam \mem_rdata[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N9
dffeas \seg2_reg[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[0] .is_wysiwyg = "true";
defparam \seg2_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N25
dffeas \seg1_reg[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg1_reg[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[0] .is_wysiwyg = "true";
defparam \seg1_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N8
fiftyfivenm_lcell_comb \mem_rdata[0]~25 (
// Equation(s):
// \mem_rdata[0]~25_combout  = (\mem_rdata[0]~24_combout  & (((seg1_reg[0])) # (!\mem_rdata[0]~12_combout ))) # (!\mem_rdata[0]~24_combout  & (\mem_rdata[0]~12_combout  & (seg2_reg[0])))

	.dataa(\mem_rdata[0]~24_combout ),
	.datab(\mem_rdata[0]~12_combout ),
	.datac(seg2_reg[0]),
	.datad(seg1_reg[0]),
	.cin(gnd),
	.combout(\mem_rdata[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[0]~25 .lut_mask = 16'hEA62;
defparam \mem_rdata[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N27
dffeas \simpleuart|recv_pattern[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_buf_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|recv_pattern[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_pattern [1]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_pattern[1] .is_wysiwyg = "true";
defparam \simpleuart|recv_pattern[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N20
fiftyfivenm_lcell_comb \simpleuart|recv_buf_data~0 (
// Equation(s):
// \simpleuart|recv_buf_data~0_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & \simpleuart|recv_pattern [1]))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\simpleuart|recv_pattern [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\simpleuart|recv_buf_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_buf_data~0 .lut_mask = 16'h8080;
defparam \simpleuart|recv_buf_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N21
dffeas \simpleuart|recv_pattern[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_buf_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|recv_pattern[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_pattern [0]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_pattern[0] .is_wysiwyg = "true";
defparam \simpleuart|recv_pattern[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N26
fiftyfivenm_lcell_comb \simpleuart|recv_buf_data~2 (
// Equation(s):
// \simpleuart|recv_buf_data~2_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & \simpleuart|recv_pattern [0]))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\simpleuart|recv_pattern [0]),
	.cin(gnd),
	.combout(\simpleuart|recv_buf_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_buf_data~2 .lut_mask = 16'hA000;
defparam \simpleuart|recv_buf_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N27
dffeas \simpleuart|recv_buf_data[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_buf_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|recv_buf_data[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_buf_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_buf_data[0] .is_wysiwyg = "true";
defparam \simpleuart|recv_buf_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N8
fiftyfivenm_lcell_comb \mem_rdata[0]~27 (
// Equation(s):
// \mem_rdata[0]~27_combout  = (\mem_rdata[0]~16_combout  & ((\mem_rdata[0]~26_combout  & ((\simpleuart|recv_buf_data [0]))) # (!\mem_rdata[0]~26_combout  & (\mem_rdata[0]~25_combout )))) # (!\mem_rdata[0]~16_combout  & (\mem_rdata[0]~26_combout ))

	.dataa(\mem_rdata[0]~16_combout ),
	.datab(\mem_rdata[0]~26_combout ),
	.datac(\mem_rdata[0]~25_combout ),
	.datad(\simpleuart|recv_buf_data [0]),
	.cin(gnd),
	.combout(\mem_rdata[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[0]~27 .lut_mask = 16'hEC64;
defparam \mem_rdata[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N22
fiftyfivenm_lcell_comb \mem_rdata[0]~28 (
// Equation(s):
// \mem_rdata[0]~28_combout  = (\rom_ready~q  & (\rom_inst|altsyncram_component|auto_generated|q_a [0])) # (!\rom_ready~q  & ((\mem_rdata[0]~27_combout )))

	.dataa(gnd),
	.datab(\rom_ready~q ),
	.datac(\rom_inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\mem_rdata[0]~27_combout ),
	.cin(gnd),
	.combout(\mem_rdata[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[0]~28 .lut_mask = 16'hF3C0;
defparam \mem_rdata[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
fiftyfivenm_lcell_comb \cpu|Selector60~0 (
// Equation(s):
// \cpu|Selector60~0_combout  = (\cpu|mem_wordsize.10~q  & ((\cpu|reg_op1 [0]))) # (!\cpu|mem_wordsize.10~q  & (!\cpu|mem_wordsize.01~q ))

	.dataa(\cpu|mem_wordsize.01~q ),
	.datab(gnd),
	.datac(\cpu|reg_op1 [0]),
	.datad(\cpu|mem_wordsize.10~q ),
	.cin(gnd),
	.combout(\cpu|Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector60~0 .lut_mask = 16'hF055;
defparam \cpu|Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N22
fiftyfivenm_lcell_comb \cpu|Selector466~0 (
// Equation(s):
// \cpu|Selector466~0_combout  = (\cpu|Selector60~0_combout  & ((\cpu|reg_op1 [1] & (mem_rdata[24])) # (!\cpu|reg_op1 [1] & ((mem_rdata[8])))))

	.dataa(mem_rdata[24]),
	.datab(\cpu|Selector60~0_combout ),
	.datac(\cpu|reg_op1 [1]),
	.datad(mem_rdata[8]),
	.cin(gnd),
	.combout(\cpu|Selector466~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector466~0 .lut_mask = 16'h8C80;
defparam \cpu|Selector466~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N24
fiftyfivenm_lcell_comb \cpu|Selector466~1 (
// Equation(s):
// \cpu|Selector466~1_combout  = (\cpu|mem_rdata_word~0_combout  & ((\cpu|Selector466~0_combout ) # ((mem_rdata[16] & !\cpu|Selector60~0_combout ))))

	.dataa(\cpu|mem_rdata_word~0_combout ),
	.datab(mem_rdata[16]),
	.datac(\cpu|Selector466~0_combout ),
	.datad(\cpu|Selector60~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector466~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector466~1 .lut_mask = 16'hA0A8;
defparam \cpu|Selector466~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N18
fiftyfivenm_lcell_comb \cpu|Selector466~2 (
// Equation(s):
// \cpu|Selector466~2_combout  = (!\cpu|cpu_state.cpu_state_ldmem~q  & ((\cpu|Selector466~1_combout ) # ((!\cpu|mem_rdata_word~0_combout  & \mem_rdata[0]~28_combout ))))

	.dataa(\cpu|mem_rdata_word~0_combout ),
	.datab(\mem_rdata[0]~28_combout ),
	.datac(\cpu|cpu_state.cpu_state_ldmem~q ),
	.datad(\cpu|Selector466~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector466~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector466~2 .lut_mask = 16'h0F04;
defparam \cpu|Selector466~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
fiftyfivenm_lcell_comb \cpu|Selector466~3 (
// Equation(s):
// \cpu|Selector466~3_combout  = (\cpu|decoded_imm [0] & ((\cpu|cpu_state.cpu_state_exec~q ) # ((\cpu|cpu_state.cpu_state_fetch~q  & \cpu|irq_pending [0])))) # (!\cpu|decoded_imm [0] & (((\cpu|cpu_state.cpu_state_fetch~q  & \cpu|irq_pending [0]))))

	.dataa(\cpu|decoded_imm [0]),
	.datab(\cpu|cpu_state.cpu_state_exec~q ),
	.datac(\cpu|cpu_state.cpu_state_fetch~q ),
	.datad(\cpu|irq_pending [0]),
	.cin(gnd),
	.combout(\cpu|Selector466~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector466~3 .lut_mask = 16'hF888;
defparam \cpu|Selector466~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
fiftyfivenm_lcell_comb \cpu|Selector466~4 (
// Equation(s):
// \cpu|Selector466~4_combout  = (\cpu|Selector466~2_combout ) # ((\cpu|Selector466~3_combout ) # ((\cpu|Selector323~5_combout  & \cpu|cpu_state.cpu_state_ld_rs1~q )))

	.dataa(\cpu|Selector323~5_combout ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|Selector466~2_combout ),
	.datad(\cpu|Selector466~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector466~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector466~4 .lut_mask = 16'hFFF8;
defparam \cpu|Selector466~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N11
dffeas \cpu|reg_out[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector466~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[0] .is_wysiwyg = "true";
defparam \cpu|reg_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
fiftyfivenm_lcell_comb \cpu|Selector157~0 (
// Equation(s):
// \cpu|Selector157~0_combout  = (\cpu|always18~8_combout  & ((\cpu|latched_stalu~q  & (\cpu|alu_out_q [0])) # (!\cpu|latched_stalu~q  & ((\cpu|reg_out [0])))))

	.dataa(\cpu|alu_out_q [0]),
	.datab(\cpu|latched_stalu~q ),
	.datac(\cpu|always18~8_combout ),
	.datad(\cpu|reg_out [0]),
	.cin(gnd),
	.combout(\cpu|Selector157~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector157~0 .lut_mask = 16'hB080;
defparam \cpu|Selector157~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
fiftyfivenm_lcell_comb \cpu|Selector157~1 (
// Equation(s):
// \cpu|Selector157~1_combout  = (\cpu|irq_pending [0] & (!\cpu|irq_mask [0] & \cpu|irq_state [1]))

	.dataa(\cpu|irq_pending [0]),
	.datab(gnd),
	.datac(\cpu|irq_mask [0]),
	.datad(\cpu|irq_state [1]),
	.cin(gnd),
	.combout(\cpu|Selector157~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector157~1 .lut_mask = 16'h0A00;
defparam \cpu|Selector157~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
fiftyfivenm_lcell_comb \cpu|Selector157~2 (
// Equation(s):
// \cpu|Selector157~2_combout  = (\cpu|Selector157~0_combout ) # ((\cpu|Selector157~1_combout ) # ((\cpu|latched_compr~q  & \cpu|irq_state [0])))

	.dataa(\cpu|latched_compr~q ),
	.datab(\cpu|Selector157~0_combout ),
	.datac(\cpu|Selector157~1_combout ),
	.datad(\cpu|irq_state [0]),
	.cin(gnd),
	.combout(\cpu|Selector157~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector157~2 .lut_mask = 16'hFEFC;
defparam \cpu|Selector157~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y6_N27
dffeas \cpu|cpuregs_rtl_1_bypass[38] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector132~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N0
fiftyfivenm_lcell_comb \cpu|reg_op2[25]~24 (
// Equation(s):
// \cpu|reg_op2[25]~24_combout  = (\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1_bypass [38]))) # (!\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1|auto_generated|ram_block1a25 ))

	.dataa(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a25 ),
	.datab(\cpu|cpuregs~7_combout ),
	.datac(gnd),
	.datad(\cpu|cpuregs_rtl_1_bypass [38]),
	.cin(gnd),
	.combout(\cpu|reg_op2[25]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[25]~24 .lut_mask = 16'hEE22;
defparam \cpu|reg_op2[25]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N1
dffeas \cpu|reg_op2[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[25]~24_combout ),
	.asdata(\cpu|decoded_imm [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|reg_op2[6]~39_combout ),
	.sload(\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[25] .is_wysiwyg = "true";
defparam \cpu|reg_op2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N4
fiftyfivenm_lcell_comb \cpu|Selector39~0 (
// Equation(s):
// \cpu|Selector39~0_combout  = (\cpu|mem_wordsize.01~q  & ((\cpu|reg_op2 [9]))) # (!\cpu|mem_wordsize.01~q  & (\cpu|reg_op2 [25]))

	.dataa(\cpu|mem_wordsize.01~q ),
	.datab(\cpu|reg_op2 [25]),
	.datac(gnd),
	.datad(\cpu|reg_op2 [9]),
	.cin(gnd),
	.combout(\cpu|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector39~0 .lut_mask = 16'hEE44;
defparam \cpu|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N5
dffeas \cpu|mem_wdata[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector39~0_combout ),
	.asdata(\cpu|reg_op2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|mem_wordsize.10~q ),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[25] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N28
fiftyfivenm_lcell_comb \seg2_reg~18 (
// Equation(s):
// \seg2_reg~18_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\cpu|mem_wdata [25] & \pll_inst|altpll_component|auto_generated|wire_pll1_locked ))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\cpu|mem_wdata [25]),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\seg2_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg~18 .lut_mask = 16'hA000;
defparam \seg2_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N29
dffeas \seg1_reg[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg2_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seg1_reg[30]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[25]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[25] .is_wysiwyg = "true";
defparam \seg1_reg[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N25
dffeas \seg2_reg[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[29]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[25]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[25] .is_wysiwyg = "true";
defparam \seg2_reg[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N5
dffeas \led_reg[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[25]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[25] .is_wysiwyg = "true";
defparam \led_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N4
fiftyfivenm_lcell_comb \mem_rdata[25]~29 (
// Equation(s):
// \mem_rdata[25]~29_combout  = (\mem_rdata[21]~5_combout  & (((\mem_rdata[21]~3_combout )) # (!\simpleuart|recv_buf_valid~q ))) # (!\mem_rdata[21]~5_combout  & (((led_reg[25] & !\mem_rdata[21]~3_combout ))))

	.dataa(\simpleuart|recv_buf_valid~q ),
	.datab(\mem_rdata[21]~5_combout ),
	.datac(led_reg[25]),
	.datad(\mem_rdata[21]~3_combout ),
	.cin(gnd),
	.combout(\mem_rdata[25]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[25]~29 .lut_mask = 16'hCC74;
defparam \mem_rdata[25]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
fiftyfivenm_lcell_comb \mem_rdata[25]~30 (
// Equation(s):
// \mem_rdata[25]~30_combout  = (\mem_rdata[21]~2_combout  & ((\mem_rdata[25]~29_combout  & (seg1_reg[25])) # (!\mem_rdata[25]~29_combout  & ((seg2_reg[25]))))) # (!\mem_rdata[21]~2_combout  & (((\mem_rdata[25]~29_combout ))))

	.dataa(seg1_reg[25]),
	.datab(\mem_rdata[21]~2_combout ),
	.datac(seg2_reg[25]),
	.datad(\mem_rdata[25]~29_combout ),
	.cin(gnd),
	.combout(\mem_rdata[25]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[25]~30 .lut_mask = 16'hBBC0;
defparam \mem_rdata[25]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N4
fiftyfivenm_lcell_comb \simpleuart|cfg_divider[25]~feeder (
// Equation(s):
// \simpleuart|cfg_divider[25]~feeder_combout  = \seg2_reg~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\seg2_reg~18_combout ),
	.cin(gnd),
	.combout(\simpleuart|cfg_divider[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|cfg_divider[25]~feeder .lut_mask = 16'hFF00;
defparam \simpleuart|cfg_divider[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N5
dffeas \simpleuart|cfg_divider[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|cfg_divider[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|cfg_divider[29]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [25]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[25] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N10
fiftyfivenm_lcell_comb \mem_rdata[25]~31 (
// Equation(s):
// \mem_rdata[25]~31_combout  = (\mem_rdata[21]~9_combout  & ((\mem_rdata[21]~8_combout  & ((\rom_inst|altsyncram_component|auto_generated|q_a [25]))) # (!\mem_rdata[21]~8_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [25])))) # 
// (!\mem_rdata[21]~9_combout  & (\mem_rdata[21]~8_combout ))

	.dataa(\mem_rdata[21]~9_combout ),
	.datab(\mem_rdata[21]~8_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [25]),
	.datad(\rom_inst|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\mem_rdata[25]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[25]~31 .lut_mask = 16'hEC64;
defparam \mem_rdata[25]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N4
fiftyfivenm_lcell_comb \mem_rdata[25] (
// Equation(s):
// mem_rdata[25] = (\mem_rdata[21]~10_combout  & ((\mem_rdata[25]~31_combout  & ((\simpleuart|cfg_divider [25]))) # (!\mem_rdata[25]~31_combout  & (\mem_rdata[25]~30_combout )))) # (!\mem_rdata[21]~10_combout  & (((\mem_rdata[25]~31_combout ))))

	.dataa(\mem_rdata[21]~10_combout ),
	.datab(\mem_rdata[25]~30_combout ),
	.datac(\simpleuart|cfg_divider [25]),
	.datad(\mem_rdata[25]~31_combout ),
	.cin(gnd),
	.combout(mem_rdata[25]),
	.cout());
// synopsys translate_off
defparam \mem_rdata[25] .lut_mask = 16'hF588;
defparam \mem_rdata[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[25]~31 (
// Equation(s):
// \cpu|mem_rdata_latched[25]~31_combout  = (\cpu|mem_xfer~combout  & (((\cpu|mem_la_secondword~q )))) # (!\cpu|mem_xfer~combout  & ((\cpu|mem_la_secondword~q  & (\cpu|mem_rdata_q [9])) # (!\cpu|mem_la_secondword~q  & ((\cpu|mem_rdata_q [25])))))

	.dataa(\cpu|mem_xfer~combout ),
	.datab(\cpu|mem_rdata_q [9]),
	.datac(\cpu|mem_la_secondword~q ),
	.datad(\cpu|mem_rdata_q [25]),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[25]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[25]~31 .lut_mask = 16'hE5E0;
defparam \cpu|mem_rdata_latched[25]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[25]~32 (
// Equation(s):
// \cpu|mem_rdata_latched[25]~32_combout  = (\cpu|mem_xfer~combout  & ((\cpu|mem_rdata_latched[25]~31_combout  & ((mem_rdata[9]))) # (!\cpu|mem_rdata_latched[25]~31_combout  & (mem_rdata[25])))) # (!\cpu|mem_xfer~combout  & 
// (((\cpu|mem_rdata_latched[25]~31_combout ))))

	.dataa(\cpu|mem_xfer~combout ),
	.datab(mem_rdata[25]),
	.datac(\cpu|mem_rdata_latched[25]~31_combout ),
	.datad(mem_rdata[9]),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[25]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[25]~32 .lut_mask = 16'hF858;
defparam \cpu|mem_rdata_latched[25]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N20
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[25]~14 (
// Equation(s):
// \cpu|mem_rdata_q[25]~14_combout  = (\cpu|mem_xfer~combout  & ((\cpu|mem_rdata_latched[25]~32_combout ))) # (!\cpu|mem_xfer~combout  & (\cpu|mem_rdata_q [25]))

	.dataa(gnd),
	.datab(\cpu|mem_xfer~combout ),
	.datac(\cpu|mem_rdata_q [25]),
	.datad(\cpu|mem_rdata_latched[25]~32_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[25]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[25]~14 .lut_mask = 16'hFC30;
defparam \cpu|mem_rdata_q[25]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N12
fiftyfivenm_lcell_comb \cpu|Mux35~0 (
// Equation(s):
// \cpu|Mux35~0_combout  = (\cpu|decoded_imm_uj[13]~11_combout  & (((\cpu|mem_rdata_q[25]~14_combout )))) # (!\cpu|decoded_imm_uj[13]~11_combout  & (\cpu|decoded_imm_uj[14]~12_combout  & (\cpu|mem_rdata_q[17]~4_combout )))

	.dataa(\cpu|decoded_imm_uj[14]~12_combout ),
	.datab(\cpu|decoded_imm_uj[13]~11_combout ),
	.datac(\cpu|mem_rdata_q[17]~4_combout ),
	.datad(\cpu|mem_rdata_q[25]~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~0 .lut_mask = 16'hEC20;
defparam \cpu|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N22
fiftyfivenm_lcell_comb \cpu|Mux35~1 (
// Equation(s):
// \cpu|Mux35~1_combout  = (\cpu|Mux35~0_combout ) # ((\cpu|WideOr3~0_combout  & (!\cpu|mem_rdata_q~32_combout  & \cpu|mem_rdata_q[25]~14_combout )))

	.dataa(\cpu|WideOr3~0_combout ),
	.datab(\cpu|mem_rdata_q~32_combout ),
	.datac(\cpu|Mux35~0_combout ),
	.datad(\cpu|mem_rdata_q[25]~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~1 .lut_mask = 16'hF2F0;
defparam \cpu|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N0
fiftyfivenm_lcell_comb \cpu|mem_rdata_q~43 (
// Equation(s):
// \cpu|mem_rdata_q~43_combout  = (\cpu|Mux9~0_combout  & ((\cpu|mem_rdata_q[25]~14_combout ))) # (!\cpu|Mux9~0_combout  & (\cpu|mem_rdata_q[17]~4_combout ))

	.dataa(gnd),
	.datab(\cpu|mem_rdata_q[17]~4_combout ),
	.datac(\cpu|Mux9~0_combout ),
	.datad(\cpu|mem_rdata_q[25]~14_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q~43 .lut_mask = 16'hFC0C;
defparam \cpu|mem_rdata_q~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N0
fiftyfivenm_lcell_comb \cpu|Mux19~7 (
// Equation(s):
// \cpu|Mux19~7_combout  = (\cpu|decoded_imm_uj[14]~12_combout  & (\cpu|decoded_imm_uj[10]~9_combout  & (\cpu|Equal21~0_combout  & \cpu|decoded_imm_uj[13]~11_combout )))

	.dataa(\cpu|decoded_imm_uj[14]~12_combout ),
	.datab(\cpu|decoded_imm_uj[10]~9_combout ),
	.datac(\cpu|Equal21~0_combout ),
	.datad(\cpu|decoded_imm_uj[13]~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~7 .lut_mask = 16'h8000;
defparam \cpu|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N16
fiftyfivenm_lcell_comb \cpu|Mux19~1 (
// Equation(s):
// \cpu|Mux19~1_combout  = (\cpu|decoded_imm_uj[13]~11_combout  & !\cpu|decoded_imm_uj[14]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|decoded_imm_uj[13]~11_combout ),
	.datad(\cpu|decoded_imm_uj[14]~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~1 .lut_mask = 16'h00F0;
defparam \cpu|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N30
fiftyfivenm_lcell_comb \cpu|Mux20~1 (
// Equation(s):
// \cpu|Mux20~1_combout  = (\cpu|decoded_imm_uj[5]~4_combout  & ((\cpu|is_beq_bne_blt_bge_bltu_bgeu~4_combout ) # ((\cpu|Mux19~1_combout  & \cpu|mem_rdata_q[25]~14_combout )))) # (!\cpu|decoded_imm_uj[5]~4_combout  & (\cpu|Mux19~1_combout  & 
// (\cpu|mem_rdata_q[25]~14_combout )))

	.dataa(\cpu|decoded_imm_uj[5]~4_combout ),
	.datab(\cpu|Mux19~1_combout ),
	.datac(\cpu|mem_rdata_q[25]~14_combout ),
	.datad(\cpu|is_beq_bne_blt_bge_bltu_bgeu~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~1 .lut_mask = 16'hEAC0;
defparam \cpu|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N10
fiftyfivenm_lcell_comb \cpu|Mux19~4 (
// Equation(s):
// \cpu|Mux19~4_combout  = (\cpu|decoded_rd[4]~0_combout  & (!\cpu|decoded_imm_uj[14]~12_combout  & (\cpu|decoded_imm_uj[15]~13_combout  & \cpu|mem_rdata_q[17]~4_combout )))

	.dataa(\cpu|decoded_rd[4]~0_combout ),
	.datab(\cpu|decoded_imm_uj[14]~12_combout ),
	.datac(\cpu|decoded_imm_uj[15]~13_combout ),
	.datad(\cpu|mem_rdata_q[17]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~4 .lut_mask = 16'h2000;
defparam \cpu|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N4
fiftyfivenm_lcell_comb \cpu|Mux20~0 (
// Equation(s):
// \cpu|Mux20~0_combout  = (\cpu|Mux19~4_combout  & ((\cpu|mem_rdata_q[25]~14_combout ) # ((!\cpu|decoded_rd[3]~1_combout  & !\cpu|decoded_imm_uj[13]~11_combout ))))

	.dataa(\cpu|decoded_rd[3]~1_combout ),
	.datab(\cpu|decoded_imm_uj[13]~11_combout ),
	.datac(\cpu|mem_rdata_q[25]~14_combout ),
	.datad(\cpu|Mux19~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~0 .lut_mask = 16'hF100;
defparam \cpu|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N8
fiftyfivenm_lcell_comb \cpu|Mux20~2 (
// Equation(s):
// \cpu|Mux20~2_combout  = (\cpu|Mux20~1_combout ) # ((\cpu|Mux20~0_combout ) # ((\cpu|decoded_imm_uj[5]~4_combout  & \cpu|Mux19~7_combout )))

	.dataa(\cpu|decoded_imm_uj[5]~4_combout ),
	.datab(\cpu|Mux19~7_combout ),
	.datac(\cpu|Mux20~1_combout ),
	.datad(\cpu|Mux20~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~2 .lut_mask = 16'hFFF8;
defparam \cpu|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N12
fiftyfivenm_lcell_comb \cpu|Mux19~2 (
// Equation(s):
// \cpu|Mux19~2_combout  = (\cpu|mem_rdata_q[17]~4_combout  & (!\cpu|decoded_imm_uj[13]~11_combout  & !\cpu|decoded_imm_uj[15]~13_combout ))

	.dataa(gnd),
	.datab(\cpu|mem_rdata_q[17]~4_combout ),
	.datac(\cpu|decoded_imm_uj[13]~11_combout ),
	.datad(\cpu|decoded_imm_uj[15]~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~2 .lut_mask = 16'h000C;
defparam \cpu|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N26
fiftyfivenm_lcell_comb \cpu|Mux20~3 (
// Equation(s):
// \cpu|Mux20~3_combout  = (\cpu|Mux20~2_combout ) # ((\cpu|Mux19~2_combout ) # ((\cpu|decoded_imm_uj[14]~12_combout  & \cpu|Mux69~12_combout )))

	.dataa(\cpu|decoded_imm_uj[14]~12_combout ),
	.datab(\cpu|Mux69~12_combout ),
	.datac(\cpu|Mux20~2_combout ),
	.datad(\cpu|Mux19~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~3 .lut_mask = 16'hFFF8;
defparam \cpu|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N18
fiftyfivenm_lcell_comb \cpu|Mux50~0 (
// Equation(s):
// \cpu|Mux50~0_combout  = (\cpu|mem_rdata_latched[1]~40_combout  & (\cpu|mem_rdata_latched[0]~22_combout )) # (!\cpu|mem_rdata_latched[1]~40_combout  & ((\cpu|mem_rdata_latched[0]~22_combout  & ((\cpu|Mux20~3_combout ))) # 
// (!\cpu|mem_rdata_latched[0]~22_combout  & (\cpu|mem_rdata_q~43_combout ))))

	.dataa(\cpu|mem_rdata_latched[1]~40_combout ),
	.datab(\cpu|mem_rdata_latched[0]~22_combout ),
	.datac(\cpu|mem_rdata_q~43_combout ),
	.datad(\cpu|Mux20~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux50~0 .lut_mask = 16'hDC98;
defparam \cpu|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N4
fiftyfivenm_lcell_comb \cpu|Mux50~1 (
// Equation(s):
// \cpu|Mux50~1_combout  = (\cpu|mem_rdata_latched[1]~40_combout  & ((\cpu|Mux50~0_combout  & ((\cpu|mem_rdata_q[25]~14_combout ))) # (!\cpu|Mux50~0_combout  & (\cpu|Mux35~1_combout )))) # (!\cpu|mem_rdata_latched[1]~40_combout  & (((\cpu|Mux50~0_combout 
// ))))

	.dataa(\cpu|Mux35~1_combout ),
	.datab(\cpu|mem_rdata_q[25]~14_combout ),
	.datac(\cpu|mem_rdata_latched[1]~40_combout ),
	.datad(\cpu|Mux50~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux50~1 .lut_mask = 16'hCFA0;
defparam \cpu|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N21
dffeas \cpu|mem_rdata_q[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_rdata_q[25]~14_combout ),
	.asdata(\cpu|Mux50~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[25] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N31
dffeas \cpu|pcpi_insn[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_rdata_q [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_insn [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_insn[25] .is_wysiwyg = "true";
defparam \cpu|pcpi_insn[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N24
fiftyfivenm_lcell_comb \cpu|pcpi_insn[5]~feeder (
// Equation(s):
// \cpu|pcpi_insn[5]~feeder_combout  = \cpu|mem_rdata_q [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|mem_rdata_q [5]),
	.cin(gnd),
	.combout(\cpu|pcpi_insn[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_insn[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_insn[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N25
dffeas \cpu|pcpi_insn[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_insn[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_insn [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_insn[5] .is_wysiwyg = "true";
defparam \cpu|pcpi_insn[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N30
fiftyfivenm_lcell_comb \cpu|pcpi_div|always0~2 (
// Equation(s):
// \cpu|pcpi_div|always0~2_combout  = (!\cpu|pcpi_insn [26] & (!\cpu|pcpi_insn [6] & (\cpu|pcpi_insn [25] & \cpu|pcpi_insn [5])))

	.dataa(\cpu|pcpi_insn [26]),
	.datab(\cpu|pcpi_insn [6]),
	.datac(\cpu|pcpi_insn [25]),
	.datad(\cpu|pcpi_insn [5]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|always0~2 .lut_mask = 16'h1000;
defparam \cpu|pcpi_div|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N6
fiftyfivenm_lcell_comb \cpu|pcpi_insn[30]~feeder (
// Equation(s):
// \cpu|pcpi_insn[30]~feeder_combout  = \cpu|mem_rdata_q [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|mem_rdata_q [30]),
	.cin(gnd),
	.combout(\cpu|pcpi_insn[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_insn[30]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_insn[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N7
dffeas \cpu|pcpi_insn[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_insn[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_insn [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_insn[30] .is_wysiwyg = "true";
defparam \cpu|pcpi_insn[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N18
fiftyfivenm_lcell_comb \cpu|pcpi_insn[28]~feeder (
// Equation(s):
// \cpu|pcpi_insn[28]~feeder_combout  = \cpu|mem_rdata_q [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|mem_rdata_q [28]),
	.cin(gnd),
	.combout(\cpu|pcpi_insn[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_insn[28]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_insn[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N19
dffeas \cpu|pcpi_insn[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_insn[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_insn [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_insn[28] .is_wysiwyg = "true";
defparam \cpu|pcpi_insn[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N9
dffeas \cpu|pcpi_insn[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_rdata_q [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_insn [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_insn[29] .is_wysiwyg = "true";
defparam \cpu|pcpi_insn[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N17
dffeas \cpu|pcpi_insn[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_rdata_q [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_insn [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_insn[27] .is_wysiwyg = "true";
defparam \cpu|pcpi_insn[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N8
fiftyfivenm_lcell_comb \cpu|pcpi_div|always0~0 (
// Equation(s):
// \cpu|pcpi_div|always0~0_combout  = (!\cpu|pcpi_insn [30] & (!\cpu|pcpi_insn [28] & (!\cpu|pcpi_insn [29] & !\cpu|pcpi_insn [27])))

	.dataa(\cpu|pcpi_insn [30]),
	.datab(\cpu|pcpi_insn [28]),
	.datac(\cpu|pcpi_insn [29]),
	.datad(\cpu|pcpi_insn [27]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|always0~0 .lut_mask = 16'h0001;
defparam \cpu|pcpi_div|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N21
dffeas \cpu|pcpi_insn[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_rdata_q [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_insn [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_insn[31] .is_wysiwyg = "true";
defparam \cpu|pcpi_insn[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N20
fiftyfivenm_lcell_comb \cpu|pcpi_div|always0~1 (
// Equation(s):
// \cpu|pcpi_div|always0~1_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & (\cpu|pcpi_div|always0~0_combout  & (!\cpu|pcpi_insn [31] & \cpu|pcpi_valid~q )))

	.dataa(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datab(\cpu|pcpi_div|always0~0_combout ),
	.datac(\cpu|pcpi_insn [31]),
	.datad(\cpu|pcpi_valid~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|always0~1 .lut_mask = 16'h0800;
defparam \cpu|pcpi_div|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N5
dffeas \cpu|pcpi_insn[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_rdata_q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_insn [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_insn[0] .is_wysiwyg = "true";
defparam \cpu|pcpi_insn[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N23
dffeas \cpu|pcpi_insn[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_rdata_q [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_insn [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_insn[4] .is_wysiwyg = "true";
defparam \cpu|pcpi_insn[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N0
fiftyfivenm_lcell_comb \cpu|pcpi_insn[1]~feeder (
// Equation(s):
// \cpu|pcpi_insn[1]~feeder_combout  = \cpu|mem_rdata_q [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|mem_rdata_q [1]),
	.cin(gnd),
	.combout(\cpu|pcpi_insn[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_insn[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_insn[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N1
dffeas \cpu|pcpi_insn[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_insn[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_insn [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_insn[1] .is_wysiwyg = "true";
defparam \cpu|pcpi_insn[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N13
dffeas \cpu|pcpi_insn[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_rdata_q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_insn [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_insn[2] .is_wysiwyg = "true";
defparam \cpu|pcpi_insn[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N10
fiftyfivenm_lcell_comb \cpu|pcpi_insn[3]~feeder (
// Equation(s):
// \cpu|pcpi_insn[3]~feeder_combout  = \cpu|mem_rdata_q [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|mem_rdata_q [3]),
	.cin(gnd),
	.combout(\cpu|pcpi_insn[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_insn[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|pcpi_insn[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N11
dffeas \cpu|pcpi_insn[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_insn[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_insn [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_insn[3] .is_wysiwyg = "true";
defparam \cpu|pcpi_insn[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N12
fiftyfivenm_lcell_comb \cpu|pcpi_div|always0~3 (
// Equation(s):
// \cpu|pcpi_div|always0~3_combout  = (\cpu|pcpi_insn [4] & (\cpu|pcpi_insn [1] & (!\cpu|pcpi_insn [2] & !\cpu|pcpi_insn [3])))

	.dataa(\cpu|pcpi_insn [4]),
	.datab(\cpu|pcpi_insn [1]),
	.datac(\cpu|pcpi_insn [2]),
	.datad(\cpu|pcpi_insn [3]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|always0~3 .lut_mask = 16'h0008;
defparam \cpu|pcpi_div|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N4
fiftyfivenm_lcell_comb \cpu|pcpi_div|always0~4 (
// Equation(s):
// \cpu|pcpi_div|always0~4_combout  = (\cpu|pcpi_div|always0~2_combout  & (\cpu|pcpi_div|always0~1_combout  & (\cpu|pcpi_insn [0] & \cpu|pcpi_div|always0~3_combout )))

	.dataa(\cpu|pcpi_div|always0~2_combout ),
	.datab(\cpu|pcpi_div|always0~1_combout ),
	.datac(\cpu|pcpi_insn [0]),
	.datad(\cpu|pcpi_div|always0~3_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_div|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|always0~4 .lut_mask = 16'h8000;
defparam \cpu|pcpi_div|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
fiftyfivenm_lcell_comb \cpu|pcpi_mul|instr_mulh~0 (
// Equation(s):
// \cpu|pcpi_mul|instr_mulh~0_combout  = (!\cpu|pcpi_insn [13] & (\cpu|pcpi_div|always0~4_combout  & (\cpu|pcpi_insn [12] & !\cpu|pcpi_insn [14])))

	.dataa(\cpu|pcpi_insn [13]),
	.datab(\cpu|pcpi_div|always0~4_combout ),
	.datac(\cpu|pcpi_insn [12]),
	.datad(\cpu|pcpi_insn [14]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|instr_mulh~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|instr_mulh~0 .lut_mask = 16'h0040;
defparam \cpu|pcpi_mul|instr_mulh~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N29
dffeas \cpu|pcpi_mul|instr_mulh (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|instr_mulh~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|instr_mulh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|instr_mulh .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|instr_mulh .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
fiftyfivenm_lcell_comb \cpu|pcpi_mul|instr_mul~0 (
// Equation(s):
// \cpu|pcpi_mul|instr_mul~0_combout  = (!\cpu|pcpi_insn [13] & (\cpu|pcpi_div|always0~4_combout  & (!\cpu|pcpi_insn [12] & !\cpu|pcpi_insn [14])))

	.dataa(\cpu|pcpi_insn [13]),
	.datab(\cpu|pcpi_div|always0~4_combout ),
	.datac(\cpu|pcpi_insn [12]),
	.datad(\cpu|pcpi_insn [14]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|instr_mul~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|instr_mul~0 .lut_mask = 16'h0004;
defparam \cpu|pcpi_mul|instr_mul~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N1
dffeas \cpu|pcpi_mul|instr_mul (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|instr_mul~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|instr_mul~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|instr_mul .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|instr_mul .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N6
fiftyfivenm_lcell_comb \cpu|pcpi_mul|WideOr0 (
// Equation(s):
// \cpu|pcpi_mul|WideOr0~combout  = (\cpu|pcpi_mul|instr_mulh~q ) # ((\cpu|pcpi_mul|instr_mul~q ) # ((\cpu|pcpi_mul|instr_mulhsu~q ) # (\cpu|pcpi_mul|instr_mulhu~q )))

	.dataa(\cpu|pcpi_mul|instr_mulh~q ),
	.datab(\cpu|pcpi_mul|instr_mul~q ),
	.datac(\cpu|pcpi_mul|instr_mulhsu~q ),
	.datad(\cpu|pcpi_mul|instr_mulhu~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|WideOr0 .lut_mask = 16'hFFFE;
defparam \cpu|pcpi_mul|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N7
dffeas \cpu|pcpi_mul|pcpi_wait (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|WideOr0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_wait .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_wait .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_wait_q~feeder (
// Equation(s):
// \cpu|pcpi_mul|pcpi_wait_q~feeder_combout  = \cpu|pcpi_mul|pcpi_wait~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|pcpi_wait~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_wait_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_wait_q~feeder .lut_mask = 16'hF0F0;
defparam \cpu|pcpi_mul|pcpi_wait_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N19
dffeas \cpu|pcpi_mul|pcpi_wait_q (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_wait_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_wait_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_wait_q .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_wait_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
fiftyfivenm_lcell_comb \cpu|pcpi_mul|mul_waiting~0 (
// Equation(s):
// \cpu|pcpi_mul|mul_waiting~0_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|pcpi_wait_q~q )) # (!\cpu|pcpi_mul|pcpi_wait~q ))) # (!\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|mul_counter [6]))))

	.dataa(\cpu|pcpi_mul|pcpi_wait~q ),
	.datab(\cpu|pcpi_mul|mul_counter [6]),
	.datac(\cpu|pcpi_mul|mul_waiting~q ),
	.datad(\cpu|pcpi_mul|pcpi_wait_q~q ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|mul_waiting~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|mul_waiting~0 .lut_mask = 16'hFC5C;
defparam \cpu|pcpi_mul|mul_waiting~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N9
dffeas \cpu|pcpi_mul|mul_waiting (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|mul_waiting~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|mul_waiting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|mul_waiting .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|mul_waiting .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N0
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~1 (
// Equation(s):
// \cpu|pcpi_mul|rs2~1_combout  = (\cpu|reg_op2 [0] & \cpu|pcpi_mul|mul_waiting~q )

	.dataa(gnd),
	.datab(\cpu|reg_op2 [0]),
	.datac(\cpu|pcpi_mul|mul_waiting~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~1 .lut_mask = 16'hC0C0;
defparam \cpu|pcpi_mul|rs2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N1
dffeas \cpu|pcpi_mul|rs2[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[0] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~0 (
// Equation(s):
// \cpu|pcpi_mul|rs2~0_combout  = (\cpu|pcpi_mul|mul_waiting~q  & ((\cpu|reg_op2 [1]))) # (!\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|rs2 [0]))

	.dataa(\cpu|pcpi_mul|rs2 [0]),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|mul_waiting~q ),
	.datad(\cpu|reg_op2 [1]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~0 .lut_mask = 16'hFA0A;
defparam \cpu|pcpi_mul|rs2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N19
dffeas \cpu|pcpi_mul|rs2[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[1] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[1]~0 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[1]~0_combout  = (\cpu|pcpi_mul|rs2 [1] & \cpu|pcpi_mul|rs1 [0])

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rs2 [1]),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rs1 [0]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[1]~0 .lut_mask = 16'hCC00;
defparam \cpu|pcpi_mul|this_rs2[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N7
dffeas \cpu|pcpi_mul|rd[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[1]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[1] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~0 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~0_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [33]))) # (!\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [1]))

	.dataa(\cpu|pcpi_mul|rd [1]),
	.datab(\cpu|pcpi_mul|WideOr0~0_combout ),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rd [33]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~0 .lut_mask = 16'hEE22;
defparam \cpu|pcpi_mul|pcpi_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N25
dffeas \cpu|pcpi_mul|pcpi_rd[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[1] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N3
dffeas \cpu|pcpi_div|pcpi_rd[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[1]~35_combout ),
	.asdata(\cpu|pcpi_div|Add2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[1] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
fiftyfivenm_lcell_comb \cpu|Selector465~0 (
// Equation(s):
// \cpu|Selector465~0_combout  = (!\cpu|WideNor2~17_combout  & (\cpu|cpu_state.cpu_state_ld_rs1~q  & (\cpu|pcpi_div|pcpi_rd [1] & \cpu|pcpi_div|pcpi_wr~q )))

	.dataa(\cpu|WideNor2~17_combout ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|pcpi_div|pcpi_rd [1]),
	.datad(\cpu|pcpi_div|pcpi_wr~q ),
	.cin(gnd),
	.combout(\cpu|Selector465~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector465~0 .lut_mask = 16'h4000;
defparam \cpu|Selector465~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N22
fiftyfivenm_lcell_comb \cpu|Selector465~6 (
// Equation(s):
// \cpu|Selector465~6_combout  = (\cpu|reg_out[2]~6_combout  & ((\mem_rdata[1]~20_combout ) # ((!\cpu|reg_out[2]~7_combout  & mem_rdata[17])))) # (!\cpu|reg_out[2]~6_combout  & (!\cpu|reg_out[2]~7_combout  & (mem_rdata[17])))

	.dataa(\cpu|reg_out[2]~6_combout ),
	.datab(\cpu|reg_out[2]~7_combout ),
	.datac(mem_rdata[17]),
	.datad(\mem_rdata[1]~20_combout ),
	.cin(gnd),
	.combout(\cpu|Selector465~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector465~6 .lut_mask = 16'hBA30;
defparam \cpu|Selector465~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
fiftyfivenm_lcell_comb \cpu|Selector465~7 (
// Equation(s):
// \cpu|Selector465~7_combout  = (!\cpu|reg_out[2]~8_combout  & ((\cpu|reg_op1 [1] & (mem_rdata[25])) # (!\cpu|reg_op1 [1] & ((mem_rdata[9])))))

	.dataa(\cpu|reg_out[2]~8_combout ),
	.datab(\cpu|reg_op1 [1]),
	.datac(mem_rdata[25]),
	.datad(mem_rdata[9]),
	.cin(gnd),
	.combout(\cpu|Selector465~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector465~7 .lut_mask = 16'h5140;
defparam \cpu|Selector465~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N4
fiftyfivenm_lcell_comb \cpu|Selector465~8 (
// Equation(s):
// \cpu|Selector465~8_combout  = (\cpu|cpu_state.cpu_state_exec~q  & ((\cpu|Add10~0_combout ) # ((\cpu|cpu_state.cpu_state_fetch~q  & \cpu|irq_pending [1])))) # (!\cpu|cpu_state.cpu_state_exec~q  & (\cpu|cpu_state.cpu_state_fetch~q  & ((\cpu|irq_pending 
// [1]))))

	.dataa(\cpu|cpu_state.cpu_state_exec~q ),
	.datab(\cpu|cpu_state.cpu_state_fetch~q ),
	.datac(\cpu|Add10~0_combout ),
	.datad(\cpu|irq_pending [1]),
	.cin(gnd),
	.combout(\cpu|Selector465~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector465~8 .lut_mask = 16'hECA0;
defparam \cpu|Selector465~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N0
fiftyfivenm_lcell_comb \cpu|Selector465~1 (
// Equation(s):
// \cpu|Selector465~1_combout  = (\cpu|reg_out[2]~1_combout  & ((\cpu|reg_out[2]~4_combout  & ((\cpu|count_cycle [33]))) # (!\cpu|reg_out[2]~4_combout  & (\cpu|count_cycle [1])))) # (!\cpu|reg_out[2]~1_combout  & (((\cpu|reg_out[2]~4_combout ))))

	.dataa(\cpu|count_cycle [1]),
	.datab(\cpu|reg_out[2]~1_combout ),
	.datac(\cpu|reg_out[2]~4_combout ),
	.datad(\cpu|count_cycle [33]),
	.cin(gnd),
	.combout(\cpu|Selector465~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector465~1 .lut_mask = 16'hF838;
defparam \cpu|Selector465~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N10
fiftyfivenm_lcell_comb \cpu|Selector465~2 (
// Equation(s):
// \cpu|Selector465~2_combout  = (\cpu|Selector465~1_combout  & (((\cpu|count_instr [33]) # (\cpu|reg_out[2]~1_combout )))) # (!\cpu|Selector465~1_combout  & (\cpu|count_instr [1] & ((!\cpu|reg_out[2]~1_combout ))))

	.dataa(\cpu|count_instr [1]),
	.datab(\cpu|Selector465~1_combout ),
	.datac(\cpu|count_instr [33]),
	.datad(\cpu|reg_out[2]~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector465~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector465~2 .lut_mask = 16'hCCE2;
defparam \cpu|Selector465~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
fiftyfivenm_lcell_comb \cpu|Selector465~3 (
// Equation(s):
// \cpu|Selector465~3_combout  = (\cpu|reg_out[2]~3_combout  & (((\cpu|cpuregs_rs1[1]~0_combout )) # (!\cpu|reg_out[2]~0_combout ))) # (!\cpu|reg_out[2]~3_combout  & (\cpu|reg_out[2]~0_combout  & ((\cpu|Selector465~2_combout ))))

	.dataa(\cpu|reg_out[2]~3_combout ),
	.datab(\cpu|reg_out[2]~0_combout ),
	.datac(\cpu|cpuregs_rs1[1]~0_combout ),
	.datad(\cpu|Selector465~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector465~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector465~3 .lut_mask = 16'hE6A2;
defparam \cpu|Selector465~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
fiftyfivenm_lcell_comb \cpu|Selector465~4 (
// Equation(s):
// \cpu|Selector465~4_combout  = (\cpu|Selector465~3_combout  & ((\cpu|timer [1]) # ((\cpu|reg_out[2]~0_combout )))) # (!\cpu|Selector465~3_combout  & (((\cpu|irq_mask [1] & !\cpu|reg_out[2]~0_combout ))))

	.dataa(\cpu|timer [1]),
	.datab(\cpu|irq_mask [1]),
	.datac(\cpu|Selector465~3_combout ),
	.datad(\cpu|reg_out[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector465~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector465~4 .lut_mask = 16'hF0AC;
defparam \cpu|Selector465~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N10
fiftyfivenm_lcell_comb \cpu|Selector465~5 (
// Equation(s):
// \cpu|Selector465~5_combout  = (\cpu|WideNor2~17_combout  & (\cpu|cpu_state.cpu_state_ld_rs1~q  & \cpu|Selector465~4_combout ))

	.dataa(\cpu|WideNor2~17_combout ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(gnd),
	.datad(\cpu|Selector465~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector465~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector465~5 .lut_mask = 16'h8800;
defparam \cpu|Selector465~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N20
fiftyfivenm_lcell_comb \cpu|Selector465~9 (
// Equation(s):
// \cpu|Selector465~9_combout  = (\cpu|Selector465~6_combout ) # ((\cpu|Selector465~7_combout ) # ((\cpu|Selector465~8_combout ) # (\cpu|Selector465~5_combout )))

	.dataa(\cpu|Selector465~6_combout ),
	.datab(\cpu|Selector465~7_combout ),
	.datac(\cpu|Selector465~8_combout ),
	.datad(\cpu|Selector465~5_combout ),
	.cin(gnd),
	.combout(\cpu|Selector465~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector465~9 .lut_mask = 16'hFFFE;
defparam \cpu|Selector465~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N16
fiftyfivenm_lcell_comb \cpu|Selector465~10 (
// Equation(s):
// \cpu|Selector465~10_combout  = (\cpu|Selector465~0_combout ) # ((\cpu|Selector465~9_combout ) # ((\cpu|pcpi_mul|pcpi_rd [1] & !\cpu|reg_out[2]~9_combout )))

	.dataa(\cpu|pcpi_mul|pcpi_rd [1]),
	.datab(\cpu|reg_out[2]~9_combout ),
	.datac(\cpu|Selector465~0_combout ),
	.datad(\cpu|Selector465~9_combout ),
	.cin(gnd),
	.combout(\cpu|Selector465~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector465~10 .lut_mask = 16'hFFF2;
defparam \cpu|Selector465~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N17
dffeas \cpu|reg_out[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector465~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[1] .is_wysiwyg = "true";
defparam \cpu|reg_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N26
fiftyfivenm_lcell_comb \cpu|Selector124~8 (
// Equation(s):
// \cpu|Selector124~8_combout  = (\cpu|reg_op2 [3] & ((\cpu|reg_op2 [2] & ((\cpu|ShiftRight0~28_combout ))) # (!\cpu|reg_op2 [2] & (\cpu|ShiftRight0~31_combout ))))

	.dataa(\cpu|ShiftRight0~31_combout ),
	.datab(\cpu|reg_op2 [3]),
	.datac(\cpu|ShiftRight0~28_combout ),
	.datad(\cpu|reg_op2 [2]),
	.cin(gnd),
	.combout(\cpu|Selector124~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector124~8 .lut_mask = 16'hC088;
defparam \cpu|Selector124~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
fiftyfivenm_lcell_comb \cpu|Selector124~5 (
// Equation(s):
// \cpu|Selector124~5_combout  = (!\cpu|reg_op2 [1] & ((\cpu|reg_op2 [0] & (\cpu|reg_op1 [2])) # (!\cpu|reg_op2 [0] & ((\cpu|reg_op1 [1])))))

	.dataa(\cpu|reg_op1 [2]),
	.datab(\cpu|reg_op2 [0]),
	.datac(\cpu|reg_op2 [1]),
	.datad(\cpu|reg_op1 [1]),
	.cin(gnd),
	.combout(\cpu|Selector124~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector124~5 .lut_mask = 16'h0B08;
defparam \cpu|Selector124~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
fiftyfivenm_lcell_comb \cpu|Selector124~6 (
// Equation(s):
// \cpu|Selector124~6_combout  = (!\cpu|reg_op2 [2] & ((\cpu|Selector124~5_combout ) # ((\cpu|ShiftRight0~22_combout  & \cpu|reg_op2 [1]))))

	.dataa(\cpu|reg_op2 [2]),
	.datab(\cpu|Selector124~5_combout ),
	.datac(\cpu|ShiftRight0~22_combout ),
	.datad(\cpu|reg_op2 [1]),
	.cin(gnd),
	.combout(\cpu|Selector124~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector124~6 .lut_mask = 16'h5444;
defparam \cpu|Selector124~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
fiftyfivenm_lcell_comb \cpu|Selector124~7 (
// Equation(s):
// \cpu|Selector124~7_combout  = (!\cpu|reg_op2 [3] & ((\cpu|Selector124~6_combout ) # ((\cpu|reg_op2 [2] & \cpu|ShiftRight0~25_combout ))))

	.dataa(\cpu|reg_op2 [2]),
	.datab(\cpu|Selector124~6_combout ),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|ShiftRight0~25_combout ),
	.cin(gnd),
	.combout(\cpu|Selector124~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector124~7 .lut_mask = 16'h0E0C;
defparam \cpu|Selector124~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N28
fiftyfivenm_lcell_comb \cpu|Selector124~9 (
// Equation(s):
// \cpu|Selector124~9_combout  = (\cpu|reg_op2 [4] & (((\cpu|ShiftRight0~21_combout )))) # (!\cpu|reg_op2 [4] & ((\cpu|Selector124~8_combout ) # ((\cpu|Selector124~7_combout ))))

	.dataa(\cpu|Selector124~8_combout ),
	.datab(\cpu|Selector124~7_combout ),
	.datac(\cpu|ShiftRight0~21_combout ),
	.datad(\cpu|reg_op2 [4]),
	.cin(gnd),
	.combout(\cpu|Selector124~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector124~9 .lut_mask = 16'hF0EE;
defparam \cpu|Selector124~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
fiftyfivenm_lcell_comb \cpu|Selector124~0 (
// Equation(s):
// \cpu|Selector124~0_combout  = (\cpu|instr_xori~q  & (\cpu|reg_op2 [1] $ (((\cpu|reg_op1 [1]))))) # (!\cpu|instr_xori~q  & (\cpu|instr_xor~q  & (\cpu|reg_op2 [1] $ (\cpu|reg_op1 [1]))))

	.dataa(\cpu|instr_xori~q ),
	.datab(\cpu|reg_op2 [1]),
	.datac(\cpu|instr_xor~q ),
	.datad(\cpu|reg_op1 [1]),
	.cin(gnd),
	.combout(\cpu|Selector124~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector124~0 .lut_mask = 16'h32C8;
defparam \cpu|Selector124~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
fiftyfivenm_lcell_comb \cpu|Selector124~1 (
// Equation(s):
// \cpu|Selector124~1_combout  = (\cpu|Selector124~0_combout ) # ((\cpu|alu_out_q[23]~0_combout  & (\cpu|ShiftRight0~6_combout  & \cpu|ShiftLeft1~0_combout )))

	.dataa(\cpu|Selector124~0_combout ),
	.datab(\cpu|alu_out_q[23]~0_combout ),
	.datac(\cpu|ShiftRight0~6_combout ),
	.datad(\cpu|ShiftLeft1~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector124~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector124~1 .lut_mask = 16'hEAAA;
defparam \cpu|Selector124~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N2
fiftyfivenm_lcell_comb \cpu|Selector124~3 (
// Equation(s):
// \cpu|Selector124~3_combout  = (\cpu|reg_op1 [1] & (((\cpu|instr_or~q ) # (\cpu|instr_ori~q )))) # (!\cpu|reg_op1 [1] & (\cpu|reg_op2 [1] & ((\cpu|instr_or~q ) # (\cpu|instr_ori~q ))))

	.dataa(\cpu|reg_op1 [1]),
	.datab(\cpu|reg_op2 [1]),
	.datac(\cpu|instr_or~q ),
	.datad(\cpu|instr_ori~q ),
	.cin(gnd),
	.combout(\cpu|Selector124~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector124~3 .lut_mask = 16'hEEE0;
defparam \cpu|Selector124~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N16
fiftyfivenm_lcell_comb \cpu|Selector124~2 (
// Equation(s):
// \cpu|Selector124~2_combout  = (\cpu|reg_op2 [1] & (\cpu|reg_op1 [1] & ((\cpu|instr_and~q ) # (\cpu|instr_andi~q ))))

	.dataa(\cpu|instr_and~q ),
	.datab(\cpu|reg_op2 [1]),
	.datac(\cpu|reg_op1 [1]),
	.datad(\cpu|instr_andi~q ),
	.cin(gnd),
	.combout(\cpu|Selector124~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector124~2 .lut_mask = 16'hC080;
defparam \cpu|Selector124~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N24
fiftyfivenm_lcell_comb \cpu|Selector124~4 (
// Equation(s):
// \cpu|Selector124~4_combout  = (\cpu|Selector124~3_combout ) # ((\cpu|Selector124~2_combout ) # ((\cpu|Add1~6_combout  & \cpu|is_lui_auipc_jal_jalr_addi_add_sub~q )))

	.dataa(\cpu|Add1~6_combout ),
	.datab(\cpu|Selector124~3_combout ),
	.datac(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.datad(\cpu|Selector124~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector124~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector124~4 .lut_mask = 16'hFFEC;
defparam \cpu|Selector124~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N6
fiftyfivenm_lcell_comb \cpu|Selector124~10 (
// Equation(s):
// \cpu|Selector124~10_combout  = (\cpu|Selector124~1_combout ) # ((\cpu|Selector124~4_combout ) # ((!\cpu|WideNor2~5_combout  & \cpu|Selector124~9_combout )))

	.dataa(\cpu|WideNor2~5_combout ),
	.datab(\cpu|Selector124~9_combout ),
	.datac(\cpu|Selector124~1_combout ),
	.datad(\cpu|Selector124~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector124~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector124~10 .lut_mask = 16'hFFF4;
defparam \cpu|Selector124~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N7
dffeas \cpu|alu_out_q[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector124~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[1] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N8
fiftyfivenm_lcell_comb \cpu|current_pc~0 (
// Equation(s):
// \cpu|current_pc~0_combout  = (\cpu|latched_stalu~q  & ((\cpu|alu_out_q [1]))) # (!\cpu|latched_stalu~q  & (\cpu|reg_out [1]))

	.dataa(gnd),
	.datab(\cpu|reg_out [1]),
	.datac(\cpu|latched_stalu~q ),
	.datad(\cpu|alu_out_q [1]),
	.cin(gnd),
	.combout(\cpu|current_pc~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|current_pc~0 .lut_mask = 16'hFC0C;
defparam \cpu|current_pc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N4
fiftyfivenm_lcell_comb \cpu|Selector188~0 (
// Equation(s):
// \cpu|Selector188~0_combout  = (\cpu|current_pc~0_combout  & ((\cpu|next_pc~30_combout ) # ((\cpu|reg_next_pc [1] & \cpu|Selector187~0_combout )))) # (!\cpu|current_pc~0_combout  & (((\cpu|reg_next_pc [1] & \cpu|Selector187~0_combout ))))

	.dataa(\cpu|current_pc~0_combout ),
	.datab(\cpu|next_pc~30_combout ),
	.datac(\cpu|reg_next_pc [1]),
	.datad(\cpu|Selector187~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector188~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector188~0 .lut_mask = 16'hF888;
defparam \cpu|Selector188~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
fiftyfivenm_lcell_comb \cpu|reg_pc~33 (
// Equation(s):
// \cpu|reg_pc~33_combout  = (\cpu|Selector188~0_combout  & (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & \pll_inst|altpll_component|auto_generated|pll_lock_sync~q ))

	.dataa(\cpu|Selector188~0_combout ),
	.datab(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(gnd),
	.datad(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\cpu|reg_pc~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_pc~33 .lut_mask = 16'h8800;
defparam \cpu|reg_pc~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N17
dffeas \cpu|reg_pc[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_pc~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_pc[1] .is_wysiwyg = "true";
defparam \cpu|reg_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N12
fiftyfivenm_lcell_comb \cpu|Selector505~1 (
// Equation(s):
// \cpu|Selector505~1_combout  = (!\cpu|is_lui_auipc_jal~q  & ((\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [14]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\cpu|is_lui_auipc_jal~q ),
	.datab(\cpu|cpuregs~3_combout ),
	.datac(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\cpu|cpuregs_rtl_0_bypass [14]),
	.cin(gnd),
	.combout(\cpu|Selector505~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector505~1 .lut_mask = 16'h5410;
defparam \cpu|Selector505~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N6
fiftyfivenm_lcell_comb \cpu|Selector505~2 (
// Equation(s):
// \cpu|Selector505~2_combout  = (\cpu|Selector505~0_combout  & ((\cpu|Selector505~1_combout ) # ((\cpu|reg_pc [1] & \cpu|is_lui_auipc_jal~q ))))

	.dataa(\cpu|Selector505~0_combout ),
	.datab(\cpu|reg_pc [1]),
	.datac(\cpu|is_lui_auipc_jal~q ),
	.datad(\cpu|Selector505~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector505~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector505~2 .lut_mask = 16'hAA80;
defparam \cpu|Selector505~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N0
fiftyfivenm_lcell_comb \cpu|reg_op1[1]~feeder (
// Equation(s):
// \cpu|reg_op1[1]~feeder_combout  = \cpu|Selector505~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Selector505~2_combout ),
	.cin(gnd),
	.combout(\cpu|reg_op1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op1[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|reg_op1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N1
dffeas \cpu|reg_op1[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op1[1]~feeder_combout ),
	.asdata(\cpu|Add13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[1] .is_wysiwyg = "true";
defparam \cpu|reg_op1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N14
fiftyfivenm_lcell_comb \cpu|Selector458~1 (
// Equation(s):
// \cpu|Selector458~1_combout  = ((\cpu|mem_wordsize.01~q  & !\cpu|reg_op1 [1])) # (!\cpu|mem_wordsize.00~q )

	.dataa(\cpu|mem_wordsize.01~q ),
	.datab(\cpu|reg_op1 [1]),
	.datac(\cpu|mem_wordsize.00~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Selector458~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector458~1 .lut_mask = 16'h2F2F;
defparam \cpu|Selector458~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N20
fiftyfivenm_lcell_comb \cpu|Selector454~1 (
// Equation(s):
// \cpu|Selector454~1_combout  = (\cpu|Selector458~1_combout  & ((mem_rdata[12]) # ((mem_rdata[28] & \cpu|Selector458~0_combout )))) # (!\cpu|Selector458~1_combout  & (mem_rdata[28] & (\cpu|Selector458~0_combout )))

	.dataa(\cpu|Selector458~1_combout ),
	.datab(mem_rdata[28]),
	.datac(\cpu|Selector458~0_combout ),
	.datad(mem_rdata[12]),
	.cin(gnd),
	.combout(\cpu|Selector454~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector454~1 .lut_mask = 16'hEAC0;
defparam \cpu|Selector454~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N0
fiftyfivenm_lcell_comb \cpu|Selector454~2 (
// Equation(s):
// \cpu|Selector454~2_combout  = (\cpu|Selector454~1_combout  & (((\cpu|cpu_state.cpu_state_exec~q  & \cpu|Add10~22_combout )) # (!\cpu|reg_out[14]~11_combout ))) # (!\cpu|Selector454~1_combout  & (((\cpu|cpu_state.cpu_state_exec~q  & \cpu|Add10~22_combout 
// ))))

	.dataa(\cpu|Selector454~1_combout ),
	.datab(\cpu|reg_out[14]~11_combout ),
	.datac(\cpu|cpu_state.cpu_state_exec~q ),
	.datad(\cpu|Add10~22_combout ),
	.cin(gnd),
	.combout(\cpu|Selector454~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector454~2 .lut_mask = 16'hF222;
defparam \cpu|Selector454~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N30
fiftyfivenm_lcell_comb \cpu|irq_mask~71 (
// Equation(s):
// \cpu|irq_mask~71_combout  = ((\cpu|cpuregs_rs1[12]~4_combout ) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\cpu|cpuregs_rs1[12]~4_combout ),
	.cin(gnd),
	.combout(\cpu|irq_mask~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~71 .lut_mask = 16'hFF5F;
defparam \cpu|irq_mask~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N31
dffeas \cpu|irq_mask[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[12] .is_wysiwyg = "true";
defparam \cpu|irq_mask[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N8
fiftyfivenm_lcell_comb \cpu|Selector454~3 (
// Equation(s):
// \cpu|Selector454~3_combout  = (\cpu|reg_out[2]~1_combout  & ((\cpu|reg_out[2]~4_combout  & (\cpu|count_cycle [44])) # (!\cpu|reg_out[2]~4_combout  & ((\cpu|count_cycle [12]))))) # (!\cpu|reg_out[2]~1_combout  & (((\cpu|reg_out[2]~4_combout ))))

	.dataa(\cpu|count_cycle [44]),
	.datab(\cpu|count_cycle [12]),
	.datac(\cpu|reg_out[2]~1_combout ),
	.datad(\cpu|reg_out[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector454~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector454~3 .lut_mask = 16'hAFC0;
defparam \cpu|Selector454~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
fiftyfivenm_lcell_comb \cpu|Selector454~4 (
// Equation(s):
// \cpu|Selector454~4_combout  = (\cpu|reg_out[2]~1_combout  & (\cpu|Selector454~3_combout )) # (!\cpu|reg_out[2]~1_combout  & ((\cpu|Selector454~3_combout  & ((\cpu|count_instr [44]))) # (!\cpu|Selector454~3_combout  & (\cpu|count_instr [12]))))

	.dataa(\cpu|reg_out[2]~1_combout ),
	.datab(\cpu|Selector454~3_combout ),
	.datac(\cpu|count_instr [12]),
	.datad(\cpu|count_instr [44]),
	.cin(gnd),
	.combout(\cpu|Selector454~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector454~4 .lut_mask = 16'hDC98;
defparam \cpu|Selector454~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N8
fiftyfivenm_lcell_comb \cpu|Selector454~5 (
// Equation(s):
// \cpu|Selector454~5_combout  = (\cpu|reg_out[2]~3_combout  & (((\cpu|cpuregs_rs1[12]~4_combout ) # (!\cpu|reg_out[2]~0_combout )))) # (!\cpu|reg_out[2]~3_combout  & (\cpu|Selector454~4_combout  & (\cpu|reg_out[2]~0_combout )))

	.dataa(\cpu|Selector454~4_combout ),
	.datab(\cpu|reg_out[2]~3_combout ),
	.datac(\cpu|reg_out[2]~0_combout ),
	.datad(\cpu|cpuregs_rs1[12]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector454~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector454~5 .lut_mask = 16'hEC2C;
defparam \cpu|Selector454~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N2
fiftyfivenm_lcell_comb \cpu|Selector454~6 (
// Equation(s):
// \cpu|Selector454~6_combout  = (\cpu|Selector454~5_combout  & (((\cpu|reg_out[2]~0_combout ) # (\cpu|timer [12])))) # (!\cpu|Selector454~5_combout  & (\cpu|irq_mask [12] & (!\cpu|reg_out[2]~0_combout )))

	.dataa(\cpu|irq_mask [12]),
	.datab(\cpu|Selector454~5_combout ),
	.datac(\cpu|reg_out[2]~0_combout ),
	.datad(\cpu|timer [12]),
	.cin(gnd),
	.combout(\cpu|Selector454~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector454~6 .lut_mask = 16'hCEC2;
defparam \cpu|Selector454~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N26
fiftyfivenm_lcell_comb \cpu|Selector454~7 (
// Equation(s):
// \cpu|Selector454~7_combout  = (\cpu|latched_is_lb~q  & ((\cpu|Selector459~0_combout ) # ((\cpu|reg_out[2]~12_combout  & \cpu|Selector454~6_combout )))) # (!\cpu|latched_is_lb~q  & (((\cpu|reg_out[2]~12_combout  & \cpu|Selector454~6_combout ))))

	.dataa(\cpu|latched_is_lb~q ),
	.datab(\cpu|Selector459~0_combout ),
	.datac(\cpu|reg_out[2]~12_combout ),
	.datad(\cpu|Selector454~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector454~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector454~7 .lut_mask = 16'hF888;
defparam \cpu|Selector454~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~4 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~4_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [44])) # (!\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [12])))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|rd [44]),
	.datac(\cpu|pcpi_mul|rd [12]),
	.datad(\cpu|pcpi_mul|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~4 .lut_mask = 16'hCCF0;
defparam \cpu|pcpi_mul|pcpi_rd~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N17
dffeas \cpu|pcpi_mul|pcpi_rd[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[12] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N25
dffeas \cpu|pcpi_div|pcpi_rd[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[12]~57_combout ),
	.asdata(\cpu|pcpi_div|Add2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[12] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
fiftyfivenm_lcell_comb \cpu|Selector454~0 (
// Equation(s):
// \cpu|Selector454~0_combout  = (\cpu|reg_out[2]~10_combout  & ((\cpu|pcpi_div|pcpi_rd [12]) # ((\cpu|pcpi_mul|pcpi_rd [12] & !\cpu|reg_out[2]~9_combout )))) # (!\cpu|reg_out[2]~10_combout  & (\cpu|pcpi_mul|pcpi_rd [12] & (!\cpu|reg_out[2]~9_combout )))

	.dataa(\cpu|reg_out[2]~10_combout ),
	.datab(\cpu|pcpi_mul|pcpi_rd [12]),
	.datac(\cpu|reg_out[2]~9_combout ),
	.datad(\cpu|pcpi_div|pcpi_rd [12]),
	.cin(gnd),
	.combout(\cpu|Selector454~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector454~0 .lut_mask = 16'hAE0C;
defparam \cpu|Selector454~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N16
fiftyfivenm_lcell_comb \cpu|Selector454~8 (
// Equation(s):
// \cpu|Selector454~8_combout  = (\cpu|Selector454~2_combout ) # ((\cpu|Selector454~7_combout ) # (\cpu|Selector454~0_combout ))

	.dataa(gnd),
	.datab(\cpu|Selector454~2_combout ),
	.datac(\cpu|Selector454~7_combout ),
	.datad(\cpu|Selector454~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector454~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector454~8 .lut_mask = 16'hFFFC;
defparam \cpu|Selector454~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y10_N17
dffeas \cpu|reg_out[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector454~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[12] .is_wysiwyg = "true";
defparam \cpu|reg_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
fiftyfivenm_lcell_comb \cpu|next_pc[12]~3 (
// Equation(s):
// \cpu|next_pc[12]~3_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & (\cpu|reg_out [12])) # (!\cpu|latched_store~q  & ((\cpu|reg_next_pc [12]))))) # (!\cpu|latched_branch~q  & (((\cpu|reg_next_pc [12]))))

	.dataa(\cpu|latched_branch~q ),
	.datab(\cpu|reg_out [12]),
	.datac(\cpu|latched_store~q ),
	.datad(\cpu|reg_next_pc [12]),
	.cin(gnd),
	.combout(\cpu|next_pc[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[12]~3 .lut_mask = 16'hDF80;
defparam \cpu|next_pc[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N23
dffeas \cpu|mem_addr[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[12]~50_combout ),
	.asdata(\cpu|reg_op1 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[12] .is_wysiwyg = "true";
defparam \cpu|mem_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
fiftyfivenm_lcell_comb \Equal4~6 (
// Equation(s):
// \Equal4~6_combout  = (!\cpu|mem_addr [11] & (!\cpu|mem_addr [10] & (!\cpu|mem_addr [8] & !\cpu|mem_addr [9])))

	.dataa(\cpu|mem_addr [11]),
	.datab(\cpu|mem_addr [10]),
	.datac(\cpu|mem_addr [8]),
	.datad(\cpu|mem_addr [9]),
	.cin(gnd),
	.combout(\Equal4~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~6 .lut_mask = 16'h0001;
defparam \Equal4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N14
fiftyfivenm_lcell_comb \Equal4~7 (
// Equation(s):
// \Equal4~7_combout  = (!\cpu|mem_addr [12] & (!\cpu|mem_addr [14] & (!\cpu|mem_addr [13] & \Equal4~6_combout )))

	.dataa(\cpu|mem_addr [12]),
	.datab(\cpu|mem_addr [14]),
	.datac(\cpu|mem_addr [13]),
	.datad(\Equal4~6_combout ),
	.cin(gnd),
	.combout(\Equal4~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~7 .lut_mask = 16'h0100;
defparam \Equal4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N4
fiftyfivenm_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = (!\cpu|mem_addr [25] & (\cpu|mem_addr [26] & (!\cpu|mem_addr [2] & !\cpu|mem_addr [24])))

	.dataa(\cpu|mem_addr [25]),
	.datab(\cpu|mem_addr [26]),
	.datac(\cpu|mem_addr [2]),
	.datad(\cpu|mem_addr [24]),
	.cin(gnd),
	.combout(\Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~0 .lut_mask = 16'h0004;
defparam \Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N22
fiftyfivenm_lcell_comb \Equal5~1 (
// Equation(s):
// \Equal5~1_combout  = (\Equal4~5_combout  & (\Equal4~7_combout  & (\Equal5~0_combout  & \Equal4~4_combout )))

	.dataa(\Equal4~5_combout ),
	.datab(\Equal4~7_combout ),
	.datac(\Equal5~0_combout ),
	.datad(\Equal4~4_combout ),
	.cin(gnd),
	.combout(\Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~1 .lut_mask = 16'h8000;
defparam \Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N12
fiftyfivenm_lcell_comb \seg1_ready~0 (
// Equation(s):
// \seg1_ready~0_combout  = (\cpu|mem_valid~q  & (!\cpu|mem_addr [4] & (!\mem_ready~5_combout  & \Equal5~1_combout )))

	.dataa(\cpu|mem_valid~q ),
	.datab(\cpu|mem_addr [4]),
	.datac(\mem_ready~5_combout ),
	.datad(\Equal5~1_combout ),
	.cin(gnd),
	.combout(\seg1_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg1_ready~0 .lut_mask = 16'h0200;
defparam \seg1_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N13
dffeas seg1_ready(
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg1_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg1_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam seg1_ready.is_wysiwyg = "true";
defparam seg1_ready.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N8
fiftyfivenm_lcell_comb \mem_rdata[21]~2 (
// Equation(s):
// \mem_rdata[21]~2_combout  = (!\led_ready~q  & (!\simpleuart_reg_dat_re~combout  & ((\seg1_ready~q ) # (\seg2_ready~q ))))

	.dataa(\seg1_ready~q ),
	.datab(\led_ready~q ),
	.datac(\seg2_ready~q ),
	.datad(\simpleuart_reg_dat_re~combout ),
	.cin(gnd),
	.combout(\mem_rdata[21]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[21]~2 .lut_mask = 16'h0032;
defparam \mem_rdata[21]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
fiftyfivenm_lcell_comb \cpu|mem_la_wdata[11]~12 (
// Equation(s):
// \cpu|mem_la_wdata[11]~12_combout  = (\cpu|mem_wordsize.10~q  & ((\cpu|reg_op2 [3]))) # (!\cpu|mem_wordsize.10~q  & (\cpu|reg_op2 [11]))

	.dataa(\cpu|mem_wordsize.10~q ),
	.datab(\cpu|reg_op2 [11]),
	.datac(\cpu|reg_op2 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|mem_la_wdata[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_wdata[11]~12 .lut_mask = 16'hE4E4;
defparam \cpu|mem_la_wdata[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N29
dffeas \cpu|mem_wdata[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_la_wdata[11]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[11] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N8
fiftyfivenm_lcell_comb \seg2_reg~32 (
// Equation(s):
// \seg2_reg~32_combout  = (\cpu|mem_wdata [11] & (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & \pll_inst|altpll_component|auto_generated|wire_pll1_locked ))

	.dataa(\cpu|mem_wdata [11]),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\seg2_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg~32 .lut_mask = 16'hA000;
defparam \seg2_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N9
dffeas \seg1_reg[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg2_reg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seg1_reg[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[11] .is_wysiwyg = "true";
defparam \seg1_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N1
dffeas \seg2_reg[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[12]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[11] .is_wysiwyg = "true";
defparam \seg2_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N12
fiftyfivenm_lcell_comb \led_reg~23 (
// Equation(s):
// \led_reg~23_combout  = ((\cpu|mem_wdata [11]) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\cpu|mem_wdata [11]),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\led_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~23 .lut_mask = 16'hF5FF;
defparam \led_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N13
dffeas \led_reg[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_reg[8]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[11] .is_wysiwyg = "true";
defparam \led_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N30
fiftyfivenm_lcell_comb \mem_rdata[11]~62 (
// Equation(s):
// \mem_rdata[11]~62_combout  = (\mem_rdata[21]~5_combout  & (((\mem_rdata[21]~3_combout ) # (!\simpleuart|recv_buf_valid~q )))) # (!\mem_rdata[21]~5_combout  & (led_reg[11] & ((!\mem_rdata[21]~3_combout ))))

	.dataa(led_reg[11]),
	.datab(\mem_rdata[21]~5_combout ),
	.datac(\simpleuart|recv_buf_valid~q ),
	.datad(\mem_rdata[21]~3_combout ),
	.cin(gnd),
	.combout(\mem_rdata[11]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[11]~62 .lut_mask = 16'hCC2E;
defparam \mem_rdata[11]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N0
fiftyfivenm_lcell_comb \mem_rdata[11]~63 (
// Equation(s):
// \mem_rdata[11]~63_combout  = (\mem_rdata[21]~2_combout  & ((\mem_rdata[11]~62_combout  & (seg1_reg[11])) # (!\mem_rdata[11]~62_combout  & ((seg2_reg[11]))))) # (!\mem_rdata[21]~2_combout  & (((\mem_rdata[11]~62_combout ))))

	.dataa(\mem_rdata[21]~2_combout ),
	.datab(seg1_reg[11]),
	.datac(seg2_reg[11]),
	.datad(\mem_rdata[11]~62_combout ),
	.cin(gnd),
	.combout(\mem_rdata[11]~63_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[11]~63 .lut_mask = 16'hDDA0;
defparam \mem_rdata[11]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N19
dffeas \simpleuart|cfg_divider[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simpleuart|cfg_divider[15]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [11]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[11] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X26_Y2_N0
fiftyfivenm_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "hx8kdemo_fw.hex";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FDA28A0A22206A0028B28A0A2202808A220000000000A83FC000081555555540000000;
// synopsys translate_on

// Location: M9K_X26_Y8_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\ram_wren~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|mem_wdata [27],\cpu|mem_wdata [11]}),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_bkf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N8
fiftyfivenm_lcell_comb \mem_rdata[11]~64 (
// Equation(s):
// \mem_rdata[11]~64_combout  = (\mem_rdata[21]~8_combout  & (((\rom_inst|altsyncram_component|auto_generated|q_a [11])) # (!\mem_rdata[21]~9_combout ))) # (!\mem_rdata[21]~8_combout  & (\mem_rdata[21]~9_combout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\mem_rdata[21]~8_combout ),
	.datab(\mem_rdata[21]~9_combout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\mem_rdata[11]~64_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[11]~64 .lut_mask = 16'hE6A2;
defparam \mem_rdata[11]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N18
fiftyfivenm_lcell_comb \mem_rdata[11] (
// Equation(s):
// mem_rdata[11] = (\mem_rdata[21]~10_combout  & ((\mem_rdata[11]~64_combout  & ((\simpleuart|cfg_divider [11]))) # (!\mem_rdata[11]~64_combout  & (\mem_rdata[11]~63_combout )))) # (!\mem_rdata[21]~10_combout  & (((\mem_rdata[11]~64_combout ))))

	.dataa(\mem_rdata[21]~10_combout ),
	.datab(\mem_rdata[11]~63_combout ),
	.datac(\simpleuart|cfg_divider [11]),
	.datad(\mem_rdata[11]~64_combout ),
	.cin(gnd),
	.combout(mem_rdata[11]),
	.cout());
// synopsys translate_off
defparam \mem_rdata[11] .lut_mask = 16'hF588;
defparam \mem_rdata[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N2
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched_noshuffle[11]~9 (
// Equation(s):
// \cpu|mem_rdata_latched_noshuffle[11]~9_combout  = (\cpu|mem_xfer~combout  & (mem_rdata[11])) # (!\cpu|mem_xfer~combout  & ((\cpu|mem_rdata_q [11])))

	.dataa(gnd),
	.datab(\cpu|mem_xfer~combout ),
	.datac(mem_rdata[11]),
	.datad(\cpu|mem_rdata_q [11]),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched_noshuffle[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched_noshuffle[11]~9 .lut_mask = 16'hF3C0;
defparam \cpu|mem_rdata_latched_noshuffle[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N28
fiftyfivenm_lcell_comb \cpu|decoded_imm_uj[7]~6 (
// Equation(s):
// \cpu|decoded_imm_uj[7]~6_combout  = (\cpu|mem_la_secondword~q  & ((\cpu|mem_rdata_latched_noshuffle[11]~9_combout ))) # (!\cpu|mem_la_secondword~q  & (\cpu|mem_rdata_latched_noshuffle[27]~8_combout ))

	.dataa(\cpu|mem_la_secondword~q ),
	.datab(\cpu|mem_rdata_latched_noshuffle[27]~8_combout ),
	.datac(gnd),
	.datad(\cpu|mem_rdata_latched_noshuffle[11]~9_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_imm_uj[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm_uj[7]~6 .lut_mask = 16'hEE44;
defparam \cpu|decoded_imm_uj[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N24
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[27]~7 (
// Equation(s):
// \cpu|mem_rdata_q[27]~7_combout  = (\cpu|mem_xfer~combout  & ((\cpu|decoded_imm_uj[7]~6_combout ))) # (!\cpu|mem_xfer~combout  & (\cpu|mem_rdata_q [27]))

	.dataa(\cpu|mem_xfer~combout ),
	.datab(gnd),
	.datac(\cpu|mem_rdata_q [27]),
	.datad(\cpu|decoded_imm_uj[7]~6_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[27]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[27]~7 .lut_mask = 16'hFA50;
defparam \cpu|mem_rdata_q[27]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N6
fiftyfivenm_lcell_comb \cpu|Mux18~2 (
// Equation(s):
// \cpu|Mux18~2_combout  = (\cpu|decoded_imm_uj[10]~9_combout  & ((\cpu|Equal21~0_combout  & ((\cpu|decoded_imm_uj[1]~0_combout ))) # (!\cpu|Equal21~0_combout  & (\cpu|mem_rdata_q[17]~4_combout )))) # (!\cpu|decoded_imm_uj[10]~9_combout  & 
// (\cpu|mem_rdata_q[17]~4_combout ))

	.dataa(\cpu|mem_rdata_q[17]~4_combout ),
	.datab(\cpu|decoded_imm_uj[1]~0_combout ),
	.datac(\cpu|decoded_imm_uj[10]~9_combout ),
	.datad(\cpu|Equal21~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~2 .lut_mask = 16'hCAAA;
defparam \cpu|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N24
fiftyfivenm_lcell_comb \cpu|Mux18~3 (
// Equation(s):
// \cpu|Mux18~3_combout  = (\cpu|decoded_imm_uj[15]~13_combout  & (((\cpu|mem_rdata_q[16]~5_combout )))) # (!\cpu|decoded_imm_uj[15]~13_combout  & (\cpu|Mux18~2_combout  & ((\cpu|decoded_imm_uj[13]~11_combout ))))

	.dataa(\cpu|Mux18~2_combout ),
	.datab(\cpu|mem_rdata_q[16]~5_combout ),
	.datac(\cpu|decoded_imm_uj[13]~11_combout ),
	.datad(\cpu|decoded_imm_uj[15]~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~3 .lut_mask = 16'hCCA0;
defparam \cpu|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N14
fiftyfivenm_lcell_comb \cpu|Mux18~5 (
// Equation(s):
// \cpu|Mux18~5_combout  = (\cpu|decoded_imm_uj[13]~11_combout  & (((\cpu|mem_rdata_q[27]~7_combout )))) # (!\cpu|decoded_imm_uj[13]~11_combout  & (\cpu|Mux69~6_combout  & ((\cpu|mem_rdata_q[27]~7_combout ) # (!\cpu|decoded_rd[3]~1_combout ))))

	.dataa(\cpu|decoded_imm_uj[13]~11_combout ),
	.datab(\cpu|Mux69~6_combout ),
	.datac(\cpu|decoded_rd[3]~1_combout ),
	.datad(\cpu|mem_rdata_q[27]~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~5 .lut_mask = 16'hEE04;
defparam \cpu|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N10
fiftyfivenm_lcell_comb \cpu|Mux18~4 (
// Equation(s):
// \cpu|Mux18~4_combout  = (\cpu|Mux19~2_combout ) # ((\cpu|decoded_imm_uj[14]~12_combout  & (\cpu|Mux18~3_combout )) # (!\cpu|decoded_imm_uj[14]~12_combout  & ((\cpu|Mux18~5_combout ))))

	.dataa(\cpu|decoded_imm_uj[14]~12_combout ),
	.datab(\cpu|Mux18~3_combout ),
	.datac(\cpu|Mux18~5_combout ),
	.datad(\cpu|Mux19~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~4 .lut_mask = 16'hFFD8;
defparam \cpu|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N6
fiftyfivenm_lcell_comb \cpu|Mux33~0 (
// Equation(s):
// \cpu|Mux33~0_combout  = (\cpu|Decoder5~2_combout  & ((\cpu|decoded_imm_uj[15]~13_combout  & ((\cpu|decoded_imm_uj[10]~9_combout ))) # (!\cpu|decoded_imm_uj[15]~13_combout  & (\cpu|decoded_imm_uj[1]~0_combout ))))

	.dataa(\cpu|decoded_imm_uj[1]~0_combout ),
	.datab(\cpu|decoded_imm_uj[10]~9_combout ),
	.datac(\cpu|Decoder5~2_combout ),
	.datad(\cpu|decoded_imm_uj[15]~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux33~0 .lut_mask = 16'hC0A0;
defparam \cpu|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N20
fiftyfivenm_lcell_comb \cpu|Mux31~3 (
// Equation(s):
// \cpu|Mux31~3_combout  = (\cpu|mem_rdata_q[17]~4_combout  & (\cpu|Equal24~0_combout  & (\cpu|Equal25~0_combout  & \cpu|WideOr3~0_combout )))

	.dataa(\cpu|mem_rdata_q[17]~4_combout ),
	.datab(\cpu|Equal24~0_combout ),
	.datac(\cpu|Equal25~0_combout ),
	.datad(\cpu|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux31~3 .lut_mask = 16'h8000;
defparam \cpu|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N22
fiftyfivenm_lcell_comb \cpu|Mux33~1 (
// Equation(s):
// \cpu|Mux33~1_combout  = (\cpu|Mux33~0_combout ) # ((\cpu|mem_rdata_q[27]~7_combout  & ((\cpu|decoded_imm_uj[13]~11_combout ) # (\cpu|Mux31~3_combout ))))

	.dataa(\cpu|decoded_imm_uj[13]~11_combout ),
	.datab(\cpu|mem_rdata_q[27]~7_combout ),
	.datac(\cpu|Mux33~0_combout ),
	.datad(\cpu|Mux31~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux33~1 .lut_mask = 16'hFCF8;
defparam \cpu|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N0
fiftyfivenm_lcell_comb \cpu|Mux10~0 (
// Equation(s):
// \cpu|Mux10~0_combout  = (\cpu|Mux9~0_combout  & ((\cpu|mem_rdata_q[27]~7_combout ) # ((\cpu|decoded_imm_uj[10]~9_combout  & \cpu|is_alu_reg_imm~0_combout )))) # (!\cpu|Mux9~0_combout  & (\cpu|decoded_imm_uj[10]~9_combout  & (\cpu|is_alu_reg_imm~0_combout 
// )))

	.dataa(\cpu|Mux9~0_combout ),
	.datab(\cpu|decoded_imm_uj[10]~9_combout ),
	.datac(\cpu|is_alu_reg_imm~0_combout ),
	.datad(\cpu|mem_rdata_q[27]~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~0 .lut_mask = 16'hEAC0;
defparam \cpu|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N18
fiftyfivenm_lcell_comb \cpu|Mux48~0 (
// Equation(s):
// \cpu|Mux48~0_combout  = (\cpu|mem_rdata_latched[1]~40_combout  & ((\cpu|mem_rdata_latched[0]~22_combout ) # ((\cpu|Mux33~1_combout )))) # (!\cpu|mem_rdata_latched[1]~40_combout  & (!\cpu|mem_rdata_latched[0]~22_combout  & ((\cpu|Mux10~0_combout ))))

	.dataa(\cpu|mem_rdata_latched[1]~40_combout ),
	.datab(\cpu|mem_rdata_latched[0]~22_combout ),
	.datac(\cpu|Mux33~1_combout ),
	.datad(\cpu|Mux10~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux48~0 .lut_mask = 16'hB9A8;
defparam \cpu|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N12
fiftyfivenm_lcell_comb \cpu|Mux48~1 (
// Equation(s):
// \cpu|Mux48~1_combout  = (\cpu|mem_rdata_latched[0]~22_combout  & ((\cpu|Mux48~0_combout  & ((\cpu|mem_rdata_q[27]~7_combout ))) # (!\cpu|Mux48~0_combout  & (\cpu|Mux18~4_combout )))) # (!\cpu|mem_rdata_latched[0]~22_combout  & (((\cpu|Mux48~0_combout ))))

	.dataa(\cpu|Mux18~4_combout ),
	.datab(\cpu|mem_rdata_q[27]~7_combout ),
	.datac(\cpu|mem_rdata_latched[0]~22_combout ),
	.datad(\cpu|Mux48~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux48~1 .lut_mask = 16'hCFA0;
defparam \cpu|Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N25
dffeas \cpu|mem_rdata_q[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_rdata_q[27]~7_combout ),
	.asdata(\cpu|Mux48~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[27] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N12
fiftyfivenm_lcell_comb \cpu|Selector85~0 (
// Equation(s):
// \cpu|Selector85~0_combout  = (\cpu|Selector61~0_combout  & (((\cpu|mem_rdata_q [27])))) # (!\cpu|Selector61~0_combout  & (\cpu|WideOr16~0_combout  & ((\cpu|decoded_imm_uj [7]))))

	.dataa(\cpu|WideOr16~0_combout ),
	.datab(\cpu|mem_rdata_q [27]),
	.datac(\cpu|decoded_imm_uj [7]),
	.datad(\cpu|Selector61~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector85~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector85~0 .lut_mask = 16'hCCA0;
defparam \cpu|Selector85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N13
dffeas \cpu|decoded_imm[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector85~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[7] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N26
fiftyfivenm_lcell_comb \cpu|Add10~31 (
// Equation(s):
// \cpu|Add10~31_combout  = (\cpu|cpu_state.cpu_state_exec~q  & \cpu|Add10~12_combout )

	.dataa(gnd),
	.datab(\cpu|cpu_state.cpu_state_exec~q ),
	.datac(gnd),
	.datad(\cpu|Add10~12_combout ),
	.cin(gnd),
	.combout(\cpu|Add10~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add10~31 .lut_mask = 16'hCC00;
defparam \cpu|Add10~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N0
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~9 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~9_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [39]))) # (!\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [7]))

	.dataa(\cpu|pcpi_mul|WideOr0~0_combout ),
	.datab(\cpu|pcpi_mul|rd [7]),
	.datac(\cpu|pcpi_mul|rd [39]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~9 .lut_mask = 16'hE4E4;
defparam \cpu|pcpi_mul|pcpi_rd~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N1
dffeas \cpu|pcpi_mul|pcpi_rd[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[7] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N15
dffeas \cpu|pcpi_div|pcpi_rd[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[7]~47_combout ),
	.asdata(\cpu|pcpi_div|Add2~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[7] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
fiftyfivenm_lcell_comb \cpu|Selector316~3 (
// Equation(s):
// \cpu|Selector316~3_combout  = (!\cpu|WideNor2~17_combout  & ((\cpu|pcpi_div|pcpi_wr~q  & ((\cpu|pcpi_div|pcpi_rd [7]))) # (!\cpu|pcpi_div|pcpi_wr~q  & (\cpu|pcpi_mul|pcpi_rd [7]))))

	.dataa(\cpu|pcpi_mul|pcpi_rd [7]),
	.datab(\cpu|pcpi_div|pcpi_wr~q ),
	.datac(\cpu|pcpi_div|pcpi_rd [7]),
	.datad(\cpu|WideNor2~17_combout ),
	.cin(gnd),
	.combout(\cpu|Selector316~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector316~3 .lut_mask = 16'h00E2;
defparam \cpu|Selector316~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N12
fiftyfivenm_lcell_comb \cpu|Selector316~4 (
// Equation(s):
// \cpu|Selector316~4_combout  = (\cpu|Selector316~3_combout ) # ((!\cpu|reg_out[2]~2_combout  & (\cpu|WideOr22~combout  & \cpu|cpuregs_rs1[7]~9_combout )))

	.dataa(\cpu|Selector316~3_combout ),
	.datab(\cpu|reg_out[2]~2_combout ),
	.datac(\cpu|WideOr22~combout ),
	.datad(\cpu|cpuregs_rs1[7]~9_combout ),
	.cin(gnd),
	.combout(\cpu|Selector316~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector316~4 .lut_mask = 16'hBAAA;
defparam \cpu|Selector316~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N8
fiftyfivenm_lcell_comb \cpu|Selector316~1 (
// Equation(s):
// \cpu|Selector316~1_combout  = (\cpu|count_cycle [39] & ((\cpu|instr_rdcycleh~q ) # ((\cpu|count_cycle [7] & \cpu|instr_rdcycle~q )))) # (!\cpu|count_cycle [39] & (((\cpu|count_cycle [7] & \cpu|instr_rdcycle~q ))))

	.dataa(\cpu|count_cycle [39]),
	.datab(\cpu|instr_rdcycleh~q ),
	.datac(\cpu|count_cycle [7]),
	.datad(\cpu|instr_rdcycle~q ),
	.cin(gnd),
	.combout(\cpu|Selector316~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector316~1 .lut_mask = 16'hF888;
defparam \cpu|Selector316~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N26
fiftyfivenm_lcell_comb \cpu|Selector316~2 (
// Equation(s):
// \cpu|Selector316~2_combout  = (\cpu|instr_rdinstrh~q  & ((\cpu|count_instr [39]) # ((\cpu|instr_rdinstr~q  & \cpu|count_instr [7])))) # (!\cpu|instr_rdinstrh~q  & (\cpu|instr_rdinstr~q  & (\cpu|count_instr [7])))

	.dataa(\cpu|instr_rdinstrh~q ),
	.datab(\cpu|instr_rdinstr~q ),
	.datac(\cpu|count_instr [7]),
	.datad(\cpu|count_instr [39]),
	.cin(gnd),
	.combout(\cpu|Selector316~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector316~2 .lut_mask = 16'hEAC0;
defparam \cpu|Selector316~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
fiftyfivenm_lcell_comb \cpu|irq_mask~76 (
// Equation(s):
// \cpu|irq_mask~76_combout  = (((\cpu|WideOr22~combout  & \cpu|cpuregs_rs1[7]~9_combout )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\cpu|WideOr22~combout ),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\cpu|cpuregs_rs1[7]~9_combout ),
	.cin(gnd),
	.combout(\cpu|irq_mask~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~76 .lut_mask = 16'hBF3F;
defparam \cpu|irq_mask~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N19
dffeas \cpu|irq_mask[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[7] .is_wysiwyg = "true";
defparam \cpu|irq_mask[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
fiftyfivenm_lcell_comb \cpu|Selector316~0 (
// Equation(s):
// \cpu|Selector316~0_combout  = (\cpu|instr_timer~q  & ((\cpu|timer [7]) # ((\cpu|irq_mask [7] & \cpu|instr_maskirq~q )))) # (!\cpu|instr_timer~q  & (\cpu|irq_mask [7] & (\cpu|instr_maskirq~q )))

	.dataa(\cpu|instr_timer~q ),
	.datab(\cpu|irq_mask [7]),
	.datac(\cpu|instr_maskirq~q ),
	.datad(\cpu|timer [7]),
	.cin(gnd),
	.combout(\cpu|Selector316~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector316~0 .lut_mask = 16'hEAC0;
defparam \cpu|Selector316~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N22
fiftyfivenm_lcell_comb \cpu|Selector316~5 (
// Equation(s):
// \cpu|Selector316~5_combout  = (\cpu|Selector316~4_combout ) # ((\cpu|Selector316~1_combout ) # ((\cpu|Selector316~2_combout ) # (\cpu|Selector316~0_combout )))

	.dataa(\cpu|Selector316~4_combout ),
	.datab(\cpu|Selector316~1_combout ),
	.datac(\cpu|Selector316~2_combout ),
	.datad(\cpu|Selector316~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector316~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector316~5 .lut_mask = 16'hFFFE;
defparam \cpu|Selector316~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N10
fiftyfivenm_lcell_comb \cpu|Selector459~1 (
// Equation(s):
// \cpu|Selector459~1_combout  = (\cpu|Selector459~0_combout ) # ((\cpu|Add10~31_combout ) # ((\cpu|cpu_state.cpu_state_ld_rs1~q  & \cpu|Selector316~5_combout )))

	.dataa(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datab(\cpu|Selector459~0_combout ),
	.datac(\cpu|Add10~31_combout ),
	.datad(\cpu|Selector316~5_combout ),
	.cin(gnd),
	.combout(\cpu|Selector459~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector459~1 .lut_mask = 16'hFEFC;
defparam \cpu|Selector459~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N11
dffeas \cpu|reg_out[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector459~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[7] .is_wysiwyg = "true";
defparam \cpu|reg_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
fiftyfivenm_lcell_comb \cpu|next_pc[7]~8 (
// Equation(s):
// \cpu|next_pc[7]~8_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & (\cpu|reg_out [7])) # (!\cpu|latched_store~q  & ((\cpu|reg_next_pc [7]))))) # (!\cpu|latched_branch~q  & (((\cpu|reg_next_pc [7]))))

	.dataa(\cpu|reg_out [7]),
	.datab(\cpu|latched_branch~q ),
	.datac(\cpu|reg_next_pc [7]),
	.datad(\cpu|latched_store~q ),
	.cin(gnd),
	.combout(\cpu|next_pc[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[7]~8 .lut_mask = 16'hB8F0;
defparam \cpu|next_pc[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N13
dffeas \cpu|mem_addr[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[7]~40_combout ),
	.asdata(\cpu|reg_op1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[7] .is_wysiwyg = "true";
defparam \cpu|mem_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N30
fiftyfivenm_lcell_comb \mem_rdata[19]~113 (
// Equation(s):
// \mem_rdata[19]~113_combout  = (\mem_rdata[21]~9_combout  & ((\mem_rdata[21]~8_combout  & (\rom_inst|altsyncram_component|auto_generated|q_a [19])) # (!\mem_rdata[21]~8_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [19]))))) # 
// (!\mem_rdata[21]~9_combout  & (\mem_rdata[21]~8_combout ))

	.dataa(\mem_rdata[21]~9_combout ),
	.datab(\mem_rdata[21]~8_combout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\mem_rdata[19]~113_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[19]~113 .lut_mask = 16'hE6C4;
defparam \mem_rdata[19]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N14
fiftyfivenm_lcell_comb \seg2_reg~24 (
// Equation(s):
// \seg2_reg~24_combout  = (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & \cpu|mem_wdata [19]))

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(gnd),
	.datad(\cpu|mem_wdata [19]),
	.cin(gnd),
	.combout(\seg2_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg~24 .lut_mask = 16'h8800;
defparam \seg2_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N16
fiftyfivenm_lcell_comb \simpleuart|cfg_divider[19]~feeder (
// Equation(s):
// \simpleuart|cfg_divider[19]~feeder_combout  = \seg2_reg~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\seg2_reg~24_combout ),
	.cin(gnd),
	.combout(\simpleuart|cfg_divider[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|cfg_divider[19]~feeder .lut_mask = 16'hFF00;
defparam \simpleuart|cfg_divider[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y2_N17
dffeas \simpleuart|cfg_divider[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|cfg_divider[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|cfg_divider[23]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [19]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[19] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N15
dffeas \seg1_reg[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg2_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seg1_reg[18]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[19] .is_wysiwyg = "true";
defparam \seg1_reg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N19
dffeas \seg2_reg[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[22]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[19] .is_wysiwyg = "true";
defparam \seg2_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N20
fiftyfivenm_lcell_comb \led_reg~30 (
// Equation(s):
// \led_reg~30_combout  = ((\cpu|mem_wdata [19]) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\cpu|mem_wdata [19]),
	.cin(gnd),
	.combout(\led_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~30 .lut_mask = 16'hFF5F;
defparam \led_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N21
dffeas \led_reg[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_reg[16]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[19] .is_wysiwyg = "true";
defparam \led_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N28
fiftyfivenm_lcell_comb \mem_rdata[19]~111 (
// Equation(s):
// \mem_rdata[19]~111_combout  = (\mem_rdata[21]~5_combout  & (((\mem_rdata[21]~3_combout )) # (!\simpleuart|recv_buf_valid~q ))) # (!\mem_rdata[21]~5_combout  & (((led_reg[19] & !\mem_rdata[21]~3_combout ))))

	.dataa(\mem_rdata[21]~5_combout ),
	.datab(\simpleuart|recv_buf_valid~q ),
	.datac(led_reg[19]),
	.datad(\mem_rdata[21]~3_combout ),
	.cin(gnd),
	.combout(\mem_rdata[19]~111_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[19]~111 .lut_mask = 16'hAA72;
defparam \mem_rdata[19]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N18
fiftyfivenm_lcell_comb \mem_rdata[19]~112 (
// Equation(s):
// \mem_rdata[19]~112_combout  = (\mem_rdata[21]~2_combout  & ((\mem_rdata[19]~111_combout  & (seg1_reg[19])) # (!\mem_rdata[19]~111_combout  & ((seg2_reg[19]))))) # (!\mem_rdata[21]~2_combout  & (((\mem_rdata[19]~111_combout ))))

	.dataa(seg1_reg[19]),
	.datab(\mem_rdata[21]~2_combout ),
	.datac(seg2_reg[19]),
	.datad(\mem_rdata[19]~111_combout ),
	.cin(gnd),
	.combout(\mem_rdata[19]~112_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[19]~112 .lut_mask = 16'hBBC0;
defparam \mem_rdata[19]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N8
fiftyfivenm_lcell_comb \mem_rdata[19] (
// Equation(s):
// mem_rdata[19] = (\mem_rdata[19]~113_combout  & (((\simpleuart|cfg_divider [19])) # (!\mem_rdata[21]~10_combout ))) # (!\mem_rdata[19]~113_combout  & (\mem_rdata[21]~10_combout  & ((\mem_rdata[19]~112_combout ))))

	.dataa(\mem_rdata[19]~113_combout ),
	.datab(\mem_rdata[21]~10_combout ),
	.datac(\simpleuart|cfg_divider [19]),
	.datad(\mem_rdata[19]~112_combout ),
	.cin(gnd),
	.combout(mem_rdata[19]),
	.cout());
// synopsys translate_off
defparam \mem_rdata[19] .lut_mask = 16'hE6A2;
defparam \mem_rdata[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N9
dffeas \cpu|mem_16bit_buffer[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(mem_rdata[19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_16bit_buffer[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_16bit_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_16bit_buffer[3] .is_wysiwyg = "true";
defparam \cpu|mem_16bit_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N20
fiftyfivenm_lcell_comb \cpu|decoded_imm_uj[1]~0 (
// Equation(s):
// \cpu|decoded_imm_uj[1]~0_combout  = (\cpu|mem_rdata_latched[15]~2_combout  & (\cpu|mem_16bit_buffer [3])) # (!\cpu|mem_rdata_latched[15]~2_combout  & ((\cpu|mem_rdata_latched[3]~23_combout )))

	.dataa(\cpu|mem_16bit_buffer [3]),
	.datab(gnd),
	.datac(\cpu|mem_rdata_latched[15]~2_combout ),
	.datad(\cpu|mem_rdata_latched[3]~23_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_imm_uj[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm_uj[1]~0 .lut_mask = 16'hAFA0;
defparam \cpu|decoded_imm_uj[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N20
fiftyfivenm_lcell_comb \cpu|mem_rdata_q~37 (
// Equation(s):
// \cpu|mem_rdata_q~37_combout  = (\cpu|mem_rdata_q[8]~36_combout  & (((\cpu|decoded_imm_uj[10]~9_combout )))) # (!\cpu|mem_rdata_q[8]~36_combout  & (\cpu|decoded_imm_uj[1]~0_combout  & ((\cpu|mem_rdata_latched[0]~22_combout ))))

	.dataa(\cpu|decoded_imm_uj[1]~0_combout ),
	.datab(\cpu|decoded_imm_uj[10]~9_combout ),
	.datac(\cpu|mem_rdata_latched[0]~22_combout ),
	.datad(\cpu|mem_rdata_q[8]~36_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q~37 .lut_mask = 16'hCCA0;
defparam \cpu|mem_rdata_q~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N12
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[8]~38 (
// Equation(s):
// \cpu|mem_rdata_q[8]~38_combout  = (\cpu|decoded_imm_uj[15]~13_combout  & (\cpu|mem_rdata_latched[0]~22_combout  & (!\cpu|mem_rdata_latched[1]~40_combout  & \cpu|decoded_imm_uj[14]~12_combout )))

	.dataa(\cpu|decoded_imm_uj[15]~13_combout ),
	.datab(\cpu|mem_rdata_latched[0]~22_combout ),
	.datac(\cpu|mem_rdata_latched[1]~40_combout ),
	.datad(\cpu|decoded_imm_uj[14]~12_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[8]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[8]~38 .lut_mask = 16'h0800;
defparam \cpu|mem_rdata_q[8]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N14
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[8]~39 (
// Equation(s):
// \cpu|mem_rdata_q[8]~39_combout  = (\cpu|mem_xfer~combout ) # ((\cpu|always3~0_combout  & ((\cpu|is_sb_sh_sw~0_combout ) # (\cpu|mem_rdata_q[8]~38_combout ))))

	.dataa(\cpu|always3~0_combout ),
	.datab(\cpu|is_sb_sh_sw~0_combout ),
	.datac(\cpu|mem_xfer~combout ),
	.datad(\cpu|mem_rdata_q[8]~38_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[8]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[8]~39 .lut_mask = 16'hFAF8;
defparam \cpu|mem_rdata_q[8]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N21
dffeas \cpu|mem_rdata_q[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_rdata_q~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_rdata_q[8]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[8] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N12
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched_noshuffle[8]~7 (
// Equation(s):
// \cpu|mem_rdata_latched_noshuffle[8]~7_combout  = (\cpu|mem_xfer~combout  & ((mem_rdata[8]))) # (!\cpu|mem_xfer~combout  & (\cpu|mem_rdata_q [8]))

	.dataa(\cpu|mem_rdata_q [8]),
	.datab(gnd),
	.datac(\cpu|mem_xfer~combout ),
	.datad(mem_rdata[8]),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched_noshuffle[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched_noshuffle[8]~7 .lut_mask = 16'hFA0A;
defparam \cpu|mem_rdata_latched_noshuffle[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N6
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[8]~14 (
// Equation(s):
// \cpu|mem_rdata_latched[8]~14_combout  = (\cpu|mem_la_firstword~2_combout  & ((\cpu|mem_rdata_latched_noshuffle[24]~6_combout ))) # (!\cpu|mem_la_firstword~2_combout  & (\cpu|mem_rdata_latched_noshuffle[8]~7_combout ))

	.dataa(\cpu|mem_rdata_latched_noshuffle[8]~7_combout ),
	.datab(\cpu|mem_la_firstword~2_combout ),
	.datac(gnd),
	.datad(\cpu|mem_rdata_latched_noshuffle[24]~6_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[8]~14 .lut_mask = 16'hEE22;
defparam \cpu|mem_rdata_latched[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N9
dffeas \cpu|mem_16bit_buffer[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(mem_rdata[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|mem_16bit_buffer[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_16bit_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_16bit_buffer[8] .is_wysiwyg = "true";
defparam \cpu|mem_16bit_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N2
fiftyfivenm_lcell_comb \cpu|decoded_imm_uj[10]~9 (
// Equation(s):
// \cpu|decoded_imm_uj[10]~9_combout  = (\cpu|mem_rdata_latched[15]~2_combout  & ((\cpu|mem_16bit_buffer [8]))) # (!\cpu|mem_rdata_latched[15]~2_combout  & (\cpu|mem_rdata_latched[8]~14_combout ))

	.dataa(\cpu|mem_rdata_latched[8]~14_combout ),
	.datab(\cpu|mem_rdata_latched[15]~2_combout ),
	.datac(gnd),
	.datad(\cpu|mem_16bit_buffer [8]),
	.cin(gnd),
	.combout(\cpu|decoded_imm_uj[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm_uj[10]~9 .lut_mask = 16'hEE22;
defparam \cpu|decoded_imm_uj[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N2
fiftyfivenm_lcell_comb \cpu|Mux27~9 (
// Equation(s):
// \cpu|Mux27~9_combout  = (!\cpu|decoded_imm_uj[15]~13_combout  & ((!\cpu|Equal21~0_combout ) # (!\cpu|decoded_imm_uj[10]~9_combout )))

	.dataa(\cpu|decoded_imm_uj[10]~9_combout ),
	.datab(\cpu|Equal21~0_combout ),
	.datac(gnd),
	.datad(\cpu|decoded_imm_uj[15]~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~9 .lut_mask = 16'h0077;
defparam \cpu|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N6
fiftyfivenm_lcell_comb \cpu|Mux26~1 (
// Equation(s):
// \cpu|Mux26~1_combout  = (\cpu|mem_rdata_q[14]~2_combout  & ((\cpu|decoded_imm_uj[13]~11_combout ) # ((\cpu|mem_rdata_q[17]~4_combout  & \cpu|decoded_imm_uj[15]~13_combout ))))

	.dataa(\cpu|mem_rdata_q[17]~4_combout ),
	.datab(\cpu|decoded_imm_uj[15]~13_combout ),
	.datac(\cpu|decoded_imm_uj[13]~11_combout ),
	.datad(\cpu|mem_rdata_q[14]~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux26~1 .lut_mask = 16'hF800;
defparam \cpu|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N14
fiftyfivenm_lcell_comb \cpu|Mux26~2 (
// Equation(s):
// \cpu|Mux26~2_combout  = ((!\cpu|mem_rdata_q[17]~4_combout  & ((\cpu|mem_rdata_q[16]~5_combout ) # (\cpu|mem_rdata_q[15]~11_combout )))) # (!\cpu|Equal23~0_combout )

	.dataa(\cpu|mem_rdata_q[16]~5_combout ),
	.datab(\cpu|Equal23~0_combout ),
	.datac(\cpu|mem_rdata_q[15]~11_combout ),
	.datad(\cpu|mem_rdata_q[17]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux26~2 .lut_mask = 16'h33FB;
defparam \cpu|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N24
fiftyfivenm_lcell_comb \cpu|Mux26~3 (
// Equation(s):
// \cpu|Mux26~3_combout  = (!\cpu|decoded_imm_uj[14]~12_combout  & ((\cpu|Mux26~1_combout ) # ((\cpu|Mux26~2_combout  & \cpu|Mux26~0_combout ))))

	.dataa(\cpu|Mux26~1_combout ),
	.datab(\cpu|decoded_imm_uj[14]~12_combout ),
	.datac(\cpu|Mux26~2_combout ),
	.datad(\cpu|Mux26~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux26~3 .lut_mask = 16'h3222;
defparam \cpu|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N10
fiftyfivenm_lcell_comb \cpu|Mux26~4 (
// Equation(s):
// \cpu|Mux26~4_combout  = (\cpu|Mux26~3_combout ) # ((\cpu|decoded_imm_uj[2]~1_combout  & (\cpu|Mux27~9_combout  & \cpu|Mux19~0_combout )))

	.dataa(\cpu|decoded_imm_uj[2]~1_combout ),
	.datab(\cpu|Mux27~9_combout ),
	.datac(\cpu|Mux19~0_combout ),
	.datad(\cpu|Mux26~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux26~4 .lut_mask = 16'hFF80;
defparam \cpu|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N4
fiftyfivenm_lcell_comb \cpu|Mux56~0 (
// Equation(s):
// \cpu|Mux56~0_combout  = (\cpu|mem_rdata_latched[0]~22_combout  & (((\cpu|mem_rdata_latched[1]~40_combout ) # (\cpu|Mux26~4_combout )))) # (!\cpu|mem_rdata_latched[0]~22_combout  & (\cpu|mem_rdata_q~65_combout  & (!\cpu|mem_rdata_latched[1]~40_combout )))

	.dataa(\cpu|mem_rdata_latched[0]~22_combout ),
	.datab(\cpu|mem_rdata_q~65_combout ),
	.datac(\cpu|mem_rdata_latched[1]~40_combout ),
	.datad(\cpu|Mux26~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux56~0 .lut_mask = 16'hAEA4;
defparam \cpu|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N30
fiftyfivenm_lcell_comb \cpu|Mux56~1 (
// Equation(s):
// \cpu|Mux56~1_combout  = (\cpu|mem_rdata_latched[1]~40_combout  & (\cpu|mem_rdata_q[14]~2_combout  & ((\cpu|Mux56~0_combout ) # (\cpu|Mux31~4_combout )))) # (!\cpu|mem_rdata_latched[1]~40_combout  & (((\cpu|Mux56~0_combout ))))

	.dataa(\cpu|mem_rdata_latched[1]~40_combout ),
	.datab(\cpu|mem_rdata_q[14]~2_combout ),
	.datac(\cpu|Mux56~0_combout ),
	.datad(\cpu|Mux31~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux56~1 .lut_mask = 16'hD8D0;
defparam \cpu|Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N19
dffeas \cpu|mem_rdata_q[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_rdata_q[14]~2_combout ),
	.asdata(\cpu|Mux56~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[14] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
fiftyfivenm_lcell_comb \cpu|instr_sltu~2 (
// Equation(s):
// \cpu|instr_sltu~2_combout  = (!\cpu|mem_rdata_q [14] & (\cpu|mem_rdata_q [13] & (\cpu|instr_xor~0_combout  & \cpu|mem_rdata_q [12])))

	.dataa(\cpu|mem_rdata_q [14]),
	.datab(\cpu|mem_rdata_q [13]),
	.datac(\cpu|instr_xor~0_combout ),
	.datad(\cpu|mem_rdata_q [12]),
	.cin(gnd),
	.combout(\cpu|instr_sltu~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_sltu~2 .lut_mask = 16'h4000;
defparam \cpu|instr_sltu~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N23
dffeas \cpu|instr_sltu (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_sltu~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|instr_slti~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_sltu~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_sltu .is_wysiwyg = "true";
defparam \cpu|instr_sltu .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
fiftyfivenm_lcell_comb \cpu|WideNor2~16 (
// Equation(s):
// \cpu|WideNor2~16_combout  = (!\cpu|instr_sltu~q  & (!\cpu|instr_slti~q  & (!\cpu|instr_sltiu~q  & !\cpu|instr_slt~q )))

	.dataa(\cpu|instr_sltu~q ),
	.datab(\cpu|instr_slti~q ),
	.datac(\cpu|instr_sltiu~q ),
	.datad(\cpu|instr_slt~q ),
	.cin(gnd),
	.combout(\cpu|WideNor2~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideNor2~16 .lut_mask = 16'h0001;
defparam \cpu|WideNor2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
fiftyfivenm_lcell_comb \cpu|WideNor2~7 (
// Equation(s):
// \cpu|WideNor2~7_combout  = (\cpu|instr_bltu~q ) # ((\cpu|instr_bgeu~q ) # (\cpu|instr_bge~q ))

	.dataa(gnd),
	.datab(\cpu|instr_bltu~q ),
	.datac(\cpu|instr_bgeu~q ),
	.datad(\cpu|instr_bge~q ),
	.cin(gnd),
	.combout(\cpu|WideNor2~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideNor2~7 .lut_mask = 16'hFFFC;
defparam \cpu|WideNor2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
fiftyfivenm_lcell_comb \cpu|WideNor2~14 (
// Equation(s):
// \cpu|WideNor2~14_combout  = (\cpu|instr_beq~q ) # ((\cpu|instr_blt~q ) # ((\cpu|instr_sw~q ) # (\cpu|instr_bne~q )))

	.dataa(\cpu|instr_beq~q ),
	.datab(\cpu|instr_blt~q ),
	.datac(\cpu|instr_sw~q ),
	.datad(\cpu|instr_bne~q ),
	.cin(gnd),
	.combout(\cpu|WideNor2~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideNor2~14 .lut_mask = 16'hFFFE;
defparam \cpu|WideNor2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
fiftyfivenm_lcell_comb \cpu|WideNor2~12 (
// Equation(s):
// \cpu|WideNor2~12_combout  = (((!\cpu|WideNor2~10_combout ) # (!\cpu|WideNor2~9_combout )) # (!\cpu|WideNor2~8_combout )) # (!\cpu|WideNor2~11_combout )

	.dataa(\cpu|WideNor2~11_combout ),
	.datab(\cpu|WideNor2~8_combout ),
	.datac(\cpu|WideNor2~9_combout ),
	.datad(\cpu|WideNor2~10_combout ),
	.cin(gnd),
	.combout(\cpu|WideNor2~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideNor2~12 .lut_mask = 16'h7FFF;
defparam \cpu|WideNor2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
fiftyfivenm_lcell_comb \cpu|WideNor2~13 (
// Equation(s):
// \cpu|WideNor2~13_combout  = (\cpu|instr_sb~q ) # ((\cpu|instr_sh~q ) # ((\cpu|instr_waitirq~q ) # (\cpu|instr_lw~q )))

	.dataa(\cpu|instr_sb~q ),
	.datab(\cpu|instr_sh~q ),
	.datac(\cpu|instr_waitirq~q ),
	.datad(\cpu|instr_lw~q ),
	.cin(gnd),
	.combout(\cpu|WideNor2~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideNor2~13 .lut_mask = 16'hFFFE;
defparam \cpu|WideNor2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
fiftyfivenm_lcell_comb \cpu|WideNor2~15 (
// Equation(s):
// \cpu|WideNor2~15_combout  = (\cpu|WideNor2~7_combout ) # ((\cpu|WideNor2~14_combout ) # ((\cpu|WideNor2~12_combout ) # (\cpu|WideNor2~13_combout )))

	.dataa(\cpu|WideNor2~7_combout ),
	.datab(\cpu|WideNor2~14_combout ),
	.datac(\cpu|WideNor2~12_combout ),
	.datad(\cpu|WideNor2~13_combout ),
	.cin(gnd),
	.combout(\cpu|WideNor2~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideNor2~15 .lut_mask = 16'hFFFE;
defparam \cpu|WideNor2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N0
fiftyfivenm_lcell_comb \cpu|WideNor2~0 (
// Equation(s):
// \cpu|WideNor2~0_combout  = (!\cpu|instr_rdcycle~q  & (!\cpu|instr_retirq~q  & (!\cpu|instr_setq~q  & !\cpu|instr_getq~q )))

	.dataa(\cpu|instr_rdcycle~q ),
	.datab(\cpu|instr_retirq~q ),
	.datac(\cpu|instr_setq~q ),
	.datad(\cpu|instr_getq~q ),
	.cin(gnd),
	.combout(\cpu|WideNor2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideNor2~0 .lut_mask = 16'h0001;
defparam \cpu|WideNor2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
fiftyfivenm_lcell_comb \cpu|WideNor2~1 (
// Equation(s):
// \cpu|WideNor2~1_combout  = (\cpu|reg_out[2]~0_combout  & (\cpu|WideNor2~0_combout  & (\cpu|reg_out[2]~1_combout  & !\cpu|instr_rdcycleh~q )))

	.dataa(\cpu|reg_out[2]~0_combout ),
	.datab(\cpu|WideNor2~0_combout ),
	.datac(\cpu|reg_out[2]~1_combout ),
	.datad(\cpu|instr_rdcycleh~q ),
	.cin(gnd),
	.combout(\cpu|WideNor2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideNor2~1 .lut_mask = 16'h0080;
defparam \cpu|WideNor2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N8
fiftyfivenm_lcell_comb \cpu|instr_lhu~0 (
// Equation(s):
// \cpu|instr_lhu~0_combout  = (!\cpu|mem_rdata_q [13] & (\cpu|mem_rdata_q [12] & (\cpu|mem_rdata_q [14] & \cpu|is_lb_lh_lw_lbu_lhu~q )))

	.dataa(\cpu|mem_rdata_q [13]),
	.datab(\cpu|mem_rdata_q [12]),
	.datac(\cpu|mem_rdata_q [14]),
	.datad(\cpu|is_lb_lh_lw_lbu_lhu~q ),
	.cin(gnd),
	.combout(\cpu|instr_lhu~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_lhu~0 .lut_mask = 16'h4000;
defparam \cpu|instr_lhu~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N9
dffeas \cpu|instr_lhu (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_lhu~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_lhu~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_lhu .is_wysiwyg = "true";
defparam \cpu|instr_lhu .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
fiftyfivenm_lcell_comb \cpu|WideNor2~2 (
// Equation(s):
// \cpu|WideNor2~2_combout  = (\cpu|instr_lb~q ) # ((\cpu|instr_lh~q ) # ((\cpu|instr_lhu~q ) # (\cpu|instr_lbu~q )))

	.dataa(\cpu|instr_lb~q ),
	.datab(\cpu|instr_lh~q ),
	.datac(\cpu|instr_lhu~q ),
	.datad(\cpu|instr_lbu~q ),
	.cin(gnd),
	.combout(\cpu|WideNor2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideNor2~2 .lut_mask = 16'hFFFE;
defparam \cpu|WideNor2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
fiftyfivenm_lcell_comb \cpu|WideNor2~6 (
// Equation(s):
// \cpu|WideNor2~6_combout  = ((\cpu|WideNor2~2_combout ) # (!\cpu|WideNor2~5_combout )) # (!\cpu|WideNor2~4_combout )

	.dataa(\cpu|WideNor2~4_combout ),
	.datab(gnd),
	.datac(\cpu|WideNor2~5_combout ),
	.datad(\cpu|WideNor2~2_combout ),
	.cin(gnd),
	.combout(\cpu|WideNor2~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideNor2~6 .lut_mask = 16'hFF5F;
defparam \cpu|WideNor2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
fiftyfivenm_lcell_comb \cpu|WideNor2~17 (
// Equation(s):
// \cpu|WideNor2~17_combout  = ((\cpu|WideNor2~15_combout ) # ((\cpu|WideNor2~6_combout ) # (!\cpu|WideNor2~1_combout ))) # (!\cpu|WideNor2~16_combout )

	.dataa(\cpu|WideNor2~16_combout ),
	.datab(\cpu|WideNor2~15_combout ),
	.datac(\cpu|WideNor2~1_combout ),
	.datad(\cpu|WideNor2~6_combout ),
	.cin(gnd),
	.combout(\cpu|WideNor2~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideNor2~17 .lut_mask = 16'hFFDF;
defparam \cpu|WideNor2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
fiftyfivenm_lcell_comb \cpu|irq_mask~78 (
// Equation(s):
// \cpu|irq_mask~78_combout  = (\cpu|cpuregs_rs1[5]~11_combout ) # ((!\pll_inst|altpll_component|auto_generated|wire_pll1_locked ) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ))

	.dataa(\cpu|cpuregs_rs1[5]~11_combout ),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(gnd),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\cpu|irq_mask~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~78 .lut_mask = 16'hBBFF;
defparam \cpu|irq_mask~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N7
dffeas \cpu|irq_mask[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[5] .is_wysiwyg = "true";
defparam \cpu|irq_mask[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N16
fiftyfivenm_lcell_comb \cpu|Selector461~6 (
// Equation(s):
// \cpu|Selector461~6_combout  = (\cpu|reg_out[2]~1_combout  & ((\cpu|reg_out[2]~4_combout  & (\cpu|count_cycle [37])) # (!\cpu|reg_out[2]~4_combout  & ((\cpu|count_cycle [5]))))) # (!\cpu|reg_out[2]~1_combout  & (((\cpu|reg_out[2]~4_combout ))))

	.dataa(\cpu|count_cycle [37]),
	.datab(\cpu|reg_out[2]~1_combout ),
	.datac(\cpu|reg_out[2]~4_combout ),
	.datad(\cpu|count_cycle [5]),
	.cin(gnd),
	.combout(\cpu|Selector461~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector461~6 .lut_mask = 16'hBCB0;
defparam \cpu|Selector461~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N18
fiftyfivenm_lcell_comb \cpu|Selector461~7 (
// Equation(s):
// \cpu|Selector461~7_combout  = (\cpu|reg_out[2]~1_combout  & (((\cpu|Selector461~6_combout )))) # (!\cpu|reg_out[2]~1_combout  & ((\cpu|Selector461~6_combout  & ((\cpu|count_instr [37]))) # (!\cpu|Selector461~6_combout  & (\cpu|count_instr [5]))))

	.dataa(\cpu|count_instr [5]),
	.datab(\cpu|reg_out[2]~1_combout ),
	.datac(\cpu|count_instr [37]),
	.datad(\cpu|Selector461~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector461~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector461~7 .lut_mask = 16'hFC22;
defparam \cpu|Selector461~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
fiftyfivenm_lcell_comb \cpu|Selector461~8 (
// Equation(s):
// \cpu|Selector461~8_combout  = (\cpu|reg_out[2]~0_combout  & ((\cpu|reg_out[2]~3_combout  & (\cpu|cpuregs_rs1[5]~11_combout )) # (!\cpu|reg_out[2]~3_combout  & ((\cpu|Selector461~7_combout ))))) # (!\cpu|reg_out[2]~0_combout  & (((\cpu|reg_out[2]~3_combout 
// ))))

	.dataa(\cpu|cpuregs_rs1[5]~11_combout ),
	.datab(\cpu|reg_out[2]~0_combout ),
	.datac(\cpu|reg_out[2]~3_combout ),
	.datad(\cpu|Selector461~7_combout ),
	.cin(gnd),
	.combout(\cpu|Selector461~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector461~8 .lut_mask = 16'hBCB0;
defparam \cpu|Selector461~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
fiftyfivenm_lcell_comb \cpu|Selector461~9 (
// Equation(s):
// \cpu|Selector461~9_combout  = (\cpu|reg_out[2]~0_combout  & (((\cpu|Selector461~8_combout )))) # (!\cpu|reg_out[2]~0_combout  & ((\cpu|Selector461~8_combout  & ((\cpu|timer [5]))) # (!\cpu|Selector461~8_combout  & (\cpu|irq_mask [5]))))

	.dataa(\cpu|irq_mask [5]),
	.datab(\cpu|reg_out[2]~0_combout ),
	.datac(\cpu|timer [5]),
	.datad(\cpu|Selector461~8_combout ),
	.cin(gnd),
	.combout(\cpu|Selector461~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector461~9 .lut_mask = 16'hFC22;
defparam \cpu|Selector461~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N30
fiftyfivenm_lcell_comb \cpu|Selector461~4 (
// Equation(s):
// \cpu|Selector461~4_combout  = (!\cpu|reg_out[2]~8_combout  & ((\cpu|reg_op1 [1] & (mem_rdata[29])) # (!\cpu|reg_op1 [1] & ((mem_rdata[13])))))

	.dataa(mem_rdata[29]),
	.datab(\cpu|reg_out[2]~8_combout ),
	.datac(\cpu|reg_op1 [1]),
	.datad(mem_rdata[13]),
	.cin(gnd),
	.combout(\cpu|Selector461~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector461~4 .lut_mask = 16'h2320;
defparam \cpu|Selector461~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
fiftyfivenm_lcell_comb \cpu|Selector461~3 (
// Equation(s):
// \cpu|Selector461~3_combout  = (\cpu|reg_out[2]~6_combout  & ((mem_rdata[5]) # ((!\cpu|reg_out[2]~7_combout  & mem_rdata[21])))) # (!\cpu|reg_out[2]~6_combout  & (!\cpu|reg_out[2]~7_combout  & ((mem_rdata[21]))))

	.dataa(\cpu|reg_out[2]~6_combout ),
	.datab(\cpu|reg_out[2]~7_combout ),
	.datac(mem_rdata[5]),
	.datad(mem_rdata[21]),
	.cin(gnd),
	.combout(\cpu|Selector461~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector461~3 .lut_mask = 16'hB3A0;
defparam \cpu|Selector461~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
fiftyfivenm_lcell_comb \cpu|Selector461~5 (
// Equation(s):
// \cpu|Selector461~5_combout  = (\cpu|Selector461~4_combout ) # ((\cpu|Selector461~3_combout ) # ((\cpu|cpu_state.cpu_state_exec~q  & \cpu|Add10~8_combout )))

	.dataa(\cpu|cpu_state.cpu_state_exec~q ),
	.datab(\cpu|Add10~8_combout ),
	.datac(\cpu|Selector461~4_combout ),
	.datad(\cpu|Selector461~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector461~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector461~5 .lut_mask = 16'hFFF8;
defparam \cpu|Selector461~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
fiftyfivenm_lcell_comb \cpu|Selector461~11 (
// Equation(s):
// \cpu|Selector461~11_combout  = (\cpu|Selector461~5_combout ) # ((\cpu|cpu_state.cpu_state_ld_rs1~q  & (\cpu|WideNor2~17_combout  & \cpu|Selector461~9_combout )))

	.dataa(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datab(\cpu|WideNor2~17_combout ),
	.datac(\cpu|Selector461~9_combout ),
	.datad(\cpu|Selector461~5_combout ),
	.cin(gnd),
	.combout(\cpu|Selector461~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector461~11 .lut_mask = 16'hFF80;
defparam \cpu|Selector461~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~11 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~11_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [37]))) # (!\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [5]))

	.dataa(\cpu|pcpi_mul|rd [5]),
	.datab(\cpu|pcpi_mul|WideOr0~0_combout ),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rd [37]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~11 .lut_mask = 16'hEE22;
defparam \cpu|pcpi_mul|pcpi_rd~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N25
dffeas \cpu|pcpi_mul|pcpi_rd[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[5] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N11
dffeas \cpu|pcpi_div|pcpi_rd[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[5]~43_combout ),
	.asdata(\cpu|pcpi_div|Add2~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[5] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
fiftyfivenm_lcell_comb \cpu|Selector461~2 (
// Equation(s):
// \cpu|Selector461~2_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & (!\cpu|WideNor2~17_combout  & (\cpu|pcpi_div|pcpi_wr~q  & \cpu|pcpi_div|pcpi_rd [5])))

	.dataa(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datab(\cpu|WideNor2~17_combout ),
	.datac(\cpu|pcpi_div|pcpi_wr~q ),
	.datad(\cpu|pcpi_div|pcpi_rd [5]),
	.cin(gnd),
	.combout(\cpu|Selector461~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector461~2 .lut_mask = 16'h2000;
defparam \cpu|Selector461~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
fiftyfivenm_lcell_comb \cpu|Selector461~10 (
// Equation(s):
// \cpu|Selector461~10_combout  = (\cpu|Selector461~11_combout ) # ((\cpu|Selector461~2_combout ) # ((\cpu|pcpi_mul|pcpi_rd [5] & !\cpu|reg_out[2]~9_combout )))

	.dataa(\cpu|Selector461~11_combout ),
	.datab(\cpu|pcpi_mul|pcpi_rd [5]),
	.datac(\cpu|reg_out[2]~9_combout ),
	.datad(\cpu|Selector461~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector461~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector461~10 .lut_mask = 16'hFFAE;
defparam \cpu|Selector461~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N9
dffeas \cpu|reg_out[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector461~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[5] .is_wysiwyg = "true";
defparam \cpu|reg_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N8
fiftyfivenm_lcell_comb \cpu|next_pc[5]~10 (
// Equation(s):
// \cpu|next_pc[5]~10_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & (\cpu|reg_out [5])) # (!\cpu|latched_store~q  & ((\cpu|reg_next_pc [5]))))) # (!\cpu|latched_branch~q  & (((\cpu|reg_next_pc [5]))))

	.dataa(\cpu|latched_branch~q ),
	.datab(\cpu|reg_out [5]),
	.datac(\cpu|latched_store~q ),
	.datad(\cpu|reg_next_pc [5]),
	.cin(gnd),
	.combout(\cpu|next_pc[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[5]~10 .lut_mask = 16'hDF80;
defparam \cpu|next_pc[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N9
dffeas \cpu|mem_addr[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[5]~36_combout ),
	.asdata(\cpu|reg_op1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[5] .is_wysiwyg = "true";
defparam \cpu|mem_addr[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X26_Y5_N0
fiftyfivenm_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "hx8kdemo_fw.hex";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000084B0D2C005B211F004B0D2C01F053403714D514D4508488444441555555555555555;
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N24
fiftyfivenm_lcell_comb \cpu|mem_la_wdata[20]~3 (
// Equation(s):
// \cpu|mem_la_wdata[20]~3_combout  = (\cpu|mem_wordsize.00~q  & ((\cpu|reg_op2 [4]))) # (!\cpu|mem_wordsize.00~q  & (\cpu|reg_op2 [20]))

	.dataa(\cpu|reg_op2 [20]),
	.datab(\cpu|mem_wordsize.00~q ),
	.datac(\cpu|reg_op2 [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|mem_la_wdata[20]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_wdata[20]~3 .lut_mask = 16'hE2E2;
defparam \cpu|mem_la_wdata[20]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N25
dffeas \cpu|mem_wdata[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_la_wdata[20]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[20] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[20] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y5_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\ram_wren~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|mem_wdata [20],\cpu|mem_wdata [4]}),
	.portaaddr({\cpu|mem_addr [13],\cpu|mem_addr [12],\cpu|mem_addr [11],\cpu|mem_addr [10],\cpu|mem_addr [9],\cpu|mem_addr [8],\cpu|mem_addr [7],\cpu|mem_addr [6],\cpu|mem_addr [5],\cpu|mem_addr [4],\cpu|mem_addr [3],\cpu|mem_addr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_bkf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N28
fiftyfivenm_lcell_comb \mem_rdata[4]~103 (
// Equation(s):
// \mem_rdata[4]~103_combout  = (\mem_rdata[21]~9_combout  & ((\mem_rdata[21]~8_combout  & (\rom_inst|altsyncram_component|auto_generated|q_a [4])) # (!\mem_rdata[21]~8_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [4]))))) # 
// (!\mem_rdata[21]~9_combout  & (((\mem_rdata[21]~8_combout ))))

	.dataa(\mem_rdata[21]~9_combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|q_a [4]),
	.datac(\mem_rdata[21]~8_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\mem_rdata[4]~103_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[4]~103 .lut_mask = 16'hDAD0;
defparam \mem_rdata[4]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N14
fiftyfivenm_lcell_comb \led_reg~12 (
// Equation(s):
// \led_reg~12_combout  = ((\cpu|mem_wdata [4]) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(gnd),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\cpu|mem_wdata [4]),
	.cin(gnd),
	.combout(\led_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~12 .lut_mask = 16'hFF3F;
defparam \led_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N15
dffeas \simpleuart|cfg_divider[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|cfg_divider[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [4]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[4] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N2
fiftyfivenm_lcell_comb \seg1_reg~11 (
// Equation(s):
// \seg1_reg~11_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & \cpu|mem_wdata [4]))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\cpu|mem_wdata [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\seg1_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \seg1_reg~11 .lut_mask = 16'h8080;
defparam \seg1_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N7
dffeas \seg2_reg[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg1_reg~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[4] .is_wysiwyg = "true";
defparam \seg2_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N6
fiftyfivenm_lcell_comb \mem_rdata[4]~100 (
// Equation(s):
// \mem_rdata[4]~100_combout  = (seg2_reg[4] & \seg2_ready~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(seg2_reg[4]),
	.datad(\seg2_ready~q ),
	.cin(gnd),
	.combout(\mem_rdata[4]~100_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[4]~100 .lut_mask = 16'hF000;
defparam \mem_rdata[4]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N25
dffeas \seg1_reg[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg1_reg~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg1_reg[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[4] .is_wysiwyg = "true";
defparam \seg1_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N9
dffeas \led_reg[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led_reg~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_reg[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[4] .is_wysiwyg = "true";
defparam \led_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N19
dffeas \simpleuart|recv_buf_data[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\simpleuart|recv_buf_data~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simpleuart|recv_buf_data[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_buf_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_buf_data[4] .is_wysiwyg = "true";
defparam \simpleuart|recv_buf_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N18
fiftyfivenm_lcell_comb \mem_rdata[4]~101 (
// Equation(s):
// \mem_rdata[4]~101_combout  = (\mem_rdata[5]~77_combout  & ((\mem_rdata[21]~5_combout  & ((\simpleuart|recv_buf_data [4]))) # (!\mem_rdata[21]~5_combout  & (led_reg[4])))) # (!\mem_rdata[5]~77_combout  & (((\mem_rdata[21]~5_combout ))))

	.dataa(led_reg[4]),
	.datab(\mem_rdata[5]~77_combout ),
	.datac(\simpleuart|recv_buf_data [4]),
	.datad(\mem_rdata[21]~5_combout ),
	.cin(gnd),
	.combout(\mem_rdata[4]~101_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[4]~101 .lut_mask = 16'hF388;
defparam \mem_rdata[4]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N24
fiftyfivenm_lcell_comb \mem_rdata[4]~102 (
// Equation(s):
// \mem_rdata[4]~102_combout  = (\mem_rdata[21]~3_combout  & ((\mem_rdata[4]~101_combout  & ((seg1_reg[4]))) # (!\mem_rdata[4]~101_combout  & (\mem_rdata[4]~100_combout )))) # (!\mem_rdata[21]~3_combout  & (((\mem_rdata[4]~101_combout ))))

	.dataa(\mem_rdata[4]~100_combout ),
	.datab(\mem_rdata[21]~3_combout ),
	.datac(seg1_reg[4]),
	.datad(\mem_rdata[4]~101_combout ),
	.cin(gnd),
	.combout(\mem_rdata[4]~102_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[4]~102 .lut_mask = 16'hF388;
defparam \mem_rdata[4]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N16
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched_noshuffle[4]~24 (
// Equation(s):
// \cpu|mem_rdata_latched_noshuffle[4]~24_combout  = (\mem_rdata[21]~10_combout  & ((\mem_rdata[4]~103_combout  & (\simpleuart|cfg_divider [4])) # (!\mem_rdata[4]~103_combout  & ((\mem_rdata[4]~102_combout ))))) # (!\mem_rdata[21]~10_combout  & 
// (\mem_rdata[4]~103_combout ))

	.dataa(\mem_rdata[21]~10_combout ),
	.datab(\mem_rdata[4]~103_combout ),
	.datac(\simpleuart|cfg_divider [4]),
	.datad(\mem_rdata[4]~102_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched_noshuffle[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched_noshuffle[4]~24 .lut_mask = 16'hE6C4;
defparam \cpu|mem_rdata_latched_noshuffle[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N0
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched_noshuffle[4]~25 (
// Equation(s):
// \cpu|mem_rdata_latched_noshuffle[4]~25_combout  = (\cpu|mem_xfer~combout  & ((\cpu|mem_rdata_latched_noshuffle[4]~24_combout ))) # (!\cpu|mem_xfer~combout  & (\cpu|mem_rdata_q [4]))

	.dataa(\cpu|mem_rdata_q [4]),
	.datab(\cpu|mem_xfer~combout ),
	.datac(gnd),
	.datad(\cpu|mem_rdata_latched_noshuffle[4]~24_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched_noshuffle[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched_noshuffle[4]~25 .lut_mask = 16'hEE22;
defparam \cpu|mem_rdata_latched_noshuffle[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N14
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched_noshuffle[20]~23 (
// Equation(s):
// \cpu|mem_rdata_latched_noshuffle[20]~23_combout  = (\cpu|mem_xfer~combout  & ((mem_rdata[20]))) # (!\cpu|mem_xfer~combout  & (\cpu|mem_rdata_q [20]))

	.dataa(\cpu|mem_rdata_q [20]),
	.datab(\cpu|mem_xfer~combout ),
	.datac(gnd),
	.datad(mem_rdata[20]),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched_noshuffle[20]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched_noshuffle[20]~23 .lut_mask = 16'hEE22;
defparam \cpu|mem_rdata_latched_noshuffle[20]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N2
fiftyfivenm_lcell_comb \cpu|decoded_imm_uj[11]~10 (
// Equation(s):
// \cpu|decoded_imm_uj[11]~10_combout  = (\cpu|mem_la_secondword~q  & (\cpu|mem_rdata_latched_noshuffle[4]~25_combout )) # (!\cpu|mem_la_secondword~q  & ((\cpu|mem_rdata_latched_noshuffle[20]~23_combout )))

	.dataa(gnd),
	.datab(\cpu|mem_la_secondword~q ),
	.datac(\cpu|mem_rdata_latched_noshuffle[4]~25_combout ),
	.datad(\cpu|mem_rdata_latched_noshuffle[20]~23_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_imm_uj[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm_uj[11]~10 .lut_mask = 16'hF3C0;
defparam \cpu|decoded_imm_uj[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N12
fiftyfivenm_lcell_comb \cpu|decoded_rs2~8 (
// Equation(s):
// \cpu|decoded_rs2~8_combout  = (\cpu|decoded_imm_uj[11]~10_combout  & ((\cpu|Equal7~0_combout ) # ((\cpu|decoded_imm_uj[5]~4_combout  & \cpu|decoded_rs2~7_combout )))) # (!\cpu|decoded_imm_uj[11]~10_combout  & (\cpu|decoded_imm_uj[5]~4_combout  & 
// ((\cpu|decoded_rs2~7_combout ))))

	.dataa(\cpu|decoded_imm_uj[11]~10_combout ),
	.datab(\cpu|decoded_imm_uj[5]~4_combout ),
	.datac(\cpu|Equal7~0_combout ),
	.datad(\cpu|decoded_rs2~7_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs2~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs2~8 .lut_mask = 16'hECA0;
defparam \cpu|decoded_rs2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N11
dffeas \cpu|decoded_rs2[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|decoded_rs2~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_rs2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_rs2[0] .is_wysiwyg = "true";
defparam \cpu|decoded_rs2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N0
fiftyfivenm_lcell_comb \cpu|reg_op2[0]~0 (
// Equation(s):
// \cpu|reg_op2[0]~0_combout  = (\cpu|is_slli_srli_srai~q  & (\cpu|decoded_rs2 [0])) # (!\cpu|is_slli_srli_srai~q  & ((\cpu|decoded_imm [0])))

	.dataa(\cpu|is_slli_srli_srai~q ),
	.datab(\cpu|decoded_rs2 [0]),
	.datac(gnd),
	.datad(\cpu|decoded_imm [0]),
	.cin(gnd),
	.combout(\cpu|reg_op2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[0]~0 .lut_mask = 16'hDD88;
defparam \cpu|reg_op2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N5
dffeas \cpu|cpuregs_rtl_1_bypass[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector157~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N30
fiftyfivenm_lcell_comb \cpu|cpuregs_rs2[0]~0 (
// Equation(s):
// \cpu|cpuregs_rs2[0]~0_combout  = (!\cpu|WideOr23~combout  & ((\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1_bypass [13])) # (!\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\cpu|cpuregs_rtl_1_bypass [13]),
	.datab(\cpu|WideOr23~combout ),
	.datac(\cpu|cpuregs~7_combout ),
	.datad(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs2[0]~0 .lut_mask = 16'h2320;
defparam \cpu|cpuregs_rs2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N1
dffeas \cpu|reg_op2[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[0]~0_combout ),
	.asdata(\cpu|cpuregs_rs2[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[0] .is_wysiwyg = "true";
defparam \cpu|reg_op2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
fiftyfivenm_lcell_comb \cpu|mem_wdata[0]~feeder (
// Equation(s):
// \cpu|mem_wdata[0]~feeder_combout  = \cpu|reg_op2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|reg_op2 [0]),
	.cin(gnd),
	.combout(\cpu|mem_wdata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|mem_wdata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N17
dffeas \cpu|mem_wdata[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_wdata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[0] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N24
fiftyfivenm_lcell_comb \mem_rdata[16]~23 (
// Equation(s):
// \mem_rdata[16]~23_combout  = (\mem_rdata[21]~8_combout  & (((\rom_inst|altsyncram_component|auto_generated|q_a [16])) # (!\mem_rdata[21]~9_combout ))) # (!\mem_rdata[21]~8_combout  & (\mem_rdata[21]~9_combout  & 
// (\ram_inst|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\mem_rdata[21]~8_combout ),
	.datab(\mem_rdata[21]~9_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datad(\rom_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\mem_rdata[16]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[16]~23 .lut_mask = 16'hEA62;
defparam \mem_rdata[16]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N12
fiftyfivenm_lcell_comb \seg2_reg~27 (
// Equation(s):
// \seg2_reg~27_combout  = (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & (\cpu|mem_wdata [16] & \pll_inst|altpll_component|auto_generated|pll_lock_sync~q ))

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\cpu|mem_wdata [16]),
	.datad(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\seg2_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg~27 .lut_mask = 16'hA000;
defparam \seg2_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N4
fiftyfivenm_lcell_comb \simpleuart|cfg_divider[16]~feeder (
// Equation(s):
// \simpleuart|cfg_divider[16]~feeder_combout  = \seg2_reg~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\seg2_reg~27_combout ),
	.cin(gnd),
	.combout(\simpleuart|cfg_divider[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|cfg_divider[16]~feeder .lut_mask = 16'hFF00;
defparam \simpleuart|cfg_divider[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y2_N5
dffeas \simpleuart|cfg_divider[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|cfg_divider[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|cfg_divider[23]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [16]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[16] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N26
fiftyfivenm_lcell_comb \led_reg~18 (
// Equation(s):
// \led_reg~18_combout  = ((\cpu|mem_wdata [16]) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\cpu|mem_wdata [16]),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\led_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~18 .lut_mask = 16'hF5FF;
defparam \led_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N27
dffeas \led_reg[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_reg[16]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[16] .is_wysiwyg = "true";
defparam \led_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N30
fiftyfivenm_lcell_comb \mem_rdata[16]~21 (
// Equation(s):
// \mem_rdata[16]~21_combout  = (\mem_rdata[21]~5_combout  & (((\mem_rdata[21]~3_combout )) # (!\simpleuart|recv_buf_valid~q ))) # (!\mem_rdata[21]~5_combout  & (((led_reg[16] & !\mem_rdata[21]~3_combout ))))

	.dataa(\simpleuart|recv_buf_valid~q ),
	.datab(led_reg[16]),
	.datac(\mem_rdata[21]~5_combout ),
	.datad(\mem_rdata[21]~3_combout ),
	.cin(gnd),
	.combout(\mem_rdata[16]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[16]~21 .lut_mask = 16'hF05C;
defparam \mem_rdata[16]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N29
dffeas \seg2_reg[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[22]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[16] .is_wysiwyg = "true";
defparam \seg2_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N13
dffeas \seg1_reg[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg2_reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seg1_reg[18]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[16] .is_wysiwyg = "true";
defparam \seg1_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N28
fiftyfivenm_lcell_comb \mem_rdata[16]~22 (
// Equation(s):
// \mem_rdata[16]~22_combout  = (\mem_rdata[16]~21_combout  & (((seg1_reg[16])) # (!\mem_rdata[21]~2_combout ))) # (!\mem_rdata[16]~21_combout  & (\mem_rdata[21]~2_combout  & (seg2_reg[16])))

	.dataa(\mem_rdata[16]~21_combout ),
	.datab(\mem_rdata[21]~2_combout ),
	.datac(seg2_reg[16]),
	.datad(seg1_reg[16]),
	.cin(gnd),
	.combout(\mem_rdata[16]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[16]~22 .lut_mask = 16'hEA62;
defparam \mem_rdata[16]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N18
fiftyfivenm_lcell_comb \mem_rdata[16] (
// Equation(s):
// mem_rdata[16] = (\mem_rdata[21]~10_combout  & ((\mem_rdata[16]~23_combout  & (\simpleuart|cfg_divider [16])) # (!\mem_rdata[16]~23_combout  & ((\mem_rdata[16]~22_combout ))))) # (!\mem_rdata[21]~10_combout  & (\mem_rdata[16]~23_combout ))

	.dataa(\mem_rdata[21]~10_combout ),
	.datab(\mem_rdata[16]~23_combout ),
	.datac(\simpleuart|cfg_divider [16]),
	.datad(\mem_rdata[16]~22_combout ),
	.cin(gnd),
	.combout(mem_rdata[16]),
	.cout());
// synopsys translate_off
defparam \mem_rdata[16] .lut_mask = 16'hE6C4;
defparam \mem_rdata[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N3
dffeas \cpu|mem_16bit_buffer[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(mem_rdata[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|mem_16bit_buffer[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_16bit_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_16bit_buffer[0] .is_wysiwyg = "true";
defparam \cpu|mem_16bit_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N16
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[0]~6 (
// Equation(s):
// \cpu|mem_rdata_latched[0]~6_combout  = (\cpu|mem_rdata_latched[15]~2_combout  & (((\cpu|mem_16bit_buffer [0])))) # (!\cpu|mem_rdata_latched[15]~2_combout  & (!\cpu|mem_la_firstword~2_combout  & ((\cpu|mem_rdata_latched_noshuffle[0]~3_combout ))))

	.dataa(\cpu|mem_la_firstword~2_combout ),
	.datab(\cpu|mem_16bit_buffer [0]),
	.datac(\cpu|mem_rdata_latched_noshuffle[0]~3_combout ),
	.datad(\cpu|mem_rdata_latched[15]~2_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[0]~6 .lut_mask = 16'hCC50;
defparam \cpu|mem_rdata_latched[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N4
fiftyfivenm_lcell_comb \cpu|Mux95~0 (
// Equation(s):
// \cpu|Mux95~0_combout  = (\cpu|mem_rdata_latched[0]~6_combout  & (!\cpu|mem_rdata_latched[1]~4_combout  & (!\cpu|mem_rdata_latched[1]~3_combout ))) # (!\cpu|mem_rdata_latched[0]~6_combout  & (\cpu|mem_rdata_latched[0]~5_combout  $ 
// (((\cpu|mem_rdata_latched[1]~4_combout ) # (\cpu|mem_rdata_latched[1]~3_combout )))))

	.dataa(\cpu|mem_rdata_latched[0]~6_combout ),
	.datab(\cpu|mem_rdata_latched[1]~4_combout ),
	.datac(\cpu|mem_rdata_latched[1]~3_combout ),
	.datad(\cpu|mem_rdata_latched[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux95~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux95~0 .lut_mask = 16'h0356;
defparam \cpu|Mux95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N10
fiftyfivenm_lcell_comb \cpu|decoded_rs2~16 (
// Equation(s):
// \cpu|decoded_rs2~16_combout  = (\cpu|Mux95~0_combout  & (\cpu|mem_rdata_q[16]~5_combout  & !\cpu|Equal7~0_combout ))

	.dataa(\cpu|Mux95~0_combout ),
	.datab(\cpu|mem_rdata_q[16]~5_combout ),
	.datac(gnd),
	.datad(\cpu|Equal7~0_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs2~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs2~16 .lut_mask = 16'h0088;
defparam \cpu|decoded_rs2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N2
fiftyfivenm_lcell_comb \cpu|decoded_rs2~14 (
// Equation(s):
// \cpu|decoded_rs2~14_combout  = (!\cpu|mem_rdata_latched[1]~40_combout  & (!\cpu|decoded_rd[4]~0_combout  & (!\cpu|mem_rdata_q[17]~4_combout  & \cpu|Decoder5~1_combout )))

	.dataa(\cpu|mem_rdata_latched[1]~40_combout ),
	.datab(\cpu|decoded_rd[4]~0_combout ),
	.datac(\cpu|mem_rdata_q[17]~4_combout ),
	.datad(\cpu|Decoder5~1_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs2~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs2~14 .lut_mask = 16'h0100;
defparam \cpu|decoded_rs2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N16
fiftyfivenm_lcell_comb \cpu|decoded_rs2~15 (
// Equation(s):
// \cpu|decoded_rs2~15_combout  = (\cpu|decoded_rs2~14_combout ) # ((!\cpu|decoded_imm_uj[13]~11_combout  & (\cpu|mem_rdata_latched[1]~40_combout  & \cpu|Mux85~0_combout )))

	.dataa(\cpu|decoded_imm_uj[13]~11_combout ),
	.datab(\cpu|decoded_rs2~14_combout ),
	.datac(\cpu|mem_rdata_latched[1]~40_combout ),
	.datad(\cpu|Mux85~0_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs2~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs2~15 .lut_mask = 16'hDCCC;
defparam \cpu|decoded_rs2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N28
fiftyfivenm_lcell_comb \cpu|decoded_rs2~17 (
// Equation(s):
// \cpu|decoded_rs2~17_combout  = (\cpu|decoded_rs2~16_combout  & ((\cpu|decoded_rs2~15_combout ) # ((\cpu|Equal7~0_combout  & \cpu|decoded_imm_uj[4]~3_combout )))) # (!\cpu|decoded_rs2~16_combout  & (\cpu|Equal7~0_combout  & 
// (\cpu|decoded_imm_uj[4]~3_combout )))

	.dataa(\cpu|decoded_rs2~16_combout ),
	.datab(\cpu|Equal7~0_combout ),
	.datac(\cpu|decoded_imm_uj[4]~3_combout ),
	.datad(\cpu|decoded_rs2~15_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs2~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs2~17 .lut_mask = 16'hEAC0;
defparam \cpu|decoded_rs2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N29
dffeas \cpu|decoded_rs2[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_rs2~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_rs2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_rs2[4] .is_wysiwyg = "true";
defparam \cpu|decoded_rs2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N16
fiftyfivenm_lcell_comb \cpu|reg_op2[4]~4 (
// Equation(s):
// \cpu|reg_op2[4]~4_combout  = (\cpu|is_slli_srli_srai~q  & (\cpu|decoded_rs2 [4])) # (!\cpu|is_slli_srli_srai~q  & ((\cpu|decoded_imm [4])))

	.dataa(\cpu|is_slli_srli_srai~q ),
	.datab(\cpu|decoded_rs2 [4]),
	.datac(gnd),
	.datad(\cpu|decoded_imm [4]),
	.cin(gnd),
	.combout(\cpu|reg_op2[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[4]~4 .lut_mask = 16'hDD88;
defparam \cpu|reg_op2[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N18
fiftyfivenm_lcell_comb \cpu|cpuregs_rtl_1_bypass[17]~feeder (
// Equation(s):
// \cpu|cpuregs_rtl_1_bypass[17]~feeder_combout  = \cpu|Selector153~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Selector153~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rtl_1_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[17]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpuregs_rtl_1_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N19
dffeas \cpu|cpuregs_rtl_1_bypass[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|cpuregs_rtl_1_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N22
fiftyfivenm_lcell_comb \cpu|cpuregs_rs2[4]~4 (
// Equation(s):
// \cpu|cpuregs_rs2[4]~4_combout  = (!\cpu|WideOr23~combout  & ((\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1_bypass [17])) # (!\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1|auto_generated|ram_block1a4 )))))

	.dataa(\cpu|cpuregs_rtl_1_bypass [17]),
	.datab(\cpu|WideOr23~combout ),
	.datac(\cpu|cpuregs~7_combout ),
	.datad(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs2[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs2[4]~4 .lut_mask = 16'h2320;
defparam \cpu|cpuregs_rs2[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N17
dffeas \cpu|reg_op2[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[4]~4_combout ),
	.asdata(\cpu|cpuregs_rs2[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[4] .is_wysiwyg = "true";
defparam \cpu|reg_op2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N7
dffeas \cpu|mem_wdata[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|reg_op2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[4] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N12
fiftyfivenm_lcell_comb \mem_rdata[20]~106 (
// Equation(s):
// \mem_rdata[20]~106_combout  = (\mem_rdata[21]~9_combout  & ((\mem_rdata[21]~8_combout  & ((\rom_inst|altsyncram_component|auto_generated|q_a [20]))) # (!\mem_rdata[21]~8_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\mem_rdata[21]~9_combout  & (\mem_rdata[21]~8_combout ))

	.dataa(\mem_rdata[21]~9_combout ),
	.datab(\mem_rdata[21]~8_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datad(\rom_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\mem_rdata[20]~106_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[20]~106 .lut_mask = 16'hEC64;
defparam \mem_rdata[20]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N2
fiftyfivenm_lcell_comb \seg2_reg~23 (
// Equation(s):
// \seg2_reg~23_combout  = (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & \cpu|mem_wdata [20]))

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(gnd),
	.datad(\cpu|mem_wdata [20]),
	.cin(gnd),
	.combout(\seg2_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg~23 .lut_mask = 16'h8800;
defparam \seg2_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y2_N7
dffeas \simpleuart|cfg_divider[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simpleuart|cfg_divider[23]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [20]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[20] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N18
fiftyfivenm_lcell_comb \led_reg~29 (
// Equation(s):
// \led_reg~29_combout  = ((\cpu|mem_wdata [20]) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\cpu|mem_wdata [20]),
	.cin(gnd),
	.combout(\led_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~29 .lut_mask = 16'hFF5F;
defparam \led_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N19
dffeas \led_reg[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_reg[16]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[20] .is_wysiwyg = "true";
defparam \led_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N10
fiftyfivenm_lcell_comb \mem_rdata[20]~104 (
// Equation(s):
// \mem_rdata[20]~104_combout  = (\mem_rdata[21]~5_combout  & (((\mem_rdata[21]~3_combout )) # (!\simpleuart|recv_buf_valid~q ))) # (!\mem_rdata[21]~5_combout  & (((led_reg[20] & !\mem_rdata[21]~3_combout ))))

	.dataa(\mem_rdata[21]~5_combout ),
	.datab(\simpleuart|recv_buf_valid~q ),
	.datac(led_reg[20]),
	.datad(\mem_rdata[21]~3_combout ),
	.cin(gnd),
	.combout(\mem_rdata[20]~104_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[20]~104 .lut_mask = 16'hAA72;
defparam \mem_rdata[20]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N3
dffeas \seg1_reg[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg2_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seg1_reg[18]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[20] .is_wysiwyg = "true";
defparam \seg1_reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N25
dffeas \seg2_reg[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[22]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[20] .is_wysiwyg = "true";
defparam \seg2_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N24
fiftyfivenm_lcell_comb \mem_rdata[20]~105 (
// Equation(s):
// \mem_rdata[20]~105_combout  = (\mem_rdata[20]~104_combout  & ((seg1_reg[20]) # ((!\mem_rdata[21]~2_combout )))) # (!\mem_rdata[20]~104_combout  & (((seg2_reg[20] & \mem_rdata[21]~2_combout ))))

	.dataa(\mem_rdata[20]~104_combout ),
	.datab(seg1_reg[20]),
	.datac(seg2_reg[20]),
	.datad(\mem_rdata[21]~2_combout ),
	.cin(gnd),
	.combout(\mem_rdata[20]~105_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[20]~105 .lut_mask = 16'hD8AA;
defparam \mem_rdata[20]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N14
fiftyfivenm_lcell_comb \mem_rdata[20] (
// Equation(s):
// mem_rdata[20] = (\mem_rdata[20]~106_combout  & (((\simpleuart|cfg_divider [20])) # (!\mem_rdata[21]~10_combout ))) # (!\mem_rdata[20]~106_combout  & (\mem_rdata[21]~10_combout  & ((\mem_rdata[20]~105_combout ))))

	.dataa(\mem_rdata[20]~106_combout ),
	.datab(\mem_rdata[21]~10_combout ),
	.datac(\simpleuart|cfg_divider [20]),
	.datad(\mem_rdata[20]~105_combout ),
	.cin(gnd),
	.combout(mem_rdata[20]),
	.cout());
// synopsys translate_off
defparam \mem_rdata[20] .lut_mask = 16'hE6A2;
defparam \mem_rdata[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N3
dffeas \cpu|mem_16bit_buffer[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(mem_rdata[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|mem_16bit_buffer[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_16bit_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_16bit_buffer[4] .is_wysiwyg = "true";
defparam \cpu|mem_16bit_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N2
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[4]~28 (
// Equation(s):
// \cpu|mem_rdata_latched[4]~28_combout  = (\cpu|mem_la_firstword~2_combout  & (\cpu|mem_rdata_latched_noshuffle[20]~23_combout )) # (!\cpu|mem_la_firstword~2_combout  & ((\cpu|mem_rdata_latched_noshuffle[4]~25_combout )))

	.dataa(gnd),
	.datab(\cpu|mem_rdata_latched_noshuffle[20]~23_combout ),
	.datac(\cpu|mem_la_firstword~2_combout ),
	.datad(\cpu|mem_rdata_latched_noshuffle[4]~25_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[4]~28 .lut_mask = 16'hCFC0;
defparam \cpu|mem_rdata_latched[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N26
fiftyfivenm_lcell_comb \cpu|decoded_imm_uj[2]~1 (
// Equation(s):
// \cpu|decoded_imm_uj[2]~1_combout  = (\cpu|mem_rdata_latched[15]~2_combout  & (\cpu|mem_16bit_buffer [4])) # (!\cpu|mem_rdata_latched[15]~2_combout  & ((\cpu|mem_rdata_latched[4]~28_combout )))

	.dataa(gnd),
	.datab(\cpu|mem_rdata_latched[15]~2_combout ),
	.datac(\cpu|mem_16bit_buffer [4]),
	.datad(\cpu|mem_rdata_latched[4]~28_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_imm_uj[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm_uj[2]~1 .lut_mask = 16'hF3C0;
defparam \cpu|decoded_imm_uj[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N4
fiftyfivenm_lcell_comb \cpu|Equal7~1 (
// Equation(s):
// \cpu|Equal7~1_combout  = (\cpu|decoded_imm_uj[5]~4_combout  & (!\cpu|mem_rdata_q[16]~5_combout  & (\cpu|decoded_imm_uj[2]~1_combout  & !\cpu|decoded_imm_uj[1]~0_combout )))

	.dataa(\cpu|decoded_imm_uj[5]~4_combout ),
	.datab(\cpu|mem_rdata_q[16]~5_combout ),
	.datac(\cpu|decoded_imm_uj[2]~1_combout ),
	.datad(\cpu|decoded_imm_uj[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal7~1 .lut_mask = 16'h0020;
defparam \cpu|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N26
fiftyfivenm_lcell_comb \cpu|Equal7~2 (
// Equation(s):
// \cpu|Equal7~2_combout  = (\cpu|Equal7~1_combout  & (\cpu|Equal7~0_combout  & !\cpu|mem_rdata_q[15]~11_combout ))

	.dataa(\cpu|Equal7~1_combout ),
	.datab(\cpu|Equal7~0_combout ),
	.datac(\cpu|mem_rdata_q[15]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Equal7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal7~2 .lut_mask = 16'h0808;
defparam \cpu|Equal7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N27
dffeas \cpu|instr_auipc (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Equal7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_auipc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_auipc .is_wysiwyg = "true";
defparam \cpu|instr_auipc .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
fiftyfivenm_lcell_comb \cpu|WideOr5~0 (
// Equation(s):
// \cpu|WideOr5~0_combout  = (\cpu|instr_lui~q ) # ((\cpu|instr_auipc~q ) # (\cpu|instr_jal~q ))

	.dataa(\cpu|instr_lui~q ),
	.datab(gnd),
	.datac(\cpu|instr_auipc~q ),
	.datad(\cpu|instr_jal~q ),
	.cin(gnd),
	.combout(\cpu|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr5~0 .lut_mask = 16'hFFFA;
defparam \cpu|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N25
dffeas \cpu|is_lui_auipc_jal (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|is_lui_auipc_jal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|is_lui_auipc_jal .is_wysiwyg = "true";
defparam \cpu|is_lui_auipc_jal .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N8
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[21]~27 (
// Equation(s):
// \cpu|cpuregs_rs1[21]~27_combout  = (\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0_bypass [34])) # (!\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0|auto_generated|ram_block1a21 )))

	.dataa(\cpu|cpuregs_rtl_0_bypass [34]),
	.datab(\cpu|cpuregs~3_combout ),
	.datac(gnd),
	.datad(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[21]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[21]~27 .lut_mask = 16'hBB88;
defparam \cpu|cpuregs_rs1[21]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N26
fiftyfivenm_lcell_comb \cpu|Selector485~0 (
// Equation(s):
// \cpu|Selector485~0_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|is_lui_auipc_jal~q ) # ((\cpu|WideOr22~combout  & \cpu|cpuregs_rs1[21]~27_combout ))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|is_lui_auipc_jal~q ),
	.datac(\cpu|cpuregs_rs1[21]~27_combout ),
	.datad(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.cin(gnd),
	.combout(\cpu|Selector485~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector485~0 .lut_mask = 16'hEC00;
defparam \cpu|Selector485~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N12
fiftyfivenm_lcell_comb \cpu|Selector485~1 (
// Equation(s):
// \cpu|Selector485~1_combout  = (\cpu|Selector485~0_combout  & (((\cpu|reg_pc [21]) # (\cpu|Selector506~5_combout )))) # (!\cpu|Selector485~0_combout  & (\cpu|Add13~42_combout  & ((!\cpu|Selector506~5_combout ))))

	.dataa(\cpu|Add13~42_combout ),
	.datab(\cpu|reg_pc [21]),
	.datac(\cpu|Selector485~0_combout ),
	.datad(\cpu|Selector506~5_combout ),
	.cin(gnd),
	.combout(\cpu|Selector485~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector485~1 .lut_mask = 16'hF0CA;
defparam \cpu|Selector485~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N0
fiftyfivenm_lcell_comb \cpu|Selector485~2 (
// Equation(s):
// \cpu|Selector485~2_combout  = (\cpu|Selector485~1_combout  & (((!\cpu|instr_lui~q ) # (!\cpu|cpu_state.cpu_state_ld_rs1~q )) # (!\cpu|is_lui_auipc_jal~q )))

	.dataa(\cpu|is_lui_auipc_jal~q ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|Selector485~1_combout ),
	.datad(\cpu|instr_lui~q ),
	.cin(gnd),
	.combout(\cpu|Selector485~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector485~2 .lut_mask = 16'h70F0;
defparam \cpu|Selector485~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N1
dffeas \cpu|reg_op1[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector485~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[21] .is_wysiwyg = "true";
defparam \cpu|reg_op1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
fiftyfivenm_lcell_comb \cpu|Equal48~12 (
// Equation(s):
// \cpu|Equal48~12_combout  = (\cpu|reg_op1 [21] & (\cpu|reg_op2 [21] & (\cpu|reg_op1 [20] $ (!\cpu|reg_op2 [20])))) # (!\cpu|reg_op1 [21] & (!\cpu|reg_op2 [21] & (\cpu|reg_op1 [20] $ (!\cpu|reg_op2 [20]))))

	.dataa(\cpu|reg_op1 [21]),
	.datab(\cpu|reg_op1 [20]),
	.datac(\cpu|reg_op2 [21]),
	.datad(\cpu|reg_op2 [20]),
	.cin(gnd),
	.combout(\cpu|Equal48~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal48~12 .lut_mask = 16'h8421;
defparam \cpu|Equal48~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
fiftyfivenm_lcell_comb \cpu|Equal48~11 (
// Equation(s):
// \cpu|Equal48~11_combout  = (\cpu|reg_op1 [19] & (\cpu|reg_op2 [19] & (\cpu|reg_op2 [18] $ (!\cpu|reg_op1 [18])))) # (!\cpu|reg_op1 [19] & (!\cpu|reg_op2 [19] & (\cpu|reg_op2 [18] $ (!\cpu|reg_op1 [18]))))

	.dataa(\cpu|reg_op1 [19]),
	.datab(\cpu|reg_op2 [18]),
	.datac(\cpu|reg_op1 [18]),
	.datad(\cpu|reg_op2 [19]),
	.cin(gnd),
	.combout(\cpu|Equal48~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal48~11 .lut_mask = 16'h8241;
defparam \cpu|Equal48~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
fiftyfivenm_lcell_comb \cpu|Equal48~13 (
// Equation(s):
// \cpu|Equal48~13_combout  = (\cpu|reg_op2 [22] & (\cpu|reg_op1 [22] & (\cpu|reg_op1 [23] $ (!\cpu|reg_op2 [23])))) # (!\cpu|reg_op2 [22] & (!\cpu|reg_op1 [22] & (\cpu|reg_op1 [23] $ (!\cpu|reg_op2 [23]))))

	.dataa(\cpu|reg_op2 [22]),
	.datab(\cpu|reg_op1 [23]),
	.datac(\cpu|reg_op2 [23]),
	.datad(\cpu|reg_op1 [22]),
	.cin(gnd),
	.combout(\cpu|Equal48~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal48~13 .lut_mask = 16'h8241;
defparam \cpu|Equal48~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
fiftyfivenm_lcell_comb \cpu|Equal48~10 (
// Equation(s):
// \cpu|Equal48~10_combout  = (\cpu|reg_op2 [16] & (\cpu|reg_op1 [16] & (\cpu|reg_op2 [17] $ (!\cpu|reg_op1 [17])))) # (!\cpu|reg_op2 [16] & (!\cpu|reg_op1 [16] & (\cpu|reg_op2 [17] $ (!\cpu|reg_op1 [17]))))

	.dataa(\cpu|reg_op2 [16]),
	.datab(\cpu|reg_op2 [17]),
	.datac(\cpu|reg_op1 [16]),
	.datad(\cpu|reg_op1 [17]),
	.cin(gnd),
	.combout(\cpu|Equal48~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal48~10 .lut_mask = 16'h8421;
defparam \cpu|Equal48~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
fiftyfivenm_lcell_comb \cpu|Equal48~14 (
// Equation(s):
// \cpu|Equal48~14_combout  = (\cpu|Equal48~12_combout  & (\cpu|Equal48~11_combout  & (\cpu|Equal48~13_combout  & \cpu|Equal48~10_combout )))

	.dataa(\cpu|Equal48~12_combout ),
	.datab(\cpu|Equal48~11_combout ),
	.datac(\cpu|Equal48~13_combout ),
	.datad(\cpu|Equal48~10_combout ),
	.cin(gnd),
	.combout(\cpu|Equal48~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal48~14 .lut_mask = 16'h8000;
defparam \cpu|Equal48~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
fiftyfivenm_lcell_comb \cpu|Equal48~3 (
// Equation(s):
// \cpu|Equal48~3_combout  = (\cpu|reg_op2 [6] & (\cpu|reg_op1 [6] & (\cpu|reg_op1 [7] $ (!\cpu|reg_op2 [7])))) # (!\cpu|reg_op2 [6] & (!\cpu|reg_op1 [6] & (\cpu|reg_op1 [7] $ (!\cpu|reg_op2 [7]))))

	.dataa(\cpu|reg_op2 [6]),
	.datab(\cpu|reg_op1 [7]),
	.datac(\cpu|reg_op2 [7]),
	.datad(\cpu|reg_op1 [6]),
	.cin(gnd),
	.combout(\cpu|Equal48~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal48~3 .lut_mask = 16'h8241;
defparam \cpu|Equal48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
fiftyfivenm_lcell_comb \cpu|Equal48~2 (
// Equation(s):
// \cpu|Equal48~2_combout  = (\cpu|reg_op1 [5] & (\cpu|reg_op2 [5] & (\cpu|reg_op2 [4] $ (!\cpu|reg_op1 [4])))) # (!\cpu|reg_op1 [5] & (!\cpu|reg_op2 [5] & (\cpu|reg_op2 [4] $ (!\cpu|reg_op1 [4]))))

	.dataa(\cpu|reg_op1 [5]),
	.datab(\cpu|reg_op2 [4]),
	.datac(\cpu|reg_op1 [4]),
	.datad(\cpu|reg_op2 [5]),
	.cin(gnd),
	.combout(\cpu|Equal48~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal48~2 .lut_mask = 16'h8241;
defparam \cpu|Equal48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
fiftyfivenm_lcell_comb \cpu|Equal48~0 (
// Equation(s):
// \cpu|Equal48~0_combout  = (\cpu|reg_op2 [0] & (\cpu|reg_op1 [0] & (\cpu|reg_op1 [1] $ (!\cpu|reg_op2 [1])))) # (!\cpu|reg_op2 [0] & (!\cpu|reg_op1 [0] & (\cpu|reg_op1 [1] $ (!\cpu|reg_op2 [1]))))

	.dataa(\cpu|reg_op2 [0]),
	.datab(\cpu|reg_op1 [1]),
	.datac(\cpu|reg_op1 [0]),
	.datad(\cpu|reg_op2 [1]),
	.cin(gnd),
	.combout(\cpu|Equal48~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal48~0 .lut_mask = 16'h8421;
defparam \cpu|Equal48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
fiftyfivenm_lcell_comb \cpu|Equal48~1 (
// Equation(s):
// \cpu|Equal48~1_combout  = (\cpu|reg_op2 [3] & (\cpu|reg_op1 [3] & (\cpu|reg_op1 [2] $ (!\cpu|reg_op2 [2])))) # (!\cpu|reg_op2 [3] & (!\cpu|reg_op1 [3] & (\cpu|reg_op1 [2] $ (!\cpu|reg_op2 [2]))))

	.dataa(\cpu|reg_op2 [3]),
	.datab(\cpu|reg_op1 [3]),
	.datac(\cpu|reg_op1 [2]),
	.datad(\cpu|reg_op2 [2]),
	.cin(gnd),
	.combout(\cpu|Equal48~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal48~1 .lut_mask = 16'h9009;
defparam \cpu|Equal48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
fiftyfivenm_lcell_comb \cpu|Equal48~4 (
// Equation(s):
// \cpu|Equal48~4_combout  = (\cpu|Equal48~3_combout  & (\cpu|Equal48~2_combout  & (\cpu|Equal48~0_combout  & \cpu|Equal48~1_combout )))

	.dataa(\cpu|Equal48~3_combout ),
	.datab(\cpu|Equal48~2_combout ),
	.datac(\cpu|Equal48~0_combout ),
	.datad(\cpu|Equal48~1_combout ),
	.cin(gnd),
	.combout(\cpu|Equal48~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal48~4 .lut_mask = 16'h8000;
defparam \cpu|Equal48~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
fiftyfivenm_lcell_comb \cpu|Equal48~18 (
// Equation(s):
// \cpu|Equal48~18_combout  = (\cpu|reg_op2 [30] & (\cpu|reg_op1 [30] & (\cpu|reg_op2 [31] $ (!\cpu|reg_op1 [31])))) # (!\cpu|reg_op2 [30] & (!\cpu|reg_op1 [30] & (\cpu|reg_op2 [31] $ (!\cpu|reg_op1 [31]))))

	.dataa(\cpu|reg_op2 [30]),
	.datab(\cpu|reg_op2 [31]),
	.datac(\cpu|reg_op1 [30]),
	.datad(\cpu|reg_op1 [31]),
	.cin(gnd),
	.combout(\cpu|Equal48~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal48~18 .lut_mask = 16'h8421;
defparam \cpu|Equal48~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
fiftyfivenm_lcell_comb \cpu|Equal48~17 (
// Equation(s):
// \cpu|Equal48~17_combout  = (\cpu|reg_op2 [28] & (\cpu|reg_op1 [28] & (\cpu|reg_op1 [29] $ (!\cpu|reg_op2 [29])))) # (!\cpu|reg_op2 [28] & (!\cpu|reg_op1 [28] & (\cpu|reg_op1 [29] $ (!\cpu|reg_op2 [29]))))

	.dataa(\cpu|reg_op2 [28]),
	.datab(\cpu|reg_op1 [29]),
	.datac(\cpu|reg_op2 [29]),
	.datad(\cpu|reg_op1 [28]),
	.cin(gnd),
	.combout(\cpu|Equal48~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal48~17 .lut_mask = 16'h8241;
defparam \cpu|Equal48~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
fiftyfivenm_lcell_comb \cpu|Equal48~16 (
// Equation(s):
// \cpu|Equal48~16_combout  = (\cpu|reg_op1 [26] & (\cpu|reg_op2 [26] & (\cpu|reg_op1 [27] $ (!\cpu|reg_op2 [27])))) # (!\cpu|reg_op1 [26] & (!\cpu|reg_op2 [26] & (\cpu|reg_op1 [27] $ (!\cpu|reg_op2 [27]))))

	.dataa(\cpu|reg_op1 [26]),
	.datab(\cpu|reg_op2 [26]),
	.datac(\cpu|reg_op1 [27]),
	.datad(\cpu|reg_op2 [27]),
	.cin(gnd),
	.combout(\cpu|Equal48~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal48~16 .lut_mask = 16'h9009;
defparam \cpu|Equal48~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
fiftyfivenm_lcell_comb \cpu|Equal48~15 (
// Equation(s):
// \cpu|Equal48~15_combout  = (\cpu|reg_op2 [25] & (\cpu|reg_op1 [25] & (\cpu|reg_op1 [24] $ (!\cpu|reg_op2 [24])))) # (!\cpu|reg_op2 [25] & (!\cpu|reg_op1 [25] & (\cpu|reg_op1 [24] $ (!\cpu|reg_op2 [24]))))

	.dataa(\cpu|reg_op2 [25]),
	.datab(\cpu|reg_op1 [24]),
	.datac(\cpu|reg_op2 [24]),
	.datad(\cpu|reg_op1 [25]),
	.cin(gnd),
	.combout(\cpu|Equal48~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal48~15 .lut_mask = 16'h8241;
defparam \cpu|Equal48~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
fiftyfivenm_lcell_comb \cpu|Equal48~19 (
// Equation(s):
// \cpu|Equal48~19_combout  = (\cpu|Equal48~18_combout  & (\cpu|Equal48~17_combout  & (\cpu|Equal48~16_combout  & \cpu|Equal48~15_combout )))

	.dataa(\cpu|Equal48~18_combout ),
	.datab(\cpu|Equal48~17_combout ),
	.datac(\cpu|Equal48~16_combout ),
	.datad(\cpu|Equal48~15_combout ),
	.cin(gnd),
	.combout(\cpu|Equal48~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal48~19 .lut_mask = 16'h8000;
defparam \cpu|Equal48~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
fiftyfivenm_lcell_comb \cpu|Equal48~6 (
// Equation(s):
// \cpu|Equal48~6_combout  = (\cpu|reg_op2 [11] & (\cpu|reg_op1 [11] & (\cpu|reg_op2 [10] $ (!\cpu|reg_op1 [10])))) # (!\cpu|reg_op2 [11] & (!\cpu|reg_op1 [11] & (\cpu|reg_op2 [10] $ (!\cpu|reg_op1 [10]))))

	.dataa(\cpu|reg_op2 [11]),
	.datab(\cpu|reg_op2 [10]),
	.datac(\cpu|reg_op1 [11]),
	.datad(\cpu|reg_op1 [10]),
	.cin(gnd),
	.combout(\cpu|Equal48~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal48~6 .lut_mask = 16'h8421;
defparam \cpu|Equal48~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
fiftyfivenm_lcell_comb \cpu|Equal48~8 (
// Equation(s):
// \cpu|Equal48~8_combout  = (\cpu|reg_op2 [14] & (\cpu|reg_op1 [14] & (\cpu|reg_op1 [15] $ (!\cpu|reg_op2 [15])))) # (!\cpu|reg_op2 [14] & (!\cpu|reg_op1 [14] & (\cpu|reg_op1 [15] $ (!\cpu|reg_op2 [15]))))

	.dataa(\cpu|reg_op2 [14]),
	.datab(\cpu|reg_op1 [15]),
	.datac(\cpu|reg_op1 [14]),
	.datad(\cpu|reg_op2 [15]),
	.cin(gnd),
	.combout(\cpu|Equal48~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal48~8 .lut_mask = 16'h8421;
defparam \cpu|Equal48~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
fiftyfivenm_lcell_comb \cpu|Equal48~7 (
// Equation(s):
// \cpu|Equal48~7_combout  = (\cpu|reg_op1 [12] & (\cpu|reg_op2 [12] & (\cpu|reg_op1 [13] $ (!\cpu|reg_op2 [13])))) # (!\cpu|reg_op1 [12] & (!\cpu|reg_op2 [12] & (\cpu|reg_op1 [13] $ (!\cpu|reg_op2 [13]))))

	.dataa(\cpu|reg_op1 [12]),
	.datab(\cpu|reg_op1 [13]),
	.datac(\cpu|reg_op2 [13]),
	.datad(\cpu|reg_op2 [12]),
	.cin(gnd),
	.combout(\cpu|Equal48~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal48~7 .lut_mask = 16'h8241;
defparam \cpu|Equal48~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
fiftyfivenm_lcell_comb \cpu|Equal48~5 (
// Equation(s):
// \cpu|Equal48~5_combout  = (\cpu|reg_op2 [8] & (\cpu|reg_op1 [8] & (\cpu|reg_op1 [9] $ (!\cpu|reg_op2 [9])))) # (!\cpu|reg_op2 [8] & (!\cpu|reg_op1 [8] & (\cpu|reg_op1 [9] $ (!\cpu|reg_op2 [9]))))

	.dataa(\cpu|reg_op2 [8]),
	.datab(\cpu|reg_op1 [9]),
	.datac(\cpu|reg_op1 [8]),
	.datad(\cpu|reg_op2 [9]),
	.cin(gnd),
	.combout(\cpu|Equal48~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal48~5 .lut_mask = 16'h8421;
defparam \cpu|Equal48~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
fiftyfivenm_lcell_comb \cpu|Equal48~9 (
// Equation(s):
// \cpu|Equal48~9_combout  = (\cpu|Equal48~6_combout  & (\cpu|Equal48~8_combout  & (\cpu|Equal48~7_combout  & \cpu|Equal48~5_combout )))

	.dataa(\cpu|Equal48~6_combout ),
	.datab(\cpu|Equal48~8_combout ),
	.datac(\cpu|Equal48~7_combout ),
	.datad(\cpu|Equal48~5_combout ),
	.cin(gnd),
	.combout(\cpu|Equal48~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal48~9 .lut_mask = 16'h8000;
defparam \cpu|Equal48~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
fiftyfivenm_lcell_comb \cpu|Equal48~20 (
// Equation(s):
// \cpu|Equal48~20_combout  = (\cpu|Equal48~14_combout  & (\cpu|Equal48~4_combout  & (\cpu|Equal48~19_combout  & \cpu|Equal48~9_combout )))

	.dataa(\cpu|Equal48~14_combout ),
	.datab(\cpu|Equal48~4_combout ),
	.datac(\cpu|Equal48~19_combout ),
	.datad(\cpu|Equal48~9_combout ),
	.cin(gnd),
	.combout(\cpu|Equal48~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal48~20 .lut_mask = 16'h8000;
defparam \cpu|Equal48~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
fiftyfivenm_lcell_comb \cpu|Selector545~1 (
// Equation(s):
// \cpu|Selector545~1_combout  = (\cpu|cpu_state.cpu_state_exec~q  & ((\cpu|Equal48~20_combout ) # ((!\cpu|instr_bne~q )))) # (!\cpu|cpu_state.cpu_state_exec~q  & (((\cpu|WideOr38~0_combout ))))

	.dataa(\cpu|Equal48~20_combout ),
	.datab(\cpu|WideOr38~0_combout ),
	.datac(\cpu|cpu_state.cpu_state_exec~q ),
	.datad(\cpu|instr_bne~q ),
	.cin(gnd),
	.combout(\cpu|Selector545~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector545~1 .lut_mask = 16'hACFC;
defparam \cpu|Selector545~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
fiftyfivenm_lcell_comb \cpu|Selector93~4 (
// Equation(s):
// \cpu|Selector93~4_combout  = (\cpu|Selector93~1_combout ) # ((\cpu|Selector93~0_combout ) # ((\cpu|instr_beq~q  & \cpu|Equal48~20_combout )))

	.dataa(\cpu|Selector93~1_combout ),
	.datab(\cpu|instr_beq~q ),
	.datac(\cpu|Selector93~0_combout ),
	.datad(\cpu|Equal48~20_combout ),
	.cin(gnd),
	.combout(\cpu|Selector93~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector93~4 .lut_mask = 16'hFEFA;
defparam \cpu|Selector93~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
fiftyfivenm_lcell_comb \cpu|Selector545~2 (
// Equation(s):
// \cpu|Selector545~2_combout  = (\cpu|cpu_state.cpu_state_exec~q  & (((\cpu|Selector545~1_combout  & !\cpu|Selector93~4_combout )) # (!\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ))) # (!\cpu|cpu_state.cpu_state_exec~q  & (\cpu|Selector545~1_combout ))

	.dataa(\cpu|Selector545~1_combout ),
	.datab(\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ),
	.datac(\cpu|cpu_state.cpu_state_exec~q ),
	.datad(\cpu|Selector93~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector545~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector545~2 .lut_mask = 16'h3ABA;
defparam \cpu|Selector545~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
fiftyfivenm_lcell_comb \cpu|Selector545~0 (
// Equation(s):
// \cpu|Selector545~0_combout  = (\cpu|cpu_state.cpu_state_stmem~q  & (((\cpu|mem_do_rinst~q ) # (!\cpu|mem_do_prefetch~q )))) # (!\cpu|cpu_state.cpu_state_stmem~q  & (!\cpu|cpu_state.cpu_state_ldmem~q  & ((\cpu|mem_do_rinst~q ) # (!\cpu|mem_do_prefetch~q 
// ))))

	.dataa(\cpu|cpu_state.cpu_state_stmem~q ),
	.datab(\cpu|cpu_state.cpu_state_ldmem~q ),
	.datac(\cpu|mem_do_rinst~q ),
	.datad(\cpu|mem_do_prefetch~q ),
	.cin(gnd),
	.combout(\cpu|Selector545~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector545~0 .lut_mask = 16'hB0BB;
defparam \cpu|Selector545~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
fiftyfivenm_lcell_comb \cpu|Selector545~3 (
// Equation(s):
// \cpu|Selector545~3_combout  = (!\cpu|mem_done~2_combout  & ((\cpu|Selector545~0_combout ) # ((\cpu|Selector545~2_combout  & \cpu|mem_do_rinst~q ))))

	.dataa(\cpu|Selector545~2_combout ),
	.datab(\cpu|Selector545~0_combout ),
	.datac(\cpu|mem_do_rinst~q ),
	.datad(\cpu|mem_done~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector545~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector545~3 .lut_mask = 16'h00EC;
defparam \cpu|Selector545~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N17
dffeas \cpu|decoder_trigger (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector545~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoder_trigger~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoder_trigger .is_wysiwyg = "true";
defparam \cpu|decoder_trigger .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
fiftyfivenm_lcell_comb \cpu|do_waitirq~0 (
// Equation(s):
// \cpu|do_waitirq~0_combout  = (\cpu|always18~1_combout  & (!\cpu|always18~4_combout  & \cpu|WideOr28~0_combout ))

	.dataa(\cpu|always18~1_combout ),
	.datab(\cpu|always18~4_combout ),
	.datac(gnd),
	.datad(\cpu|WideOr28~0_combout ),
	.cin(gnd),
	.combout(\cpu|do_waitirq~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|do_waitirq~0 .lut_mask = 16'h2200;
defparam \cpu|do_waitirq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N25
dffeas \cpu|do_waitirq (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|do_waitirq~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(!\cpu|cpu_state.cpu_state_fetch~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|do_waitirq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|do_waitirq .is_wysiwyg = "true";
defparam \cpu|do_waitirq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
fiftyfivenm_lcell_comb \cpu|always18~1 (
// Equation(s):
// \cpu|always18~1_combout  = (\cpu|instr_waitirq~q  & ((\cpu|decoder_trigger~q ) # (\cpu|do_waitirq~q )))

	.dataa(\cpu|decoder_trigger~q ),
	.datab(gnd),
	.datac(\cpu|instr_waitirq~q ),
	.datad(\cpu|do_waitirq~q ),
	.cin(gnd),
	.combout(\cpu|always18~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|always18~1 .lut_mask = 16'hF0A0;
defparam \cpu|always18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N6
fiftyfivenm_lcell_comb \cpu|Add7~10 (
// Equation(s):
// \cpu|Add7~10_combout  = (!\cpu|always18~1_combout  & (\cpu|instr_jal~q  & \cpu|decoded_imm_uj [6]))

	.dataa(\cpu|always18~1_combout ),
	.datab(gnd),
	.datac(\cpu|instr_jal~q ),
	.datad(\cpu|decoded_imm_uj [6]),
	.cin(gnd),
	.combout(\cpu|Add7~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add7~10 .lut_mask = 16'h5000;
defparam \cpu|Add7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N13
dffeas \cpu|reg_next_pc[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[6]~43_combout ),
	.asdata(\cpu|Selector183~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[6] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N8
fiftyfivenm_lcell_comb \cpu|next_pc[6]~9 (
// Equation(s):
// \cpu|next_pc[6]~9_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & ((\cpu|reg_out [6]))) # (!\cpu|latched_store~q  & (\cpu|reg_next_pc [6])))) # (!\cpu|latched_branch~q  & (\cpu|reg_next_pc [6]))

	.dataa(\cpu|reg_next_pc [6]),
	.datab(\cpu|reg_out [6]),
	.datac(\cpu|latched_branch~q ),
	.datad(\cpu|latched_store~q ),
	.cin(gnd),
	.combout(\cpu|next_pc[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[6]~9 .lut_mask = 16'hCAAA;
defparam \cpu|next_pc[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N11
dffeas \cpu|mem_addr[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[6]~38_combout ),
	.asdata(\cpu|reg_op1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[6] .is_wysiwyg = "true";
defparam \cpu|mem_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N12
fiftyfivenm_lcell_comb \Equal4~5 (
// Equation(s):
// \Equal4~5_combout  = (!\cpu|mem_addr [3] & (!\cpu|mem_addr [6] & (!\cpu|mem_addr [5] & !\cpu|mem_addr [7])))

	.dataa(\cpu|mem_addr [3]),
	.datab(\cpu|mem_addr [6]),
	.datac(\cpu|mem_addr [5]),
	.datad(\cpu|mem_addr [7]),
	.cin(gnd),
	.combout(\Equal4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~5 .lut_mask = 16'h0001;
defparam \Equal4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N2
fiftyfivenm_lcell_comb \simpleuart_reg_dat_we~1 (
// Equation(s):
// \simpleuart_reg_dat_we~1_combout  = (\Equal4~5_combout  & (\simpleuart_reg_dat_we~0_combout  & (\Equal4~7_combout  & \Equal4~4_combout )))

	.dataa(\Equal4~5_combout ),
	.datab(\simpleuart_reg_dat_we~0_combout ),
	.datac(\Equal4~7_combout ),
	.datad(\Equal4~4_combout ),
	.cin(gnd),
	.combout(\simpleuart_reg_dat_we~1_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart_reg_dat_we~1 .lut_mask = 16'h8000;
defparam \simpleuart_reg_dat_we~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N10
fiftyfivenm_lcell_comb \Equal4~8 (
// Equation(s):
// \Equal4~8_combout  = (!\cpu|mem_addr [2] & \simpleuart_reg_dat_we~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|mem_addr [2]),
	.datad(\simpleuart_reg_dat_we~1_combout ),
	.cin(gnd),
	.combout(\Equal4~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~8 .lut_mask = 16'h0F00;
defparam \Equal4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N24
fiftyfivenm_lcell_comb \led_ready~0 (
// Equation(s):
// \led_ready~0_combout  = (\Equal4~8_combout  & (\cpu|mem_addr [24] & (!\cpu|mem_addr [4] & \ram_wren~0_combout )))

	.dataa(\Equal4~8_combout ),
	.datab(\cpu|mem_addr [24]),
	.datac(\cpu|mem_addr [4]),
	.datad(\ram_wren~0_combout ),
	.cin(gnd),
	.combout(\led_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_ready~0 .lut_mask = 16'h0800;
defparam \led_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N25
dffeas led_ready(
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam led_ready.is_wysiwyg = "true";
defparam led_ready.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N24
fiftyfivenm_lcell_comb \mem_rdata[21]~3 (
// Equation(s):
// \mem_rdata[21]~3_combout  = (!\led_ready~q  & ((\cpu|mem_addr [2]) # ((!\simpleuart_reg_dat_we~1_combout ) # (!\simpleuart_reg_dat_we~4_combout ))))

	.dataa(\cpu|mem_addr [2]),
	.datab(\led_ready~q ),
	.datac(\simpleuart_reg_dat_we~4_combout ),
	.datad(\simpleuart_reg_dat_we~1_combout ),
	.cin(gnd),
	.combout(\mem_rdata[21]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[21]~3 .lut_mask = 16'h2333;
defparam \mem_rdata[21]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N0
fiftyfivenm_lcell_comb \mem_rdata[21]~10 (
// Equation(s):
// \mem_rdata[21]~10_combout  = (!\mem_rdata[21]~9_combout  & (((\mem_rdata[21]~8_combout ) # (!\sw_ready~q )) # (!\mem_rdata[21]~3_combout )))

	.dataa(\mem_rdata[21]~3_combout ),
	.datab(\mem_rdata[21]~8_combout ),
	.datac(\mem_rdata[21]~9_combout ),
	.datad(\sw_ready~q ),
	.cin(gnd),
	.combout(\mem_rdata[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[21]~10 .lut_mask = 16'h0D0F;
defparam \mem_rdata[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N22
fiftyfivenm_lcell_comb \seg1_reg[30]~feeder (
// Equation(s):
// \seg1_reg[30]~feeder_combout  = \seg2_reg~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\seg2_reg~13_combout ),
	.cin(gnd),
	.combout(\seg1_reg[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \seg1_reg[30]~feeder .lut_mask = 16'hFF00;
defparam \seg1_reg[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N23
dffeas \seg1_reg[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg1_reg[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seg1_reg[30]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[30]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[30] .is_wysiwyg = "true";
defparam \seg1_reg[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N27
dffeas \seg2_reg[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[29]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[30]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[30] .is_wysiwyg = "true";
defparam \seg2_reg[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N3
dffeas \led_reg[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[30]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[30] .is_wysiwyg = "true";
defparam \led_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N2
fiftyfivenm_lcell_comb \mem_rdata[30]~47 (
// Equation(s):
// \mem_rdata[30]~47_combout  = (\mem_rdata[21]~5_combout  & (((\mem_rdata[21]~3_combout )) # (!\simpleuart|recv_buf_valid~q ))) # (!\mem_rdata[21]~5_combout  & (((led_reg[30] & !\mem_rdata[21]~3_combout ))))

	.dataa(\simpleuart|recv_buf_valid~q ),
	.datab(\mem_rdata[21]~5_combout ),
	.datac(led_reg[30]),
	.datad(\mem_rdata[21]~3_combout ),
	.cin(gnd),
	.combout(\mem_rdata[30]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[30]~47 .lut_mask = 16'hCC74;
defparam \mem_rdata[30]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N26
fiftyfivenm_lcell_comb \mem_rdata[30]~48 (
// Equation(s):
// \mem_rdata[30]~48_combout  = (\mem_rdata[21]~2_combout  & ((\mem_rdata[30]~47_combout  & (seg1_reg[30])) # (!\mem_rdata[30]~47_combout  & ((seg2_reg[30]))))) # (!\mem_rdata[21]~2_combout  & (((\mem_rdata[30]~47_combout ))))

	.dataa(\mem_rdata[21]~2_combout ),
	.datab(seg1_reg[30]),
	.datac(seg2_reg[30]),
	.datad(\mem_rdata[30]~47_combout ),
	.cin(gnd),
	.combout(\mem_rdata[30]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[30]~48 .lut_mask = 16'hDDA0;
defparam \mem_rdata[30]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N20
fiftyfivenm_lcell_comb \mem_rdata[30]~49 (
// Equation(s):
// \mem_rdata[30]~49_combout  = (\mem_rdata[21]~9_combout  & ((\mem_rdata[21]~8_combout  & ((\rom_inst|altsyncram_component|auto_generated|q_a [30]))) # (!\mem_rdata[21]~8_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [30])))) # 
// (!\mem_rdata[21]~9_combout  & (\mem_rdata[21]~8_combout ))

	.dataa(\mem_rdata[21]~9_combout ),
	.datab(\mem_rdata[21]~8_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [30]),
	.datad(\rom_inst|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\mem_rdata[30]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[30]~49 .lut_mask = 16'hEC64;
defparam \mem_rdata[30]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N30
fiftyfivenm_lcell_comb \mem_rdata[30] (
// Equation(s):
// mem_rdata[30] = (\mem_rdata[21]~10_combout  & ((\mem_rdata[30]~49_combout  & (\simpleuart|cfg_divider [30])) # (!\mem_rdata[30]~49_combout  & ((\mem_rdata[30]~48_combout ))))) # (!\mem_rdata[21]~10_combout  & (((\mem_rdata[30]~49_combout ))))

	.dataa(\simpleuart|cfg_divider [30]),
	.datab(\mem_rdata[21]~10_combout ),
	.datac(\mem_rdata[30]~48_combout ),
	.datad(\mem_rdata[30]~49_combout ),
	.cin(gnd),
	.combout(mem_rdata[30]),
	.cout());
// synopsys translate_off
defparam \mem_rdata[30] .lut_mask = 16'hBBC0;
defparam \mem_rdata[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N25
dffeas \cpu|mem_16bit_buffer[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(mem_rdata[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|mem_16bit_buffer[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_16bit_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_16bit_buffer[14] .is_wysiwyg = "true";
defparam \cpu|mem_16bit_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N26
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[14]~12 (
// Equation(s):
// \cpu|mem_rdata_latched[14]~12_combout  = (\cpu|mem_la_firstword~1_combout  & ((\cpu|mem_la_firstword~0_combout  & (\cpu|mem_rdata_q [30])) # (!\cpu|mem_la_firstword~0_combout  & ((\cpu|mem_rdata_q [14]))))) # (!\cpu|mem_la_firstword~1_combout  & 
// (((\cpu|mem_rdata_q [14]))))

	.dataa(\cpu|mem_la_firstword~1_combout ),
	.datab(\cpu|mem_rdata_q [30]),
	.datac(\cpu|mem_la_firstword~0_combout ),
	.datad(\cpu|mem_rdata_q [14]),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[14]~12 .lut_mask = 16'hDF80;
defparam \cpu|mem_rdata_latched[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N24
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[14]~11 (
// Equation(s):
// \cpu|mem_rdata_latched[14]~11_combout  = (\cpu|mem_xfer~combout  & ((\cpu|mem_la_firstword~2_combout  & ((mem_rdata[30]))) # (!\cpu|mem_la_firstword~2_combout  & (mem_rdata[14]))))

	.dataa(\cpu|mem_la_firstword~2_combout ),
	.datab(mem_rdata[14]),
	.datac(\cpu|mem_xfer~combout ),
	.datad(mem_rdata[30]),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[14]~11 .lut_mask = 16'hE040;
defparam \cpu|mem_rdata_latched[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N20
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[14]~13 (
// Equation(s):
// \cpu|mem_rdata_latched[14]~13_combout  = (\cpu|mem_rdata_latched[14]~11_combout ) # ((\cpu|mem_rdata_latched[14]~12_combout  & !\cpu|mem_xfer~combout ))

	.dataa(\cpu|mem_rdata_latched[14]~12_combout ),
	.datab(gnd),
	.datac(\cpu|mem_xfer~combout ),
	.datad(\cpu|mem_rdata_latched[14]~11_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[14]~13 .lut_mask = 16'hFF0A;
defparam \cpu|mem_rdata_latched[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N18
fiftyfivenm_lcell_comb \cpu|decoded_imm_uj[14]~12 (
// Equation(s):
// \cpu|decoded_imm_uj[14]~12_combout  = (\cpu|mem_rdata_latched[15]~2_combout  & (\cpu|mem_16bit_buffer [14])) # (!\cpu|mem_rdata_latched[15]~2_combout  & ((\cpu|mem_rdata_latched[14]~13_combout )))

	.dataa(\cpu|mem_rdata_latched[15]~2_combout ),
	.datab(\cpu|mem_16bit_buffer [14]),
	.datac(gnd),
	.datad(\cpu|mem_rdata_latched[14]~13_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_imm_uj[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm_uj[14]~12 .lut_mask = 16'hDD88;
defparam \cpu|decoded_imm_uj[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N8
fiftyfivenm_lcell_comb \cpu|Decoder5~3 (
// Equation(s):
// \cpu|Decoder5~3_combout  = (!\cpu|decoded_imm_uj[13]~11_combout  & (\cpu|decoded_imm_uj[15]~13_combout  & \cpu|decoded_imm_uj[14]~12_combout ))

	.dataa(\cpu|decoded_imm_uj[13]~11_combout ),
	.datab(gnd),
	.datac(\cpu|decoded_imm_uj[15]~13_combout ),
	.datad(\cpu|decoded_imm_uj[14]~12_combout ),
	.cin(gnd),
	.combout(\cpu|Decoder5~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder5~3 .lut_mask = 16'h5000;
defparam \cpu|Decoder5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N24
fiftyfivenm_lcell_comb \cpu|is_beq_bne_blt_bge_bltu_bgeu~0 (
// Equation(s):
// \cpu|is_beq_bne_blt_bge_bltu_bgeu~0_combout  = (!\cpu|mem_rdata_latched[1]~3_combout  & (!\cpu|mem_rdata_latched[1]~4_combout  & (\cpu|decoded_imm_uj[15]~13_combout  & \cpu|decoded_imm_uj[14]~12_combout )))

	.dataa(\cpu|mem_rdata_latched[1]~3_combout ),
	.datab(\cpu|mem_rdata_latched[1]~4_combout ),
	.datac(\cpu|decoded_imm_uj[15]~13_combout ),
	.datad(\cpu|decoded_imm_uj[14]~12_combout ),
	.cin(gnd),
	.combout(\cpu|is_beq_bne_blt_bge_bltu_bgeu~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|is_beq_bne_blt_bge_bltu_bgeu~0 .lut_mask = 16'h1000;
defparam \cpu|is_beq_bne_blt_bge_bltu_bgeu~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N18
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[8]~36 (
// Equation(s):
// \cpu|mem_rdata_q[8]~36_combout  = ((\cpu|mem_rdata_latched[0]~22_combout  & ((!\cpu|is_beq_bne_blt_bge_bltu_bgeu~0_combout ))) # (!\cpu|mem_rdata_latched[0]~22_combout  & (!\cpu|Decoder5~3_combout ))) # (!\cpu|always3~0_combout )

	.dataa(\cpu|always3~0_combout ),
	.datab(\cpu|Decoder5~3_combout ),
	.datac(\cpu|mem_rdata_latched[0]~22_combout ),
	.datad(\cpu|is_beq_bne_blt_bge_bltu_bgeu~0_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[8]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[8]~36 .lut_mask = 16'h57F7;
defparam \cpu|mem_rdata_q[8]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N30
fiftyfivenm_lcell_comb \cpu|mem_rdata_q~42 (
// Equation(s):
// \cpu|mem_rdata_q~42_combout  = (\cpu|mem_rdata_q[8]~36_combout  & (((\cpu|decoded_rd[0]~2_combout )))) # (!\cpu|mem_rdata_q[8]~36_combout  & (\cpu|mem_rdata_q[17]~4_combout  & ((\cpu|mem_rdata_latched[0]~22_combout ))))

	.dataa(\cpu|mem_rdata_q[17]~4_combout ),
	.datab(\cpu|decoded_rd[0]~2_combout ),
	.datac(\cpu|mem_rdata_latched[0]~22_combout ),
	.datad(\cpu|mem_rdata_q[8]~36_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q~42 .lut_mask = 16'hCCA0;
defparam \cpu|mem_rdata_q~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N31
dffeas \cpu|mem_rdata_q[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_rdata_q~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_rdata_q[8]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[7] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N10
fiftyfivenm_lcell_comb \cpu|Selector92~0 (
// Equation(s):
// \cpu|Selector92~0_combout  = (\cpu|is_sb_sh_sw~q  & ((\cpu|mem_rdata_q [7]) # ((\cpu|WideOr17~0_combout  & \cpu|mem_rdata_q [20])))) # (!\cpu|is_sb_sh_sw~q  & (((\cpu|WideOr17~0_combout  & \cpu|mem_rdata_q [20]))))

	.dataa(\cpu|is_sb_sh_sw~q ),
	.datab(\cpu|mem_rdata_q [7]),
	.datac(\cpu|WideOr17~0_combout ),
	.datad(\cpu|mem_rdata_q [20]),
	.cin(gnd),
	.combout(\cpu|Selector92~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector92~0 .lut_mask = 16'hF888;
defparam \cpu|Selector92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N11
dffeas \cpu|decoded_imm[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector92~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_imm [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_imm[0] .is_wysiwyg = "true";
defparam \cpu|decoded_imm[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N12
fiftyfivenm_lcell_comb \cpu|Selector506~2 (
// Equation(s):
// \cpu|Selector506~2_combout  = (\cpu|Add13~0_combout  & ((\cpu|mem_do_wdata~1_combout ) # (\cpu|mem_do_rdata~1_combout )))

	.dataa(\cpu|mem_do_wdata~1_combout ),
	.datab(gnd),
	.datac(\cpu|Add13~0_combout ),
	.datad(\cpu|mem_do_rdata~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector506~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector506~2 .lut_mask = 16'hF0A0;
defparam \cpu|Selector506~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N6
fiftyfivenm_lcell_comb \cpu|Selector506~1 (
// Equation(s):
// \cpu|Selector506~1_combout  = (!\cpu|is_lui_auipc_jal~q  & (\cpu|Selector506~0_combout  & \cpu|cpu_state.cpu_state_ld_rs1~q ))

	.dataa(\cpu|is_lui_auipc_jal~q ),
	.datab(\cpu|Selector506~0_combout ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Selector506~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector506~1 .lut_mask = 16'h4040;
defparam \cpu|Selector506~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N0
fiftyfivenm_lcell_comb \cpu|Selector506~4 (
// Equation(s):
// \cpu|Selector506~4_combout  = (\cpu|Selector506~2_combout ) # ((\cpu|Selector506~1_combout ) # ((!\cpu|Selector506~3_combout  & \cpu|reg_op1 [0])))

	.dataa(\cpu|Selector506~2_combout ),
	.datab(\cpu|Selector506~3_combout ),
	.datac(\cpu|reg_op1 [0]),
	.datad(\cpu|Selector506~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector506~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector506~4 .lut_mask = 16'hFFBA;
defparam \cpu|Selector506~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N1
dffeas \cpu|reg_op1[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector506~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[0] .is_wysiwyg = "true";
defparam \cpu|reg_op1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N6
fiftyfivenm_lcell_comb \cpu|mem_wstrb~1 (
// Equation(s):
// \cpu|mem_wstrb~1_combout  = (!\cpu|reg_op1 [0] & \cpu|mem_wordsize.10~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|reg_op1 [0]),
	.datad(\cpu|mem_wordsize.10~q ),
	.cin(gnd),
	.combout(\cpu|mem_wstrb~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wstrb~1 .lut_mask = 16'h0F00;
defparam \cpu|mem_wstrb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N8
fiftyfivenm_lcell_comb \cpu|mem_wstrb~2 (
// Equation(s):
// \cpu|mem_wstrb~2_combout  = (\cpu|mem_wstrb~0_combout  & ((\cpu|Selector44~0_combout ) # ((\cpu|mem_wstrb~1_combout  & !\cpu|reg_op1 [1]))))

	.dataa(\cpu|mem_wstrb~1_combout ),
	.datab(\cpu|reg_op1 [1]),
	.datac(\cpu|mem_wstrb~0_combout ),
	.datad(\cpu|Selector44~0_combout ),
	.cin(gnd),
	.combout(\cpu|mem_wstrb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wstrb~2 .lut_mask = 16'hF020;
defparam \cpu|mem_wstrb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N9
dffeas \cpu|mem_wstrb[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_wstrb~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_wstrb[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wstrb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wstrb[0] .is_wysiwyg = "true";
defparam \cpu|mem_wstrb[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N20
fiftyfivenm_lcell_comb \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = (!\cpu|mem_addr [25] & (!\cpu|mem_addr [24] & (!\cpu|mem_addr [26] & \Equal4~4_combout )))

	.dataa(\cpu|mem_addr [25]),
	.datab(\cpu|mem_addr [24]),
	.datac(\cpu|mem_addr [26]),
	.datad(\Equal4~4_combout ),
	.cin(gnd),
	.combout(\LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~0 .lut_mask = 16'h0100;
defparam \LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N28
fiftyfivenm_lcell_comb \ram_wren~2 (
// Equation(s):
// \ram_wren~2_combout  = (\cpu|mem_addr [14] & (\ram_wren~0_combout  & (\cpu|mem_wstrb [0] & \LessThan3~0_combout )))

	.dataa(\cpu|mem_addr [14]),
	.datab(\ram_wren~0_combout ),
	.datac(\cpu|mem_wstrb [0]),
	.datad(\LessThan3~0_combout ),
	.cin(gnd),
	.combout(\ram_wren~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_wren~2 .lut_mask = 16'h8000;
defparam \ram_wren~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N10
fiftyfivenm_lcell_comb \mem_rdata[31]~82 (
// Equation(s):
// \mem_rdata[31]~82_combout  = (\mem_rdata[21]~9_combout  & ((\mem_rdata[21]~8_combout  & ((\rom_inst|altsyncram_component|auto_generated|q_a [31]))) # (!\mem_rdata[21]~8_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [31])))) # 
// (!\mem_rdata[21]~9_combout  & (((\mem_rdata[21]~8_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [31]),
	.datab(\mem_rdata[21]~9_combout ),
	.datac(\mem_rdata[21]~8_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\mem_rdata[31]~82_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[31]~82 .lut_mask = 16'hF838;
defparam \mem_rdata[31]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N31
dffeas \seg1_reg[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg1_reg[30]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[31]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[31] .is_wysiwyg = "true";
defparam \seg1_reg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N21
dffeas \seg2_reg[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[29]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[31]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[31] .is_wysiwyg = "true";
defparam \seg2_reg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N15
dffeas \led_reg[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[31]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[31] .is_wysiwyg = "true";
defparam \led_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N14
fiftyfivenm_lcell_comb \mem_rdata[31]~80 (
// Equation(s):
// \mem_rdata[31]~80_combout  = (\mem_rdata[21]~5_combout  & (((\mem_rdata[21]~3_combout )) # (!\simpleuart|recv_buf_valid~q ))) # (!\mem_rdata[21]~5_combout  & (((led_reg[31] & !\mem_rdata[21]~3_combout ))))

	.dataa(\simpleuart|recv_buf_valid~q ),
	.datab(\mem_rdata[21]~5_combout ),
	.datac(led_reg[31]),
	.datad(\mem_rdata[21]~3_combout ),
	.cin(gnd),
	.combout(\mem_rdata[31]~80_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[31]~80 .lut_mask = 16'hCC74;
defparam \mem_rdata[31]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N20
fiftyfivenm_lcell_comb \mem_rdata[31]~81 (
// Equation(s):
// \mem_rdata[31]~81_combout  = (\mem_rdata[21]~2_combout  & ((\mem_rdata[31]~80_combout  & (seg1_reg[31])) # (!\mem_rdata[31]~80_combout  & ((seg2_reg[31]))))) # (!\mem_rdata[21]~2_combout  & (((\mem_rdata[31]~80_combout ))))

	.dataa(seg1_reg[31]),
	.datab(\mem_rdata[21]~2_combout ),
	.datac(seg2_reg[31]),
	.datad(\mem_rdata[31]~80_combout ),
	.cin(gnd),
	.combout(\mem_rdata[31]~81_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[31]~81 .lut_mask = 16'hBBC0;
defparam \mem_rdata[31]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N28
fiftyfivenm_lcell_comb \mem_rdata[31] (
// Equation(s):
// mem_rdata[31] = (\mem_rdata[31]~82_combout  & ((\simpleuart|cfg_divider [31]) # ((!\mem_rdata[21]~10_combout )))) # (!\mem_rdata[31]~82_combout  & (((\mem_rdata[21]~10_combout  & \mem_rdata[31]~81_combout ))))

	.dataa(\mem_rdata[31]~82_combout ),
	.datab(\simpleuart|cfg_divider [31]),
	.datac(\mem_rdata[21]~10_combout ),
	.datad(\mem_rdata[31]~81_combout ),
	.cin(gnd),
	.combout(mem_rdata[31]),
	.cout());
// synopsys translate_off
defparam \mem_rdata[31] .lut_mask = 16'hDA8A;
defparam \mem_rdata[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N29
dffeas \cpu|mem_16bit_buffer[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(mem_rdata[31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_16bit_buffer[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_16bit_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_16bit_buffer[15] .is_wysiwyg = "true";
defparam \cpu|mem_16bit_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N2
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[15]~18 (
// Equation(s):
// \cpu|mem_rdata_latched[15]~18_combout  = (\cpu|mem_la_firstword~2_combout  & ((\cpu|mem_rdata_latched_noshuffle[31]~15_combout ))) # (!\cpu|mem_la_firstword~2_combout  & (\cpu|mem_rdata_latched_noshuffle[15]~16_combout ))

	.dataa(gnd),
	.datab(\cpu|mem_rdata_latched_noshuffle[15]~16_combout ),
	.datac(\cpu|mem_la_firstword~2_combout ),
	.datad(\cpu|mem_rdata_latched_noshuffle[31]~15_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[15]~18 .lut_mask = 16'hFC0C;
defparam \cpu|mem_rdata_latched[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N20
fiftyfivenm_lcell_comb \cpu|decoded_imm_uj[15]~13 (
// Equation(s):
// \cpu|decoded_imm_uj[15]~13_combout  = (\cpu|mem_rdata_latched[15]~2_combout  & (\cpu|mem_16bit_buffer [15])) # (!\cpu|mem_rdata_latched[15]~2_combout  & ((\cpu|mem_rdata_latched[15]~18_combout )))

	.dataa(\cpu|mem_rdata_latched[15]~2_combout ),
	.datab(\cpu|mem_16bit_buffer [15]),
	.datac(gnd),
	.datad(\cpu|mem_rdata_latched[15]~18_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_imm_uj[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm_uj[15]~13 .lut_mask = 16'hDD88;
defparam \cpu|decoded_imm_uj[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N30
fiftyfivenm_lcell_comb \cpu|Mux73~0 (
// Equation(s):
// \cpu|Mux73~0_combout  = (!\cpu|decoded_imm_uj[15]~13_combout  & (\cpu|decoded_imm_uj[14]~12_combout  & ((\cpu|mem_rdata_q[17]~4_combout ) # (!\cpu|Equal25~0_combout ))))

	.dataa(\cpu|mem_rdata_q[17]~4_combout ),
	.datab(\cpu|decoded_imm_uj[15]~13_combout ),
	.datac(\cpu|decoded_imm_uj[14]~12_combout ),
	.datad(\cpu|Equal25~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux73~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux73~0 .lut_mask = 16'h2030;
defparam \cpu|Mux73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N4
fiftyfivenm_lcell_comb \cpu|instr_lui~1 (
// Equation(s):
// \cpu|instr_lui~1_combout  = ((\cpu|Equal21~0_combout  & \cpu|decoded_imm_uj[10]~9_combout )) # (!\cpu|decoded_imm_uj[13]~11_combout )

	.dataa(gnd),
	.datab(\cpu|Equal21~0_combout ),
	.datac(\cpu|decoded_imm_uj[13]~11_combout ),
	.datad(\cpu|decoded_imm_uj[10]~9_combout ),
	.cin(gnd),
	.combout(\cpu|instr_lui~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_lui~1 .lut_mask = 16'hCF0F;
defparam \cpu|instr_lui~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N2
fiftyfivenm_lcell_comb \cpu|instr_lui~0 (
// Equation(s):
// \cpu|instr_lui~0_combout  = ((\cpu|mem_rdata_latched[1]~40_combout  & ((!\cpu|Equal7~1_combout ) # (!\cpu|mem_rdata_q[15]~11_combout )))) # (!\cpu|mem_rdata_latched[0]~22_combout )

	.dataa(\cpu|mem_rdata_q[15]~11_combout ),
	.datab(\cpu|mem_rdata_latched[0]~22_combout ),
	.datac(\cpu|Equal7~1_combout ),
	.datad(\cpu|mem_rdata_latched[1]~40_combout ),
	.cin(gnd),
	.combout(\cpu|instr_lui~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_lui~0 .lut_mask = 16'h7F33;
defparam \cpu|instr_lui~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N16
fiftyfivenm_lcell_comb \cpu|instr_lui~2 (
// Equation(s):
// \cpu|instr_lui~2_combout  = (!\cpu|instr_lui~0_combout  & ((\cpu|mem_rdata_latched[1]~40_combout ) # ((\cpu|Mux73~0_combout  & !\cpu|instr_lui~1_combout ))))

	.dataa(\cpu|Mux73~0_combout ),
	.datab(\cpu|mem_rdata_latched[1]~40_combout ),
	.datac(\cpu|instr_lui~1_combout ),
	.datad(\cpu|instr_lui~0_combout ),
	.cin(gnd),
	.combout(\cpu|instr_lui~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_lui~2 .lut_mask = 16'h00CE;
defparam \cpu|instr_lui~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N17
dffeas \cpu|instr_lui (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_lui~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_lui~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_lui .is_wysiwyg = "true";
defparam \cpu|instr_lui .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
fiftyfivenm_lcell_comb \cpu|Selector505~0 (
// Equation(s):
// \cpu|Selector505~0_combout  = (\cpu|is_lui_auipc_jal~q  & ((!\cpu|instr_lui~q ))) # (!\cpu|is_lui_auipc_jal~q  & (\cpu|WideOr22~combout ))

	.dataa(\cpu|WideOr22~combout ),
	.datab(gnd),
	.datac(\cpu|instr_lui~q ),
	.datad(\cpu|is_lui_auipc_jal~q ),
	.cin(gnd),
	.combout(\cpu|Selector505~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector505~0 .lut_mask = 16'h0FAA;
defparam \cpu|Selector505~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N5
dffeas \cpu|cpuregs_rtl_0_bypass[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector155~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N12
fiftyfivenm_lcell_comb \cpu|Selector504~0 (
// Equation(s):
// \cpu|Selector504~0_combout  = (!\cpu|is_lui_auipc_jal~q  & ((\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0_bypass [15])) # (!\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0|auto_generated|ram_block1a2 )))))

	.dataa(\cpu|cpuregs_rtl_0_bypass [15]),
	.datab(\cpu|cpuregs~3_combout ),
	.datac(\cpu|is_lui_auipc_jal~q ),
	.datad(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\cpu|Selector504~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector504~0 .lut_mask = 16'h0B08;
defparam \cpu|Selector504~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N30
fiftyfivenm_lcell_comb \cpu|Selector504~1 (
// Equation(s):
// \cpu|Selector504~1_combout  = (\cpu|Selector505~0_combout  & ((\cpu|Selector504~0_combout ) # ((\cpu|reg_pc [2] & \cpu|is_lui_auipc_jal~q ))))

	.dataa(\cpu|Selector505~0_combout ),
	.datab(\cpu|reg_pc [2]),
	.datac(\cpu|is_lui_auipc_jal~q ),
	.datad(\cpu|Selector504~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector504~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector504~1 .lut_mask = 16'hAA80;
defparam \cpu|Selector504~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N18
fiftyfivenm_lcell_comb \cpu|reg_op1[2]~feeder (
// Equation(s):
// \cpu|reg_op1[2]~feeder_combout  = \cpu|Selector504~1_combout 

	.dataa(\cpu|Selector504~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|reg_op1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op1[2]~feeder .lut_mask = 16'hAAAA;
defparam \cpu|reg_op1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N19
dffeas \cpu|reg_op1[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op1[2]~feeder_combout ),
	.asdata(\cpu|Add13~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.ena(\cpu|reg_op1[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op1[2] .is_wysiwyg = "true";
defparam \cpu|reg_op1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~8 (
// Equation(s):
// \cpu|ShiftLeft1~8_combout  = (!\cpu|reg_op2 [1] & ((\cpu|reg_op2 [0] & (\cpu|reg_op1 [2])) # (!\cpu|reg_op2 [0] & ((\cpu|reg_op1 [3])))))

	.dataa(\cpu|reg_op1 [2]),
	.datab(\cpu|reg_op2 [0]),
	.datac(\cpu|reg_op2 [1]),
	.datad(\cpu|reg_op1 [3]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~8 .lut_mask = 16'h0B08;
defparam \cpu|ShiftLeft1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~9 (
// Equation(s):
// \cpu|ShiftLeft1~9_combout  = (\cpu|ShiftLeft1~8_combout ) # ((\cpu|reg_op2 [1] & \cpu|ShiftLeft1~0_combout ))

	.dataa(gnd),
	.datab(\cpu|ShiftLeft1~8_combout ),
	.datac(\cpu|reg_op2 [1]),
	.datad(\cpu|ShiftLeft1~0_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~9 .lut_mask = 16'hFCCC;
defparam \cpu|ShiftLeft1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
fiftyfivenm_lcell_comb \cpu|ShiftLeft1~44 (
// Equation(s):
// \cpu|ShiftLeft1~44_combout  = (!\cpu|reg_op2 [3] & ((\cpu|reg_op2 [2] & (\cpu|ShiftLeft1~9_combout )) # (!\cpu|reg_op2 [2] & ((\cpu|ShiftLeft1~3_combout )))))

	.dataa(\cpu|ShiftLeft1~9_combout ),
	.datab(\cpu|reg_op2 [2]),
	.datac(\cpu|reg_op2 [3]),
	.datad(\cpu|ShiftLeft1~3_combout ),
	.cin(gnd),
	.combout(\cpu|ShiftLeft1~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft1~44 .lut_mask = 16'h0B08;
defparam \cpu|ShiftLeft1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
fiftyfivenm_lcell_comb \cpu|Selector118~1 (
// Equation(s):
// \cpu|Selector118~1_combout  = (\cpu|reg_op1 [7] & (\cpu|reg_op2 [7] & ((\cpu|instr_and~q ) # (\cpu|instr_andi~q ))))

	.dataa(\cpu|instr_and~q ),
	.datab(\cpu|reg_op1 [7]),
	.datac(\cpu|reg_op2 [7]),
	.datad(\cpu|instr_andi~q ),
	.cin(gnd),
	.combout(\cpu|Selector118~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector118~1 .lut_mask = 16'hC080;
defparam \cpu|Selector118~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N6
fiftyfivenm_lcell_comb \cpu|Selector118~2 (
// Equation(s):
// \cpu|Selector118~2_combout  = (\cpu|Selector118~1_combout ) # ((\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q  & \cpu|Add1~32_combout ))

	.dataa(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.datab(\cpu|Selector118~1_combout ),
	.datac(\cpu|Add1~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Selector118~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector118~2 .lut_mask = 16'hECEC;
defparam \cpu|Selector118~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
fiftyfivenm_lcell_comb \cpu|Selector118~3 (
// Equation(s):
// \cpu|Selector118~3_combout  = (\cpu|alu_out_q[6]~7_combout  & ((\cpu|ShiftRight0~38_combout ) # ((\cpu|alu_out_q[6]~6_combout )))) # (!\cpu|alu_out_q[6]~7_combout  & (((!\cpu|alu_out_q[6]~6_combout  & \cpu|ShiftRight0~82_combout ))))

	.dataa(\cpu|ShiftRight0~38_combout ),
	.datab(\cpu|alu_out_q[6]~7_combout ),
	.datac(\cpu|alu_out_q[6]~6_combout ),
	.datad(\cpu|ShiftRight0~82_combout ),
	.cin(gnd),
	.combout(\cpu|Selector118~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector118~3 .lut_mask = 16'hCBC8;
defparam \cpu|Selector118~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
fiftyfivenm_lcell_comb \cpu|Selector118~4 (
// Equation(s):
// \cpu|Selector118~4_combout  = (\cpu|Selector118~3_combout  & (((\cpu|ShiftRight0~83_combout ) # (!\cpu|alu_out_q[6]~6_combout )))) # (!\cpu|Selector118~3_combout  & (\cpu|ShiftRight0~68_combout  & ((\cpu|alu_out_q[6]~6_combout ))))

	.dataa(\cpu|ShiftRight0~68_combout ),
	.datab(\cpu|ShiftRight0~83_combout ),
	.datac(\cpu|Selector118~3_combout ),
	.datad(\cpu|alu_out_q[6]~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector118~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector118~4 .lut_mask = 16'hCAF0;
defparam \cpu|Selector118~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N2
fiftyfivenm_lcell_comb \cpu|Selector118~0 (
// Equation(s):
// \cpu|Selector118~0_combout  = (\cpu|WideNor2~10_combout  & (!\cpu|WideNor2~9_combout  & (\cpu|reg_op1 [7] $ (\cpu|reg_op2 [7])))) # (!\cpu|WideNor2~10_combout  & (((\cpu|reg_op1 [7]) # (\cpu|reg_op2 [7]))))

	.dataa(\cpu|WideNor2~9_combout ),
	.datab(\cpu|reg_op1 [7]),
	.datac(\cpu|reg_op2 [7]),
	.datad(\cpu|WideNor2~10_combout ),
	.cin(gnd),
	.combout(\cpu|Selector118~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector118~0 .lut_mask = 16'h14FC;
defparam \cpu|Selector118~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
fiftyfivenm_lcell_comb \cpu|Selector118~5 (
// Equation(s):
// \cpu|Selector118~5_combout  = (\cpu|Selector118~2_combout ) # ((\cpu|Selector118~0_combout ) # ((\cpu|Selector118~4_combout  & !\cpu|WideNor2~5_combout )))

	.dataa(\cpu|Selector118~2_combout ),
	.datab(\cpu|Selector118~4_combout ),
	.datac(\cpu|WideNor2~5_combout ),
	.datad(\cpu|Selector118~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector118~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector118~5 .lut_mask = 16'hFFAE;
defparam \cpu|Selector118~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
fiftyfivenm_lcell_comb \cpu|Selector118~6 (
// Equation(s):
// \cpu|Selector118~6_combout  = (!\cpu|alu_out_q[6]~5_combout  & ((\cpu|Selector118~5_combout ) # ((\cpu|ShiftLeft1~44_combout  & !\cpu|WideNor2~8_combout ))))

	.dataa(\cpu|ShiftLeft1~44_combout ),
	.datab(\cpu|WideNor2~8_combout ),
	.datac(\cpu|alu_out_q[6]~5_combout ),
	.datad(\cpu|Selector118~5_combout ),
	.cin(gnd),
	.combout(\cpu|Selector118~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector118~6 .lut_mask = 16'h0F02;
defparam \cpu|Selector118~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N27
dffeas \cpu|alu_out_q[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector118~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[7] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N6
fiftyfivenm_lcell_comb \cpu|Selector150~0 (
// Equation(s):
// \cpu|Selector150~0_combout  = (\cpu|latched_stalu~q  & (\cpu|alu_out_q [7])) # (!\cpu|latched_stalu~q  & ((\cpu|reg_out [7])))

	.dataa(gnd),
	.datab(\cpu|alu_out_q [7]),
	.datac(\cpu|latched_stalu~q ),
	.datad(\cpu|reg_out [7]),
	.cin(gnd),
	.combout(\cpu|Selector150~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector150~0 .lut_mask = 16'hCFC0;
defparam \cpu|Selector150~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
fiftyfivenm_lcell_comb \cpu|Selector182~0 (
// Equation(s):
// \cpu|Selector182~0_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & (\cpu|Selector150~0_combout )) # (!\cpu|latched_store~q  & ((\cpu|reg_next_pc [7])))))

	.dataa(\cpu|Selector150~0_combout ),
	.datab(\cpu|latched_branch~q ),
	.datac(\cpu|reg_next_pc [7]),
	.datad(\cpu|latched_store~q ),
	.cin(gnd),
	.combout(\cpu|Selector182~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector182~0 .lut_mask = 16'h88C0;
defparam \cpu|Selector182~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N26
fiftyfivenm_lcell_comb \cpu|Selector182~1 (
// Equation(s):
// \cpu|Selector182~1_combout  = (\cpu|Selector182~0_combout ) # ((\cpu|WideOr26~combout  & \cpu|reg_next_pc [7]))

	.dataa(\cpu|WideOr26~combout ),
	.datab(gnd),
	.datac(\cpu|reg_next_pc [7]),
	.datad(\cpu|Selector182~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector182~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector182~1 .lut_mask = 16'hFFA0;
defparam \cpu|Selector182~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N15
dffeas \cpu|reg_next_pc[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[7]~45_combout ),
	.asdata(\cpu|Selector182~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[7] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N0
fiftyfivenm_lcell_comb \cpu|Selector150~1 (
// Equation(s):
// \cpu|Selector150~1_combout  = (!\cpu|irq_state [0] & ((\cpu|always18~8_combout  & ((\cpu|Selector150~0_combout ))) # (!\cpu|always18~8_combout  & (\cpu|Add3~12_combout ))))

	.dataa(\cpu|always18~8_combout ),
	.datab(\cpu|irq_state [0]),
	.datac(\cpu|Add3~12_combout ),
	.datad(\cpu|Selector150~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector150~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector150~1 .lut_mask = 16'h3210;
defparam \cpu|Selector150~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N18
fiftyfivenm_lcell_comb \cpu|Selector150~2 (
// Equation(s):
// \cpu|Selector150~2_combout  = (!\cpu|irq_state [1] & ((\cpu|Selector150~1_combout ) # ((\cpu|irq_state [0] & \cpu|reg_next_pc [7]))))

	.dataa(\cpu|irq_state [1]),
	.datab(\cpu|irq_state [0]),
	.datac(\cpu|reg_next_pc [7]),
	.datad(\cpu|Selector150~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector150~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector150~2 .lut_mask = 16'h5540;
defparam \cpu|Selector150~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
fiftyfivenm_lcell_comb \cpu|cpuregs_rtl_1_bypass[20]~feeder (
// Equation(s):
// \cpu|cpuregs_rtl_1_bypass[20]~feeder_combout  = \cpu|Selector150~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Selector150~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rtl_1_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[20]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpuregs_rtl_1_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N21
dffeas \cpu|cpuregs_rtl_1_bypass[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|cpuregs_rtl_1_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N10
fiftyfivenm_lcell_comb \cpu|reg_op2[7]~6 (
// Equation(s):
// \cpu|reg_op2[7]~6_combout  = (\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1_bypass [20])) # (!\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1|auto_generated|ram_block1a7 )))

	.dataa(\cpu|cpuregs_rtl_1_bypass [20]),
	.datab(\cpu|cpuregs~7_combout ),
	.datac(gnd),
	.datad(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\cpu|reg_op2[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[7]~6 .lut_mask = 16'hBB88;
defparam \cpu|reg_op2[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N11
dffeas \cpu|reg_op2[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[7]~6_combout ),
	.asdata(\cpu|decoded_imm [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|reg_op2[6]~39_combout ),
	.sload(\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[7] .is_wysiwyg = "true";
defparam \cpu|reg_op2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N9
dffeas \cpu|mem_wdata[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|reg_op2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[7] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N24
fiftyfivenm_lcell_comb \led_reg~15 (
// Equation(s):
// \led_reg~15_combout  = ((\cpu|mem_wdata [7]) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(gnd),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\cpu|mem_wdata [7]),
	.cin(gnd),
	.combout(\led_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~15 .lut_mask = 16'hFF3F;
defparam \led_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N25
dffeas \simpleuart|cfg_divider[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|cfg_divider[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [7]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[7] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N8
fiftyfivenm_lcell_comb \seg1_reg~9 (
// Equation(s):
// \seg1_reg~9_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & \cpu|mem_wdata [7]))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\cpu|mem_wdata [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\seg1_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \seg1_reg~9 .lut_mask = 16'h8080;
defparam \seg1_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N1
dffeas \seg2_reg[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg1_reg~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[7] .is_wysiwyg = "true";
defparam \seg2_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N0
fiftyfivenm_lcell_comb \mem_rdata[7]~76 (
// Equation(s):
// \mem_rdata[7]~76_combout  = (seg2_reg[7] & \seg2_ready~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(seg2_reg[7]),
	.datad(\seg2_ready~q ),
	.cin(gnd),
	.combout(\mem_rdata[7]~76_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[7]~76 .lut_mask = 16'hF000;
defparam \mem_rdata[7]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N25
dffeas \seg1_reg[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg1_reg~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg1_reg[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[7] .is_wysiwyg = "true";
defparam \seg1_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N30
fiftyfivenm_lcell_comb \led_reg[7]~feeder (
// Equation(s):
// \led_reg[7]~feeder_combout  = \led_reg~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led_reg~15_combout ),
	.cin(gnd),
	.combout(\led_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \led_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N31
dffeas \led_reg[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_reg[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[7] .is_wysiwyg = "true";
defparam \led_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N11
dffeas \simpleuart|recv_buf_data[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\simpleuart|recv_buf_data~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simpleuart|recv_buf_data[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_buf_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_buf_data[7] .is_wysiwyg = "true";
defparam \simpleuart|recv_buf_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N10
fiftyfivenm_lcell_comb \mem_rdata[7]~78 (
// Equation(s):
// \mem_rdata[7]~78_combout  = (\mem_rdata[21]~5_combout  & (((\simpleuart|recv_buf_data [7]) # (!\mem_rdata[5]~77_combout )))) # (!\mem_rdata[21]~5_combout  & (led_reg[7] & ((\mem_rdata[5]~77_combout ))))

	.dataa(led_reg[7]),
	.datab(\mem_rdata[21]~5_combout ),
	.datac(\simpleuart|recv_buf_data [7]),
	.datad(\mem_rdata[5]~77_combout ),
	.cin(gnd),
	.combout(\mem_rdata[7]~78_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[7]~78 .lut_mask = 16'hE2CC;
defparam \mem_rdata[7]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N24
fiftyfivenm_lcell_comb \mem_rdata[7]~79 (
// Equation(s):
// \mem_rdata[7]~79_combout  = (\mem_rdata[21]~3_combout  & ((\mem_rdata[7]~78_combout  & ((seg1_reg[7]))) # (!\mem_rdata[7]~78_combout  & (\mem_rdata[7]~76_combout )))) # (!\mem_rdata[21]~3_combout  & (((\mem_rdata[7]~78_combout ))))

	.dataa(\mem_rdata[21]~3_combout ),
	.datab(\mem_rdata[7]~76_combout ),
	.datac(seg1_reg[7]),
	.datad(\mem_rdata[7]~78_combout ),
	.cin(gnd),
	.combout(\mem_rdata[7]~79_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[7]~79 .lut_mask = 16'hF588;
defparam \mem_rdata[7]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N20
fiftyfivenm_lcell_comb \mem_rdata[7] (
// Equation(s):
// mem_rdata[7] = (\mem_rdata[7]~75_combout  & ((\simpleuart|cfg_divider [7]) # ((!\mem_rdata[21]~10_combout )))) # (!\mem_rdata[7]~75_combout  & (((\mem_rdata[21]~10_combout  & \mem_rdata[7]~79_combout ))))

	.dataa(\mem_rdata[7]~75_combout ),
	.datab(\simpleuart|cfg_divider [7]),
	.datac(\mem_rdata[21]~10_combout ),
	.datad(\mem_rdata[7]~79_combout ),
	.cin(gnd),
	.combout(mem_rdata[7]),
	.cout());
// synopsys translate_off
defparam \mem_rdata[7] .lut_mask = 16'hDA8A;
defparam \mem_rdata[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N14
fiftyfivenm_lcell_comb \cpu|mem_rdata_word~1 (
// Equation(s):
// \cpu|mem_rdata_word~1_combout  = (\cpu|reg_op1 [1] & ((mem_rdata[31]))) # (!\cpu|reg_op1 [1] & (mem_rdata[15]))

	.dataa(mem_rdata[15]),
	.datab(\cpu|reg_op1 [1]),
	.datac(gnd),
	.datad(mem_rdata[31]),
	.cin(gnd),
	.combout(\cpu|mem_rdata_word~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_word~1 .lut_mask = 16'hEE22;
defparam \cpu|mem_rdata_word~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N24
fiftyfivenm_lcell_comb \cpu|Selector53~0 (
// Equation(s):
// \cpu|Selector53~0_combout  = (\cpu|mem_rdata_word~0_combout  & ((\cpu|Selector60~0_combout  & ((\cpu|mem_rdata_word~1_combout ))) # (!\cpu|Selector60~0_combout  & (mem_rdata[23]))))

	.dataa(\cpu|Selector60~0_combout ),
	.datab(\cpu|mem_rdata_word~0_combout ),
	.datac(mem_rdata[23]),
	.datad(\cpu|mem_rdata_word~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector53~0 .lut_mask = 16'hC840;
defparam \cpu|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
fiftyfivenm_lcell_comb \cpu|Selector459~0 (
// Equation(s):
// \cpu|Selector459~0_combout  = (!\cpu|cpu_state.cpu_state_ldmem~q  & ((\cpu|Selector53~0_combout ) # ((mem_rdata[7] & !\cpu|mem_rdata_word~0_combout ))))

	.dataa(mem_rdata[7]),
	.datab(\cpu|mem_rdata_word~0_combout ),
	.datac(\cpu|cpu_state.cpu_state_ldmem~q ),
	.datad(\cpu|Selector53~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector459~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector459~0 .lut_mask = 16'h0F02;
defparam \cpu|Selector459~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N10
fiftyfivenm_lcell_comb \cpu|irq_mask~69 (
// Equation(s):
// \cpu|irq_mask~69_combout  = (\cpu|cpuregs_rs1[14]~2_combout ) # ((!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked ))

	.dataa(gnd),
	.datab(\cpu|cpuregs_rs1[14]~2_combout ),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\cpu|irq_mask~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~69 .lut_mask = 16'hCFFF;
defparam \cpu|irq_mask~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N11
dffeas \cpu|irq_mask[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[14] .is_wysiwyg = "true";
defparam \cpu|irq_mask[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N24
fiftyfivenm_lcell_comb \cpu|Selector452~3 (
// Equation(s):
// \cpu|Selector452~3_combout  = (\cpu|reg_out[2]~1_combout  & ((\cpu|reg_out[2]~4_combout  & (\cpu|count_cycle [46])) # (!\cpu|reg_out[2]~4_combout  & ((\cpu|count_cycle [14]))))) # (!\cpu|reg_out[2]~1_combout  & (((\cpu|reg_out[2]~4_combout ))))

	.dataa(\cpu|count_cycle [46]),
	.datab(\cpu|count_cycle [14]),
	.datac(\cpu|reg_out[2]~1_combout ),
	.datad(\cpu|reg_out[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector452~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector452~3 .lut_mask = 16'hAFC0;
defparam \cpu|Selector452~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
fiftyfivenm_lcell_comb \cpu|Selector452~4 (
// Equation(s):
// \cpu|Selector452~4_combout  = (\cpu|reg_out[2]~1_combout  & (((\cpu|Selector452~3_combout )))) # (!\cpu|reg_out[2]~1_combout  & ((\cpu|Selector452~3_combout  & (\cpu|count_instr [46])) # (!\cpu|Selector452~3_combout  & ((\cpu|count_instr [14])))))

	.dataa(\cpu|reg_out[2]~1_combout ),
	.datab(\cpu|count_instr [46]),
	.datac(\cpu|count_instr [14]),
	.datad(\cpu|Selector452~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector452~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector452~4 .lut_mask = 16'hEE50;
defparam \cpu|Selector452~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N20
fiftyfivenm_lcell_comb \cpu|Selector452~5 (
// Equation(s):
// \cpu|Selector452~5_combout  = (\cpu|reg_out[2]~0_combout  & ((\cpu|reg_out[2]~3_combout  & ((\cpu|cpuregs_rs1[14]~2_combout ))) # (!\cpu|reg_out[2]~3_combout  & (\cpu|Selector452~4_combout )))) # (!\cpu|reg_out[2]~0_combout  & (\cpu|reg_out[2]~3_combout 
// ))

	.dataa(\cpu|reg_out[2]~0_combout ),
	.datab(\cpu|reg_out[2]~3_combout ),
	.datac(\cpu|Selector452~4_combout ),
	.datad(\cpu|cpuregs_rs1[14]~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector452~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector452~5 .lut_mask = 16'hEC64;
defparam \cpu|Selector452~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N14
fiftyfivenm_lcell_comb \cpu|Selector452~6 (
// Equation(s):
// \cpu|Selector452~6_combout  = (\cpu|Selector452~5_combout  & (((\cpu|reg_out[2]~0_combout ) # (\cpu|timer [14])))) # (!\cpu|Selector452~5_combout  & (\cpu|irq_mask [14] & (!\cpu|reg_out[2]~0_combout )))

	.dataa(\cpu|irq_mask [14]),
	.datab(\cpu|Selector452~5_combout ),
	.datac(\cpu|reg_out[2]~0_combout ),
	.datad(\cpu|timer [14]),
	.cin(gnd),
	.combout(\cpu|Selector452~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector452~6 .lut_mask = 16'hCEC2;
defparam \cpu|Selector452~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N2
fiftyfivenm_lcell_comb \cpu|Selector452~7 (
// Equation(s):
// \cpu|Selector452~7_combout  = (\cpu|Selector459~0_combout  & ((\cpu|latched_is_lb~q ) # ((\cpu|reg_out[2]~12_combout  & \cpu|Selector452~6_combout )))) # (!\cpu|Selector459~0_combout  & (((\cpu|reg_out[2]~12_combout  & \cpu|Selector452~6_combout ))))

	.dataa(\cpu|Selector459~0_combout ),
	.datab(\cpu|latched_is_lb~q ),
	.datac(\cpu|reg_out[2]~12_combout ),
	.datad(\cpu|Selector452~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector452~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector452~7 .lut_mask = 16'hF888;
defparam \cpu|Selector452~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N10
fiftyfivenm_lcell_comb \cpu|Selector452~1 (
// Equation(s):
// \cpu|Selector452~1_combout  = (\cpu|Selector458~0_combout  & ((mem_rdata[30]) # ((mem_rdata[14] & \cpu|Selector458~1_combout )))) # (!\cpu|Selector458~0_combout  & (mem_rdata[14] & (\cpu|Selector458~1_combout )))

	.dataa(\cpu|Selector458~0_combout ),
	.datab(mem_rdata[14]),
	.datac(\cpu|Selector458~1_combout ),
	.datad(mem_rdata[30]),
	.cin(gnd),
	.combout(\cpu|Selector452~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector452~1 .lut_mask = 16'hEAC0;
defparam \cpu|Selector452~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N8
fiftyfivenm_lcell_comb \cpu|Selector452~2 (
// Equation(s):
// \cpu|Selector452~2_combout  = (\cpu|Selector452~1_combout  & (((\cpu|cpu_state.cpu_state_exec~q  & \cpu|Add10~26_combout )) # (!\cpu|reg_out[14]~11_combout ))) # (!\cpu|Selector452~1_combout  & (\cpu|cpu_state.cpu_state_exec~q  & (\cpu|Add10~26_combout 
// )))

	.dataa(\cpu|Selector452~1_combout ),
	.datab(\cpu|cpu_state.cpu_state_exec~q ),
	.datac(\cpu|Add10~26_combout ),
	.datad(\cpu|reg_out[14]~11_combout ),
	.cin(gnd),
	.combout(\cpu|Selector452~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector452~2 .lut_mask = 16'hC0EA;
defparam \cpu|Selector452~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N20
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~2 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~2_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [46])) # (!\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [14])))

	.dataa(\cpu|pcpi_mul|rd [46]),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rd [14]),
	.datad(\cpu|pcpi_mul|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~2 .lut_mask = 16'hAAF0;
defparam \cpu|pcpi_mul|pcpi_rd~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N21
dffeas \cpu|pcpi_mul|pcpi_rd[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[14] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N29
dffeas \cpu|pcpi_div|pcpi_rd[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[14]~61_combout ),
	.asdata(\cpu|pcpi_div|Add2~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[14] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N6
fiftyfivenm_lcell_comb \cpu|Selector452~0 (
// Equation(s):
// \cpu|Selector452~0_combout  = (\cpu|reg_out[2]~9_combout  & (((\cpu|reg_out[2]~10_combout  & \cpu|pcpi_div|pcpi_rd [14])))) # (!\cpu|reg_out[2]~9_combout  & ((\cpu|pcpi_mul|pcpi_rd [14]) # ((\cpu|reg_out[2]~10_combout  & \cpu|pcpi_div|pcpi_rd [14]))))

	.dataa(\cpu|reg_out[2]~9_combout ),
	.datab(\cpu|pcpi_mul|pcpi_rd [14]),
	.datac(\cpu|reg_out[2]~10_combout ),
	.datad(\cpu|pcpi_div|pcpi_rd [14]),
	.cin(gnd),
	.combout(\cpu|Selector452~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector452~0 .lut_mask = 16'hF444;
defparam \cpu|Selector452~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N18
fiftyfivenm_lcell_comb \cpu|Selector452~8 (
// Equation(s):
// \cpu|Selector452~8_combout  = (\cpu|Selector452~7_combout ) # ((\cpu|Selector452~2_combout ) # (\cpu|Selector452~0_combout ))

	.dataa(gnd),
	.datab(\cpu|Selector452~7_combout ),
	.datac(\cpu|Selector452~2_combout ),
	.datad(\cpu|Selector452~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector452~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector452~8 .lut_mask = 16'hFFFC;
defparam \cpu|Selector452~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N19
dffeas \cpu|reg_out[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector452~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[14] .is_wysiwyg = "true";
defparam \cpu|reg_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
fiftyfivenm_lcell_comb \cpu|next_pc[14]~1 (
// Equation(s):
// \cpu|next_pc[14]~1_combout  = (\cpu|latched_store~q  & ((\cpu|latched_branch~q  & (\cpu|reg_out [14])) # (!\cpu|latched_branch~q  & ((\cpu|reg_next_pc [14]))))) # (!\cpu|latched_store~q  & (((\cpu|reg_next_pc [14]))))

	.dataa(\cpu|reg_out [14]),
	.datab(\cpu|latched_store~q ),
	.datac(\cpu|reg_next_pc [14]),
	.datad(\cpu|latched_branch~q ),
	.cin(gnd),
	.combout(\cpu|next_pc[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[14]~1 .lut_mask = 16'hB8F0;
defparam \cpu|next_pc[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N27
dffeas \cpu|mem_addr[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[14]~54_combout ),
	.asdata(\cpu|reg_op1 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[14] .is_wysiwyg = "true";
defparam \cpu|mem_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N30
fiftyfivenm_lcell_comb \ram_wren~1 (
// Equation(s):
// \ram_wren~1_combout  = (\cpu|mem_valid~q  & (\cpu|mem_addr [14] & (!\mem_ready~5_combout  & \LessThan3~0_combout )))

	.dataa(\cpu|mem_valid~q ),
	.datab(\cpu|mem_addr [14]),
	.datac(\mem_ready~5_combout ),
	.datad(\LessThan3~0_combout ),
	.cin(gnd),
	.combout(\ram_wren~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_wren~1 .lut_mask = 16'h0800;
defparam \ram_wren~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N31
dffeas ram_ready(
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_wren~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam ram_ready.is_wysiwyg = "true";
defparam ram_ready.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N30
fiftyfivenm_lcell_comb \mem_rdata[21]~8 (
// Equation(s):
// \mem_rdata[21]~8_combout  = (\rom_ready~q ) # ((!\ram_ready~q  & \simpleuart_reg_div_sel~combout ))

	.dataa(gnd),
	.datab(\ram_ready~q ),
	.datac(\rom_ready~q ),
	.datad(\simpleuart_reg_div_sel~combout ),
	.cin(gnd),
	.combout(\mem_rdata[21]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[21]~8 .lut_mask = 16'hF3F0;
defparam \mem_rdata[21]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N6
fiftyfivenm_lcell_comb \mem_rdata[7]~75 (
// Equation(s):
// \mem_rdata[7]~75_combout  = (\mem_rdata[21]~8_combout  & (((\rom_inst|altsyncram_component|auto_generated|q_a [7])) # (!\mem_rdata[21]~9_combout ))) # (!\mem_rdata[21]~8_combout  & (\mem_rdata[21]~9_combout  & 
// (\ram_inst|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\mem_rdata[21]~8_combout ),
	.datab(\mem_rdata[21]~9_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(\rom_inst|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\mem_rdata[7]~75_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[7]~75 .lut_mask = 16'hEA62;
defparam \mem_rdata[7]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N12
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched_noshuffle[7]~13 (
// Equation(s):
// \cpu|mem_rdata_latched_noshuffle[7]~13_combout  = (\mem_rdata[7]~75_combout  & ((\simpleuart|cfg_divider [7]) # ((!\mem_rdata[21]~10_combout )))) # (!\mem_rdata[7]~75_combout  & (((\mem_rdata[21]~10_combout  & \mem_rdata[7]~79_combout ))))

	.dataa(\mem_rdata[7]~75_combout ),
	.datab(\simpleuart|cfg_divider [7]),
	.datac(\mem_rdata[21]~10_combout ),
	.datad(\mem_rdata[7]~79_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched_noshuffle[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched_noshuffle[7]~13 .lut_mask = 16'hDA8A;
defparam \cpu|mem_rdata_latched_noshuffle[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N22
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched_noshuffle[7]~14 (
// Equation(s):
// \cpu|mem_rdata_latched_noshuffle[7]~14_combout  = (\cpu|mem_xfer~combout  & (\cpu|mem_rdata_latched_noshuffle[7]~13_combout )) # (!\cpu|mem_xfer~combout  & ((\cpu|mem_rdata_q [7])))

	.dataa(\cpu|mem_rdata_latched_noshuffle[7]~13_combout ),
	.datab(\cpu|mem_rdata_q [7]),
	.datac(gnd),
	.datad(\cpu|mem_xfer~combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched_noshuffle[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched_noshuffle[7]~14 .lut_mask = 16'hAACC;
defparam \cpu|mem_rdata_latched_noshuffle[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N23
dffeas \cpu|mem_16bit_buffer[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(mem_rdata[23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_16bit_buffer[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_16bit_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_16bit_buffer[7] .is_wysiwyg = "true";
defparam \cpu|mem_16bit_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N0
fiftyfivenm_lcell_comb \cpu|decoded_rd[0]~5 (
// Equation(s):
// \cpu|decoded_rd[0]~5_combout  = (\cpu|mem_rdata_latched[15]~2_combout  & ((\cpu|mem_16bit_buffer [7]))) # (!\cpu|mem_rdata_latched[15]~2_combout  & (\cpu|mem_la_firstword~2_combout ))

	.dataa(\cpu|mem_la_firstword~2_combout ),
	.datab(gnd),
	.datac(\cpu|mem_rdata_latched[15]~2_combout ),
	.datad(\cpu|mem_16bit_buffer [7]),
	.cin(gnd),
	.combout(\cpu|decoded_rd[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rd[0]~5 .lut_mask = 16'hFA0A;
defparam \cpu|decoded_rd[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N16
fiftyfivenm_lcell_comb \cpu|decoded_rd[0]~2 (
// Equation(s):
// \cpu|decoded_rd[0]~2_combout  = (\cpu|mem_rdata_latched[15]~2_combout  & (((\cpu|decoded_rd[0]~5_combout )))) # (!\cpu|mem_rdata_latched[15]~2_combout  & ((\cpu|decoded_rd[0]~5_combout  & ((\cpu|mem_rdata_latched_noshuffle[23]~12_combout ))) # 
// (!\cpu|decoded_rd[0]~5_combout  & (\cpu|mem_rdata_latched_noshuffle[7]~14_combout ))))

	.dataa(\cpu|mem_rdata_latched_noshuffle[7]~14_combout ),
	.datab(\cpu|mem_rdata_latched_noshuffle[23]~12_combout ),
	.datac(\cpu|mem_rdata_latched[15]~2_combout ),
	.datad(\cpu|decoded_rd[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rd[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rd[0]~2 .lut_mask = 16'hFC0A;
defparam \cpu|decoded_rd[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N16
fiftyfivenm_lcell_comb \cpu|decoded_rd[0]~feeder (
// Equation(s):
// \cpu|decoded_rd[0]~feeder_combout  = \cpu|decoded_rd[0]~2_combout 

	.dataa(gnd),
	.datab(\cpu|decoded_rd[0]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|decoded_rd[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rd[0]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|decoded_rd[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N30
fiftyfivenm_lcell_comb \cpu|Mux69~14 (
// Equation(s):
// \cpu|Mux69~14_combout  = (!\cpu|decoded_imm_uj[15]~13_combout  & \cpu|decoded_rd[0]~2_combout )

	.dataa(\cpu|decoded_imm_uj[15]~13_combout ),
	.datab(gnd),
	.datac(\cpu|decoded_rd[0]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Mux69~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux69~14 .lut_mask = 16'h5050;
defparam \cpu|Mux69~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N4
fiftyfivenm_lcell_comb \cpu|Mux69~18 (
// Equation(s):
// \cpu|Mux69~18_combout  = (\cpu|Mux69~14_combout  & ((\cpu|decoded_imm_uj[2]~1_combout ) # ((\cpu|mem_rdata_q[17]~4_combout ) # (!\cpu|Equal17~2_combout ))))

	.dataa(\cpu|decoded_imm_uj[2]~1_combout ),
	.datab(\cpu|mem_rdata_q[17]~4_combout ),
	.datac(\cpu|Mux69~14_combout ),
	.datad(\cpu|Equal17~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux69~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux69~18 .lut_mask = 16'hE0F0;
defparam \cpu|Mux69~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N16
fiftyfivenm_lcell_comb \cpu|Mux69~17 (
// Equation(s):
// \cpu|Mux69~17_combout  = (\cpu|decoded_rd[0]~2_combout  & \cpu|Mux69~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|decoded_rd[0]~2_combout ),
	.datad(\cpu|Mux69~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux69~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux69~17 .lut_mask = 16'hF000;
defparam \cpu|Mux69~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N10
fiftyfivenm_lcell_comb \cpu|Mux78~0 (
// Equation(s):
// \cpu|Mux78~0_combout  = (\cpu|decoded_imm_uj[13]~11_combout  & (((\cpu|decoded_imm_uj[14]~12_combout )))) # (!\cpu|decoded_imm_uj[13]~11_combout  & ((\cpu|decoded_imm_uj[14]~12_combout  & (\cpu|Mux69~14_combout )) # (!\cpu|decoded_imm_uj[14]~12_combout  & 
// ((\cpu|Mux69~17_combout )))))

	.dataa(\cpu|Mux69~14_combout ),
	.datab(\cpu|decoded_imm_uj[13]~11_combout ),
	.datac(\cpu|decoded_imm_uj[14]~12_combout ),
	.datad(\cpu|Mux69~17_combout ),
	.cin(gnd),
	.combout(\cpu|Mux78~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux78~0 .lut_mask = 16'hE3E0;
defparam \cpu|Mux78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N14
fiftyfivenm_lcell_comb \cpu|Mux78~1 (
// Equation(s):
// \cpu|Mux78~1_combout  = (\cpu|decoded_imm_uj[13]~11_combout  & ((\cpu|Mux78~0_combout  & ((\cpu|Mux69~18_combout ))) # (!\cpu|Mux78~0_combout  & (!\cpu|decoded_imm_uj[15]~13_combout )))) # (!\cpu|decoded_imm_uj[13]~11_combout  & (((\cpu|Mux78~0_combout 
// ))))

	.dataa(\cpu|decoded_imm_uj[15]~13_combout ),
	.datab(\cpu|decoded_imm_uj[13]~11_combout ),
	.datac(\cpu|Mux69~18_combout ),
	.datad(\cpu|Mux78~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux78~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux78~1 .lut_mask = 16'hF344;
defparam \cpu|Mux78~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N28
fiftyfivenm_lcell_comb \cpu|Mux110~2 (
// Equation(s):
// \cpu|Mux110~2_combout  = (!\cpu|decoded_imm_uj[15]~13_combout  & (\cpu|decoded_rd[0]~2_combout  & ((\cpu|decoded_imm_uj[14]~12_combout ) # (!\cpu|mem_rdata_q[17]~4_combout ))))

	.dataa(\cpu|decoded_imm_uj[15]~13_combout ),
	.datab(\cpu|mem_rdata_q[17]~4_combout ),
	.datac(\cpu|decoded_rd[0]~2_combout ),
	.datad(\cpu|decoded_imm_uj[14]~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux110~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux110~2 .lut_mask = 16'h5010;
defparam \cpu|Mux110~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N26
fiftyfivenm_lcell_comb \cpu|Mux110~1 (
// Equation(s):
// \cpu|Mux110~1_combout  = (\cpu|WideOr3~0_combout  & ((\cpu|always9~4_combout ) # ((\cpu|decoded_rd[0]~2_combout  & !\cpu|Equal25~0_combout ))))

	.dataa(\cpu|decoded_rd[0]~2_combout ),
	.datab(\cpu|Equal25~0_combout ),
	.datac(\cpu|WideOr3~0_combout ),
	.datad(\cpu|always9~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux110~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux110~1 .lut_mask = 16'hF020;
defparam \cpu|Mux110~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N0
fiftyfivenm_lcell_comb \cpu|Mux110~0 (
// Equation(s):
// \cpu|Mux110~0_combout  = (\cpu|decoded_imm_uj[5]~4_combout  & (!\cpu|mem_rdata_latched[1]~40_combout  & (!\cpu|decoded_imm_uj[15]~13_combout  & !\cpu|decoded_imm_uj[13]~11_combout )))

	.dataa(\cpu|decoded_imm_uj[5]~4_combout ),
	.datab(\cpu|mem_rdata_latched[1]~40_combout ),
	.datac(\cpu|decoded_imm_uj[15]~13_combout ),
	.datad(\cpu|decoded_imm_uj[13]~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux110~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux110~0 .lut_mask = 16'h0002;
defparam \cpu|Mux110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N20
fiftyfivenm_lcell_comb \cpu|Mux110~3 (
// Equation(s):
// \cpu|Mux110~3_combout  = (\cpu|Mux110~0_combout ) # ((\cpu|mem_rdata_q[21]~66_combout  & ((\cpu|Mux110~2_combout ) # (\cpu|Mux110~1_combout ))))

	.dataa(\cpu|Mux110~2_combout ),
	.datab(\cpu|mem_rdata_q[21]~66_combout ),
	.datac(\cpu|Mux110~1_combout ),
	.datad(\cpu|Mux110~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux110~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux110~3 .lut_mask = 16'hFFC8;
defparam \cpu|Mux110~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N22
fiftyfivenm_lcell_comb \cpu|Mux110~4 (
// Equation(s):
// \cpu|Mux110~4_combout  = (\cpu|mem_rdata_q[8]~29_combout  & ((\cpu|Mux78~1_combout ) # ((!\cpu|mem_rdata_latched[0]~22_combout  & \cpu|Mux110~3_combout )))) # (!\cpu|mem_rdata_q[8]~29_combout  & (!\cpu|mem_rdata_latched[0]~22_combout  & 
// ((\cpu|Mux110~3_combout ))))

	.dataa(\cpu|mem_rdata_q[8]~29_combout ),
	.datab(\cpu|mem_rdata_latched[0]~22_combout ),
	.datac(\cpu|Mux78~1_combout ),
	.datad(\cpu|Mux110~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux110~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux110~4 .lut_mask = 16'hB3A0;
defparam \cpu|Mux110~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N17
dffeas \cpu|decoded_rd[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_rd[0]~feeder_combout ),
	.asdata(\cpu|Mux110~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|Equal7~0_combout ),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_rd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_rd[0] .is_wysiwyg = "true";
defparam \cpu|decoded_rd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N8
fiftyfivenm_lcell_comb \cpu|latched_rd[0]~0 (
// Equation(s):
// \cpu|latched_rd[0]~0_combout  = (\cpu|irq_state [0]) # ((\cpu|decoded_rd [0] & !\cpu|always18~4_combout ))

	.dataa(gnd),
	.datab(\cpu|irq_state [0]),
	.datac(\cpu|decoded_rd [0]),
	.datad(\cpu|always18~4_combout ),
	.cin(gnd),
	.combout(\cpu|latched_rd[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|latched_rd[0]~0 .lut_mask = 16'hCCFC;
defparam \cpu|latched_rd[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N20
fiftyfivenm_lcell_comb \cpu|latched_rd[0]~2 (
// Equation(s):
// \cpu|latched_rd[0]~2_combout  = (\cpu|latched_rd[4]~1_combout  & (\cpu|latched_rd[0]~0_combout  & ((!\cpu|cpu_state.cpu_state_exec~q )))) # (!\cpu|latched_rd[4]~1_combout  & (((\cpu|latched_rd [0]))))

	.dataa(\cpu|latched_rd[4]~1_combout ),
	.datab(\cpu|latched_rd[0]~0_combout ),
	.datac(\cpu|latched_rd [0]),
	.datad(\cpu|cpu_state.cpu_state_exec~q ),
	.cin(gnd),
	.combout(\cpu|latched_rd[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|latched_rd[0]~2 .lut_mask = 16'h50D8;
defparam \cpu|latched_rd[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N21
dffeas \cpu|latched_rd[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|latched_rd[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|latched_rd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|latched_rd[0] .is_wysiwyg = "true";
defparam \cpu|latched_rd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N14
fiftyfivenm_lcell_comb \cpu|WideOr21~0 (
// Equation(s):
// \cpu|WideOr21~0_combout  = (\cpu|latched_rd [2]) # ((\cpu|latched_rd [3]) # ((\cpu|latched_rd [4]) # (\cpu|latched_rd [5])))

	.dataa(\cpu|latched_rd [2]),
	.datab(\cpu|latched_rd [3]),
	.datac(\cpu|latched_rd [4]),
	.datad(\cpu|latched_rd [5]),
	.cin(gnd),
	.combout(\cpu|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr21~0 .lut_mask = 16'hFFFE;
defparam \cpu|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N16
fiftyfivenm_lcell_comb \cpu|WideOr21 (
// Equation(s):
// \cpu|WideOr21~combout  = (\cpu|latched_rd [0]) # ((\cpu|WideOr21~0_combout ) # (\cpu|latched_rd [1]))

	.dataa(\cpu|latched_rd [0]),
	.datab(\cpu|WideOr21~0_combout ),
	.datac(\cpu|latched_rd [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|WideOr21~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr21 .lut_mask = 16'hFEFE;
defparam \cpu|WideOr21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N30
fiftyfivenm_lcell_comb \cpu|WideNor6 (
// Equation(s):
// \cpu|WideNor6~combout  = (\cpu|latched_branch~q ) # ((\cpu|irq_state [1]) # ((\cpu|latched_store~q ) # (\cpu|irq_state [0])))

	.dataa(\cpu|latched_branch~q ),
	.datab(\cpu|irq_state [1]),
	.datac(\cpu|latched_store~q ),
	.datad(\cpu|irq_state [0]),
	.cin(gnd),
	.combout(\cpu|WideNor6~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideNor6 .lut_mask = 16'hFFFE;
defparam \cpu|WideNor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N26
fiftyfivenm_lcell_comb \cpu|always16~0 (
// Equation(s):
// \cpu|always16~0_combout  = (\cpu|cpu_state.cpu_state_fetch~q  & (\cpu|WideOr21~combout  & (\cpu|WideNor6~combout  & \pll_inst|altpll_component|auto_generated|locked~0_combout )))

	.dataa(\cpu|cpu_state.cpu_state_fetch~q ),
	.datab(\cpu|WideOr21~combout ),
	.datac(\cpu|WideNor6~combout ),
	.datad(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.cin(gnd),
	.combout(\cpu|always16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|always16~0 .lut_mask = 16'h8000;
defparam \cpu|always16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[8]~8 (
// Equation(s):
// \cpu|cpuregs_rs1[8]~8_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0_bypass [21]))) # (!\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0|auto_generated|ram_block1a8 ))))

	.dataa(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a8 ),
	.datab(\cpu|WideOr22~combout ),
	.datac(\cpu|cpuregs_rtl_0_bypass [21]),
	.datad(\cpu|cpuregs~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[8]~8 .lut_mask = 16'hC088;
defparam \cpu|cpuregs_rs1[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
fiftyfivenm_lcell_comb \cpu|timer~77 (
// Equation(s):
// \cpu|timer~77_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|instr_timer~q  & (\cpu|cpuregs_rs1[8]~8_combout )) # (!\cpu|instr_timer~q  & ((\cpu|Add6~16_combout ))))) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (((\cpu|Add6~16_combout ))))

	.dataa(\cpu|cpuregs_rs1[8]~8_combout ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|instr_timer~q ),
	.datad(\cpu|Add6~16_combout ),
	.cin(gnd),
	.combout(\cpu|timer~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~77 .lut_mask = 16'hBF80;
defparam \cpu|timer~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N13
dffeas \cpu|timer[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[8] .is_wysiwyg = "true";
defparam \cpu|timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
fiftyfivenm_lcell_comb \cpu|WideOr25~8 (
// Equation(s):
// \cpu|WideOr25~8_combout  = (!\cpu|timer [2] & (!\cpu|timer [3] & (!\cpu|timer [0] & !\cpu|timer [4])))

	.dataa(\cpu|timer [2]),
	.datab(\cpu|timer [3]),
	.datac(\cpu|timer [0]),
	.datad(\cpu|timer [4]),
	.cin(gnd),
	.combout(\cpu|WideOr25~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr25~8 .lut_mask = 16'h0001;
defparam \cpu|WideOr25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
fiftyfivenm_lcell_comb \cpu|WideOr25~7 (
// Equation(s):
// \cpu|WideOr25~7_combout  = (!\cpu|timer [5] & !\cpu|timer [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|timer [5]),
	.datad(\cpu|timer [6]),
	.cin(gnd),
	.combout(\cpu|WideOr25~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr25~7 .lut_mask = 16'h000F;
defparam \cpu|WideOr25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
fiftyfivenm_lcell_comb \cpu|WideOr25~9 (
// Equation(s):
// \cpu|WideOr25~9_combout  = (!\cpu|timer [8] & (\cpu|WideOr25~8_combout  & (\cpu|WideOr25~7_combout  & !\cpu|timer [7])))

	.dataa(\cpu|timer [8]),
	.datab(\cpu|WideOr25~8_combout ),
	.datac(\cpu|WideOr25~7_combout ),
	.datad(\cpu|timer [7]),
	.cin(gnd),
	.combout(\cpu|WideOr25~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr25~9 .lut_mask = 16'h0040;
defparam \cpu|WideOr25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
fiftyfivenm_lcell_comb \cpu|WideOr25~5 (
// Equation(s):
// \cpu|WideOr25~5_combout  = (!\cpu|timer [15] & (!\cpu|timer [14] & (!\cpu|timer [16] & !\cpu|timer [13])))

	.dataa(\cpu|timer [15]),
	.datab(\cpu|timer [14]),
	.datac(\cpu|timer [16]),
	.datad(\cpu|timer [13]),
	.cin(gnd),
	.combout(\cpu|WideOr25~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr25~5 .lut_mask = 16'h0001;
defparam \cpu|WideOr25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N30
fiftyfivenm_lcell_comb \cpu|WideOr25~2 (
// Equation(s):
// \cpu|WideOr25~2_combout  = (!\cpu|timer [22] & (!\cpu|timer [24] & (!\cpu|timer [23] & !\cpu|timer [21])))

	.dataa(\cpu|timer [22]),
	.datab(\cpu|timer [24]),
	.datac(\cpu|timer [23]),
	.datad(\cpu|timer [21]),
	.cin(gnd),
	.combout(\cpu|WideOr25~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr25~2 .lut_mask = 16'h0001;
defparam \cpu|WideOr25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
fiftyfivenm_lcell_comb \cpu|WideOr25~3 (
// Equation(s):
// \cpu|WideOr25~3_combout  = (!\cpu|timer [20] & (!\cpu|timer [17] & (!\cpu|timer [19] & !\cpu|timer [18])))

	.dataa(\cpu|timer [20]),
	.datab(\cpu|timer [17]),
	.datac(\cpu|timer [19]),
	.datad(\cpu|timer [18]),
	.cin(gnd),
	.combout(\cpu|WideOr25~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr25~3 .lut_mask = 16'h0001;
defparam \cpu|WideOr25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N30
fiftyfivenm_lcell_comb \cpu|Add6~62 (
// Equation(s):
// \cpu|Add6~62_combout  = \cpu|Add6~61  $ (!\cpu|timer [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|timer [31]),
	.cin(\cpu|Add6~61 ),
	.combout(\cpu|Add6~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add6~62 .lut_mask = 16'hF00F;
defparam \cpu|Add6~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N16
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[31]~39 (
// Equation(s):
// \cpu|cpuregs_rs1[31]~39_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0_bypass [44])) # (!\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0|auto_generated|ram_block1a31 )))))

	.dataa(\cpu|cpuregs~3_combout ),
	.datab(\cpu|WideOr22~combout ),
	.datac(\cpu|cpuregs_rtl_0_bypass [44]),
	.datad(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[31]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[31]~39 .lut_mask = 16'hC480;
defparam \cpu|cpuregs_rs1[31]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
fiftyfivenm_lcell_comb \cpu|timer~98 (
// Equation(s):
// \cpu|timer~98_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|instr_timer~q  & ((\cpu|cpuregs_rs1[31]~39_combout ))) # (!\cpu|instr_timer~q  & (\cpu|Add6~62_combout )))) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (((\cpu|Add6~62_combout ))))

	.dataa(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datab(\cpu|instr_timer~q ),
	.datac(\cpu|Add6~62_combout ),
	.datad(\cpu|cpuregs_rs1[31]~39_combout ),
	.cin(gnd),
	.combout(\cpu|timer~98_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|timer~98 .lut_mask = 16'hF870;
defparam \cpu|timer~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N3
dffeas \cpu|timer[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|timer~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|timer[0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|timer [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|timer[31] .is_wysiwyg = "true";
defparam \cpu|timer[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
fiftyfivenm_lcell_comb \cpu|WideOr25~0 (
// Equation(s):
// \cpu|WideOr25~0_combout  = (!\cpu|timer [30] & (!\cpu|timer [31] & (!\cpu|timer [1] & !\cpu|timer [29])))

	.dataa(\cpu|timer [30]),
	.datab(\cpu|timer [31]),
	.datac(\cpu|timer [1]),
	.datad(\cpu|timer [29]),
	.cin(gnd),
	.combout(\cpu|WideOr25~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr25~0 .lut_mask = 16'h0001;
defparam \cpu|WideOr25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
fiftyfivenm_lcell_comb \cpu|WideOr25~1 (
// Equation(s):
// \cpu|WideOr25~1_combout  = (!\cpu|timer [27] & (!\cpu|timer [25] & (!\cpu|timer [28] & !\cpu|timer [26])))

	.dataa(\cpu|timer [27]),
	.datab(\cpu|timer [25]),
	.datac(\cpu|timer [28]),
	.datad(\cpu|timer [26]),
	.cin(gnd),
	.combout(\cpu|WideOr25~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr25~1 .lut_mask = 16'h0001;
defparam \cpu|WideOr25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N24
fiftyfivenm_lcell_comb \cpu|WideOr25~4 (
// Equation(s):
// \cpu|WideOr25~4_combout  = (\cpu|WideOr25~2_combout  & (\cpu|WideOr25~3_combout  & (\cpu|WideOr25~0_combout  & \cpu|WideOr25~1_combout )))

	.dataa(\cpu|WideOr25~2_combout ),
	.datab(\cpu|WideOr25~3_combout ),
	.datac(\cpu|WideOr25~0_combout ),
	.datad(\cpu|WideOr25~1_combout ),
	.cin(gnd),
	.combout(\cpu|WideOr25~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr25~4 .lut_mask = 16'h8000;
defparam \cpu|WideOr25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N0
fiftyfivenm_lcell_comb \cpu|WideOr25~6 (
// Equation(s):
// \cpu|WideOr25~6_combout  = (!\cpu|timer [10] & (!\cpu|timer [11] & (!\cpu|timer [12] & !\cpu|timer [9])))

	.dataa(\cpu|timer [10]),
	.datab(\cpu|timer [11]),
	.datac(\cpu|timer [12]),
	.datad(\cpu|timer [9]),
	.cin(gnd),
	.combout(\cpu|WideOr25~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr25~6 .lut_mask = 16'h0001;
defparam \cpu|WideOr25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
fiftyfivenm_lcell_comb \cpu|WideOr25 (
// Equation(s):
// \cpu|WideOr25~combout  = (\cpu|WideOr25~9_combout  & (\cpu|WideOr25~5_combout  & (\cpu|WideOr25~4_combout  & \cpu|WideOr25~6_combout )))

	.dataa(\cpu|WideOr25~9_combout ),
	.datab(\cpu|WideOr25~5_combout ),
	.datac(\cpu|WideOr25~4_combout ),
	.datad(\cpu|WideOr25~6_combout ),
	.cin(gnd),
	.combout(\cpu|WideOr25~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr25 .lut_mask = 16'h8000;
defparam \cpu|WideOr25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
fiftyfivenm_lcell_comb \cpu|next_irq_pending~9 (
// Equation(s):
// \cpu|next_irq_pending~9_combout  = (!\cpu|Add6~32_combout  & (!\cpu|Add6~36_combout  & (!\cpu|Add6~38_combout  & !\cpu|Add6~34_combout )))

	.dataa(\cpu|Add6~32_combout ),
	.datab(\cpu|Add6~36_combout ),
	.datac(\cpu|Add6~38_combout ),
	.datad(\cpu|Add6~34_combout ),
	.cin(gnd),
	.combout(\cpu|next_irq_pending~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_irq_pending~9 .lut_mask = 16'h0001;
defparam \cpu|next_irq_pending~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
fiftyfivenm_lcell_comb \cpu|next_irq_pending~10 (
// Equation(s):
// \cpu|next_irq_pending~10_combout  = (!\cpu|Add6~46_combout  & (!\cpu|Add6~44_combout  & (!\cpu|Add6~42_combout  & !\cpu|Add6~40_combout )))

	.dataa(\cpu|Add6~46_combout ),
	.datab(\cpu|Add6~44_combout ),
	.datac(\cpu|Add6~42_combout ),
	.datad(\cpu|Add6~40_combout ),
	.cin(gnd),
	.combout(\cpu|next_irq_pending~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_irq_pending~10 .lut_mask = 16'h0001;
defparam \cpu|next_irq_pending~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
fiftyfivenm_lcell_comb \cpu|next_irq_pending~11 (
// Equation(s):
// \cpu|next_irq_pending~11_combout  = (\cpu|next_irq_pending~9_combout  & (\cpu|next_irq_pending~10_combout  & (!\cpu|Add6~62_combout  & !\cpu|Add6~60_combout )))

	.dataa(\cpu|next_irq_pending~9_combout ),
	.datab(\cpu|next_irq_pending~10_combout ),
	.datac(\cpu|Add6~62_combout ),
	.datad(\cpu|Add6~60_combout ),
	.cin(gnd),
	.combout(\cpu|next_irq_pending~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_irq_pending~11 .lut_mask = 16'h0008;
defparam \cpu|next_irq_pending~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N6
fiftyfivenm_lcell_comb \cpu|next_irq_pending~5 (
// Equation(s):
// \cpu|next_irq_pending~5_combout  = (!\cpu|Add6~24_combout  & (!\cpu|Add6~30_combout  & (!\cpu|Add6~28_combout  & !\cpu|Add6~26_combout )))

	.dataa(\cpu|Add6~24_combout ),
	.datab(\cpu|Add6~30_combout ),
	.datac(\cpu|Add6~28_combout ),
	.datad(\cpu|Add6~26_combout ),
	.cin(gnd),
	.combout(\cpu|next_irq_pending~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_irq_pending~5 .lut_mask = 16'h0001;
defparam \cpu|next_irq_pending~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
fiftyfivenm_lcell_comb \cpu|next_irq_pending~3 (
// Equation(s):
// \cpu|next_irq_pending~3_combout  = (!\cpu|Add6~12_combout  & (!\cpu|Add6~14_combout  & (!\cpu|Add6~8_combout  & !\cpu|Add6~10_combout )))

	.dataa(\cpu|Add6~12_combout ),
	.datab(\cpu|Add6~14_combout ),
	.datac(\cpu|Add6~8_combout ),
	.datad(\cpu|Add6~10_combout ),
	.cin(gnd),
	.combout(\cpu|next_irq_pending~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_irq_pending~3 .lut_mask = 16'h0001;
defparam \cpu|next_irq_pending~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
fiftyfivenm_lcell_comb \cpu|next_irq_pending~4 (
// Equation(s):
// \cpu|next_irq_pending~4_combout  = (!\cpu|Add6~18_combout  & (!\cpu|Add6~22_combout  & (!\cpu|Add6~20_combout  & !\cpu|Add6~16_combout )))

	.dataa(\cpu|Add6~18_combout ),
	.datab(\cpu|Add6~22_combout ),
	.datac(\cpu|Add6~20_combout ),
	.datad(\cpu|Add6~16_combout ),
	.cin(gnd),
	.combout(\cpu|next_irq_pending~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_irq_pending~4 .lut_mask = 16'h0001;
defparam \cpu|next_irq_pending~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
fiftyfivenm_lcell_comb \cpu|next_irq_pending~2 (
// Equation(s):
// \cpu|next_irq_pending~2_combout  = (!\cpu|Add6~0_combout  & (!\cpu|Add6~6_combout  & (!\cpu|Add6~4_combout  & !\cpu|Add6~2_combout )))

	.dataa(\cpu|Add6~0_combout ),
	.datab(\cpu|Add6~6_combout ),
	.datac(\cpu|Add6~4_combout ),
	.datad(\cpu|Add6~2_combout ),
	.cin(gnd),
	.combout(\cpu|next_irq_pending~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_irq_pending~2 .lut_mask = 16'h0001;
defparam \cpu|next_irq_pending~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
fiftyfivenm_lcell_comb \cpu|next_irq_pending~6 (
// Equation(s):
// \cpu|next_irq_pending~6_combout  = (\cpu|next_irq_pending~5_combout  & (\cpu|next_irq_pending~3_combout  & (\cpu|next_irq_pending~4_combout  & \cpu|next_irq_pending~2_combout )))

	.dataa(\cpu|next_irq_pending~5_combout ),
	.datab(\cpu|next_irq_pending~3_combout ),
	.datac(\cpu|next_irq_pending~4_combout ),
	.datad(\cpu|next_irq_pending~2_combout ),
	.cin(gnd),
	.combout(\cpu|next_irq_pending~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_irq_pending~6 .lut_mask = 16'h8000;
defparam \cpu|next_irq_pending~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
fiftyfivenm_lcell_comb \cpu|next_irq_pending~7 (
// Equation(s):
// \cpu|next_irq_pending~7_combout  = (!\cpu|Add6~54_combout  & (!\cpu|Add6~48_combout  & (!\cpu|Add6~52_combout  & !\cpu|Add6~50_combout )))

	.dataa(\cpu|Add6~54_combout ),
	.datab(\cpu|Add6~48_combout ),
	.datac(\cpu|Add6~52_combout ),
	.datad(\cpu|Add6~50_combout ),
	.cin(gnd),
	.combout(\cpu|next_irq_pending~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_irq_pending~7 .lut_mask = 16'h0001;
defparam \cpu|next_irq_pending~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
fiftyfivenm_lcell_comb \cpu|next_irq_pending~8 (
// Equation(s):
// \cpu|next_irq_pending~8_combout  = (!\cpu|Add6~58_combout  & (\cpu|next_irq_pending~6_combout  & (!\cpu|Add6~56_combout  & \cpu|next_irq_pending~7_combout )))

	.dataa(\cpu|Add6~58_combout ),
	.datab(\cpu|next_irq_pending~6_combout ),
	.datac(\cpu|Add6~56_combout ),
	.datad(\cpu|next_irq_pending~7_combout ),
	.cin(gnd),
	.combout(\cpu|next_irq_pending~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_irq_pending~8 .lut_mask = 16'h0400;
defparam \cpu|next_irq_pending~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
fiftyfivenm_lcell_comb \cpu|next_irq_pending~12 (
// Equation(s):
// \cpu|next_irq_pending~12_combout  = (\cpu|irq_pending [0]) # ((!\cpu|WideOr25~combout  & (\cpu|next_irq_pending~11_combout  & \cpu|next_irq_pending~8_combout )))

	.dataa(\cpu|WideOr25~combout ),
	.datab(\cpu|next_irq_pending~11_combout ),
	.datac(\cpu|irq_pending [0]),
	.datad(\cpu|next_irq_pending~8_combout ),
	.cin(gnd),
	.combout(\cpu|next_irq_pending~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_irq_pending~12 .lut_mask = 16'hF4F0;
defparam \cpu|next_irq_pending~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N26
fiftyfivenm_lcell_comb \cpu|next_irq_pending~13 (
// Equation(s):
// \cpu|next_irq_pending~13_combout  = (\cpu|next_irq_pending~12_combout  & (((\cpu|irq_mask [0]) # (!\cpu|irq_state [1])) # (!\cpu|cpu_state.cpu_state_fetch~q )))

	.dataa(\cpu|cpu_state.cpu_state_fetch~q ),
	.datab(\cpu|irq_state [1]),
	.datac(\cpu|next_irq_pending~12_combout ),
	.datad(\cpu|irq_mask [0]),
	.cin(gnd),
	.combout(\cpu|next_irq_pending~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_irq_pending~13 .lut_mask = 16'hF070;
defparam \cpu|next_irq_pending~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y10_N27
dffeas \cpu|irq_pending[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|next_irq_pending~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_pending [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_pending[0] .is_wysiwyg = "true";
defparam \cpu|irq_pending[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
fiftyfivenm_lcell_comb \cpu|always18~2 (
// Equation(s):
// \cpu|always18~2_combout  = (\cpu|eoi~1_combout ) # ((\cpu|eoi~0_combout ) # ((\cpu|irq_pending [0] & !\cpu|irq_mask [0])))

	.dataa(\cpu|irq_pending [0]),
	.datab(\cpu|eoi~1_combout ),
	.datac(\cpu|irq_mask [0]),
	.datad(\cpu|eoi~0_combout ),
	.cin(gnd),
	.combout(\cpu|always18~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|always18~2 .lut_mask = 16'hFFCE;
defparam \cpu|always18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N14
fiftyfivenm_lcell_comb \cpu|always18~4 (
// Equation(s):
// \cpu|always18~4_combout  = (\cpu|irq_state [0]) # ((\cpu|irq_state [1]) # ((\cpu|always18~2_combout  & \cpu|always18~3_combout )))

	.dataa(\cpu|always18~2_combout ),
	.datab(\cpu|always18~3_combout ),
	.datac(\cpu|irq_state [0]),
	.datad(\cpu|irq_state [1]),
	.cin(gnd),
	.combout(\cpu|always18~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|always18~4 .lut_mask = 16'hFFF8;
defparam \cpu|always18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N24
fiftyfivenm_lcell_comb \cpu|irq_state~3 (
// Equation(s):
// \cpu|irq_state~3_combout  = (\cpu|cpu_state.cpu_state_fetch~q  & (!\cpu|irq_state [1] & (!\cpu|irq_state [0] & \cpu|always18~4_combout ))) # (!\cpu|cpu_state.cpu_state_fetch~q  & (((\cpu|irq_state [0]))))

	.dataa(\cpu|cpu_state.cpu_state_fetch~q ),
	.datab(\cpu|irq_state [1]),
	.datac(\cpu|irq_state [0]),
	.datad(\cpu|always18~4_combout ),
	.cin(gnd),
	.combout(\cpu|irq_state~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_state~3 .lut_mask = 16'h5250;
defparam \cpu|irq_state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N25
dffeas \cpu|irq_state[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_state[0] .is_wysiwyg = "true";
defparam \cpu|irq_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N12
fiftyfivenm_lcell_comb \cpu|Selector130~4 (
// Equation(s):
// \cpu|Selector130~4_combout  = (\cpu|latched_branch~q  & (\cpu|Add3~52_combout )) # (!\cpu|latched_branch~q  & ((\cpu|latched_store~q  & ((\cpu|Selector130~2_combout ))) # (!\cpu|latched_store~q  & (\cpu|Add3~52_combout ))))

	.dataa(\cpu|latched_branch~q ),
	.datab(\cpu|Add3~52_combout ),
	.datac(\cpu|latched_store~q ),
	.datad(\cpu|Selector130~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector130~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector130~4 .lut_mask = 16'hDC8C;
defparam \cpu|Selector130~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N22
fiftyfivenm_lcell_comb \cpu|Selector130~3 (
// Equation(s):
// \cpu|Selector130~3_combout  = (!\cpu|irq_state [1] & ((\cpu|irq_state [0] & (\cpu|reg_next_pc [27])) # (!\cpu|irq_state [0] & ((\cpu|Selector130~4_combout )))))

	.dataa(\cpu|irq_state [1]),
	.datab(\cpu|irq_state [0]),
	.datac(\cpu|reg_next_pc [27]),
	.datad(\cpu|Selector130~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector130~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector130~3 .lut_mask = 16'h5140;
defparam \cpu|Selector130~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N26
fiftyfivenm_lcell_comb \cpu|cpuregs_rtl_1_bypass[40]~feeder (
// Equation(s):
// \cpu|cpuregs_rtl_1_bypass[40]~feeder_combout  = \cpu|Selector130~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Selector130~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpuregs_rtl_1_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[40]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpuregs_rtl_1_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N27
dffeas \cpu|cpuregs_rtl_1_bypass[40] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|cpuregs_rtl_1_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[40] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N16
fiftyfivenm_lcell_comb \cpu|reg_op2[27]~26 (
// Equation(s):
// \cpu|reg_op2[27]~26_combout  = (\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1_bypass [40])) # (!\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1|auto_generated|ram_block1a27 )))

	.dataa(\cpu|cpuregs_rtl_1_bypass [40]),
	.datab(\cpu|cpuregs~7_combout ),
	.datac(gnd),
	.datad(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\cpu|reg_op2[27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[27]~26 .lut_mask = 16'hBB88;
defparam \cpu|reg_op2[27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N17
dffeas \cpu|reg_op2[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[27]~26_combout ),
	.asdata(\cpu|decoded_imm [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|reg_op2[6]~39_combout ),
	.sload(\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[27] .is_wysiwyg = "true";
defparam \cpu|reg_op2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
fiftyfivenm_lcell_comb \cpu|Selector37~0 (
// Equation(s):
// \cpu|Selector37~0_combout  = (\cpu|mem_wordsize.01~q  & ((\cpu|reg_op2 [11]))) # (!\cpu|mem_wordsize.01~q  & (\cpu|reg_op2 [27]))

	.dataa(\cpu|reg_op2 [27]),
	.datab(\cpu|reg_op2 [11]),
	.datac(gnd),
	.datad(\cpu|mem_wordsize.01~q ),
	.cin(gnd),
	.combout(\cpu|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector37~0 .lut_mask = 16'hCCAA;
defparam \cpu|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N13
dffeas \cpu|mem_wdata[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector37~0_combout ),
	.asdata(\cpu|reg_op2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|mem_wordsize.10~q ),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[27] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N8
fiftyfivenm_lcell_comb \seg2_reg~16 (
// Equation(s):
// \seg2_reg~16_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\cpu|mem_wdata [27] & \pll_inst|altpll_component|auto_generated|wire_pll1_locked ))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\cpu|mem_wdata [27]),
	.datac(gnd),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\seg2_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg~16 .lut_mask = 16'h8800;
defparam \seg2_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N19
dffeas \seg1_reg[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg1_reg[30]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[27]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[27] .is_wysiwyg = "true";
defparam \seg1_reg[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N19
dffeas \seg2_reg[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[29]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[27]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[27] .is_wysiwyg = "true";
defparam \seg2_reg[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N27
dffeas \led_reg[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[27]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[27] .is_wysiwyg = "true";
defparam \led_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N26
fiftyfivenm_lcell_comb \mem_rdata[27]~59 (
// Equation(s):
// \mem_rdata[27]~59_combout  = (\mem_rdata[21]~5_combout  & (((\mem_rdata[21]~3_combout )) # (!\simpleuart|recv_buf_valid~q ))) # (!\mem_rdata[21]~5_combout  & (((led_reg[27] & !\mem_rdata[21]~3_combout ))))

	.dataa(\simpleuart|recv_buf_valid~q ),
	.datab(\mem_rdata[21]~5_combout ),
	.datac(led_reg[27]),
	.datad(\mem_rdata[21]~3_combout ),
	.cin(gnd),
	.combout(\mem_rdata[27]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[27]~59 .lut_mask = 16'hCC74;
defparam \mem_rdata[27]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N18
fiftyfivenm_lcell_comb \mem_rdata[27]~60 (
// Equation(s):
// \mem_rdata[27]~60_combout  = (\mem_rdata[21]~2_combout  & ((\mem_rdata[27]~59_combout  & (seg1_reg[27])) # (!\mem_rdata[27]~59_combout  & ((seg2_reg[27]))))) # (!\mem_rdata[21]~2_combout  & (((\mem_rdata[27]~59_combout ))))

	.dataa(seg1_reg[27]),
	.datab(\mem_rdata[21]~2_combout ),
	.datac(seg2_reg[27]),
	.datad(\mem_rdata[27]~59_combout ),
	.cin(gnd),
	.combout(\mem_rdata[27]~60_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[27]~60 .lut_mask = 16'hBBC0;
defparam \mem_rdata[27]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N28
fiftyfivenm_lcell_comb \mem_rdata[27]~61 (
// Equation(s):
// \mem_rdata[27]~61_combout  = (\mem_rdata[21]~9_combout  & ((\mem_rdata[21]~8_combout  & ((\rom_inst|altsyncram_component|auto_generated|q_a [27]))) # (!\mem_rdata[21]~8_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [27])))) # 
// (!\mem_rdata[21]~9_combout  & (\mem_rdata[21]~8_combout ))

	.dataa(\mem_rdata[21]~9_combout ),
	.datab(\mem_rdata[21]~8_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [27]),
	.datad(\rom_inst|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\mem_rdata[27]~61_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[27]~61 .lut_mask = 16'hEC64;
defparam \mem_rdata[27]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N16
fiftyfivenm_lcell_comb \simpleuart|cfg_divider[27]~feeder (
// Equation(s):
// \simpleuart|cfg_divider[27]~feeder_combout  = \seg2_reg~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\seg2_reg~16_combout ),
	.cin(gnd),
	.combout(\simpleuart|cfg_divider[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|cfg_divider[27]~feeder .lut_mask = 16'hFF00;
defparam \simpleuart|cfg_divider[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N17
dffeas \simpleuart|cfg_divider[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|cfg_divider[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|cfg_divider[29]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [27]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[27] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N14
fiftyfivenm_lcell_comb \mem_rdata[27] (
// Equation(s):
// mem_rdata[27] = (\mem_rdata[27]~61_combout  & (((\simpleuart|cfg_divider [27]) # (!\mem_rdata[21]~10_combout )))) # (!\mem_rdata[27]~61_combout  & (\mem_rdata[27]~60_combout  & ((\mem_rdata[21]~10_combout ))))

	.dataa(\mem_rdata[27]~60_combout ),
	.datab(\mem_rdata[27]~61_combout ),
	.datac(\simpleuart|cfg_divider [27]),
	.datad(\mem_rdata[21]~10_combout ),
	.cin(gnd),
	.combout(mem_rdata[27]),
	.cout());
// synopsys translate_off
defparam \mem_rdata[27] .lut_mask = 16'hE2CC;
defparam \mem_rdata[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N17
dffeas \cpu|mem_16bit_buffer[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(mem_rdata[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|mem_16bit_buffer[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_16bit_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_16bit_buffer[11] .is_wysiwyg = "true";
defparam \cpu|mem_16bit_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N0
fiftyfivenm_lcell_comb \cpu|decoded_rd[4]~3 (
// Equation(s):
// \cpu|decoded_rd[4]~3_combout  = (\cpu|mem_rdata_latched[15]~2_combout  & ((\cpu|mem_16bit_buffer [11]))) # (!\cpu|mem_rdata_latched[15]~2_combout  & (\cpu|mem_la_firstword~2_combout ))

	.dataa(\cpu|mem_rdata_latched[15]~2_combout ),
	.datab(gnd),
	.datac(\cpu|mem_la_firstword~2_combout ),
	.datad(\cpu|mem_16bit_buffer [11]),
	.cin(gnd),
	.combout(\cpu|decoded_rd[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rd[4]~3 .lut_mask = 16'hFA50;
defparam \cpu|decoded_rd[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N16
fiftyfivenm_lcell_comb \cpu|decoded_rd[4]~0 (
// Equation(s):
// \cpu|decoded_rd[4]~0_combout  = (\cpu|decoded_rd[4]~3_combout  & ((\cpu|mem_rdata_latched[15]~2_combout ) # ((\cpu|mem_rdata_latched_noshuffle[27]~8_combout )))) # (!\cpu|decoded_rd[4]~3_combout  & (!\cpu|mem_rdata_latched[15]~2_combout  & 
// ((\cpu|mem_rdata_latched_noshuffle[11]~9_combout ))))

	.dataa(\cpu|decoded_rd[4]~3_combout ),
	.datab(\cpu|mem_rdata_latched[15]~2_combout ),
	.datac(\cpu|mem_rdata_latched_noshuffle[27]~8_combout ),
	.datad(\cpu|mem_rdata_latched_noshuffle[11]~9_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rd[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rd[4]~0 .lut_mask = 16'hB9A8;
defparam \cpu|decoded_rd[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N10
fiftyfivenm_lcell_comb \cpu|Equal23~0 (
// Equation(s):
// \cpu|Equal23~0_combout  = (\cpu|decoded_rd[4]~0_combout  & \cpu|decoded_rd[3]~1_combout )

	.dataa(gnd),
	.datab(\cpu|decoded_rd[4]~0_combout ),
	.datac(gnd),
	.datad(\cpu|decoded_rd[3]~1_combout ),
	.cin(gnd),
	.combout(\cpu|Equal23~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal23~0 .lut_mask = 16'hCC00;
defparam \cpu|Equal23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N30
fiftyfivenm_lcell_comb \cpu|Mux27~10 (
// Equation(s):
// \cpu|Mux27~10_combout  = (\cpu|Equal23~0_combout  & (\cpu|mem_rdata_q[16]~5_combout  & (!\cpu|mem_rdata_q[17]~4_combout  & \cpu|Decoder5~1_combout )))

	.dataa(\cpu|Equal23~0_combout ),
	.datab(\cpu|mem_rdata_q[16]~5_combout ),
	.datac(\cpu|mem_rdata_q[17]~4_combout ),
	.datad(\cpu|Decoder5~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~10 .lut_mask = 16'h0800;
defparam \cpu|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N0
fiftyfivenm_lcell_comb \cpu|Mux27~11 (
// Equation(s):
// \cpu|Mux27~11_combout  = (\cpu|decoded_imm_uj[14]~12_combout  & (\cpu|Mux27~9_combout  & (\cpu|decoded_imm_uj[1]~0_combout ))) # (!\cpu|decoded_imm_uj[14]~12_combout  & (((\cpu|mem_rdata_q[13]~0_combout ))))

	.dataa(\cpu|Mux27~9_combout ),
	.datab(\cpu|decoded_imm_uj[1]~0_combout ),
	.datac(\cpu|decoded_imm_uj[14]~12_combout ),
	.datad(\cpu|mem_rdata_q[13]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~11 .lut_mask = 16'h8F80;
defparam \cpu|Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N12
fiftyfivenm_lcell_comb \cpu|Mux27~4 (
// Equation(s):
// \cpu|Mux27~4_combout  = (\cpu|mem_rdata_q[13]~0_combout  & (((\cpu|mem_rdata_q[17]~4_combout ) # (!\cpu|decoded_rd[3]~1_combout )))) # (!\cpu|mem_rdata_q[13]~0_combout  & (!\cpu|decoded_imm_uj[13]~11_combout  & ((!\cpu|decoded_rd[3]~1_combout ))))

	.dataa(\cpu|decoded_imm_uj[13]~11_combout ),
	.datab(\cpu|mem_rdata_q[13]~0_combout ),
	.datac(\cpu|mem_rdata_q[17]~4_combout ),
	.datad(\cpu|decoded_rd[3]~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~4 .lut_mask = 16'hC0DD;
defparam \cpu|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N14
fiftyfivenm_lcell_comb \cpu|Mux27~13 (
// Equation(s):
// \cpu|Mux27~13_combout  = (\cpu|Mux27~4_combout  & (\cpu|decoded_rd[4]~0_combout  & (!\cpu|decoded_imm_uj[14]~12_combout  & \cpu|decoded_imm_uj[15]~13_combout )))

	.dataa(\cpu|Mux27~4_combout ),
	.datab(\cpu|decoded_rd[4]~0_combout ),
	.datac(\cpu|decoded_imm_uj[14]~12_combout ),
	.datad(\cpu|decoded_imm_uj[15]~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux27~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~13 .lut_mask = 16'h0800;
defparam \cpu|Mux27~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N26
fiftyfivenm_lcell_comb \cpu|Mux27~12 (
// Equation(s):
// \cpu|Mux27~12_combout  = (\cpu|Mux27~10_combout ) # ((\cpu|Mux27~13_combout ) # ((\cpu|Mux27~11_combout  & \cpu|decoded_imm_uj[13]~11_combout )))

	.dataa(\cpu|Mux27~10_combout ),
	.datab(\cpu|Mux27~11_combout ),
	.datac(\cpu|Mux27~13_combout ),
	.datad(\cpu|decoded_imm_uj[13]~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux27~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~12 .lut_mask = 16'hFEFA;
defparam \cpu|Mux27~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N4
fiftyfivenm_lcell_comb \cpu|Mux13~2 (
// Equation(s):
// \cpu|Mux13~2_combout  = (\cpu|mem_xfer~combout  & (\cpu|decoded_imm_uj[13]~11_combout )) # (!\cpu|mem_xfer~combout  & (\cpu|mem_rdata_q [13] & ((\cpu|decoded_imm_uj[13]~11_combout ) # (\cpu|decoded_imm_uj[15]~13_combout ))))

	.dataa(\cpu|decoded_imm_uj[13]~11_combout ),
	.datab(\cpu|mem_xfer~combout ),
	.datac(\cpu|mem_rdata_q [13]),
	.datad(\cpu|decoded_imm_uj[15]~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~2 .lut_mask = 16'hB8A8;
defparam \cpu|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N18
fiftyfivenm_lcell_comb \cpu|Mux13~3 (
// Equation(s):
// \cpu|Mux13~3_combout  = (\cpu|Mux13~2_combout ) # ((\cpu|decoded_imm_uj[14]~12_combout  & !\cpu|decoded_imm_uj[13]~11_combout ))

	.dataa(gnd),
	.datab(\cpu|decoded_imm_uj[14]~12_combout ),
	.datac(\cpu|Mux13~2_combout ),
	.datad(\cpu|decoded_imm_uj[13]~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~3 .lut_mask = 16'hF0FC;
defparam \cpu|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N6
fiftyfivenm_lcell_comb \cpu|Mux57~0 (
// Equation(s):
// \cpu|Mux57~0_combout  = (\cpu|mem_rdata_latched[1]~40_combout  & (((\cpu|mem_rdata_latched[0]~22_combout )))) # (!\cpu|mem_rdata_latched[1]~40_combout  & ((\cpu|mem_rdata_latched[0]~22_combout  & (\cpu|Mux27~12_combout )) # 
// (!\cpu|mem_rdata_latched[0]~22_combout  & ((\cpu|Mux13~3_combout )))))

	.dataa(\cpu|Mux27~12_combout ),
	.datab(\cpu|Mux13~3_combout ),
	.datac(\cpu|mem_rdata_latched[1]~40_combout ),
	.datad(\cpu|mem_rdata_latched[0]~22_combout ),
	.cin(gnd),
	.combout(\cpu|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux57~0 .lut_mask = 16'hFA0C;
defparam \cpu|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N24
fiftyfivenm_lcell_comb \cpu|Mux42~3 (
// Equation(s):
// \cpu|Mux42~3_combout  = (\cpu|decoded_imm_uj[13]~11_combout  & (\cpu|mem_rdata_q[13]~0_combout )) # (!\cpu|decoded_imm_uj[13]~11_combout  & ((\cpu|decoded_imm_uj[14]~12_combout )))

	.dataa(gnd),
	.datab(\cpu|mem_rdata_q[13]~0_combout ),
	.datac(\cpu|decoded_imm_uj[14]~12_combout ),
	.datad(\cpu|decoded_imm_uj[13]~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux42~3 .lut_mask = 16'hCCF0;
defparam \cpu|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N20
fiftyfivenm_lcell_comb \cpu|Mux42~2 (
// Equation(s):
// \cpu|Mux42~2_combout  = (\cpu|Mux42~3_combout ) # ((\cpu|decoded_imm_uj[15]~13_combout  & (!\cpu|mem_rdata_q~32_combout  & \cpu|mem_rdata_q[13]~0_combout )))

	.dataa(\cpu|decoded_imm_uj[15]~13_combout ),
	.datab(\cpu|Mux42~3_combout ),
	.datac(\cpu|mem_rdata_q~32_combout ),
	.datad(\cpu|mem_rdata_q[13]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux42~2 .lut_mask = 16'hCECC;
defparam \cpu|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N8
fiftyfivenm_lcell_comb \cpu|Mux57~1 (
// Equation(s):
// \cpu|Mux57~1_combout  = (\cpu|Mux57~0_combout  & ((\cpu|mem_rdata_q[13]~0_combout ) # ((!\cpu|mem_rdata_latched[1]~40_combout )))) # (!\cpu|Mux57~0_combout  & (((\cpu|mem_rdata_latched[1]~40_combout  & \cpu|Mux42~2_combout ))))

	.dataa(\cpu|Mux57~0_combout ),
	.datab(\cpu|mem_rdata_q[13]~0_combout ),
	.datac(\cpu|mem_rdata_latched[1]~40_combout ),
	.datad(\cpu|Mux42~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux57~1 .lut_mask = 16'hDA8A;
defparam \cpu|Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N17
dffeas \cpu|mem_rdata_q[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_rdata_q[13]~0_combout ),
	.asdata(\cpu|Mux57~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[13] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N12
fiftyfivenm_lcell_comb \cpu|instr_sh~0 (
// Equation(s):
// \cpu|instr_sh~0_combout  = (!\cpu|mem_rdata_q [13] & (\cpu|mem_rdata_q [12] & (!\cpu|mem_rdata_q [14] & \cpu|is_sb_sh_sw~q )))

	.dataa(\cpu|mem_rdata_q [13]),
	.datab(\cpu|mem_rdata_q [12]),
	.datac(\cpu|mem_rdata_q [14]),
	.datad(\cpu|is_sb_sh_sw~q ),
	.cin(gnd),
	.combout(\cpu|instr_sh~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_sh~0 .lut_mask = 16'h0400;
defparam \cpu|instr_sh~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N13
dffeas \cpu|instr_sh (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_sh~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_sh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_sh .is_wysiwyg = "true";
defparam \cpu|instr_sh .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
fiftyfivenm_lcell_comb \cpu|mem_wordsize~7 (
// Equation(s):
// \cpu|mem_wordsize~7_combout  = (\cpu|cpu_state.cpu_state_ldmem~q  & (\cpu|instr_sh~q  & \cpu|cpu_state.cpu_state_stmem~q ))

	.dataa(gnd),
	.datab(\cpu|cpu_state.cpu_state_ldmem~q ),
	.datac(\cpu|instr_sh~q ),
	.datad(\cpu|cpu_state.cpu_state_stmem~q ),
	.cin(gnd),
	.combout(\cpu|mem_wordsize~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wordsize~7 .lut_mask = 16'hC000;
defparam \cpu|mem_wordsize~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
fiftyfivenm_lcell_comb \cpu|mem_wordsize~8 (
// Equation(s):
// \cpu|mem_wordsize~8_combout  = (\cpu|mem_wordsize~7_combout ) # ((!\cpu|cpu_state.cpu_state_ldmem~q  & ((\cpu|instr_lh~q ) # (\cpu|instr_lhu~q ))))

	.dataa(\cpu|mem_wordsize~7_combout ),
	.datab(\cpu|instr_lh~q ),
	.datac(\cpu|instr_lhu~q ),
	.datad(\cpu|cpu_state.cpu_state_ldmem~q ),
	.cin(gnd),
	.combout(\cpu|mem_wordsize~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wordsize~8 .lut_mask = 16'hAAFE;
defparam \cpu|mem_wordsize~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N19
dffeas \cpu|mem_wordsize.01 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_wordsize~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_wordsize~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wordsize.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wordsize.01 .is_wysiwyg = "true";
defparam \cpu|mem_wordsize.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
fiftyfivenm_lcell_comb \cpu|Selector34~0 (
// Equation(s):
// \cpu|Selector34~0_combout  = (\cpu|mem_wordsize.01~q  & (\cpu|reg_op2 [14])) # (!\cpu|mem_wordsize.01~q  & ((\cpu|reg_op2 [30])))

	.dataa(\cpu|mem_wordsize.01~q ),
	.datab(\cpu|reg_op2 [14]),
	.datac(gnd),
	.datad(\cpu|reg_op2 [30]),
	.cin(gnd),
	.combout(\cpu|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector34~0 .lut_mask = 16'hDD88;
defparam \cpu|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N25
dffeas \cpu|mem_wdata[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector34~0_combout ),
	.asdata(\cpu|reg_op2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|mem_wordsize.10~q ),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[30] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N2
fiftyfivenm_lcell_comb \seg2_reg~13 (
// Equation(s):
// \seg2_reg~13_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\cpu|mem_wdata [30] & \pll_inst|altpll_component|auto_generated|wire_pll1_locked ))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\cpu|mem_wdata [30]),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\seg2_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg~13 .lut_mask = 16'hA000;
defparam \seg2_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N11
dffeas \simpleuart|cfg_divider[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simpleuart|cfg_divider[29]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [30]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[30] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N12
fiftyfivenm_lcell_comb \seg2_reg~14 (
// Equation(s):
// \seg2_reg~14_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\cpu|mem_wdata [29] & \pll_inst|altpll_component|auto_generated|wire_pll1_locked ))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\cpu|mem_wdata [29]),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\seg2_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg~14 .lut_mask = 16'hA000;
defparam \seg2_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N20
fiftyfivenm_lcell_comb \simpleuart|cfg_divider[29]~feeder (
// Equation(s):
// \simpleuart|cfg_divider[29]~feeder_combout  = \seg2_reg~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\seg2_reg~14_combout ),
	.cin(gnd),
	.combout(\simpleuart|cfg_divider[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|cfg_divider[29]~feeder .lut_mask = 16'hFF00;
defparam \simpleuart|cfg_divider[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N21
dffeas \simpleuart|cfg_divider[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|cfg_divider[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|cfg_divider[29]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [29]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[29] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N14
fiftyfivenm_lcell_comb \seg2_reg~15 (
// Equation(s):
// \seg2_reg~15_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\cpu|mem_wdata [28] & \pll_inst|altpll_component|auto_generated|wire_pll1_locked ))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\cpu|mem_wdata [28]),
	.datac(gnd),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\seg2_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg~15 .lut_mask = 16'h8800;
defparam \seg2_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N31
dffeas \simpleuart|cfg_divider[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simpleuart|cfg_divider[29]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [28]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[28] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N26
fiftyfivenm_lcell_comb \seg2_reg~21 (
// Equation(s):
// \seg2_reg~21_combout  = (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & \cpu|mem_wdata [22]))

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(gnd),
	.datad(\cpu|mem_wdata [22]),
	.cin(gnd),
	.combout(\seg2_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg~21 .lut_mask = 16'h8800;
defparam \seg2_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N26
fiftyfivenm_lcell_comb \simpleuart|cfg_divider[22]~feeder (
// Equation(s):
// \simpleuart|cfg_divider[22]~feeder_combout  = \seg2_reg~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\seg2_reg~21_combout ),
	.cin(gnd),
	.combout(\simpleuart|cfg_divider[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|cfg_divider[22]~feeder .lut_mask = 16'hFF00;
defparam \simpleuart|cfg_divider[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y2_N27
dffeas \simpleuart|cfg_divider[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|cfg_divider[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|cfg_divider[23]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [22]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[22] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N4
fiftyfivenm_lcell_comb \led_reg~9 (
// Equation(s):
// \led_reg~9_combout  = ((\cpu|mem_wdata [1]) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(gnd),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\cpu|mem_wdata [1]),
	.cin(gnd),
	.combout(\led_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~9 .lut_mask = 16'hFF3F;
defparam \led_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N5
dffeas \simpleuart|cfg_divider[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|cfg_divider[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [1]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[1] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N2
fiftyfivenm_lcell_comb \simpleuart|LessThan0~1 (
// Equation(s):
// \simpleuart|LessThan0~1_cout  = CARRY((\simpleuart|recv_divcnt [0] & !\simpleuart|cfg_divider [1]))

	.dataa(\simpleuart|recv_divcnt [0]),
	.datab(\simpleuart|cfg_divider [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\simpleuart|LessThan0~1_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~1 .lut_mask = 16'h0022;
defparam \simpleuart|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N4
fiftyfivenm_lcell_comb \simpleuart|LessThan0~3 (
// Equation(s):
// \simpleuart|LessThan0~3_cout  = CARRY((\simpleuart|recv_divcnt [1] & (\simpleuart|cfg_divider [2] & !\simpleuart|LessThan0~1_cout )) # (!\simpleuart|recv_divcnt [1] & ((\simpleuart|cfg_divider [2]) # (!\simpleuart|LessThan0~1_cout ))))

	.dataa(\simpleuart|recv_divcnt [1]),
	.datab(\simpleuart|cfg_divider [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan0~1_cout ),
	.combout(),
	.cout(\simpleuart|LessThan0~3_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~3 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N6
fiftyfivenm_lcell_comb \simpleuart|LessThan0~5 (
// Equation(s):
// \simpleuart|LessThan0~5_cout  = CARRY((\simpleuart|cfg_divider [3] & (\simpleuart|recv_divcnt [2] & !\simpleuart|LessThan0~3_cout )) # (!\simpleuart|cfg_divider [3] & ((\simpleuart|recv_divcnt [2]) # (!\simpleuart|LessThan0~3_cout ))))

	.dataa(\simpleuart|cfg_divider [3]),
	.datab(\simpleuart|recv_divcnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan0~3_cout ),
	.combout(),
	.cout(\simpleuart|LessThan0~5_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~5 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N8
fiftyfivenm_lcell_comb \simpleuart|LessThan0~7 (
// Equation(s):
// \simpleuart|LessThan0~7_cout  = CARRY((\simpleuart|recv_divcnt [3] & (\simpleuart|cfg_divider [4] & !\simpleuart|LessThan0~5_cout )) # (!\simpleuart|recv_divcnt [3] & ((\simpleuart|cfg_divider [4]) # (!\simpleuart|LessThan0~5_cout ))))

	.dataa(\simpleuart|recv_divcnt [3]),
	.datab(\simpleuart|cfg_divider [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan0~5_cout ),
	.combout(),
	.cout(\simpleuart|LessThan0~7_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~7 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N10
fiftyfivenm_lcell_comb \simpleuart|LessThan0~9 (
// Equation(s):
// \simpleuart|LessThan0~9_cout  = CARRY((\simpleuart|recv_divcnt [4] & ((!\simpleuart|LessThan0~7_cout ) # (!\simpleuart|cfg_divider [5]))) # (!\simpleuart|recv_divcnt [4] & (!\simpleuart|cfg_divider [5] & !\simpleuart|LessThan0~7_cout )))

	.dataa(\simpleuart|recv_divcnt [4]),
	.datab(\simpleuart|cfg_divider [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan0~7_cout ),
	.combout(),
	.cout(\simpleuart|LessThan0~9_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~9 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N12
fiftyfivenm_lcell_comb \simpleuart|LessThan0~11 (
// Equation(s):
// \simpleuart|LessThan0~11_cout  = CARRY((\simpleuart|cfg_divider [6] & ((!\simpleuart|LessThan0~9_cout ) # (!\simpleuart|recv_divcnt [5]))) # (!\simpleuart|cfg_divider [6] & (!\simpleuart|recv_divcnt [5] & !\simpleuart|LessThan0~9_cout )))

	.dataa(\simpleuart|cfg_divider [6]),
	.datab(\simpleuart|recv_divcnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan0~9_cout ),
	.combout(),
	.cout(\simpleuart|LessThan0~11_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~11 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N14
fiftyfivenm_lcell_comb \simpleuart|LessThan0~13 (
// Equation(s):
// \simpleuart|LessThan0~13_cout  = CARRY((\simpleuart|recv_divcnt [6] & ((!\simpleuart|LessThan0~11_cout ) # (!\simpleuart|cfg_divider [7]))) # (!\simpleuart|recv_divcnt [6] & (!\simpleuart|cfg_divider [7] & !\simpleuart|LessThan0~11_cout )))

	.dataa(\simpleuart|recv_divcnt [6]),
	.datab(\simpleuart|cfg_divider [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan0~11_cout ),
	.combout(),
	.cout(\simpleuart|LessThan0~13_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~13 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N16
fiftyfivenm_lcell_comb \simpleuart|LessThan0~15 (
// Equation(s):
// \simpleuart|LessThan0~15_cout  = CARRY((\simpleuart|cfg_divider [8] & ((!\simpleuart|LessThan0~13_cout ) # (!\simpleuart|recv_divcnt [7]))) # (!\simpleuart|cfg_divider [8] & (!\simpleuart|recv_divcnt [7] & !\simpleuart|LessThan0~13_cout )))

	.dataa(\simpleuart|cfg_divider [8]),
	.datab(\simpleuart|recv_divcnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan0~13_cout ),
	.combout(),
	.cout(\simpleuart|LessThan0~15_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~15 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N18
fiftyfivenm_lcell_comb \simpleuart|LessThan0~17 (
// Equation(s):
// \simpleuart|LessThan0~17_cout  = CARRY((\simpleuart|cfg_divider [9] & (\simpleuart|recv_divcnt [8] & !\simpleuart|LessThan0~15_cout )) # (!\simpleuart|cfg_divider [9] & ((\simpleuart|recv_divcnt [8]) # (!\simpleuart|LessThan0~15_cout ))))

	.dataa(\simpleuart|cfg_divider [9]),
	.datab(\simpleuart|recv_divcnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan0~15_cout ),
	.combout(),
	.cout(\simpleuart|LessThan0~17_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~17 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N20
fiftyfivenm_lcell_comb \simpleuart|LessThan0~19 (
// Equation(s):
// \simpleuart|LessThan0~19_cout  = CARRY((\simpleuart|cfg_divider [10] & ((!\simpleuart|LessThan0~17_cout ) # (!\simpleuart|recv_divcnt [9]))) # (!\simpleuart|cfg_divider [10] & (!\simpleuart|recv_divcnt [9] & !\simpleuart|LessThan0~17_cout )))

	.dataa(\simpleuart|cfg_divider [10]),
	.datab(\simpleuart|recv_divcnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan0~17_cout ),
	.combout(),
	.cout(\simpleuart|LessThan0~19_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~19 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N22
fiftyfivenm_lcell_comb \simpleuart|LessThan0~21 (
// Equation(s):
// \simpleuart|LessThan0~21_cout  = CARRY((\simpleuart|recv_divcnt [10] & ((!\simpleuart|LessThan0~19_cout ) # (!\simpleuart|cfg_divider [11]))) # (!\simpleuart|recv_divcnt [10] & (!\simpleuart|cfg_divider [11] & !\simpleuart|LessThan0~19_cout )))

	.dataa(\simpleuart|recv_divcnt [10]),
	.datab(\simpleuart|cfg_divider [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan0~19_cout ),
	.combout(),
	.cout(\simpleuart|LessThan0~21_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~21 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N24
fiftyfivenm_lcell_comb \simpleuart|LessThan0~23 (
// Equation(s):
// \simpleuart|LessThan0~23_cout  = CARRY((\simpleuart|cfg_divider [12] & ((!\simpleuart|LessThan0~21_cout ) # (!\simpleuart|recv_divcnt [11]))) # (!\simpleuart|cfg_divider [12] & (!\simpleuart|recv_divcnt [11] & !\simpleuart|LessThan0~21_cout )))

	.dataa(\simpleuart|cfg_divider [12]),
	.datab(\simpleuart|recv_divcnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan0~21_cout ),
	.combout(),
	.cout(\simpleuart|LessThan0~23_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~23 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N26
fiftyfivenm_lcell_comb \simpleuart|LessThan0~25 (
// Equation(s):
// \simpleuart|LessThan0~25_cout  = CARRY((\simpleuart|recv_divcnt [12] & ((!\simpleuart|LessThan0~23_cout ) # (!\simpleuart|cfg_divider [13]))) # (!\simpleuart|recv_divcnt [12] & (!\simpleuart|cfg_divider [13] & !\simpleuart|LessThan0~23_cout )))

	.dataa(\simpleuart|recv_divcnt [12]),
	.datab(\simpleuart|cfg_divider [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan0~23_cout ),
	.combout(),
	.cout(\simpleuart|LessThan0~25_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~25 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N28
fiftyfivenm_lcell_comb \simpleuart|LessThan0~27 (
// Equation(s):
// \simpleuart|LessThan0~27_cout  = CARRY((\simpleuart|cfg_divider [14] & ((!\simpleuart|LessThan0~25_cout ) # (!\simpleuart|recv_divcnt [13]))) # (!\simpleuart|cfg_divider [14] & (!\simpleuart|recv_divcnt [13] & !\simpleuart|LessThan0~25_cout )))

	.dataa(\simpleuart|cfg_divider [14]),
	.datab(\simpleuart|recv_divcnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan0~25_cout ),
	.combout(),
	.cout(\simpleuart|LessThan0~27_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~27 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N30
fiftyfivenm_lcell_comb \simpleuart|LessThan0~29 (
// Equation(s):
// \simpleuart|LessThan0~29_cout  = CARRY((\simpleuart|recv_divcnt [14] & ((!\simpleuart|LessThan0~27_cout ) # (!\simpleuart|cfg_divider [15]))) # (!\simpleuart|recv_divcnt [14] & (!\simpleuart|cfg_divider [15] & !\simpleuart|LessThan0~27_cout )))

	.dataa(\simpleuart|recv_divcnt [14]),
	.datab(\simpleuart|cfg_divider [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan0~27_cout ),
	.combout(),
	.cout(\simpleuart|LessThan0~29_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~29 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N0
fiftyfivenm_lcell_comb \simpleuart|LessThan0~31 (
// Equation(s):
// \simpleuart|LessThan0~31_cout  = CARRY((\simpleuart|recv_divcnt [15] & (\simpleuart|cfg_divider [16] & !\simpleuart|LessThan0~29_cout )) # (!\simpleuart|recv_divcnt [15] & ((\simpleuart|cfg_divider [16]) # (!\simpleuart|LessThan0~29_cout ))))

	.dataa(\simpleuart|recv_divcnt [15]),
	.datab(\simpleuart|cfg_divider [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan0~29_cout ),
	.combout(),
	.cout(\simpleuart|LessThan0~31_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~31 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N2
fiftyfivenm_lcell_comb \simpleuart|LessThan0~33 (
// Equation(s):
// \simpleuart|LessThan0~33_cout  = CARRY((\simpleuart|cfg_divider [17] & (\simpleuart|recv_divcnt [16] & !\simpleuart|LessThan0~31_cout )) # (!\simpleuart|cfg_divider [17] & ((\simpleuart|recv_divcnt [16]) # (!\simpleuart|LessThan0~31_cout ))))

	.dataa(\simpleuart|cfg_divider [17]),
	.datab(\simpleuart|recv_divcnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan0~31_cout ),
	.combout(),
	.cout(\simpleuart|LessThan0~33_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~33 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N4
fiftyfivenm_lcell_comb \simpleuart|LessThan0~35 (
// Equation(s):
// \simpleuart|LessThan0~35_cout  = CARRY((\simpleuart|cfg_divider [18] & ((!\simpleuart|LessThan0~33_cout ) # (!\simpleuart|recv_divcnt [17]))) # (!\simpleuart|cfg_divider [18] & (!\simpleuart|recv_divcnt [17] & !\simpleuart|LessThan0~33_cout )))

	.dataa(\simpleuart|cfg_divider [18]),
	.datab(\simpleuart|recv_divcnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan0~33_cout ),
	.combout(),
	.cout(\simpleuart|LessThan0~35_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~35 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N6
fiftyfivenm_lcell_comb \simpleuart|LessThan0~37 (
// Equation(s):
// \simpleuart|LessThan0~37_cout  = CARRY((\simpleuart|recv_divcnt [18] & ((!\simpleuart|LessThan0~35_cout ) # (!\simpleuart|cfg_divider [19]))) # (!\simpleuart|recv_divcnt [18] & (!\simpleuart|cfg_divider [19] & !\simpleuart|LessThan0~35_cout )))

	.dataa(\simpleuart|recv_divcnt [18]),
	.datab(\simpleuart|cfg_divider [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan0~35_cout ),
	.combout(),
	.cout(\simpleuart|LessThan0~37_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~37 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N8
fiftyfivenm_lcell_comb \simpleuart|LessThan0~39 (
// Equation(s):
// \simpleuart|LessThan0~39_cout  = CARRY((\simpleuart|recv_divcnt [19] & (\simpleuart|cfg_divider [20] & !\simpleuart|LessThan0~37_cout )) # (!\simpleuart|recv_divcnt [19] & ((\simpleuart|cfg_divider [20]) # (!\simpleuart|LessThan0~37_cout ))))

	.dataa(\simpleuart|recv_divcnt [19]),
	.datab(\simpleuart|cfg_divider [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan0~37_cout ),
	.combout(),
	.cout(\simpleuart|LessThan0~39_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~39 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N10
fiftyfivenm_lcell_comb \simpleuart|LessThan0~41 (
// Equation(s):
// \simpleuart|LessThan0~41_cout  = CARRY((\simpleuart|cfg_divider [21] & (\simpleuart|recv_divcnt [20] & !\simpleuart|LessThan0~39_cout )) # (!\simpleuart|cfg_divider [21] & ((\simpleuart|recv_divcnt [20]) # (!\simpleuart|LessThan0~39_cout ))))

	.dataa(\simpleuart|cfg_divider [21]),
	.datab(\simpleuart|recv_divcnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan0~39_cout ),
	.combout(),
	.cout(\simpleuart|LessThan0~41_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~41 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N12
fiftyfivenm_lcell_comb \simpleuart|LessThan0~43 (
// Equation(s):
// \simpleuart|LessThan0~43_cout  = CARRY((\simpleuart|recv_divcnt [21] & (\simpleuart|cfg_divider [22] & !\simpleuart|LessThan0~41_cout )) # (!\simpleuart|recv_divcnt [21] & ((\simpleuart|cfg_divider [22]) # (!\simpleuart|LessThan0~41_cout ))))

	.dataa(\simpleuart|recv_divcnt [21]),
	.datab(\simpleuart|cfg_divider [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan0~41_cout ),
	.combout(),
	.cout(\simpleuart|LessThan0~43_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~43 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N14
fiftyfivenm_lcell_comb \simpleuart|LessThan0~45 (
// Equation(s):
// \simpleuart|LessThan0~45_cout  = CARRY((\simpleuart|cfg_divider [23] & (\simpleuart|recv_divcnt [22] & !\simpleuart|LessThan0~43_cout )) # (!\simpleuart|cfg_divider [23] & ((\simpleuart|recv_divcnt [22]) # (!\simpleuart|LessThan0~43_cout ))))

	.dataa(\simpleuart|cfg_divider [23]),
	.datab(\simpleuart|recv_divcnt [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan0~43_cout ),
	.combout(),
	.cout(\simpleuart|LessThan0~45_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~45 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N16
fiftyfivenm_lcell_comb \simpleuart|LessThan0~47 (
// Equation(s):
// \simpleuart|LessThan0~47_cout  = CARRY((\simpleuart|recv_divcnt [23] & (\simpleuart|cfg_divider [24] & !\simpleuart|LessThan0~45_cout )) # (!\simpleuart|recv_divcnt [23] & ((\simpleuart|cfg_divider [24]) # (!\simpleuart|LessThan0~45_cout ))))

	.dataa(\simpleuart|recv_divcnt [23]),
	.datab(\simpleuart|cfg_divider [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan0~45_cout ),
	.combout(),
	.cout(\simpleuart|LessThan0~47_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~47 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N18
fiftyfivenm_lcell_comb \simpleuart|LessThan0~49 (
// Equation(s):
// \simpleuart|LessThan0~49_cout  = CARRY((\simpleuart|cfg_divider [25] & (\simpleuart|recv_divcnt [24] & !\simpleuart|LessThan0~47_cout )) # (!\simpleuart|cfg_divider [25] & ((\simpleuart|recv_divcnt [24]) # (!\simpleuart|LessThan0~47_cout ))))

	.dataa(\simpleuart|cfg_divider [25]),
	.datab(\simpleuart|recv_divcnt [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan0~47_cout ),
	.combout(),
	.cout(\simpleuart|LessThan0~49_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~49 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N20
fiftyfivenm_lcell_comb \simpleuart|LessThan0~51 (
// Equation(s):
// \simpleuart|LessThan0~51_cout  = CARRY((\simpleuart|recv_divcnt [25] & (\simpleuart|cfg_divider [26] & !\simpleuart|LessThan0~49_cout )) # (!\simpleuart|recv_divcnt [25] & ((\simpleuart|cfg_divider [26]) # (!\simpleuart|LessThan0~49_cout ))))

	.dataa(\simpleuart|recv_divcnt [25]),
	.datab(\simpleuart|cfg_divider [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan0~49_cout ),
	.combout(),
	.cout(\simpleuart|LessThan0~51_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~51 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N22
fiftyfivenm_lcell_comb \simpleuart|LessThan0~53 (
// Equation(s):
// \simpleuart|LessThan0~53_cout  = CARRY((\simpleuart|cfg_divider [27] & (\simpleuart|recv_divcnt [26] & !\simpleuart|LessThan0~51_cout )) # (!\simpleuart|cfg_divider [27] & ((\simpleuart|recv_divcnt [26]) # (!\simpleuart|LessThan0~51_cout ))))

	.dataa(\simpleuart|cfg_divider [27]),
	.datab(\simpleuart|recv_divcnt [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan0~51_cout ),
	.combout(),
	.cout(\simpleuart|LessThan0~53_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~53 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N24
fiftyfivenm_lcell_comb \simpleuart|LessThan0~55 (
// Equation(s):
// \simpleuart|LessThan0~55_cout  = CARRY((\simpleuart|recv_divcnt [27] & (\simpleuart|cfg_divider [28] & !\simpleuart|LessThan0~53_cout )) # (!\simpleuart|recv_divcnt [27] & ((\simpleuart|cfg_divider [28]) # (!\simpleuart|LessThan0~53_cout ))))

	.dataa(\simpleuart|recv_divcnt [27]),
	.datab(\simpleuart|cfg_divider [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan0~53_cout ),
	.combout(),
	.cout(\simpleuart|LessThan0~55_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~55 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N26
fiftyfivenm_lcell_comb \simpleuart|LessThan0~57 (
// Equation(s):
// \simpleuart|LessThan0~57_cout  = CARRY((\simpleuart|recv_divcnt [28] & ((!\simpleuart|LessThan0~55_cout ) # (!\simpleuart|cfg_divider [29]))) # (!\simpleuart|recv_divcnt [28] & (!\simpleuart|cfg_divider [29] & !\simpleuart|LessThan0~55_cout )))

	.dataa(\simpleuart|recv_divcnt [28]),
	.datab(\simpleuart|cfg_divider [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan0~55_cout ),
	.combout(),
	.cout(\simpleuart|LessThan0~57_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~57 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N28
fiftyfivenm_lcell_comb \simpleuart|LessThan0~59 (
// Equation(s):
// \simpleuart|LessThan0~59_cout  = CARRY((\simpleuart|cfg_divider [30] & ((!\simpleuart|LessThan0~57_cout ) # (!\simpleuart|recv_divcnt [29]))) # (!\simpleuart|cfg_divider [30] & (!\simpleuart|recv_divcnt [29] & !\simpleuart|LessThan0~57_cout )))

	.dataa(\simpleuart|cfg_divider [30]),
	.datab(\simpleuart|recv_divcnt [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan0~57_cout ),
	.combout(),
	.cout(\simpleuart|LessThan0~59_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan0~59 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N30
fiftyfivenm_lcell_comb \simpleuart|LessThan0~60 (
// Equation(s):
// \simpleuart|LessThan0~60_combout  = (\simpleuart|cfg_divider [31] & (!\simpleuart|LessThan0~59_cout  & \simpleuart|recv_divcnt [30])) # (!\simpleuart|cfg_divider [31] & ((\simpleuart|recv_divcnt [30]) # (!\simpleuart|LessThan0~59_cout )))

	.dataa(\simpleuart|cfg_divider [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\simpleuart|recv_divcnt [30]),
	.cin(\simpleuart|LessThan0~59_cout ),
	.combout(\simpleuart|LessThan0~60_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|LessThan0~60 .lut_mask = 16'h5F05;
defparam \simpleuart|LessThan0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N12
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[10]~98 (
// Equation(s):
// \simpleuart|recv_divcnt[10]~98_combout  = (\simpleuart|recv_state[0]~20_combout  & ((\simpleuart|LessThan0~60_combout ))) # (!\simpleuart|recv_state[0]~20_combout  & (\simpleuart|LessThan1~62_combout ))

	.dataa(\simpleuart|LessThan1~62_combout ),
	.datab(gnd),
	.datac(\simpleuart|LessThan0~60_combout ),
	.datad(\simpleuart|recv_state[0]~20_combout ),
	.cin(gnd),
	.combout(\simpleuart|recv_divcnt[10]~98_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_divcnt[10]~98 .lut_mask = 16'hF0AA;
defparam \simpleuart|recv_divcnt[10]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N12
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[10]~99 (
// Equation(s):
// \simpleuart|recv_divcnt[10]~99_combout  = (\simpleuart|recv_state [2]) # (\simpleuart|recv_state [0])

	.dataa(\simpleuart|recv_state [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\simpleuart|recv_state [0]),
	.cin(gnd),
	.combout(\simpleuart|recv_divcnt[10]~99_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_divcnt[10]~99 .lut_mask = 16'hFFAA;
defparam \simpleuart|recv_divcnt[10]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N30
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[10]~100 (
// Equation(s):
// \simpleuart|recv_divcnt[10]~100_combout  = (\simpleuart|recv_divcnt[10]~98_combout  & (\simpleuart|recv_state [1] & (\simpleuart|recv_state [3] & !\simpleuart|recv_divcnt[10]~99_combout ))) # (!\simpleuart|recv_divcnt[10]~98_combout  & 
// ((\simpleuart|recv_state [1]) # ((\simpleuart|recv_state [3]) # (\simpleuart|recv_divcnt[10]~99_combout ))))

	.dataa(\simpleuart|recv_divcnt[10]~98_combout ),
	.datab(\simpleuart|recv_state [1]),
	.datac(\simpleuart|recv_state [3]),
	.datad(\simpleuart|recv_divcnt[10]~99_combout ),
	.cin(gnd),
	.combout(\simpleuart|recv_divcnt[10]~100_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_divcnt[10]~100 .lut_mask = 16'h55D4;
defparam \simpleuart|recv_divcnt[10]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N18
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[10]~101 (
// Equation(s):
// \simpleuart|recv_divcnt[10]~101_combout  = (((!\simpleuart|recv_divcnt[10]~100_combout  & !\simpleuart|recv_buf_valid~q )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\simpleuart|recv_divcnt[10]~100_combout ),
	.datad(\simpleuart|recv_buf_valid~q ),
	.cin(gnd),
	.combout(\simpleuart|recv_divcnt[10]~101_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_divcnt[10]~101 .lut_mask = 16'h777F;
defparam \simpleuart|recv_divcnt[10]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N1
dffeas \simpleuart|recv_divcnt[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[0]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[0] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N2
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[1]~36 (
// Equation(s):
// \simpleuart|recv_divcnt[1]~36_combout  = (\simpleuart|recv_divcnt [1] & (!\simpleuart|recv_divcnt[0]~35 )) # (!\simpleuart|recv_divcnt [1] & ((\simpleuart|recv_divcnt[0]~35 ) # (GND)))
// \simpleuart|recv_divcnt[1]~37  = CARRY((!\simpleuart|recv_divcnt[0]~35 ) # (!\simpleuart|recv_divcnt [1]))

	.dataa(gnd),
	.datab(\simpleuart|recv_divcnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[0]~35 ),
	.combout(\simpleuart|recv_divcnt[1]~36_combout ),
	.cout(\simpleuart|recv_divcnt[1]~37 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[1]~36 .lut_mask = 16'h3C3F;
defparam \simpleuart|recv_divcnt[1]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y5_N3
dffeas \simpleuart|recv_divcnt[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[1]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[1] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N4
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[2]~38 (
// Equation(s):
// \simpleuart|recv_divcnt[2]~38_combout  = (\simpleuart|recv_divcnt [2] & (\simpleuart|recv_divcnt[1]~37  $ (GND))) # (!\simpleuart|recv_divcnt [2] & (!\simpleuart|recv_divcnt[1]~37  & VCC))
// \simpleuart|recv_divcnt[2]~39  = CARRY((\simpleuart|recv_divcnt [2] & !\simpleuart|recv_divcnt[1]~37 ))

	.dataa(gnd),
	.datab(\simpleuart|recv_divcnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[1]~37 ),
	.combout(\simpleuart|recv_divcnt[2]~38_combout ),
	.cout(\simpleuart|recv_divcnt[2]~39 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[2]~38 .lut_mask = 16'hC30C;
defparam \simpleuart|recv_divcnt[2]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y5_N5
dffeas \simpleuart|recv_divcnt[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[2]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[2] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N6
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[3]~40 (
// Equation(s):
// \simpleuart|recv_divcnt[3]~40_combout  = (\simpleuart|recv_divcnt [3] & (!\simpleuart|recv_divcnt[2]~39 )) # (!\simpleuart|recv_divcnt [3] & ((\simpleuart|recv_divcnt[2]~39 ) # (GND)))
// \simpleuart|recv_divcnt[3]~41  = CARRY((!\simpleuart|recv_divcnt[2]~39 ) # (!\simpleuart|recv_divcnt [3]))

	.dataa(\simpleuart|recv_divcnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[2]~39 ),
	.combout(\simpleuart|recv_divcnt[3]~40_combout ),
	.cout(\simpleuart|recv_divcnt[3]~41 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[3]~40 .lut_mask = 16'h5A5F;
defparam \simpleuart|recv_divcnt[3]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y5_N7
dffeas \simpleuart|recv_divcnt[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[3]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[3] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N8
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[4]~42 (
// Equation(s):
// \simpleuart|recv_divcnt[4]~42_combout  = (\simpleuart|recv_divcnt [4] & (\simpleuart|recv_divcnt[3]~41  $ (GND))) # (!\simpleuart|recv_divcnt [4] & (!\simpleuart|recv_divcnt[3]~41  & VCC))
// \simpleuart|recv_divcnt[4]~43  = CARRY((\simpleuart|recv_divcnt [4] & !\simpleuart|recv_divcnt[3]~41 ))

	.dataa(gnd),
	.datab(\simpleuart|recv_divcnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[3]~41 ),
	.combout(\simpleuart|recv_divcnt[4]~42_combout ),
	.cout(\simpleuart|recv_divcnt[4]~43 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[4]~42 .lut_mask = 16'hC30C;
defparam \simpleuart|recv_divcnt[4]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y5_N9
dffeas \simpleuart|recv_divcnt[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[4]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[4] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N10
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[5]~44 (
// Equation(s):
// \simpleuart|recv_divcnt[5]~44_combout  = (\simpleuart|recv_divcnt [5] & (!\simpleuart|recv_divcnt[4]~43 )) # (!\simpleuart|recv_divcnt [5] & ((\simpleuart|recv_divcnt[4]~43 ) # (GND)))
// \simpleuart|recv_divcnt[5]~45  = CARRY((!\simpleuart|recv_divcnt[4]~43 ) # (!\simpleuart|recv_divcnt [5]))

	.dataa(\simpleuart|recv_divcnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[4]~43 ),
	.combout(\simpleuart|recv_divcnt[5]~44_combout ),
	.cout(\simpleuart|recv_divcnt[5]~45 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[5]~44 .lut_mask = 16'h5A5F;
defparam \simpleuart|recv_divcnt[5]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y5_N11
dffeas \simpleuart|recv_divcnt[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[5]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[5] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N12
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[6]~46 (
// Equation(s):
// \simpleuart|recv_divcnt[6]~46_combout  = (\simpleuart|recv_divcnt [6] & (\simpleuart|recv_divcnt[5]~45  $ (GND))) # (!\simpleuart|recv_divcnt [6] & (!\simpleuart|recv_divcnt[5]~45  & VCC))
// \simpleuart|recv_divcnt[6]~47  = CARRY((\simpleuart|recv_divcnt [6] & !\simpleuart|recv_divcnt[5]~45 ))

	.dataa(\simpleuart|recv_divcnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[5]~45 ),
	.combout(\simpleuart|recv_divcnt[6]~46_combout ),
	.cout(\simpleuart|recv_divcnt[6]~47 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[6]~46 .lut_mask = 16'hA50A;
defparam \simpleuart|recv_divcnt[6]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y5_N13
dffeas \simpleuart|recv_divcnt[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[6]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[6] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N14
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[7]~48 (
// Equation(s):
// \simpleuart|recv_divcnt[7]~48_combout  = (\simpleuart|recv_divcnt [7] & (!\simpleuart|recv_divcnt[6]~47 )) # (!\simpleuart|recv_divcnt [7] & ((\simpleuart|recv_divcnt[6]~47 ) # (GND)))
// \simpleuart|recv_divcnt[7]~49  = CARRY((!\simpleuart|recv_divcnt[6]~47 ) # (!\simpleuart|recv_divcnt [7]))

	.dataa(gnd),
	.datab(\simpleuart|recv_divcnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[6]~47 ),
	.combout(\simpleuart|recv_divcnt[7]~48_combout ),
	.cout(\simpleuart|recv_divcnt[7]~49 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[7]~48 .lut_mask = 16'h3C3F;
defparam \simpleuart|recv_divcnt[7]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y5_N15
dffeas \simpleuart|recv_divcnt[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[7]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[7] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N16
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[8]~50 (
// Equation(s):
// \simpleuart|recv_divcnt[8]~50_combout  = (\simpleuart|recv_divcnt [8] & (\simpleuart|recv_divcnt[7]~49  $ (GND))) # (!\simpleuart|recv_divcnt [8] & (!\simpleuart|recv_divcnt[7]~49  & VCC))
// \simpleuart|recv_divcnt[8]~51  = CARRY((\simpleuart|recv_divcnt [8] & !\simpleuart|recv_divcnt[7]~49 ))

	.dataa(gnd),
	.datab(\simpleuart|recv_divcnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[7]~49 ),
	.combout(\simpleuart|recv_divcnt[8]~50_combout ),
	.cout(\simpleuart|recv_divcnt[8]~51 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[8]~50 .lut_mask = 16'hC30C;
defparam \simpleuart|recv_divcnt[8]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y5_N17
dffeas \simpleuart|recv_divcnt[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[8]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[8] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N18
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[9]~52 (
// Equation(s):
// \simpleuart|recv_divcnt[9]~52_combout  = (\simpleuart|recv_divcnt [9] & (!\simpleuart|recv_divcnt[8]~51 )) # (!\simpleuart|recv_divcnt [9] & ((\simpleuart|recv_divcnt[8]~51 ) # (GND)))
// \simpleuart|recv_divcnt[9]~53  = CARRY((!\simpleuart|recv_divcnt[8]~51 ) # (!\simpleuart|recv_divcnt [9]))

	.dataa(gnd),
	.datab(\simpleuart|recv_divcnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[8]~51 ),
	.combout(\simpleuart|recv_divcnt[9]~52_combout ),
	.cout(\simpleuart|recv_divcnt[9]~53 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[9]~52 .lut_mask = 16'h3C3F;
defparam \simpleuart|recv_divcnt[9]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y5_N19
dffeas \simpleuart|recv_divcnt[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[9]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[9] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N20
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[10]~54 (
// Equation(s):
// \simpleuart|recv_divcnt[10]~54_combout  = (\simpleuart|recv_divcnt [10] & (\simpleuart|recv_divcnt[9]~53  $ (GND))) # (!\simpleuart|recv_divcnt [10] & (!\simpleuart|recv_divcnt[9]~53  & VCC))
// \simpleuart|recv_divcnt[10]~55  = CARRY((\simpleuart|recv_divcnt [10] & !\simpleuart|recv_divcnt[9]~53 ))

	.dataa(gnd),
	.datab(\simpleuart|recv_divcnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[9]~53 ),
	.combout(\simpleuart|recv_divcnt[10]~54_combout ),
	.cout(\simpleuart|recv_divcnt[10]~55 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[10]~54 .lut_mask = 16'hC30C;
defparam \simpleuart|recv_divcnt[10]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y5_N21
dffeas \simpleuart|recv_divcnt[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[10]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[10] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N22
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[11]~56 (
// Equation(s):
// \simpleuart|recv_divcnt[11]~56_combout  = (\simpleuart|recv_divcnt [11] & (!\simpleuart|recv_divcnt[10]~55 )) # (!\simpleuart|recv_divcnt [11] & ((\simpleuart|recv_divcnt[10]~55 ) # (GND)))
// \simpleuart|recv_divcnt[11]~57  = CARRY((!\simpleuart|recv_divcnt[10]~55 ) # (!\simpleuart|recv_divcnt [11]))

	.dataa(\simpleuart|recv_divcnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[10]~55 ),
	.combout(\simpleuart|recv_divcnt[11]~56_combout ),
	.cout(\simpleuart|recv_divcnt[11]~57 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[11]~56 .lut_mask = 16'h5A5F;
defparam \simpleuart|recv_divcnt[11]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y5_N23
dffeas \simpleuart|recv_divcnt[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[11]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[11] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N24
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[12]~58 (
// Equation(s):
// \simpleuart|recv_divcnt[12]~58_combout  = (\simpleuart|recv_divcnt [12] & (\simpleuart|recv_divcnt[11]~57  $ (GND))) # (!\simpleuart|recv_divcnt [12] & (!\simpleuart|recv_divcnt[11]~57  & VCC))
// \simpleuart|recv_divcnt[12]~59  = CARRY((\simpleuart|recv_divcnt [12] & !\simpleuart|recv_divcnt[11]~57 ))

	.dataa(gnd),
	.datab(\simpleuart|recv_divcnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[11]~57 ),
	.combout(\simpleuart|recv_divcnt[12]~58_combout ),
	.cout(\simpleuart|recv_divcnt[12]~59 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[12]~58 .lut_mask = 16'hC30C;
defparam \simpleuart|recv_divcnt[12]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y5_N25
dffeas \simpleuart|recv_divcnt[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[12]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[12] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N26
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[13]~60 (
// Equation(s):
// \simpleuart|recv_divcnt[13]~60_combout  = (\simpleuart|recv_divcnt [13] & (!\simpleuart|recv_divcnt[12]~59 )) # (!\simpleuart|recv_divcnt [13] & ((\simpleuart|recv_divcnt[12]~59 ) # (GND)))
// \simpleuart|recv_divcnt[13]~61  = CARRY((!\simpleuart|recv_divcnt[12]~59 ) # (!\simpleuart|recv_divcnt [13]))

	.dataa(\simpleuart|recv_divcnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[12]~59 ),
	.combout(\simpleuart|recv_divcnt[13]~60_combout ),
	.cout(\simpleuart|recv_divcnt[13]~61 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[13]~60 .lut_mask = 16'h5A5F;
defparam \simpleuart|recv_divcnt[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y5_N27
dffeas \simpleuart|recv_divcnt[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[13]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[13] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N28
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[14]~62 (
// Equation(s):
// \simpleuart|recv_divcnt[14]~62_combout  = (\simpleuart|recv_divcnt [14] & (\simpleuart|recv_divcnt[13]~61  $ (GND))) # (!\simpleuart|recv_divcnt [14] & (!\simpleuart|recv_divcnt[13]~61  & VCC))
// \simpleuart|recv_divcnt[14]~63  = CARRY((\simpleuart|recv_divcnt [14] & !\simpleuart|recv_divcnt[13]~61 ))

	.dataa(gnd),
	.datab(\simpleuart|recv_divcnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[13]~61 ),
	.combout(\simpleuart|recv_divcnt[14]~62_combout ),
	.cout(\simpleuart|recv_divcnt[14]~63 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[14]~62 .lut_mask = 16'hC30C;
defparam \simpleuart|recv_divcnt[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y5_N29
dffeas \simpleuart|recv_divcnt[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[14]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[14] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N30
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[15]~64 (
// Equation(s):
// \simpleuart|recv_divcnt[15]~64_combout  = (\simpleuart|recv_divcnt [15] & (!\simpleuart|recv_divcnt[14]~63 )) # (!\simpleuart|recv_divcnt [15] & ((\simpleuart|recv_divcnt[14]~63 ) # (GND)))
// \simpleuart|recv_divcnt[15]~65  = CARRY((!\simpleuart|recv_divcnt[14]~63 ) # (!\simpleuart|recv_divcnt [15]))

	.dataa(\simpleuart|recv_divcnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[14]~63 ),
	.combout(\simpleuart|recv_divcnt[15]~64_combout ),
	.cout(\simpleuart|recv_divcnt[15]~65 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[15]~64 .lut_mask = 16'h5A5F;
defparam \simpleuart|recv_divcnt[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y5_N31
dffeas \simpleuart|recv_divcnt[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[15]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[15] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N0
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[16]~66 (
// Equation(s):
// \simpleuart|recv_divcnt[16]~66_combout  = (\simpleuart|recv_divcnt [16] & (\simpleuart|recv_divcnt[15]~65  $ (GND))) # (!\simpleuart|recv_divcnt [16] & (!\simpleuart|recv_divcnt[15]~65  & VCC))
// \simpleuart|recv_divcnt[16]~67  = CARRY((\simpleuart|recv_divcnt [16] & !\simpleuart|recv_divcnt[15]~65 ))

	.dataa(gnd),
	.datab(\simpleuart|recv_divcnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[15]~65 ),
	.combout(\simpleuart|recv_divcnt[16]~66_combout ),
	.cout(\simpleuart|recv_divcnt[16]~67 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[16]~66 .lut_mask = 16'hC30C;
defparam \simpleuart|recv_divcnt[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y4_N1
dffeas \simpleuart|recv_divcnt[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[16]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[16] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N2
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[17]~68 (
// Equation(s):
// \simpleuart|recv_divcnt[17]~68_combout  = (\simpleuart|recv_divcnt [17] & (!\simpleuart|recv_divcnt[16]~67 )) # (!\simpleuart|recv_divcnt [17] & ((\simpleuart|recv_divcnt[16]~67 ) # (GND)))
// \simpleuart|recv_divcnt[17]~69  = CARRY((!\simpleuart|recv_divcnt[16]~67 ) # (!\simpleuart|recv_divcnt [17]))

	.dataa(gnd),
	.datab(\simpleuart|recv_divcnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[16]~67 ),
	.combout(\simpleuart|recv_divcnt[17]~68_combout ),
	.cout(\simpleuart|recv_divcnt[17]~69 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[17]~68 .lut_mask = 16'h3C3F;
defparam \simpleuart|recv_divcnt[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y4_N3
dffeas \simpleuart|recv_divcnt[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[17]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[17] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N4
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[18]~70 (
// Equation(s):
// \simpleuart|recv_divcnt[18]~70_combout  = (\simpleuart|recv_divcnt [18] & (\simpleuart|recv_divcnt[17]~69  $ (GND))) # (!\simpleuart|recv_divcnt [18] & (!\simpleuart|recv_divcnt[17]~69  & VCC))
// \simpleuart|recv_divcnt[18]~71  = CARRY((\simpleuart|recv_divcnt [18] & !\simpleuart|recv_divcnt[17]~69 ))

	.dataa(gnd),
	.datab(\simpleuart|recv_divcnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[17]~69 ),
	.combout(\simpleuart|recv_divcnt[18]~70_combout ),
	.cout(\simpleuart|recv_divcnt[18]~71 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[18]~70 .lut_mask = 16'hC30C;
defparam \simpleuart|recv_divcnt[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y4_N5
dffeas \simpleuart|recv_divcnt[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[18]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[18] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N6
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[19]~72 (
// Equation(s):
// \simpleuart|recv_divcnt[19]~72_combout  = (\simpleuart|recv_divcnt [19] & (!\simpleuart|recv_divcnt[18]~71 )) # (!\simpleuart|recv_divcnt [19] & ((\simpleuart|recv_divcnt[18]~71 ) # (GND)))
// \simpleuart|recv_divcnt[19]~73  = CARRY((!\simpleuart|recv_divcnt[18]~71 ) # (!\simpleuart|recv_divcnt [19]))

	.dataa(\simpleuart|recv_divcnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[18]~71 ),
	.combout(\simpleuart|recv_divcnt[19]~72_combout ),
	.cout(\simpleuart|recv_divcnt[19]~73 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[19]~72 .lut_mask = 16'h5A5F;
defparam \simpleuart|recv_divcnt[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y4_N7
dffeas \simpleuart|recv_divcnt[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[19]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[19] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N8
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[20]~74 (
// Equation(s):
// \simpleuart|recv_divcnt[20]~74_combout  = (\simpleuart|recv_divcnt [20] & (\simpleuart|recv_divcnt[19]~73  $ (GND))) # (!\simpleuart|recv_divcnt [20] & (!\simpleuart|recv_divcnt[19]~73  & VCC))
// \simpleuart|recv_divcnt[20]~75  = CARRY((\simpleuart|recv_divcnt [20] & !\simpleuart|recv_divcnt[19]~73 ))

	.dataa(gnd),
	.datab(\simpleuart|recv_divcnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[19]~73 ),
	.combout(\simpleuart|recv_divcnt[20]~74_combout ),
	.cout(\simpleuart|recv_divcnt[20]~75 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[20]~74 .lut_mask = 16'hC30C;
defparam \simpleuart|recv_divcnt[20]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y4_N9
dffeas \simpleuart|recv_divcnt[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[20]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[20] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N10
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[21]~76 (
// Equation(s):
// \simpleuart|recv_divcnt[21]~76_combout  = (\simpleuart|recv_divcnt [21] & (!\simpleuart|recv_divcnt[20]~75 )) # (!\simpleuart|recv_divcnt [21] & ((\simpleuart|recv_divcnt[20]~75 ) # (GND)))
// \simpleuart|recv_divcnt[21]~77  = CARRY((!\simpleuart|recv_divcnt[20]~75 ) # (!\simpleuart|recv_divcnt [21]))

	.dataa(\simpleuart|recv_divcnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[20]~75 ),
	.combout(\simpleuart|recv_divcnt[21]~76_combout ),
	.cout(\simpleuart|recv_divcnt[21]~77 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[21]~76 .lut_mask = 16'h5A5F;
defparam \simpleuart|recv_divcnt[21]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y4_N11
dffeas \simpleuart|recv_divcnt[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[21]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[21] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N12
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[22]~78 (
// Equation(s):
// \simpleuart|recv_divcnt[22]~78_combout  = (\simpleuart|recv_divcnt [22] & (\simpleuart|recv_divcnt[21]~77  $ (GND))) # (!\simpleuart|recv_divcnt [22] & (!\simpleuart|recv_divcnt[21]~77  & VCC))
// \simpleuart|recv_divcnt[22]~79  = CARRY((\simpleuart|recv_divcnt [22] & !\simpleuart|recv_divcnt[21]~77 ))

	.dataa(\simpleuart|recv_divcnt [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[21]~77 ),
	.combout(\simpleuart|recv_divcnt[22]~78_combout ),
	.cout(\simpleuart|recv_divcnt[22]~79 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[22]~78 .lut_mask = 16'hA50A;
defparam \simpleuart|recv_divcnt[22]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y4_N13
dffeas \simpleuart|recv_divcnt[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[22]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[22] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N14
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[23]~80 (
// Equation(s):
// \simpleuart|recv_divcnt[23]~80_combout  = (\simpleuart|recv_divcnt [23] & (!\simpleuart|recv_divcnt[22]~79 )) # (!\simpleuart|recv_divcnt [23] & ((\simpleuart|recv_divcnt[22]~79 ) # (GND)))
// \simpleuart|recv_divcnt[23]~81  = CARRY((!\simpleuart|recv_divcnt[22]~79 ) # (!\simpleuart|recv_divcnt [23]))

	.dataa(gnd),
	.datab(\simpleuart|recv_divcnt [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[22]~79 ),
	.combout(\simpleuart|recv_divcnt[23]~80_combout ),
	.cout(\simpleuart|recv_divcnt[23]~81 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[23]~80 .lut_mask = 16'h3C3F;
defparam \simpleuart|recv_divcnt[23]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y4_N15
dffeas \simpleuart|recv_divcnt[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[23]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[23] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N16
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[24]~82 (
// Equation(s):
// \simpleuart|recv_divcnt[24]~82_combout  = (\simpleuart|recv_divcnt [24] & (\simpleuart|recv_divcnt[23]~81  $ (GND))) # (!\simpleuart|recv_divcnt [24] & (!\simpleuart|recv_divcnt[23]~81  & VCC))
// \simpleuart|recv_divcnt[24]~83  = CARRY((\simpleuart|recv_divcnt [24] & !\simpleuart|recv_divcnt[23]~81 ))

	.dataa(gnd),
	.datab(\simpleuart|recv_divcnt [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[23]~81 ),
	.combout(\simpleuart|recv_divcnt[24]~82_combout ),
	.cout(\simpleuart|recv_divcnt[24]~83 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[24]~82 .lut_mask = 16'hC30C;
defparam \simpleuart|recv_divcnt[24]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y4_N17
dffeas \simpleuart|recv_divcnt[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[24]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[24] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N18
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[25]~84 (
// Equation(s):
// \simpleuart|recv_divcnt[25]~84_combout  = (\simpleuart|recv_divcnt [25] & (!\simpleuart|recv_divcnt[24]~83 )) # (!\simpleuart|recv_divcnt [25] & ((\simpleuart|recv_divcnt[24]~83 ) # (GND)))
// \simpleuart|recv_divcnt[25]~85  = CARRY((!\simpleuart|recv_divcnt[24]~83 ) # (!\simpleuart|recv_divcnt [25]))

	.dataa(gnd),
	.datab(\simpleuart|recv_divcnt [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[24]~83 ),
	.combout(\simpleuart|recv_divcnt[25]~84_combout ),
	.cout(\simpleuart|recv_divcnt[25]~85 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[25]~84 .lut_mask = 16'h3C3F;
defparam \simpleuart|recv_divcnt[25]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y4_N19
dffeas \simpleuart|recv_divcnt[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[25]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[25] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N20
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[26]~86 (
// Equation(s):
// \simpleuart|recv_divcnt[26]~86_combout  = (\simpleuart|recv_divcnt [26] & (\simpleuart|recv_divcnt[25]~85  $ (GND))) # (!\simpleuart|recv_divcnt [26] & (!\simpleuart|recv_divcnt[25]~85  & VCC))
// \simpleuart|recv_divcnt[26]~87  = CARRY((\simpleuart|recv_divcnt [26] & !\simpleuart|recv_divcnt[25]~85 ))

	.dataa(gnd),
	.datab(\simpleuart|recv_divcnt [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[25]~85 ),
	.combout(\simpleuart|recv_divcnt[26]~86_combout ),
	.cout(\simpleuart|recv_divcnt[26]~87 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[26]~86 .lut_mask = 16'hC30C;
defparam \simpleuart|recv_divcnt[26]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y4_N21
dffeas \simpleuart|recv_divcnt[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[26]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [26]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[26] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N22
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[27]~88 (
// Equation(s):
// \simpleuart|recv_divcnt[27]~88_combout  = (\simpleuart|recv_divcnt [27] & (!\simpleuart|recv_divcnt[26]~87 )) # (!\simpleuart|recv_divcnt [27] & ((\simpleuart|recv_divcnt[26]~87 ) # (GND)))
// \simpleuart|recv_divcnt[27]~89  = CARRY((!\simpleuart|recv_divcnt[26]~87 ) # (!\simpleuart|recv_divcnt [27]))

	.dataa(\simpleuart|recv_divcnt [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[26]~87 ),
	.combout(\simpleuart|recv_divcnt[27]~88_combout ),
	.cout(\simpleuart|recv_divcnt[27]~89 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[27]~88 .lut_mask = 16'h5A5F;
defparam \simpleuart|recv_divcnt[27]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y4_N23
dffeas \simpleuart|recv_divcnt[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[27]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [27]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[27] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N24
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[28]~90 (
// Equation(s):
// \simpleuart|recv_divcnt[28]~90_combout  = (\simpleuart|recv_divcnt [28] & (\simpleuart|recv_divcnt[27]~89  $ (GND))) # (!\simpleuart|recv_divcnt [28] & (!\simpleuart|recv_divcnt[27]~89  & VCC))
// \simpleuart|recv_divcnt[28]~91  = CARRY((\simpleuart|recv_divcnt [28] & !\simpleuart|recv_divcnt[27]~89 ))

	.dataa(gnd),
	.datab(\simpleuart|recv_divcnt [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[27]~89 ),
	.combout(\simpleuart|recv_divcnt[28]~90_combout ),
	.cout(\simpleuart|recv_divcnt[28]~91 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[28]~90 .lut_mask = 16'hC30C;
defparam \simpleuart|recv_divcnt[28]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y4_N25
dffeas \simpleuart|recv_divcnt[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[28]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [28]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[28] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N26
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[29]~92 (
// Equation(s):
// \simpleuart|recv_divcnt[29]~92_combout  = (\simpleuart|recv_divcnt [29] & (!\simpleuart|recv_divcnt[28]~91 )) # (!\simpleuart|recv_divcnt [29] & ((\simpleuart|recv_divcnt[28]~91 ) # (GND)))
// \simpleuart|recv_divcnt[29]~93  = CARRY((!\simpleuart|recv_divcnt[28]~91 ) # (!\simpleuart|recv_divcnt [29]))

	.dataa(\simpleuart|recv_divcnt [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[28]~91 ),
	.combout(\simpleuart|recv_divcnt[29]~92_combout ),
	.cout(\simpleuart|recv_divcnt[29]~93 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[29]~92 .lut_mask = 16'h5A5F;
defparam \simpleuart|recv_divcnt[29]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y4_N27
dffeas \simpleuart|recv_divcnt[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[29]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [29]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[29] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N28
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[30]~94 (
// Equation(s):
// \simpleuart|recv_divcnt[30]~94_combout  = (\simpleuart|recv_divcnt [30] & (\simpleuart|recv_divcnt[29]~93  $ (GND))) # (!\simpleuart|recv_divcnt [30] & (!\simpleuart|recv_divcnt[29]~93  & VCC))
// \simpleuart|recv_divcnt[30]~95  = CARRY((\simpleuart|recv_divcnt [30] & !\simpleuart|recv_divcnt[29]~93 ))

	.dataa(gnd),
	.datab(\simpleuart|recv_divcnt [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|recv_divcnt[29]~93 ),
	.combout(\simpleuart|recv_divcnt[30]~94_combout ),
	.cout(\simpleuart|recv_divcnt[30]~95 ));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[30]~94 .lut_mask = 16'hC30C;
defparam \simpleuart|recv_divcnt[30]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y4_N29
dffeas \simpleuart|recv_divcnt[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[30]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [30]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[30] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N30
fiftyfivenm_lcell_comb \simpleuart|recv_divcnt[31]~96 (
// Equation(s):
// \simpleuart|recv_divcnt[31]~96_combout  = \simpleuart|recv_divcnt [31] $ (\simpleuart|recv_divcnt[30]~95 )

	.dataa(\simpleuart|recv_divcnt [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\simpleuart|recv_divcnt[30]~95 ),
	.combout(\simpleuart|recv_divcnt[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_divcnt[31]~96 .lut_mask = 16'h5A5A;
defparam \simpleuart|recv_divcnt[31]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y4_N31
dffeas \simpleuart|recv_divcnt[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_divcnt[31]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|recv_divcnt[10]~101_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_divcnt [31]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_divcnt[31] .is_wysiwyg = "true";
defparam \simpleuart|recv_divcnt[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N0
fiftyfivenm_lcell_comb \simpleuart|LessThan1~1 (
// Equation(s):
// \simpleuart|LessThan1~1_cout  = CARRY((\simpleuart|recv_divcnt [0] & !\simpleuart|cfg_divider [0]))

	.dataa(\simpleuart|recv_divcnt [0]),
	.datab(\simpleuart|cfg_divider [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\simpleuart|LessThan1~1_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~1 .lut_mask = 16'h0022;
defparam \simpleuart|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N2
fiftyfivenm_lcell_comb \simpleuart|LessThan1~3 (
// Equation(s):
// \simpleuart|LessThan1~3_cout  = CARRY((\simpleuart|cfg_divider [1] & ((!\simpleuart|LessThan1~1_cout ) # (!\simpleuart|recv_divcnt [1]))) # (!\simpleuart|cfg_divider [1] & (!\simpleuart|recv_divcnt [1] & !\simpleuart|LessThan1~1_cout )))

	.dataa(\simpleuart|cfg_divider [1]),
	.datab(\simpleuart|recv_divcnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~1_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~3_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~3 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N4
fiftyfivenm_lcell_comb \simpleuart|LessThan1~5 (
// Equation(s):
// \simpleuart|LessThan1~5_cout  = CARRY((\simpleuart|recv_divcnt [2] & ((!\simpleuart|LessThan1~3_cout ) # (!\simpleuart|cfg_divider [2]))) # (!\simpleuart|recv_divcnt [2] & (!\simpleuart|cfg_divider [2] & !\simpleuart|LessThan1~3_cout )))

	.dataa(\simpleuart|recv_divcnt [2]),
	.datab(\simpleuart|cfg_divider [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~3_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~5_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~5 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N6
fiftyfivenm_lcell_comb \simpleuart|LessThan1~7 (
// Equation(s):
// \simpleuart|LessThan1~7_cout  = CARRY((\simpleuart|recv_divcnt [3] & (\simpleuart|cfg_divider [3] & !\simpleuart|LessThan1~5_cout )) # (!\simpleuart|recv_divcnt [3] & ((\simpleuart|cfg_divider [3]) # (!\simpleuart|LessThan1~5_cout ))))

	.dataa(\simpleuart|recv_divcnt [3]),
	.datab(\simpleuart|cfg_divider [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~5_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~7_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~7 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N8
fiftyfivenm_lcell_comb \simpleuart|LessThan1~9 (
// Equation(s):
// \simpleuart|LessThan1~9_cout  = CARRY((\simpleuart|recv_divcnt [4] & ((!\simpleuart|LessThan1~7_cout ) # (!\simpleuart|cfg_divider [4]))) # (!\simpleuart|recv_divcnt [4] & (!\simpleuart|cfg_divider [4] & !\simpleuart|LessThan1~7_cout )))

	.dataa(\simpleuart|recv_divcnt [4]),
	.datab(\simpleuart|cfg_divider [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~7_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~9_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~9 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N10
fiftyfivenm_lcell_comb \simpleuart|LessThan1~11 (
// Equation(s):
// \simpleuart|LessThan1~11_cout  = CARRY((\simpleuart|recv_divcnt [5] & (\simpleuart|cfg_divider [5] & !\simpleuart|LessThan1~9_cout )) # (!\simpleuart|recv_divcnt [5] & ((\simpleuart|cfg_divider [5]) # (!\simpleuart|LessThan1~9_cout ))))

	.dataa(\simpleuart|recv_divcnt [5]),
	.datab(\simpleuart|cfg_divider [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~9_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~11_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~11 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N12
fiftyfivenm_lcell_comb \simpleuart|LessThan1~13 (
// Equation(s):
// \simpleuart|LessThan1~13_cout  = CARRY((\simpleuart|cfg_divider [6] & (\simpleuart|recv_divcnt [6] & !\simpleuart|LessThan1~11_cout )) # (!\simpleuart|cfg_divider [6] & ((\simpleuart|recv_divcnt [6]) # (!\simpleuart|LessThan1~11_cout ))))

	.dataa(\simpleuart|cfg_divider [6]),
	.datab(\simpleuart|recv_divcnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~11_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~13_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~13 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N14
fiftyfivenm_lcell_comb \simpleuart|LessThan1~15 (
// Equation(s):
// \simpleuart|LessThan1~15_cout  = CARRY((\simpleuart|cfg_divider [7] & ((!\simpleuart|LessThan1~13_cout ) # (!\simpleuart|recv_divcnt [7]))) # (!\simpleuart|cfg_divider [7] & (!\simpleuart|recv_divcnt [7] & !\simpleuart|LessThan1~13_cout )))

	.dataa(\simpleuart|cfg_divider [7]),
	.datab(\simpleuart|recv_divcnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~13_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~15_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~15 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N16
fiftyfivenm_lcell_comb \simpleuart|LessThan1~17 (
// Equation(s):
// \simpleuart|LessThan1~17_cout  = CARRY((\simpleuart|recv_divcnt [8] & ((!\simpleuart|LessThan1~15_cout ) # (!\simpleuart|cfg_divider [8]))) # (!\simpleuart|recv_divcnt [8] & (!\simpleuart|cfg_divider [8] & !\simpleuart|LessThan1~15_cout )))

	.dataa(\simpleuart|recv_divcnt [8]),
	.datab(\simpleuart|cfg_divider [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~15_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~17_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~17 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N18
fiftyfivenm_lcell_comb \simpleuart|LessThan1~19 (
// Equation(s):
// \simpleuart|LessThan1~19_cout  = CARRY((\simpleuart|cfg_divider [9] & ((!\simpleuart|LessThan1~17_cout ) # (!\simpleuart|recv_divcnt [9]))) # (!\simpleuart|cfg_divider [9] & (!\simpleuart|recv_divcnt [9] & !\simpleuart|LessThan1~17_cout )))

	.dataa(\simpleuart|cfg_divider [9]),
	.datab(\simpleuart|recv_divcnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~17_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~19_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~19 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N20
fiftyfivenm_lcell_comb \simpleuart|LessThan1~21 (
// Equation(s):
// \simpleuart|LessThan1~21_cout  = CARRY((\simpleuart|recv_divcnt [10] & ((!\simpleuart|LessThan1~19_cout ) # (!\simpleuart|cfg_divider [10]))) # (!\simpleuart|recv_divcnt [10] & (!\simpleuart|cfg_divider [10] & !\simpleuart|LessThan1~19_cout )))

	.dataa(\simpleuart|recv_divcnt [10]),
	.datab(\simpleuart|cfg_divider [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~19_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~21_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~21 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N22
fiftyfivenm_lcell_comb \simpleuart|LessThan1~23 (
// Equation(s):
// \simpleuart|LessThan1~23_cout  = CARRY((\simpleuart|cfg_divider [11] & ((!\simpleuart|LessThan1~21_cout ) # (!\simpleuart|recv_divcnt [11]))) # (!\simpleuart|cfg_divider [11] & (!\simpleuart|recv_divcnt [11] & !\simpleuart|LessThan1~21_cout )))

	.dataa(\simpleuart|cfg_divider [11]),
	.datab(\simpleuart|recv_divcnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~21_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~23_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~23 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N24
fiftyfivenm_lcell_comb \simpleuart|LessThan1~25 (
// Equation(s):
// \simpleuart|LessThan1~25_cout  = CARRY((\simpleuart|cfg_divider [12] & (\simpleuart|recv_divcnt [12] & !\simpleuart|LessThan1~23_cout )) # (!\simpleuart|cfg_divider [12] & ((\simpleuart|recv_divcnt [12]) # (!\simpleuart|LessThan1~23_cout ))))

	.dataa(\simpleuart|cfg_divider [12]),
	.datab(\simpleuart|recv_divcnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~23_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~25_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~25 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N26
fiftyfivenm_lcell_comb \simpleuart|LessThan1~27 (
// Equation(s):
// \simpleuart|LessThan1~27_cout  = CARRY((\simpleuart|cfg_divider [13] & ((!\simpleuart|LessThan1~25_cout ) # (!\simpleuart|recv_divcnt [13]))) # (!\simpleuart|cfg_divider [13] & (!\simpleuart|recv_divcnt [13] & !\simpleuart|LessThan1~25_cout )))

	.dataa(\simpleuart|cfg_divider [13]),
	.datab(\simpleuart|recv_divcnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~25_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~27_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~27 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N28
fiftyfivenm_lcell_comb \simpleuart|LessThan1~29 (
// Equation(s):
// \simpleuart|LessThan1~29_cout  = CARRY((\simpleuart|recv_divcnt [14] & ((!\simpleuart|LessThan1~27_cout ) # (!\simpleuart|cfg_divider [14]))) # (!\simpleuart|recv_divcnt [14] & (!\simpleuart|cfg_divider [14] & !\simpleuart|LessThan1~27_cout )))

	.dataa(\simpleuart|recv_divcnt [14]),
	.datab(\simpleuart|cfg_divider [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~27_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~29_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~29 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N30
fiftyfivenm_lcell_comb \simpleuart|LessThan1~31 (
// Equation(s):
// \simpleuart|LessThan1~31_cout  = CARRY((\simpleuart|recv_divcnt [15] & (\simpleuart|cfg_divider [15] & !\simpleuart|LessThan1~29_cout )) # (!\simpleuart|recv_divcnt [15] & ((\simpleuart|cfg_divider [15]) # (!\simpleuart|LessThan1~29_cout ))))

	.dataa(\simpleuart|recv_divcnt [15]),
	.datab(\simpleuart|cfg_divider [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~29_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~31_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~31 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N0
fiftyfivenm_lcell_comb \simpleuart|LessThan1~33 (
// Equation(s):
// \simpleuart|LessThan1~33_cout  = CARRY((\simpleuart|recv_divcnt [16] & ((!\simpleuart|LessThan1~31_cout ) # (!\simpleuart|cfg_divider [16]))) # (!\simpleuart|recv_divcnt [16] & (!\simpleuart|cfg_divider [16] & !\simpleuart|LessThan1~31_cout )))

	.dataa(\simpleuart|recv_divcnt [16]),
	.datab(\simpleuart|cfg_divider [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~31_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~33_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~33 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan1~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N2
fiftyfivenm_lcell_comb \simpleuart|LessThan1~35 (
// Equation(s):
// \simpleuart|LessThan1~35_cout  = CARRY((\simpleuart|cfg_divider [17] & ((!\simpleuart|LessThan1~33_cout ) # (!\simpleuart|recv_divcnt [17]))) # (!\simpleuart|cfg_divider [17] & (!\simpleuart|recv_divcnt [17] & !\simpleuart|LessThan1~33_cout )))

	.dataa(\simpleuart|cfg_divider [17]),
	.datab(\simpleuart|recv_divcnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~33_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~35_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~35 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N4
fiftyfivenm_lcell_comb \simpleuart|LessThan1~37 (
// Equation(s):
// \simpleuart|LessThan1~37_cout  = CARRY((\simpleuart|recv_divcnt [18] & ((!\simpleuart|LessThan1~35_cout ) # (!\simpleuart|cfg_divider [18]))) # (!\simpleuart|recv_divcnt [18] & (!\simpleuart|cfg_divider [18] & !\simpleuart|LessThan1~35_cout )))

	.dataa(\simpleuart|recv_divcnt [18]),
	.datab(\simpleuart|cfg_divider [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~35_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~37_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~37 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan1~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N6
fiftyfivenm_lcell_comb \simpleuart|LessThan1~39 (
// Equation(s):
// \simpleuart|LessThan1~39_cout  = CARRY((\simpleuart|cfg_divider [19] & ((!\simpleuart|LessThan1~37_cout ) # (!\simpleuart|recv_divcnt [19]))) # (!\simpleuart|cfg_divider [19] & (!\simpleuart|recv_divcnt [19] & !\simpleuart|LessThan1~37_cout )))

	.dataa(\simpleuart|cfg_divider [19]),
	.datab(\simpleuart|recv_divcnt [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~37_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~39_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~39 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan1~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N8
fiftyfivenm_lcell_comb \simpleuart|LessThan1~41 (
// Equation(s):
// \simpleuart|LessThan1~41_cout  = CARRY((\simpleuart|cfg_divider [20] & (\simpleuart|recv_divcnt [20] & !\simpleuart|LessThan1~39_cout )) # (!\simpleuart|cfg_divider [20] & ((\simpleuart|recv_divcnt [20]) # (!\simpleuart|LessThan1~39_cout ))))

	.dataa(\simpleuart|cfg_divider [20]),
	.datab(\simpleuart|recv_divcnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~39_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~41_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~41 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan1~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N10
fiftyfivenm_lcell_comb \simpleuart|LessThan1~43 (
// Equation(s):
// \simpleuart|LessThan1~43_cout  = CARRY((\simpleuart|recv_divcnt [21] & (\simpleuart|cfg_divider [21] & !\simpleuart|LessThan1~41_cout )) # (!\simpleuart|recv_divcnt [21] & ((\simpleuart|cfg_divider [21]) # (!\simpleuart|LessThan1~41_cout ))))

	.dataa(\simpleuart|recv_divcnt [21]),
	.datab(\simpleuart|cfg_divider [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~41_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~43_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~43 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan1~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N12
fiftyfivenm_lcell_comb \simpleuart|LessThan1~45 (
// Equation(s):
// \simpleuart|LessThan1~45_cout  = CARRY((\simpleuart|recv_divcnt [22] & ((!\simpleuart|LessThan1~43_cout ) # (!\simpleuart|cfg_divider [22]))) # (!\simpleuart|recv_divcnt [22] & (!\simpleuart|cfg_divider [22] & !\simpleuart|LessThan1~43_cout )))

	.dataa(\simpleuart|recv_divcnt [22]),
	.datab(\simpleuart|cfg_divider [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~43_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~45_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~45 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan1~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N14
fiftyfivenm_lcell_comb \simpleuart|LessThan1~47 (
// Equation(s):
// \simpleuart|LessThan1~47_cout  = CARRY((\simpleuart|recv_divcnt [23] & (\simpleuart|cfg_divider [23] & !\simpleuart|LessThan1~45_cout )) # (!\simpleuart|recv_divcnt [23] & ((\simpleuart|cfg_divider [23]) # (!\simpleuart|LessThan1~45_cout ))))

	.dataa(\simpleuart|recv_divcnt [23]),
	.datab(\simpleuart|cfg_divider [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~45_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~47_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~47 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N16
fiftyfivenm_lcell_comb \simpleuart|LessThan1~49 (
// Equation(s):
// \simpleuart|LessThan1~49_cout  = CARRY((\simpleuart|cfg_divider [24] & (\simpleuart|recv_divcnt [24] & !\simpleuart|LessThan1~47_cout )) # (!\simpleuart|cfg_divider [24] & ((\simpleuart|recv_divcnt [24]) # (!\simpleuart|LessThan1~47_cout ))))

	.dataa(\simpleuart|cfg_divider [24]),
	.datab(\simpleuart|recv_divcnt [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~47_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~49_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~49 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan1~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N18
fiftyfivenm_lcell_comb \simpleuart|LessThan1~51 (
// Equation(s):
// \simpleuart|LessThan1~51_cout  = CARRY((\simpleuart|recv_divcnt [25] & (\simpleuart|cfg_divider [25] & !\simpleuart|LessThan1~49_cout )) # (!\simpleuart|recv_divcnt [25] & ((\simpleuart|cfg_divider [25]) # (!\simpleuart|LessThan1~49_cout ))))

	.dataa(\simpleuart|recv_divcnt [25]),
	.datab(\simpleuart|cfg_divider [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~49_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~51_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~51 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan1~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N20
fiftyfivenm_lcell_comb \simpleuart|LessThan1~53 (
// Equation(s):
// \simpleuart|LessThan1~53_cout  = CARRY((\simpleuart|recv_divcnt [26] & ((!\simpleuart|LessThan1~51_cout ) # (!\simpleuart|cfg_divider [26]))) # (!\simpleuart|recv_divcnt [26] & (!\simpleuart|cfg_divider [26] & !\simpleuart|LessThan1~51_cout )))

	.dataa(\simpleuart|recv_divcnt [26]),
	.datab(\simpleuart|cfg_divider [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~51_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~53_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~53 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan1~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N22
fiftyfivenm_lcell_comb \simpleuart|LessThan1~55 (
// Equation(s):
// \simpleuart|LessThan1~55_cout  = CARRY((\simpleuart|recv_divcnt [27] & (\simpleuart|cfg_divider [27] & !\simpleuart|LessThan1~53_cout )) # (!\simpleuart|recv_divcnt [27] & ((\simpleuart|cfg_divider [27]) # (!\simpleuart|LessThan1~53_cout ))))

	.dataa(\simpleuart|recv_divcnt [27]),
	.datab(\simpleuart|cfg_divider [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~53_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~55_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~55 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan1~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N24
fiftyfivenm_lcell_comb \simpleuart|LessThan1~57 (
// Equation(s):
// \simpleuart|LessThan1~57_cout  = CARRY((\simpleuart|recv_divcnt [28] & ((!\simpleuart|LessThan1~55_cout ) # (!\simpleuart|cfg_divider [28]))) # (!\simpleuart|recv_divcnt [28] & (!\simpleuart|cfg_divider [28] & !\simpleuart|LessThan1~55_cout )))

	.dataa(\simpleuart|recv_divcnt [28]),
	.datab(\simpleuart|cfg_divider [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~55_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~57_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~57 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan1~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N26
fiftyfivenm_lcell_comb \simpleuart|LessThan1~59 (
// Equation(s):
// \simpleuart|LessThan1~59_cout  = CARRY((\simpleuart|cfg_divider [29] & ((!\simpleuart|LessThan1~57_cout ) # (!\simpleuart|recv_divcnt [29]))) # (!\simpleuart|cfg_divider [29] & (!\simpleuart|recv_divcnt [29] & !\simpleuart|LessThan1~57_cout )))

	.dataa(\simpleuart|cfg_divider [29]),
	.datab(\simpleuart|recv_divcnt [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~57_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~59_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~59 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan1~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N28
fiftyfivenm_lcell_comb \simpleuart|LessThan1~61 (
// Equation(s):
// \simpleuart|LessThan1~61_cout  = CARRY((\simpleuart|recv_divcnt [30] & ((!\simpleuart|LessThan1~59_cout ) # (!\simpleuart|cfg_divider [30]))) # (!\simpleuart|recv_divcnt [30] & (!\simpleuart|cfg_divider [30] & !\simpleuart|LessThan1~59_cout )))

	.dataa(\simpleuart|recv_divcnt [30]),
	.datab(\simpleuart|cfg_divider [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan1~59_cout ),
	.combout(),
	.cout(\simpleuart|LessThan1~61_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan1~61 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan1~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N30
fiftyfivenm_lcell_comb \simpleuart|LessThan1~62 (
// Equation(s):
// \simpleuart|LessThan1~62_combout  = (\simpleuart|recv_divcnt [31] & ((\simpleuart|LessThan1~61_cout ) # (!\simpleuart|cfg_divider [31]))) # (!\simpleuart|recv_divcnt [31] & (\simpleuart|LessThan1~61_cout  & !\simpleuart|cfg_divider [31]))

	.dataa(\simpleuart|recv_divcnt [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\simpleuart|cfg_divider [31]),
	.cin(\simpleuart|LessThan1~61_cout ),
	.combout(\simpleuart|LessThan1~62_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|LessThan1~62 .lut_mask = 16'hA0FA;
defparam \simpleuart|LessThan1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N0
fiftyfivenm_lcell_comb \simpleuart|recv_buf_valid~0 (
// Equation(s):
// \simpleuart|recv_buf_valid~0_combout  = (\simpleuart|recv_buf_valid~q  & (((!\simpleuart_reg_dat_re~combout )))) # (!\simpleuart|recv_buf_valid~q  & (\simpleuart|LessThan1~62_combout  & ((\simpleuart|Decoder0~0_combout ))))

	.dataa(\simpleuart|LessThan1~62_combout ),
	.datab(\simpleuart_reg_dat_re~combout ),
	.datac(\simpleuart|recv_buf_valid~q ),
	.datad(\simpleuart|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\simpleuart|recv_buf_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|recv_buf_valid~0 .lut_mask = 16'h3A30;
defparam \simpleuart|recv_buf_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N1
dffeas \simpleuart|recv_buf_valid (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|recv_buf_valid~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_buf_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_buf_valid .is_wysiwyg = "true";
defparam \simpleuart|recv_buf_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N1
dffeas \led_reg[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[29]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[29] .is_wysiwyg = "true";
defparam \led_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N0
fiftyfivenm_lcell_comb \mem_rdata[29]~41 (
// Equation(s):
// \mem_rdata[29]~41_combout  = (\mem_rdata[21]~5_combout  & (((\mem_rdata[21]~3_combout )) # (!\simpleuart|recv_buf_valid~q ))) # (!\mem_rdata[21]~5_combout  & (((led_reg[29] & !\mem_rdata[21]~3_combout ))))

	.dataa(\simpleuart|recv_buf_valid~q ),
	.datab(\mem_rdata[21]~5_combout ),
	.datac(led_reg[29]),
	.datad(\mem_rdata[21]~3_combout ),
	.cin(gnd),
	.combout(\mem_rdata[29]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[29]~41 .lut_mask = 16'hCC74;
defparam \mem_rdata[29]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N11
dffeas \seg2_reg[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[29]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[29]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[29] .is_wysiwyg = "true";
defparam \seg2_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N4
fiftyfivenm_lcell_comb \seg1_reg[29]~feeder (
// Equation(s):
// \seg1_reg[29]~feeder_combout  = \seg2_reg~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\seg2_reg~14_combout ),
	.cin(gnd),
	.combout(\seg1_reg[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \seg1_reg[29]~feeder .lut_mask = 16'hFF00;
defparam \seg1_reg[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N5
dffeas \seg1_reg[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg1_reg[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seg1_reg[30]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[29]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[29] .is_wysiwyg = "true";
defparam \seg1_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N10
fiftyfivenm_lcell_comb \mem_rdata[29]~42 (
// Equation(s):
// \mem_rdata[29]~42_combout  = (\mem_rdata[29]~41_combout  & (((seg1_reg[29])) # (!\mem_rdata[21]~2_combout ))) # (!\mem_rdata[29]~41_combout  & (\mem_rdata[21]~2_combout  & (seg2_reg[29])))

	.dataa(\mem_rdata[29]~41_combout ),
	.datab(\mem_rdata[21]~2_combout ),
	.datac(seg2_reg[29]),
	.datad(seg1_reg[29]),
	.cin(gnd),
	.combout(\mem_rdata[29]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[29]~42 .lut_mask = 16'hEA62;
defparam \mem_rdata[29]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N4
fiftyfivenm_lcell_comb \mem_rdata[29]~43 (
// Equation(s):
// \mem_rdata[29]~43_combout  = (\mem_rdata[21]~9_combout  & ((\mem_rdata[21]~8_combout  & (\rom_inst|altsyncram_component|auto_generated|q_a [29])) # (!\mem_rdata[21]~8_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [29]))))) # 
// (!\mem_rdata[21]~9_combout  & (\mem_rdata[21]~8_combout ))

	.dataa(\mem_rdata[21]~9_combout ),
	.datab(\mem_rdata[21]~8_combout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|q_a [29]),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\mem_rdata[29]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[29]~43 .lut_mask = 16'hE6C4;
defparam \mem_rdata[29]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N22
fiftyfivenm_lcell_comb \mem_rdata[29] (
// Equation(s):
// mem_rdata[29] = (\mem_rdata[29]~43_combout  & (((\simpleuart|cfg_divider [29]) # (!\mem_rdata[21]~10_combout )))) # (!\mem_rdata[29]~43_combout  & (\mem_rdata[29]~42_combout  & ((\mem_rdata[21]~10_combout ))))

	.dataa(\mem_rdata[29]~42_combout ),
	.datab(\simpleuart|cfg_divider [29]),
	.datac(\mem_rdata[29]~43_combout ),
	.datad(\mem_rdata[21]~10_combout ),
	.cin(gnd),
	.combout(mem_rdata[29]),
	.cout());
// synopsys translate_off
defparam \mem_rdata[29] .lut_mask = 16'hCAF0;
defparam \mem_rdata[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N8
fiftyfivenm_lcell_comb \cpu|mem_16bit_buffer[13]~feeder (
// Equation(s):
// \cpu|mem_16bit_buffer[13]~feeder_combout  = mem_rdata[29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_rdata[29]),
	.cin(gnd),
	.combout(\cpu|mem_16bit_buffer[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_16bit_buffer[13]~feeder .lut_mask = 16'hFF00;
defparam \cpu|mem_16bit_buffer[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N9
dffeas \cpu|mem_16bit_buffer[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_16bit_buffer[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_16bit_buffer[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_16bit_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_16bit_buffer[13] .is_wysiwyg = "true";
defparam \cpu|mem_16bit_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N22
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[13]~10 (
// Equation(s):
// \cpu|mem_rdata_latched[13]~10_combout  = (\cpu|mem_la_firstword~2_combout  & ((\cpu|mem_rdata_latched_noshuffle[29]~4_combout ))) # (!\cpu|mem_la_firstword~2_combout  & (\cpu|mem_rdata_latched_noshuffle[13]~5_combout ))

	.dataa(\cpu|mem_rdata_latched_noshuffle[13]~5_combout ),
	.datab(gnd),
	.datac(\cpu|mem_rdata_latched_noshuffle[29]~4_combout ),
	.datad(\cpu|mem_la_firstword~2_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[13]~10 .lut_mask = 16'hF0AA;
defparam \cpu|mem_rdata_latched[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N8
fiftyfivenm_lcell_comb \cpu|decoded_imm_uj[13]~11 (
// Equation(s):
// \cpu|decoded_imm_uj[13]~11_combout  = (\cpu|mem_rdata_latched[15]~2_combout  & (\cpu|mem_16bit_buffer [13])) # (!\cpu|mem_rdata_latched[15]~2_combout  & ((\cpu|mem_rdata_latched[13]~10_combout )))

	.dataa(\cpu|mem_rdata_latched[15]~2_combout ),
	.datab(\cpu|mem_16bit_buffer [13]),
	.datac(gnd),
	.datad(\cpu|mem_rdata_latched[13]~10_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_imm_uj[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm_uj[13]~11 .lut_mask = 16'hDD88;
defparam \cpu|decoded_imm_uj[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N8
fiftyfivenm_lcell_comb \cpu|Mux19~0 (
// Equation(s):
// \cpu|Mux19~0_combout  = (\cpu|decoded_imm_uj[13]~11_combout  & \cpu|decoded_imm_uj[14]~12_combout )

	.dataa(gnd),
	.datab(\cpu|decoded_imm_uj[13]~11_combout ),
	.datac(gnd),
	.datad(\cpu|decoded_imm_uj[14]~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~0 .lut_mask = 16'hCC00;
defparam \cpu|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N12
fiftyfivenm_lcell_comb \cpu|mem_rdata_q~30 (
// Equation(s):
// \cpu|mem_rdata_q~30_combout  = (((!\cpu|Mux27~9_combout ) # (!\cpu|mem_rdata_q[8]~29_combout )) # (!\cpu|Mux19~0_combout )) # (!\cpu|always3~0_combout )

	.dataa(\cpu|always3~0_combout ),
	.datab(\cpu|Mux19~0_combout ),
	.datac(\cpu|mem_rdata_q[8]~29_combout ),
	.datad(\cpu|Mux27~9_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q~30 .lut_mask = 16'h7FFF;
defparam \cpu|mem_rdata_q~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N19
dffeas \cpu|mem_rdata_q[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_rdata_q[16]~feeder_combout ),
	.asdata(\cpu|decoded_imm_uj[16]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|mem_rdata_q~30_combout ),
	.ena(\cpu|mem_rdata_q[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[16] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N8
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched_noshuffle[16]~2 (
// Equation(s):
// \cpu|mem_rdata_latched_noshuffle[16]~2_combout  = (\cpu|mem_xfer~combout  & ((mem_rdata[16]))) # (!\cpu|mem_xfer~combout  & (\cpu|mem_rdata_q [16]))

	.dataa(\cpu|mem_xfer~combout ),
	.datab(gnd),
	.datac(\cpu|mem_rdata_q [16]),
	.datad(mem_rdata[16]),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched_noshuffle[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched_noshuffle[16]~2 .lut_mask = 16'hFA50;
defparam \cpu|mem_rdata_latched_noshuffle[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N4
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[0]~22 (
// Equation(s):
// \cpu|mem_rdata_latched[0]~22_combout  = (\cpu|mem_rdata_latched[0]~6_combout ) # ((\cpu|mem_la_firstword~2_combout  & (!\cpu|mem_rdata_latched[15]~2_combout  & \cpu|mem_rdata_latched_noshuffle[16]~2_combout )))

	.dataa(\cpu|mem_la_firstword~2_combout ),
	.datab(\cpu|mem_rdata_latched[15]~2_combout ),
	.datac(\cpu|mem_rdata_latched_noshuffle[16]~2_combout ),
	.datad(\cpu|mem_rdata_latched[0]~6_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[0]~22 .lut_mask = 16'hFF20;
defparam \cpu|mem_rdata_latched[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N24
fiftyfivenm_lcell_comb \cpu|instr_jal~1 (
// Equation(s):
// \cpu|instr_jal~1_combout  = (\cpu|mem_rdata_latched[1]~40_combout  & (((\cpu|instr_jal~0_combout  & \cpu|decoded_imm_uj[1]~0_combout )))) # (!\cpu|mem_rdata_latched[1]~40_combout  & (\cpu|Mux19~1_combout ))

	.dataa(\cpu|Mux19~1_combout ),
	.datab(\cpu|mem_rdata_latched[1]~40_combout ),
	.datac(\cpu|instr_jal~0_combout ),
	.datad(\cpu|decoded_imm_uj[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|instr_jal~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_jal~1 .lut_mask = 16'hE222;
defparam \cpu|instr_jal~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N0
fiftyfivenm_lcell_comb \cpu|instr_jal~2 (
// Equation(s):
// \cpu|instr_jal~2_combout  = (\cpu|mem_rdata_latched[0]~22_combout  & \cpu|instr_jal~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|mem_rdata_latched[0]~22_combout ),
	.datad(\cpu|instr_jal~1_combout ),
	.cin(gnd),
	.combout(\cpu|instr_jal~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_jal~2 .lut_mask = 16'hF000;
defparam \cpu|instr_jal~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N1
dffeas \cpu|instr_jal (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_jal~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_jal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_jal .is_wysiwyg = "true";
defparam \cpu|instr_jal .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N0
fiftyfivenm_lcell_comb \cpu|Add7~13 (
// Equation(s):
// \cpu|Add7~13_combout  = (\cpu|instr_jal~q  & (!\cpu|always18~1_combout  & \cpu|decoded_imm_uj [3]))

	.dataa(\cpu|instr_jal~q ),
	.datab(\cpu|always18~1_combout ),
	.datac(gnd),
	.datad(\cpu|decoded_imm_uj [3]),
	.cin(gnd),
	.combout(\cpu|Add7~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add7~13 .lut_mask = 16'h2200;
defparam \cpu|Add7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N7
dffeas \cpu|reg_next_pc[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_next_pc[3]~37_combout ),
	.asdata(\cpu|Selector186~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(\cpu|reg_next_pc[28]~31_combout ),
	.ena(\cpu|reg_next_pc[28]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_next_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_next_pc[3] .is_wysiwyg = "true";
defparam \cpu|reg_next_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
fiftyfivenm_lcell_comb \cpu|next_pc[3]~12 (
// Equation(s):
// \cpu|next_pc[3]~12_combout  = (\cpu|latched_store~q  & ((\cpu|latched_branch~q  & ((\cpu|reg_out [3]))) # (!\cpu|latched_branch~q  & (\cpu|reg_next_pc [3])))) # (!\cpu|latched_store~q  & (\cpu|reg_next_pc [3]))

	.dataa(\cpu|latched_store~q ),
	.datab(\cpu|reg_next_pc [3]),
	.datac(\cpu|latched_branch~q ),
	.datad(\cpu|reg_out [3]),
	.cin(gnd),
	.combout(\cpu|next_pc[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[3]~12 .lut_mask = 16'hEC4C;
defparam \cpu|next_pc[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N5
dffeas \cpu|mem_addr[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[3]~32_combout ),
	.asdata(\cpu|reg_op1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[3] .is_wysiwyg = "true";
defparam \cpu|mem_addr[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y9_N15
fiftyfivenm_io_ibuf \sw[1]~input (
	.i(sw[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\sw[1]~input_o ));
// synopsys translate_off
defparam \sw[1]~input .bus_hold = "false";
defparam \sw[1]~input .listen_to_nsleep_signal = "false";
defparam \sw[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y6_N11
dffeas \led_reg[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led_reg~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_reg[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[1] .is_wysiwyg = "true";
defparam \led_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N10
fiftyfivenm_lcell_comb \mem_rdata[1]~14 (
// Equation(s):
// \mem_rdata[1]~14_combout  = (\mem_rdata[0]~13_combout  & (((led_reg[1]) # (\mem_ready~2_combout )))) # (!\mem_rdata[0]~13_combout  & (\sw[1]~input_o  & ((!\mem_ready~2_combout ))))

	.dataa(\sw[1]~input_o ),
	.datab(\mem_rdata[0]~13_combout ),
	.datac(led_reg[1]),
	.datad(\mem_ready~2_combout ),
	.cin(gnd),
	.combout(\mem_rdata[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[1]~14 .lut_mask = 16'hCCE2;
defparam \mem_rdata[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N26
fiftyfivenm_lcell_comb \seg2_reg~9 (
// Equation(s):
// \seg2_reg~9_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & \cpu|mem_wdata [1]))

	.dataa(gnd),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\cpu|mem_wdata [1]),
	.cin(gnd),
	.combout(\seg2_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg~9 .lut_mask = 16'hC000;
defparam \seg2_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N27
dffeas \seg2_reg[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg2_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seg2_reg[5]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[1] .is_wysiwyg = "true";
defparam \seg2_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N3
dffeas \seg1_reg[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg1_reg[2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[1] .is_wysiwyg = "true";
defparam \seg1_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N16
fiftyfivenm_lcell_comb \mem_rdata[1]~15 (
// Equation(s):
// \mem_rdata[1]~15_combout  = (\mem_rdata[1]~14_combout  & (((seg1_reg[1])) # (!\mem_rdata[0]~12_combout ))) # (!\mem_rdata[1]~14_combout  & (\mem_rdata[0]~12_combout  & (seg2_reg[1])))

	.dataa(\mem_rdata[1]~14_combout ),
	.datab(\mem_rdata[0]~12_combout ),
	.datac(seg2_reg[1]),
	.datad(seg1_reg[1]),
	.cin(gnd),
	.combout(\mem_rdata[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[1]~15 .lut_mask = 16'hEA62;
defparam \mem_rdata[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N25
dffeas \simpleuart|recv_buf_data[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\simpleuart|recv_buf_data~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simpleuart|recv_buf_data[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|recv_buf_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|recv_buf_data[1] .is_wysiwyg = "true";
defparam \simpleuart|recv_buf_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N24
fiftyfivenm_lcell_comb \mem_rdata[1]~18 (
// Equation(s):
// \mem_rdata[1]~18_combout  = (\mem_rdata[0]~17_combout  & (((\ram_inst|altsyncram_component|auto_generated|q_a [1]) # (\mem_ready~4_combout )))) # (!\mem_rdata[0]~17_combout  & (\simpleuart|cfg_divider [1] & ((!\mem_ready~4_combout ))))

	.dataa(\simpleuart|cfg_divider [1]),
	.datab(\mem_rdata[0]~17_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\mem_ready~4_combout ),
	.cin(gnd),
	.combout(\mem_rdata[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[1]~18 .lut_mask = 16'hCCE2;
defparam \mem_rdata[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N24
fiftyfivenm_lcell_comb \mem_rdata[1]~19 (
// Equation(s):
// \mem_rdata[1]~19_combout  = (\mem_rdata[0]~16_combout  & ((\mem_rdata[1]~18_combout  & ((\simpleuart|recv_buf_data [1]))) # (!\mem_rdata[1]~18_combout  & (\mem_rdata[1]~15_combout )))) # (!\mem_rdata[0]~16_combout  & (((\mem_rdata[1]~18_combout ))))

	.dataa(\mem_rdata[1]~15_combout ),
	.datab(\mem_rdata[0]~16_combout ),
	.datac(\simpleuart|recv_buf_data [1]),
	.datad(\mem_rdata[1]~18_combout ),
	.cin(gnd),
	.combout(\mem_rdata[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[1]~19 .lut_mask = 16'hF388;
defparam \mem_rdata[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N18
fiftyfivenm_lcell_comb \mem_rdata[1]~20 (
// Equation(s):
// \mem_rdata[1]~20_combout  = (\rom_ready~q  & (\rom_inst|altsyncram_component|auto_generated|q_a [1])) # (!\rom_ready~q  & ((\mem_rdata[1]~19_combout )))

	.dataa(\rom_ready~q ),
	.datab(gnd),
	.datac(\rom_inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\mem_rdata[1]~19_combout ),
	.cin(gnd),
	.combout(\mem_rdata[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[1]~20 .lut_mask = 16'hF5A0;
defparam \mem_rdata[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N20
fiftyfivenm_lcell_comb \cpu|prefetched_high_word~3 (
// Equation(s):
// \cpu|prefetched_high_word~3_combout  = (!\cpu|mem_do_rdata~q  & (((!\cpu|mem_la_read~7_combout  & !\cpu|mem_la_read~5_combout )) # (!\pll_inst|altpll_component|auto_generated|locked~0_combout )))

	.dataa(\cpu|mem_la_read~7_combout ),
	.datab(\cpu|mem_do_rdata~q ),
	.datac(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datad(\cpu|mem_la_read~5_combout ),
	.cin(gnd),
	.combout(\cpu|prefetched_high_word~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|prefetched_high_word~3 .lut_mask = 16'h0313;
defparam \cpu|prefetched_high_word~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N14
fiftyfivenm_lcell_comb \cpu|prefetched_high_word~4 (
// Equation(s):
// \cpu|prefetched_high_word~4_combout  = (\cpu|prefetched_high_word~3_combout  & ((\cpu|mem_la_secondword~q ) # ((!\mem_rdata[0]~28_combout ) # (!\mem_rdata[1]~20_combout ))))

	.dataa(\cpu|mem_la_secondword~q ),
	.datab(\mem_rdata[1]~20_combout ),
	.datac(\mem_rdata[0]~28_combout ),
	.datad(\cpu|prefetched_high_word~3_combout ),
	.cin(gnd),
	.combout(\cpu|prefetched_high_word~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|prefetched_high_word~4 .lut_mask = 16'hBF00;
defparam \cpu|prefetched_high_word~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
fiftyfivenm_lcell_comb \cpu|prefetched_high_word~2 (
// Equation(s):
// \cpu|prefetched_high_word~2_combout  = (\cpu|prefetched_high_word~q  & ((\cpu|mem_do_rdata~q ) # ((\cpu|mem_la_read~8_combout ) # (!\cpu|prefetched_high_word~1_combout ))))

	.dataa(\cpu|mem_do_rdata~q ),
	.datab(\cpu|prefetched_high_word~q ),
	.datac(\cpu|prefetched_high_word~1_combout ),
	.datad(\cpu|mem_la_read~8_combout ),
	.cin(gnd),
	.combout(\cpu|prefetched_high_word~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|prefetched_high_word~2 .lut_mask = 16'hCC8C;
defparam \cpu|prefetched_high_word~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
fiftyfivenm_lcell_comb \cpu|prefetched_high_word~0 (
// Equation(s):
// \cpu|prefetched_high_word~0_combout  = (!\cpu|latched_branch~q  & (\pll_inst|altpll_component|auto_generated|locked~0_combout  & (!\cpu|clear_prefetched_high_word~0_combout  & !\cpu|trap~q )))

	.dataa(\cpu|latched_branch~q ),
	.datab(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datac(\cpu|clear_prefetched_high_word~0_combout ),
	.datad(\cpu|trap~q ),
	.cin(gnd),
	.combout(\cpu|prefetched_high_word~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|prefetched_high_word~0 .lut_mask = 16'h0004;
defparam \cpu|prefetched_high_word~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
fiftyfivenm_lcell_comb \cpu|prefetched_high_word~5 (
// Equation(s):
// \cpu|prefetched_high_word~5_combout  = (\cpu|prefetched_high_word~0_combout  & ((\cpu|prefetched_high_word~2_combout ) # ((\cpu|prefetched_high_word~1_combout  & \cpu|prefetched_high_word~4_combout ))))

	.dataa(\cpu|prefetched_high_word~1_combout ),
	.datab(\cpu|prefetched_high_word~4_combout ),
	.datac(\cpu|prefetched_high_word~2_combout ),
	.datad(\cpu|prefetched_high_word~0_combout ),
	.cin(gnd),
	.combout(\cpu|prefetched_high_word~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|prefetched_high_word~5 .lut_mask = 16'hF800;
defparam \cpu|prefetched_high_word~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N25
dffeas \cpu|prefetched_high_word (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|prefetched_high_word~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|prefetched_high_word~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|prefetched_high_word .is_wysiwyg = "true";
defparam \cpu|prefetched_high_word .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
fiftyfivenm_lcell_comb \cpu|mem_la_use_prefetched_high_word (
// Equation(s):
// \cpu|mem_la_use_prefetched_high_word~combout  = (\cpu|clear_prefetched_high_word~1_combout ) # (((!\cpu|mem_la_firstword~0_combout ) # (!\cpu|mem_la_firstword~1_combout )) # (!\cpu|prefetched_high_word~q ))

	.dataa(\cpu|clear_prefetched_high_word~1_combout ),
	.datab(\cpu|prefetched_high_word~q ),
	.datac(\cpu|mem_la_firstword~1_combout ),
	.datad(\cpu|mem_la_firstword~0_combout ),
	.cin(gnd),
	.combout(\cpu|mem_la_use_prefetched_high_word~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_use_prefetched_high_word .lut_mask = 16'hBFFF;
defparam \cpu|mem_la_use_prefetched_high_word .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N0
fiftyfivenm_lcell_comb \cpu|mem_valid~2 (
// Equation(s):
// \cpu|mem_valid~2_combout  = (!\mem_ready~5_combout  & (\cpu|mem_valid~q  & ((\cpu|mem_la_use_prefetched_high_word~combout ) # (!\cpu|mem_do_rinst~q ))))

	.dataa(\mem_ready~5_combout ),
	.datab(\cpu|mem_la_use_prefetched_high_word~combout ),
	.datac(\cpu|mem_do_rinst~q ),
	.datad(\cpu|mem_valid~q ),
	.cin(gnd),
	.combout(\cpu|mem_valid~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_valid~2 .lut_mask = 16'h4500;
defparam \cpu|mem_valid~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N18
fiftyfivenm_lcell_comb \cpu|mem_valid~4 (
// Equation(s):
// \cpu|mem_valid~4_combout  = (\cpu|mem_do_wdata~q ) # ((\cpu|mem_la_read~4_combout  & (\cpu|mem_la_use_prefetched_high_word~combout )) # (!\cpu|mem_la_read~4_combout  & ((\cpu|mem_valid~q ))))

	.dataa(\cpu|mem_do_wdata~q ),
	.datab(\cpu|mem_la_use_prefetched_high_word~combout ),
	.datac(\cpu|mem_la_read~4_combout ),
	.datad(\cpu|mem_valid~q ),
	.cin(gnd),
	.combout(\cpu|mem_valid~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_valid~4 .lut_mask = 16'hEFEA;
defparam \cpu|mem_valid~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N20
fiftyfivenm_lcell_comb \cpu|Mux66~0 (
// Equation(s):
// \cpu|Mux66~0_combout  = (\cpu|mem_state [1] & ((\cpu|mem_valid~2_combout ) # ((\cpu|mem_state [0])))) # (!\cpu|mem_state [1] & (((!\cpu|mem_state [0] & \cpu|mem_valid~4_combout ))))

	.dataa(\cpu|mem_state [1]),
	.datab(\cpu|mem_valid~2_combout ),
	.datac(\cpu|mem_state [0]),
	.datad(\cpu|mem_valid~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux66~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux66~0 .lut_mask = 16'hADA8;
defparam \cpu|Mux66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N4
fiftyfivenm_lcell_comb \cpu|mem_valid~3 (
// Equation(s):
// \cpu|mem_valid~3_combout  = (\cpu|mem_valid~2_combout ) # ((\pll_inst|altpll_component|auto_generated|locked~0_combout  & (\cpu|mem_xfer~combout  & \cpu|mem_la_read~6_combout )))

	.dataa(\cpu|mem_valid~2_combout ),
	.datab(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datac(\cpu|mem_xfer~combout ),
	.datad(\cpu|mem_la_read~6_combout ),
	.cin(gnd),
	.combout(\cpu|mem_valid~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_valid~3 .lut_mask = 16'hEAAA;
defparam \cpu|mem_valid~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N22
fiftyfivenm_lcell_comb \cpu|Mux66~1 (
// Equation(s):
// \cpu|Mux66~1_combout  = (\cpu|mem_state [0] & ((\cpu|Mux66~0_combout  & ((\cpu|mem_valid~q ))) # (!\cpu|Mux66~0_combout  & (\cpu|mem_valid~3_combout )))) # (!\cpu|mem_state [0] & (\cpu|Mux66~0_combout ))

	.dataa(\cpu|mem_state [0]),
	.datab(\cpu|Mux66~0_combout ),
	.datac(\cpu|mem_valid~3_combout ),
	.datad(\cpu|mem_valid~q ),
	.cin(gnd),
	.combout(\cpu|Mux66~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux66~1 .lut_mask = 16'hEC64;
defparam \cpu|Mux66~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N24
fiftyfivenm_lcell_comb \cpu|mem_valid~5 (
// Equation(s):
// \cpu|mem_valid~5_combout  = (\cpu|always5~0_combout  & (((\pll_inst|altpll_component|auto_generated|locked~0_combout  & \ram_wren~0_combout )))) # (!\cpu|always5~0_combout  & (\cpu|Mux66~1_combout ))

	.dataa(\cpu|Mux66~1_combout ),
	.datab(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datac(\ram_wren~0_combout ),
	.datad(\cpu|always5~0_combout ),
	.cin(gnd),
	.combout(\cpu|mem_valid~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_valid~5 .lut_mask = 16'hC0AA;
defparam \cpu|mem_valid~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N25
dffeas \cpu|mem_valid (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_valid~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_valid .is_wysiwyg = "true";
defparam \cpu|mem_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N20
fiftyfivenm_lcell_comb \rom_ready~0 (
// Equation(s):
// \rom_ready~0_combout  = (\cpu|mem_valid~q  & (!\cpu|mem_addr [14] & (!\mem_ready~5_combout  & \LessThan3~0_combout )))

	.dataa(\cpu|mem_valid~q ),
	.datab(\cpu|mem_addr [14]),
	.datac(\mem_ready~5_combout ),
	.datad(\LessThan3~0_combout ),
	.cin(gnd),
	.combout(\rom_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ready~0 .lut_mask = 16'h0200;
defparam \rom_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N21
dffeas rom_ready(
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rom_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam rom_ready.is_wysiwyg = "true";
defparam rom_ready.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N2
fiftyfivenm_lcell_comb \mem_rdata[21]~9 (
// Equation(s):
// \mem_rdata[21]~9_combout  = (\rom_ready~q ) # (\ram_ready~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_ready~q ),
	.datad(\ram_ready~q ),
	.cin(gnd),
	.combout(\mem_rdata[21]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[21]~9 .lut_mask = 16'hFFF0;
defparam \mem_rdata[21]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N6
fiftyfivenm_lcell_comb \mem_rdata[28]~37 (
// Equation(s):
// \mem_rdata[28]~37_combout  = (\mem_rdata[21]~9_combout  & ((\mem_rdata[21]~8_combout  & ((\rom_inst|altsyncram_component|auto_generated|q_a [28]))) # (!\mem_rdata[21]~8_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [28])))) # 
// (!\mem_rdata[21]~9_combout  & (((\mem_rdata[21]~8_combout ))))

	.dataa(\mem_rdata[21]~9_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [28]),
	.datac(\mem_rdata[21]~8_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\mem_rdata[28]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[28]~37 .lut_mask = 16'hF858;
defparam \mem_rdata[28]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N11
dffeas \seg1_reg[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg1_reg[30]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[28]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[28] .is_wysiwyg = "true";
defparam \seg1_reg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N17
dffeas \seg2_reg[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[29]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[28]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[28] .is_wysiwyg = "true";
defparam \seg2_reg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N23
dffeas \led_reg[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_reg[24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[28]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[28] .is_wysiwyg = "true";
defparam \led_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N22
fiftyfivenm_lcell_comb \mem_rdata[28]~35 (
// Equation(s):
// \mem_rdata[28]~35_combout  = (\mem_rdata[21]~5_combout  & (((\mem_rdata[21]~3_combout )) # (!\simpleuart|recv_buf_valid~q ))) # (!\mem_rdata[21]~5_combout  & (((led_reg[28] & !\mem_rdata[21]~3_combout ))))

	.dataa(\simpleuart|recv_buf_valid~q ),
	.datab(\mem_rdata[21]~5_combout ),
	.datac(led_reg[28]),
	.datad(\mem_rdata[21]~3_combout ),
	.cin(gnd),
	.combout(\mem_rdata[28]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[28]~35 .lut_mask = 16'hCC74;
defparam \mem_rdata[28]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N16
fiftyfivenm_lcell_comb \mem_rdata[28]~36 (
// Equation(s):
// \mem_rdata[28]~36_combout  = (\mem_rdata[21]~2_combout  & ((\mem_rdata[28]~35_combout  & (seg1_reg[28])) # (!\mem_rdata[28]~35_combout  & ((seg2_reg[28]))))) # (!\mem_rdata[21]~2_combout  & (((\mem_rdata[28]~35_combout ))))

	.dataa(seg1_reg[28]),
	.datab(\mem_rdata[21]~2_combout ),
	.datac(seg2_reg[28]),
	.datad(\mem_rdata[28]~35_combout ),
	.cin(gnd),
	.combout(\mem_rdata[28]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[28]~36 .lut_mask = 16'hBBC0;
defparam \mem_rdata[28]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N4
fiftyfivenm_lcell_comb \mem_rdata[28] (
// Equation(s):
// mem_rdata[28] = (\mem_rdata[28]~37_combout  & ((\simpleuart|cfg_divider [28]) # ((!\mem_rdata[21]~10_combout )))) # (!\mem_rdata[28]~37_combout  & (((\mem_rdata[21]~10_combout  & \mem_rdata[28]~36_combout ))))

	.dataa(\mem_rdata[28]~37_combout ),
	.datab(\simpleuart|cfg_divider [28]),
	.datac(\mem_rdata[21]~10_combout ),
	.datad(\mem_rdata[28]~36_combout ),
	.cin(gnd),
	.combout(mem_rdata[28]),
	.cout());
// synopsys translate_off
defparam \mem_rdata[28] .lut_mask = 16'hDA8A;
defparam \mem_rdata[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N5
dffeas \cpu|mem_16bit_buffer[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(mem_rdata[28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_16bit_buffer[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_16bit_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_16bit_buffer[12] .is_wysiwyg = "true";
defparam \cpu|mem_16bit_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N4
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[12]~8 (
// Equation(s):
// \cpu|mem_rdata_latched[12]~8_combout  = (\cpu|mem_la_firstword~0_combout  & ((\cpu|mem_la_firstword~1_combout  & ((\cpu|mem_rdata_q [28]))) # (!\cpu|mem_la_firstword~1_combout  & (\cpu|mem_rdata_q [12])))) # (!\cpu|mem_la_firstword~0_combout  & 
// (\cpu|mem_rdata_q [12]))

	.dataa(\cpu|mem_rdata_q [12]),
	.datab(\cpu|mem_rdata_q [28]),
	.datac(\cpu|mem_la_firstword~0_combout ),
	.datad(\cpu|mem_la_firstword~1_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[12]~8 .lut_mask = 16'hCAAA;
defparam \cpu|mem_rdata_latched[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N6
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[12]~7 (
// Equation(s):
// \cpu|mem_rdata_latched[12]~7_combout  = (\cpu|mem_xfer~combout  & ((\cpu|mem_la_firstword~2_combout  & ((mem_rdata[28]))) # (!\cpu|mem_la_firstword~2_combout  & (mem_rdata[12]))))

	.dataa(mem_rdata[12]),
	.datab(\cpu|mem_xfer~combout ),
	.datac(\cpu|mem_la_firstword~2_combout ),
	.datad(mem_rdata[28]),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[12]~7 .lut_mask = 16'hC808;
defparam \cpu|mem_rdata_latched[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N16
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[12]~9 (
// Equation(s):
// \cpu|mem_rdata_latched[12]~9_combout  = (\cpu|mem_rdata_latched[12]~7_combout ) # ((!\cpu|mem_xfer~combout  & \cpu|mem_rdata_latched[12]~8_combout ))

	.dataa(gnd),
	.datab(\cpu|mem_xfer~combout ),
	.datac(\cpu|mem_rdata_latched[12]~8_combout ),
	.datad(\cpu|mem_rdata_latched[12]~7_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[12]~9 .lut_mask = 16'hFF30;
defparam \cpu|mem_rdata_latched[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N0
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[17]~4 (
// Equation(s):
// \cpu|mem_rdata_q[17]~4_combout  = (\cpu|mem_rdata_latched[15]~2_combout  & (\cpu|mem_16bit_buffer [12])) # (!\cpu|mem_rdata_latched[15]~2_combout  & ((\cpu|mem_rdata_latched[12]~9_combout )))

	.dataa(gnd),
	.datab(\cpu|mem_rdata_latched[15]~2_combout ),
	.datac(\cpu|mem_16bit_buffer [12]),
	.datad(\cpu|mem_rdata_latched[12]~9_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[17]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[17]~4 .lut_mask = 16'hF3C0;
defparam \cpu|mem_rdata_q[17]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N8
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[12]~9 (
// Equation(s):
// \cpu|mem_rdata_q[12]~9_combout  = (\cpu|mem_xfer~combout  & ((\cpu|mem_rdata_q[17]~4_combout ))) # (!\cpu|mem_xfer~combout  & (\cpu|mem_rdata_q [12]))

	.dataa(\cpu|mem_xfer~combout ),
	.datab(gnd),
	.datac(\cpu|mem_rdata_q [12]),
	.datad(\cpu|mem_rdata_q[17]~4_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[12]~9 .lut_mask = 16'hFA50;
defparam \cpu|mem_rdata_q[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N26
fiftyfivenm_lcell_comb \cpu|Mux28~2 (
// Equation(s):
// \cpu|Mux28~2_combout  = (\cpu|mem_rdata_q[17]~4_combout  & (((\cpu|mem_rdata_q[12]~9_combout )))) # (!\cpu|mem_rdata_q[17]~4_combout  & (\cpu|mem_rdata_q[15]~11_combout  & (\cpu|mem_rdata_q[16]~5_combout )))

	.dataa(\cpu|mem_rdata_q[17]~4_combout ),
	.datab(\cpu|mem_rdata_q[15]~11_combout ),
	.datac(\cpu|mem_rdata_q[16]~5_combout ),
	.datad(\cpu|mem_rdata_q[12]~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~2 .lut_mask = 16'hEA40;
defparam \cpu|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N6
fiftyfivenm_lcell_comb \cpu|Mux28~0 (
// Equation(s):
// \cpu|Mux28~0_combout  = (\cpu|decoded_imm_uj[15]~13_combout ) # ((\cpu|decoded_imm_uj[5]~4_combout  & ((!\cpu|Equal21~0_combout ) # (!\cpu|decoded_imm_uj[10]~9_combout ))))

	.dataa(\cpu|decoded_imm_uj[10]~9_combout ),
	.datab(\cpu|decoded_imm_uj[5]~4_combout ),
	.datac(\cpu|decoded_imm_uj[15]~13_combout ),
	.datad(\cpu|Equal21~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~0 .lut_mask = 16'hF4FC;
defparam \cpu|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N24
fiftyfivenm_lcell_comb \cpu|Mux28~1 (
// Equation(s):
// \cpu|Mux28~1_combout  = (\cpu|decoded_imm_uj[13]~11_combout  & ((\cpu|decoded_imm_uj[14]~12_combout  & ((\cpu|Mux28~0_combout ))) # (!\cpu|decoded_imm_uj[14]~12_combout  & (\cpu|mem_rdata_q[12]~9_combout ))))

	.dataa(\cpu|mem_rdata_q[12]~9_combout ),
	.datab(\cpu|decoded_imm_uj[13]~11_combout ),
	.datac(\cpu|decoded_imm_uj[14]~12_combout ),
	.datad(\cpu|Mux28~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~1 .lut_mask = 16'hC808;
defparam \cpu|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N28
fiftyfivenm_lcell_comb \cpu|Mux28~3 (
// Equation(s):
// \cpu|Mux28~3_combout  = (\cpu|Mux28~1_combout ) # ((\cpu|Decoder5~1_combout  & ((\cpu|Mux28~2_combout ) # (!\cpu|Equal23~0_combout ))))

	.dataa(\cpu|Decoder5~1_combout ),
	.datab(\cpu|Equal23~0_combout ),
	.datac(\cpu|Mux28~2_combout ),
	.datad(\cpu|Mux28~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~3 .lut_mask = 16'hFFA2;
defparam \cpu|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N12
fiftyfivenm_lcell_comb \cpu|Mux43~3 (
// Equation(s):
// \cpu|Mux43~3_combout  = (\cpu|decoded_imm_uj[13]~11_combout  & (\cpu|mem_rdata_q[12]~9_combout )) # (!\cpu|decoded_imm_uj[13]~11_combout  & (((!\cpu|decoded_imm_uj[14]~12_combout  & !\cpu|decoded_imm_uj[15]~13_combout ))))

	.dataa(\cpu|mem_rdata_q[12]~9_combout ),
	.datab(\cpu|decoded_imm_uj[14]~12_combout ),
	.datac(\cpu|decoded_imm_uj[13]~11_combout ),
	.datad(\cpu|decoded_imm_uj[15]~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~3 .lut_mask = 16'hA0A3;
defparam \cpu|Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N22
fiftyfivenm_lcell_comb \cpu|Mux43~2 (
// Equation(s):
// \cpu|Mux43~2_combout  = (\cpu|Mux43~3_combout ) # ((\cpu|mem_rdata_q[12]~9_combout  & (!\cpu|decoded_imm_uj[14]~12_combout  & !\cpu|mem_rdata_q~32_combout )))

	.dataa(\cpu|Mux43~3_combout ),
	.datab(\cpu|mem_rdata_q[12]~9_combout ),
	.datac(\cpu|decoded_imm_uj[14]~12_combout ),
	.datad(\cpu|mem_rdata_q~32_combout ),
	.cin(gnd),
	.combout(\cpu|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~2 .lut_mask = 16'hAAAE;
defparam \cpu|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N14
fiftyfivenm_lcell_comb \cpu|mem_rdata_q~64 (
// Equation(s):
// \cpu|mem_rdata_q~64_combout  = (\cpu|mem_rdata_q[12]~9_combout  & ((\cpu|decoded_imm_uj[13]~11_combout ) # ((!\cpu|decoded_imm_uj[14]~12_combout  & \cpu|decoded_imm_uj[15]~13_combout ))))

	.dataa(\cpu|mem_rdata_q[12]~9_combout ),
	.datab(\cpu|decoded_imm_uj[14]~12_combout ),
	.datac(\cpu|decoded_imm_uj[13]~11_combout ),
	.datad(\cpu|decoded_imm_uj[15]~13_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q~64 .lut_mask = 16'hA2A0;
defparam \cpu|mem_rdata_q~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N16
fiftyfivenm_lcell_comb \cpu|Mux58~0 (
// Equation(s):
// \cpu|Mux58~0_combout  = (\cpu|mem_rdata_latched[1]~40_combout  & ((\cpu|Mux43~2_combout ) # ((\cpu|mem_rdata_latched[0]~22_combout )))) # (!\cpu|mem_rdata_latched[1]~40_combout  & (((\cpu|mem_rdata_q~64_combout  & !\cpu|mem_rdata_latched[0]~22_combout 
// ))))

	.dataa(\cpu|Mux43~2_combout ),
	.datab(\cpu|mem_rdata_q~64_combout ),
	.datac(\cpu|mem_rdata_latched[1]~40_combout ),
	.datad(\cpu|mem_rdata_latched[0]~22_combout ),
	.cin(gnd),
	.combout(\cpu|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux58~0 .lut_mask = 16'hF0AC;
defparam \cpu|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N26
fiftyfivenm_lcell_comb \cpu|Mux58~1 (
// Equation(s):
// \cpu|Mux58~1_combout  = (\cpu|mem_rdata_latched[0]~22_combout  & ((\cpu|Mux58~0_combout  & (\cpu|mem_rdata_q[12]~9_combout )) # (!\cpu|Mux58~0_combout  & ((\cpu|Mux28~3_combout ))))) # (!\cpu|mem_rdata_latched[0]~22_combout  & (((\cpu|Mux58~0_combout ))))

	.dataa(\cpu|mem_rdata_latched[0]~22_combout ),
	.datab(\cpu|mem_rdata_q[12]~9_combout ),
	.datac(\cpu|Mux28~3_combout ),
	.datad(\cpu|Mux58~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux58~1 .lut_mask = 16'hDDA0;
defparam \cpu|Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N9
dffeas \cpu|mem_rdata_q[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_rdata_q[12]~9_combout ),
	.asdata(\cpu|Mux58~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[12] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N30
fiftyfivenm_lcell_comb \cpu|Equal26~0 (
// Equation(s):
// \cpu|Equal26~0_combout  = (\cpu|mem_rdata_q [12] & !\cpu|mem_rdata_q [13])

	.dataa(\cpu|mem_rdata_q [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|mem_rdata_q [13]),
	.cin(gnd),
	.combout(\cpu|Equal26~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal26~0 .lut_mask = 16'h00AA;
defparam \cpu|Equal26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N28
fiftyfivenm_lcell_comb \cpu|instr_srai~0 (
// Equation(s):
// \cpu|instr_srai~0_combout  = (!\cpu|mem_rdata_q [13] & (\cpu|Equal35~0_combout  & (\cpu|mem_rdata_q [12] & \cpu|mem_rdata_q [14])))

	.dataa(\cpu|mem_rdata_q [13]),
	.datab(\cpu|Equal35~0_combout ),
	.datac(\cpu|mem_rdata_q [12]),
	.datad(\cpu|mem_rdata_q [14]),
	.cin(gnd),
	.combout(\cpu|instr_srai~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_srai~0 .lut_mask = 16'h4000;
defparam \cpu|instr_srai~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N0
fiftyfivenm_lcell_comb \cpu|is_slli_srli_srai~0 (
// Equation(s):
// \cpu|is_slli_srli_srai~0_combout  = (\cpu|is_alu_reg_imm~q  & ((\cpu|instr_srai~0_combout ) # ((\cpu|Equal26~0_combout  & \cpu|Equal34~1_combout ))))

	.dataa(\cpu|Equal26~0_combout ),
	.datab(\cpu|Equal34~1_combout ),
	.datac(\cpu|is_alu_reg_imm~q ),
	.datad(\cpu|instr_srai~0_combout ),
	.cin(gnd),
	.combout(\cpu|is_slli_srli_srai~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|is_slli_srli_srai~0 .lut_mask = 16'hF080;
defparam \cpu|is_slli_srli_srai~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N1
dffeas \cpu|is_slli_srli_srai (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|is_slli_srli_srai~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|is_slli_srli_srai~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|is_slli_srli_srai .is_wysiwyg = "true";
defparam \cpu|is_slli_srli_srai .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
fiftyfivenm_lcell_comb \cpu|Selector385~5 (
// Equation(s):
// \cpu|Selector385~5_combout  = (!\cpu|is_slli_srli_srai~q  & (!\cpu|is_jalr_addi_slti_sltiu_xori_ori_andi~q  & !\cpu|is_lui_auipc_jal~q ))

	.dataa(\cpu|is_slli_srli_srai~q ),
	.datab(gnd),
	.datac(\cpu|is_jalr_addi_slti_sltiu_xori_ori_andi~q ),
	.datad(\cpu|is_lui_auipc_jal~q ),
	.cin(gnd),
	.combout(\cpu|Selector385~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector385~5 .lut_mask = 16'h0005;
defparam \cpu|Selector385~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
fiftyfivenm_lcell_comb \cpu|WideNor9~0 (
// Equation(s):
// \cpu|WideNor9~0_combout  = ((\cpu|is_lb_lh_lw_lbu_lhu~q ) # ((!\cpu|WideNor2~1_combout ) # (!\cpu|WideNor2~17_combout ))) # (!\cpu|Selector385~5_combout )

	.dataa(\cpu|Selector385~5_combout ),
	.datab(\cpu|is_lb_lh_lw_lbu_lhu~q ),
	.datac(\cpu|WideNor2~17_combout ),
	.datad(\cpu|WideNor2~1_combout ),
	.cin(gnd),
	.combout(\cpu|WideNor9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideNor9~0 .lut_mask = 16'hDFFF;
defparam \cpu|WideNor9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
fiftyfivenm_lcell_comb \cpu|cpu_state~25 (
// Equation(s):
// \cpu|cpu_state~25_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & (((!\cpu|WideNor9~0_combout  & !\cpu|is_sb_sh_sw~q )) # (!\cpu|Selector385~5_combout )))

	.dataa(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datab(\cpu|WideNor9~0_combout ),
	.datac(\cpu|Selector385~5_combout ),
	.datad(\cpu|is_sb_sh_sw~q ),
	.cin(gnd),
	.combout(\cpu|cpu_state~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu_state~25 .lut_mask = 16'h0A2A;
defparam \cpu|cpu_state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
fiftyfivenm_lcell_comb \cpu|cpu_state~26 (
// Equation(s):
// \cpu|cpu_state~26_combout  = (\cpu|cpu_state~19_combout  & ((\cpu|cpu_state~25_combout ) # ((\cpu|set_mem_do_rinst~0_combout  & \cpu|mem_done~2_combout ))))

	.dataa(\cpu|set_mem_do_rinst~0_combout ),
	.datab(\cpu|mem_done~2_combout ),
	.datac(\cpu|cpu_state~19_combout ),
	.datad(\cpu|cpu_state~25_combout ),
	.cin(gnd),
	.combout(\cpu|cpu_state~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu_state~26 .lut_mask = 16'hF080;
defparam \cpu|cpu_state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N21
dffeas \cpu|cpu_state.cpu_state_exec (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|cpu_state~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu_state.cpu_state_exec~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu_state.cpu_state_exec .is_wysiwyg = "true";
defparam \cpu|cpu_state.cpu_state_exec .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
fiftyfivenm_lcell_comb \cpu|Selector423~0 (
// Equation(s):
// \cpu|Selector423~0_combout  = (\cpu|latched_store~q  & ((\cpu|cpu_state.cpu_state_stmem~q ) # ((\cpu|cpu_state.cpu_state_ld_rs1~q ) # (\cpu|cpu_state.cpu_state_trap~q ))))

	.dataa(\cpu|cpu_state.cpu_state_stmem~q ),
	.datab(\cpu|latched_store~q ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|cpu_state.cpu_state_trap~q ),
	.cin(gnd),
	.combout(\cpu|Selector423~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector423~0 .lut_mask = 16'hCCC8;
defparam \cpu|Selector423~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
fiftyfivenm_lcell_comb \cpu|Selector423~2 (
// Equation(s):
// \cpu|Selector423~2_combout  = (\cpu|cpu_state.cpu_state_ldmem~q  & (((\cpu|WideOr28~0_combout ) # (!\cpu|irq_delay~0_combout )) # (!\cpu|always18~1_combout )))

	.dataa(\cpu|always18~1_combout ),
	.datab(\cpu|irq_delay~0_combout ),
	.datac(\cpu|cpu_state.cpu_state_ldmem~q ),
	.datad(\cpu|WideOr28~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector423~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector423~2 .lut_mask = 16'hF070;
defparam \cpu|Selector423~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
fiftyfivenm_lcell_comb \cpu|Selector385~9 (
// Equation(s):
// \cpu|Selector385~9_combout  = (!\cpu|pcpi_mul|pcpi_wr~q  & (!\cpu|WideNor2~17_combout  & !\cpu|pcpi_div|pcpi_wr~q ))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|pcpi_wr~q ),
	.datac(\cpu|WideNor2~17_combout ),
	.datad(\cpu|pcpi_div|pcpi_wr~q ),
	.cin(gnd),
	.combout(\cpu|Selector385~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector385~9 .lut_mask = 16'h0003;
defparam \cpu|Selector385~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
fiftyfivenm_lcell_comb \cpu|Selector423~1 (
// Equation(s):
// \cpu|Selector423~1_combout  = (!\cpu|Selector385~9_combout  & (((!\cpu|WideNor2~1_combout  & !\cpu|is_lb_lh_lw_lbu_lhu~q )) # (!\cpu|WideNor2~17_combout )))

	.dataa(\cpu|WideNor2~1_combout ),
	.datab(\cpu|is_lb_lh_lw_lbu_lhu~q ),
	.datac(\cpu|WideNor2~17_combout ),
	.datad(\cpu|Selector385~9_combout ),
	.cin(gnd),
	.combout(\cpu|Selector423~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector423~1 .lut_mask = 16'h001F;
defparam \cpu|Selector423~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
fiftyfivenm_lcell_comb \cpu|Selector423~3 (
// Equation(s):
// \cpu|Selector423~3_combout  = ((\cpu|Selector385~5_combout  & (\cpu|cpu_state.cpu_state_ld_rs1~q  & \cpu|Selector423~1_combout ))) # (!\cpu|Selector423~2_combout )

	.dataa(\cpu|Selector385~5_combout ),
	.datab(\cpu|Selector423~2_combout ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|Selector423~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector423~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector423~3 .lut_mask = 16'hB333;
defparam \cpu|Selector423~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
fiftyfivenm_lcell_comb \cpu|Selector423~4 (
// Equation(s):
// \cpu|Selector423~4_combout  = (\cpu|is_beq_bne_blt_bge_bltu_bgeu~q  & (((\cpu|WideOr28~0_combout ) # (!\cpu|irq_delay~0_combout )) # (!\cpu|always18~1_combout )))

	.dataa(\cpu|always18~1_combout ),
	.datab(\cpu|irq_delay~0_combout ),
	.datac(\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ),
	.datad(\cpu|WideOr28~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector423~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector423~4 .lut_mask = 16'hF070;
defparam \cpu|Selector423~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
fiftyfivenm_lcell_comb \cpu|Selector423~5 (
// Equation(s):
// \cpu|Selector423~5_combout  = (!\cpu|Selector93~4_combout  & (\cpu|Selector423~4_combout  & ((\cpu|Equal48~20_combout ) # (!\cpu|instr_bne~q ))))

	.dataa(\cpu|Equal48~20_combout ),
	.datab(\cpu|Selector93~4_combout ),
	.datac(\cpu|Selector423~4_combout ),
	.datad(\cpu|instr_bne~q ),
	.cin(gnd),
	.combout(\cpu|Selector423~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector423~5 .lut_mask = 16'h2030;
defparam \cpu|Selector423~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
fiftyfivenm_lcell_comb \cpu|Selector423~6 (
// Equation(s):
// \cpu|Selector423~6_combout  = (\cpu|Selector423~0_combout ) # ((\cpu|Selector423~3_combout ) # ((\cpu|cpu_state.cpu_state_exec~q  & !\cpu|Selector423~5_combout )))

	.dataa(\cpu|cpu_state.cpu_state_exec~q ),
	.datab(\cpu|Selector423~0_combout ),
	.datac(\cpu|Selector423~3_combout ),
	.datad(\cpu|Selector423~5_combout ),
	.cin(gnd),
	.combout(\cpu|Selector423~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector423~6 .lut_mask = 16'hFCFE;
defparam \cpu|Selector423~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N19
dffeas \cpu|latched_store (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector423~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|latched_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|latched_store .is_wysiwyg = "true";
defparam \cpu|latched_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
fiftyfivenm_lcell_comb \cpu|mem_la_firstword~0 (
// Equation(s):
// \cpu|mem_la_firstword~0_combout  = (\cpu|latched_store~q  & ((\cpu|latched_branch~q  & (\cpu|reg_out [1])) # (!\cpu|latched_branch~q  & ((\cpu|reg_next_pc [1]))))) # (!\cpu|latched_store~q  & (((\cpu|reg_next_pc [1]))))

	.dataa(\cpu|latched_store~q ),
	.datab(\cpu|reg_out [1]),
	.datac(\cpu|reg_next_pc [1]),
	.datad(\cpu|latched_branch~q ),
	.cin(gnd),
	.combout(\cpu|mem_la_firstword~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_firstword~0 .lut_mask = 16'hD8F0;
defparam \cpu|mem_la_firstword~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N30
fiftyfivenm_lcell_comb \cpu|mem_la_firstword~2 (
// Equation(s):
// \cpu|mem_la_firstword~2_combout  = (!\cpu|mem_la_secondword~q  & (\cpu|mem_la_firstword~0_combout  & ((\cpu|mem_do_rinst~q ) # (\cpu|mem_do_prefetch~q ))))

	.dataa(\cpu|mem_do_rinst~q ),
	.datab(\cpu|mem_la_secondword~q ),
	.datac(\cpu|mem_do_prefetch~q ),
	.datad(\cpu|mem_la_firstword~0_combout ),
	.cin(gnd),
	.combout(\cpu|mem_la_firstword~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_firstword~2 .lut_mask = 16'h3200;
defparam \cpu|mem_la_firstword~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N6
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched_noshuffle[2]~21 (
// Equation(s):
// \cpu|mem_rdata_latched_noshuffle[2]~21_combout  = (!\cpu|mem_xfer~2_combout  & (\cpu|mem_rdata_q [2] & ((!\mem_ready~5_combout ) # (!\cpu|mem_valid~q ))))

	.dataa(\cpu|mem_xfer~2_combout ),
	.datab(\cpu|mem_valid~q ),
	.datac(\mem_ready~5_combout ),
	.datad(\cpu|mem_rdata_q [2]),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched_noshuffle[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched_noshuffle[2]~21 .lut_mask = 16'h1500;
defparam \cpu|mem_rdata_latched_noshuffle[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N2
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[2]~27 (
// Equation(s):
// \cpu|mem_rdata_latched[2]~27_combout  = (\cpu|mem_la_firstword~2_combout  & (((\cpu|mem_rdata_latched_noshuffle[18]~20_combout )))) # (!\cpu|mem_la_firstword~2_combout  & ((\cpu|mem_rdata_latched_noshuffle[2]~22_combout ) # 
// ((\cpu|mem_rdata_latched_noshuffle[2]~21_combout ))))

	.dataa(\cpu|mem_la_firstword~2_combout ),
	.datab(\cpu|mem_rdata_latched_noshuffle[2]~22_combout ),
	.datac(\cpu|mem_rdata_latched_noshuffle[2]~21_combout ),
	.datad(\cpu|mem_rdata_latched_noshuffle[18]~20_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[2]~27 .lut_mask = 16'hFE54;
defparam \cpu|mem_rdata_latched[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N30
fiftyfivenm_lcell_comb \cpu|decoded_imm_uj[5]~4 (
// Equation(s):
// \cpu|decoded_imm_uj[5]~4_combout  = (\cpu|mem_rdata_latched[15]~2_combout  & ((\cpu|mem_16bit_buffer [2]))) # (!\cpu|mem_rdata_latched[15]~2_combout  & (\cpu|mem_rdata_latched[2]~27_combout ))

	.dataa(\cpu|mem_rdata_latched[15]~2_combout ),
	.datab(gnd),
	.datac(\cpu|mem_rdata_latched[2]~27_combout ),
	.datad(\cpu|mem_16bit_buffer [2]),
	.cin(gnd),
	.combout(\cpu|decoded_imm_uj[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm_uj[5]~4 .lut_mask = 16'hFA50;
defparam \cpu|decoded_imm_uj[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N0
fiftyfivenm_lcell_comb \cpu|Equal16~0 (
// Equation(s):
// \cpu|Equal16~0_combout  = (\cpu|mem_rdata_q[15]~11_combout  & (\cpu|mem_rdata_latched[1]~40_combout  & !\cpu|decoded_imm_uj[2]~1_combout ))

	.dataa(gnd),
	.datab(\cpu|mem_rdata_q[15]~11_combout ),
	.datac(\cpu|mem_rdata_latched[1]~40_combout ),
	.datad(\cpu|decoded_imm_uj[2]~1_combout ),
	.cin(gnd),
	.combout(\cpu|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal16~0 .lut_mask = 16'h00C0;
defparam \cpu|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N10
fiftyfivenm_lcell_comb \cpu|is_beq_bne_blt_bge_bltu_bgeu~1 (
// Equation(s):
// \cpu|is_beq_bne_blt_bge_bltu_bgeu~1_combout  = (!\cpu|decoded_imm_uj[5]~4_combout  & (\cpu|Equal16~0_combout  & (!\cpu|decoded_imm_uj[1]~0_combout  & \cpu|mem_rdata_q[16]~5_combout )))

	.dataa(\cpu|decoded_imm_uj[5]~4_combout ),
	.datab(\cpu|Equal16~0_combout ),
	.datac(\cpu|decoded_imm_uj[1]~0_combout ),
	.datad(\cpu|mem_rdata_q[16]~5_combout ),
	.cin(gnd),
	.combout(\cpu|is_beq_bne_blt_bge_bltu_bgeu~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|is_beq_bne_blt_bge_bltu_bgeu~1 .lut_mask = 16'h0400;
defparam \cpu|is_beq_bne_blt_bge_bltu_bgeu~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N28
fiftyfivenm_lcell_comb \cpu|is_beq_bne_blt_bge_bltu_bgeu~2 (
// Equation(s):
// \cpu|is_beq_bne_blt_bge_bltu_bgeu~2_combout  = (\cpu|mem_rdata_latched[0]~22_combout  & ((\cpu|is_beq_bne_blt_bge_bltu_bgeu~1_combout ) # (\cpu|is_beq_bne_blt_bge_bltu_bgeu~0_combout )))

	.dataa(\cpu|is_beq_bne_blt_bge_bltu_bgeu~1_combout ),
	.datab(gnd),
	.datac(\cpu|mem_rdata_latched[0]~22_combout ),
	.datad(\cpu|is_beq_bne_blt_bge_bltu_bgeu~0_combout ),
	.cin(gnd),
	.combout(\cpu|is_beq_bne_blt_bge_bltu_bgeu~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|is_beq_bne_blt_bge_bltu_bgeu~2 .lut_mask = 16'hF0A0;
defparam \cpu|is_beq_bne_blt_bge_bltu_bgeu~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N26
fiftyfivenm_lcell_comb \cpu|is_beq_bne_blt_bge_bltu_bgeu~3 (
// Equation(s):
// \cpu|is_beq_bne_blt_bge_bltu_bgeu~3_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|always9~5_combout  & ((\cpu|is_beq_bne_blt_bge_bltu_bgeu~2_combout ))) # (!\cpu|always9~5_combout  & (\cpu|is_beq_bne_blt_bge_bltu_bgeu~q 
// ))))

	.dataa(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datab(\cpu|always9~5_combout ),
	.datac(\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ),
	.datad(\cpu|is_beq_bne_blt_bge_bltu_bgeu~2_combout ),
	.cin(gnd),
	.combout(\cpu|is_beq_bne_blt_bge_bltu_bgeu~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|is_beq_bne_blt_bge_bltu_bgeu~3 .lut_mask = 16'hA820;
defparam \cpu|is_beq_bne_blt_bge_bltu_bgeu~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N27
dffeas \cpu|is_beq_bne_blt_bge_bltu_bgeu (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|is_beq_bne_blt_bge_bltu_bgeu~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|is_beq_bne_blt_bge_bltu_bgeu .is_wysiwyg = "true";
defparam \cpu|is_beq_bne_blt_bge_bltu_bgeu .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N4
fiftyfivenm_lcell_comb \cpu|set_mem_do_rinst~0 (
// Equation(s):
// \cpu|set_mem_do_rinst~0_combout  = (\cpu|is_beq_bne_blt_bge_bltu_bgeu~q  & \cpu|cpu_state.cpu_state_exec~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ),
	.datad(\cpu|cpu_state.cpu_state_exec~q ),
	.cin(gnd),
	.combout(\cpu|set_mem_do_rinst~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|set_mem_do_rinst~0 .lut_mask = 16'hF000;
defparam \cpu|set_mem_do_rinst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
fiftyfivenm_lcell_comb \cpu|Selector385~2 (
// Equation(s):
// \cpu|Selector385~2_combout  = (\cpu|mem_do_rinst~q  & ((\cpu|cpu_state.cpu_state_trap~q ) # ((\cpu|cpu_state.cpu_state_exec~q ) # (!\cpu|WideOr38~0_combout ))))

	.dataa(\cpu|cpu_state.cpu_state_trap~q ),
	.datab(\cpu|cpu_state.cpu_state_exec~q ),
	.datac(\cpu|WideOr38~0_combout ),
	.datad(\cpu|mem_do_rinst~q ),
	.cin(gnd),
	.combout(\cpu|Selector385~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector385~2 .lut_mask = 16'hEF00;
defparam \cpu|Selector385~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
fiftyfivenm_lcell_comb \cpu|Selector473~2 (
// Equation(s):
// \cpu|Selector473~2_combout  = (!\cpu|instr_jal~q  & (((!\cpu|decoder_trigger~q  & !\cpu|do_waitirq~q )) # (!\cpu|instr_waitirq~q )))

	.dataa(\cpu|decoder_trigger~q ),
	.datab(\cpu|instr_jal~q ),
	.datac(\cpu|instr_waitirq~q ),
	.datad(\cpu|do_waitirq~q ),
	.cin(gnd),
	.combout(\cpu|Selector473~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector473~2 .lut_mask = 16'h0313;
defparam \cpu|Selector473~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
fiftyfivenm_lcell_comb \cpu|Selector385~3 (
// Equation(s):
// \cpu|Selector385~3_combout  = (\cpu|irq_state [0]) # ((!\cpu|decoder_trigger~q  & !\cpu|do_waitirq~q ))

	.dataa(\cpu|decoder_trigger~q ),
	.datab(\cpu|irq_state [0]),
	.datac(gnd),
	.datad(\cpu|do_waitirq~q ),
	.cin(gnd),
	.combout(\cpu|Selector385~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector385~3 .lut_mask = 16'hCCDD;
defparam \cpu|Selector385~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
fiftyfivenm_lcell_comb \cpu|Selector385~4 (
// Equation(s):
// \cpu|Selector385~4_combout  = (\cpu|cpu_state.cpu_state_fetch~q  & ((\cpu|Selector385~3_combout ) # ((!\cpu|Selector473~2_combout  & !\cpu|reg_next_pc[28]~31_combout ))))

	.dataa(\cpu|cpu_state.cpu_state_fetch~q ),
	.datab(\cpu|Selector473~2_combout ),
	.datac(\cpu|Selector385~3_combout ),
	.datad(\cpu|reg_next_pc[28]~31_combout ),
	.cin(gnd),
	.combout(\cpu|Selector385~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector385~4 .lut_mask = 16'hA0A2;
defparam \cpu|Selector385~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
fiftyfivenm_lcell_comb \cpu|Selector385~6 (
// Equation(s):
// \cpu|Selector385~6_combout  = (\cpu|mem_do_prefetch~q ) # ((\cpu|Selector385~5_combout  & ((\cpu|is_sb_sh_sw~q ) # (\cpu|WideNor9~0_combout ))))

	.dataa(\cpu|is_sb_sh_sw~q ),
	.datab(\cpu|mem_do_prefetch~q ),
	.datac(\cpu|Selector385~5_combout ),
	.datad(\cpu|WideNor9~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector385~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector385~6 .lut_mask = 16'hFCEC;
defparam \cpu|Selector385~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
fiftyfivenm_lcell_comb \cpu|Selector385~7 (
// Equation(s):
// \cpu|Selector385~7_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & ((\cpu|mem_do_rinst~q ) # ((\cpu|WideNor2~1_combout  & !\cpu|Selector385~9_combout ))))

	.dataa(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datab(\cpu|WideNor2~1_combout ),
	.datac(\cpu|mem_do_rinst~q ),
	.datad(\cpu|Selector385~9_combout ),
	.cin(gnd),
	.combout(\cpu|Selector385~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector385~7 .lut_mask = 16'hA0A8;
defparam \cpu|Selector385~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
fiftyfivenm_lcell_comb \cpu|Selector385~8 (
// Equation(s):
// \cpu|Selector385~8_combout  = (\cpu|Selector385~2_combout ) # ((\cpu|Selector385~4_combout ) # ((\cpu|Selector385~6_combout  & \cpu|Selector385~7_combout )))

	.dataa(\cpu|Selector385~2_combout ),
	.datab(\cpu|Selector385~4_combout ),
	.datac(\cpu|Selector385~6_combout ),
	.datad(\cpu|Selector385~7_combout ),
	.cin(gnd),
	.combout(\cpu|Selector385~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector385~8 .lut_mask = 16'hFEEE;
defparam \cpu|Selector385~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
fiftyfivenm_lcell_comb \cpu|mem_do_rinst~1 (
// Equation(s):
// \cpu|mem_do_rinst~1_combout  = (\cpu|set_mem_do_rinst~0_combout  & ((\cpu|Selector93~3_combout ) # ((!\cpu|mem_do_rinst~0_combout  & \cpu|Selector385~8_combout )))) # (!\cpu|set_mem_do_rinst~0_combout  & (!\cpu|mem_do_rinst~0_combout  & 
// (\cpu|Selector385~8_combout )))

	.dataa(\cpu|set_mem_do_rinst~0_combout ),
	.datab(\cpu|mem_do_rinst~0_combout ),
	.datac(\cpu|Selector385~8_combout ),
	.datad(\cpu|Selector93~3_combout ),
	.cin(gnd),
	.combout(\cpu|mem_do_rinst~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_do_rinst~1 .lut_mask = 16'hBA30;
defparam \cpu|mem_do_rinst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N25
dffeas \cpu|mem_do_rinst (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_do_rinst~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_do_rinst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_do_rinst .is_wysiwyg = "true";
defparam \cpu|mem_do_rinst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N16
fiftyfivenm_lcell_comb \cpu|mem_state~5 (
// Equation(s):
// \cpu|mem_state~5_combout  = (!\cpu|mem_do_rdata~q  & !\cpu|mem_do_rinst~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|mem_do_rdata~q ),
	.datad(\cpu|mem_do_rinst~q ),
	.cin(gnd),
	.combout(\cpu|mem_state~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_state~5 .lut_mask = 16'h000F;
defparam \cpu|mem_state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N24
fiftyfivenm_lcell_comb \cpu|mem_state[1]~4 (
// Equation(s):
// \cpu|mem_state[1]~4_combout  = (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & (!\cpu|trap~q  & (!\cpu|mem_state [1] & \pll_inst|altpll_component|auto_generated|pll_lock_sync~q )))

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\cpu|trap~q ),
	.datac(\cpu|mem_state [1]),
	.datad(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\cpu|mem_state[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_state[1]~4 .lut_mask = 16'h0200;
defparam \cpu|mem_state[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N8
fiftyfivenm_lcell_comb \cpu|mem_state~6 (
// Equation(s):
// \cpu|mem_state~6_combout  = (\cpu|mem_state[1]~4_combout  & ((\cpu|mem_state [0] & ((\cpu|mem_state~5_combout ))) # (!\cpu|mem_state [0] & (!\cpu|mem_do_wdata~q ))))

	.dataa(\cpu|mem_do_wdata~q ),
	.datab(\cpu|mem_state~5_combout ),
	.datac(\cpu|mem_state [0]),
	.datad(\cpu|mem_state[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|mem_state~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_state~6 .lut_mask = 16'hC500;
defparam \cpu|mem_state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N30
fiftyfivenm_lcell_comb \cpu|mem_state~11 (
// Equation(s):
// \cpu|mem_state~11_combout  = ((\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & \cpu|mem_la_read~6_combout ))) # (!\cpu|mem_xfer~combout )

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\cpu|mem_xfer~combout ),
	.datad(\cpu|mem_la_read~6_combout ),
	.cin(gnd),
	.combout(\cpu|mem_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_state~11 .lut_mask = 16'h8F0F;
defparam \cpu|mem_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N2
fiftyfivenm_lcell_comb \cpu|mem_state[1]~7 (
// Equation(s):
// \cpu|mem_state[1]~7_combout  = (\cpu|mem_do_prefetch~q ) # ((\cpu|mem_do_wdata~q ) # ((\cpu|mem_do_rdata~q ) # (\cpu|mem_do_rinst~q )))

	.dataa(\cpu|mem_do_prefetch~q ),
	.datab(\cpu|mem_do_wdata~q ),
	.datac(\cpu|mem_do_rdata~q ),
	.datad(\cpu|mem_do_rinst~q ),
	.cin(gnd),
	.combout(\cpu|mem_state[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_state[1]~7 .lut_mask = 16'hFFFE;
defparam \cpu|mem_state[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N10
fiftyfivenm_lcell_comb \cpu|mem_state[1]~8 (
// Equation(s):
// \cpu|mem_state[1]~8_combout  = (\cpu|mem_state [1] & (((\cpu|mem_state [0]) # (!\cpu|mem_xfer~combout )))) # (!\cpu|mem_state [1] & (!\cpu|mem_state[1]~7_combout  & (!\cpu|mem_state [0])))

	.dataa(\cpu|mem_state [1]),
	.datab(\cpu|mem_state[1]~7_combout ),
	.datac(\cpu|mem_state [0]),
	.datad(\cpu|mem_xfer~combout ),
	.cin(gnd),
	.combout(\cpu|mem_state[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_state[1]~8 .lut_mask = 16'hA1AB;
defparam \cpu|mem_state[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N12
fiftyfivenm_lcell_comb \cpu|mem_state[1]~9 (
// Equation(s):
// \cpu|mem_state[1]~9_combout  = (\cpu|mem_state [0] & ((\cpu|mem_state[1]~8_combout  & ((!\cpu|mem_do_rinst~q ))) # (!\cpu|mem_state[1]~8_combout  & (\cpu|mem_state~11_combout )))) # (!\cpu|mem_state [0] & (((\cpu|mem_state[1]~8_combout ))))

	.dataa(\cpu|mem_state~11_combout ),
	.datab(\cpu|mem_state [0]),
	.datac(\cpu|mem_do_rinst~q ),
	.datad(\cpu|mem_state[1]~8_combout ),
	.cin(gnd),
	.combout(\cpu|mem_state[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_state[1]~9 .lut_mask = 16'h3F88;
defparam \cpu|mem_state[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N30
fiftyfivenm_lcell_comb \cpu|mem_state[1]~12 (
// Equation(s):
// \cpu|mem_state[1]~12_combout  = (((!\cpu|trap~q  & !\cpu|mem_state[1]~9_combout )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\cpu|trap~q ),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\cpu|mem_state[1]~9_combout ),
	.cin(gnd),
	.combout(\cpu|mem_state[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_state[1]~12 .lut_mask = 16'h5F7F;
defparam \cpu|mem_state[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N9
dffeas \cpu|mem_state[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_state[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_state[0] .is_wysiwyg = "true";
defparam \cpu|mem_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N6
fiftyfivenm_lcell_comb \cpu|comb~1 (
// Equation(s):
// \cpu|comb~1_combout  = (\cpu|mem_xfer~combout  & (!\cpu|mem_la_write~4_combout  & ((\cpu|mem_do_wdata~q ) # (!\cpu|mem_state~5_combout ))))

	.dataa(\cpu|mem_do_wdata~q ),
	.datab(\cpu|mem_state~5_combout ),
	.datac(\cpu|mem_xfer~combout ),
	.datad(\cpu|mem_la_write~4_combout ),
	.cin(gnd),
	.combout(\cpu|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb~1 .lut_mask = 16'h00B0;
defparam \cpu|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N16
fiftyfivenm_lcell_comb \cpu|comb~2 (
// Equation(s):
// \cpu|comb~2_combout  = (\cpu|comb~1_combout ) # ((\cpu|mem_state [1] & (\cpu|mem_state [0] & \cpu|mem_do_rinst~q )))

	.dataa(\cpu|mem_state [1]),
	.datab(\cpu|mem_state [0]),
	.datac(\cpu|mem_do_rinst~q ),
	.datad(\cpu|comb~1_combout ),
	.cin(gnd),
	.combout(\cpu|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb~2 .lut_mask = 16'hFF80;
defparam \cpu|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N28
fiftyfivenm_lcell_comb \cpu|mem_do_rinst~0 (
// Equation(s):
// \cpu|mem_do_rinst~0_combout  = (\cpu|comb~2_combout  & (((\cpu|mem_xfer~combout  & !\cpu|Equal7~0_combout )) # (!\cpu|mem_la_firstword~2_combout )))

	.dataa(\cpu|mem_xfer~combout ),
	.datab(\cpu|comb~2_combout ),
	.datac(\cpu|Equal7~0_combout ),
	.datad(\cpu|mem_la_firstword~2_combout ),
	.cin(gnd),
	.combout(\cpu|mem_do_rinst~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_do_rinst~0 .lut_mask = 16'h08CC;
defparam \cpu|mem_do_rinst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
fiftyfivenm_lcell_comb \cpu|cpu_state~17 (
// Equation(s):
// \cpu|cpu_state~17_combout  = (\cpu|always18~1_combout ) # (((\cpu|instr_jal~q ) # (!\cpu|decoder_trigger~q )) # (!\cpu|irq_delay~0_combout ))

	.dataa(\cpu|always18~1_combout ),
	.datab(\cpu|irq_delay~0_combout ),
	.datac(\cpu|instr_jal~q ),
	.datad(\cpu|decoder_trigger~q ),
	.cin(gnd),
	.combout(\cpu|cpu_state~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu_state~17 .lut_mask = 16'hFBFF;
defparam \cpu|cpu_state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
fiftyfivenm_lcell_comb \cpu|mem_do_prefetch~2 (
// Equation(s):
// \cpu|mem_do_prefetch~2_combout  = (\cpu|cpu_state~17_combout  & (((\cpu|mem_do_prefetch~q )))) # (!\cpu|cpu_state~17_combout  & (!\cpu|instr_retirq~q  & (!\cpu|instr_jalr~q )))

	.dataa(\cpu|instr_retirq~q ),
	.datab(\cpu|instr_jalr~q ),
	.datac(\cpu|mem_do_prefetch~q ),
	.datad(\cpu|cpu_state~17_combout ),
	.cin(gnd),
	.combout(\cpu|mem_do_prefetch~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_do_prefetch~2 .lut_mask = 16'hF011;
defparam \cpu|mem_do_prefetch~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
fiftyfivenm_lcell_comb \cpu|mem_do_prefetch~3 (
// Equation(s):
// \cpu|mem_do_prefetch~3_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & (!\cpu|mem_do_rinst~0_combout  & \cpu|mem_do_prefetch~2_combout )))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\cpu|mem_do_rinst~0_combout ),
	.datad(\cpu|mem_do_prefetch~2_combout ),
	.cin(gnd),
	.combout(\cpu|mem_do_prefetch~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_do_prefetch~3 .lut_mask = 16'h0800;
defparam \cpu|mem_do_prefetch~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N29
dffeas \cpu|mem_do_prefetch (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_do_prefetch~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_do_prefetch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_do_prefetch .is_wysiwyg = "true";
defparam \cpu|mem_do_prefetch .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N26
fiftyfivenm_lcell_comb \cpu|mem_do_rdata~0 (
// Equation(s):
// \cpu|mem_do_rdata~0_combout  = (\cpu|mem_do_rdata~q  & (((\cpu|mem_done~2_combout )))) # (!\cpu|mem_do_rdata~q  & (!\cpu|cpu_state.cpu_state_ldmem~q  & ((!\cpu|mem_done~2_combout ) # (!\cpu|mem_do_prefetch~q ))))

	.dataa(\cpu|cpu_state.cpu_state_ldmem~q ),
	.datab(\cpu|mem_do_prefetch~q ),
	.datac(\cpu|mem_do_rdata~q ),
	.datad(\cpu|mem_done~2_combout ),
	.cin(gnd),
	.combout(\cpu|mem_do_rdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_do_rdata~0 .lut_mask = 16'hF105;
defparam \cpu|mem_do_rdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N27
dffeas \cpu|mem_do_rdata (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_do_rdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_do_rdata~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_do_rdata .is_wysiwyg = "true";
defparam \cpu|mem_do_rdata .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N0
fiftyfivenm_lcell_comb \cpu|cpu_state~22 (
// Equation(s):
// \cpu|cpu_state~22_combout  = (\cpu|always18~5_combout ) # (((!\cpu|mem_do_wdata~q  & !\cpu|mem_do_rdata~q )) # (!\cpu|cpu_state~18_combout ))

	.dataa(\cpu|always18~5_combout ),
	.datab(\cpu|mem_do_wdata~q ),
	.datac(\cpu|mem_do_rdata~q ),
	.datad(\cpu|cpu_state~18_combout ),
	.cin(gnd),
	.combout(\cpu|cpu_state~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu_state~22 .lut_mask = 16'hABFF;
defparam \cpu|cpu_state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N26
fiftyfivenm_lcell_comb \cpu|Selector473~4 (
// Equation(s):
// \cpu|Selector473~4_combout  = (\cpu|cpu_state.cpu_state_exec~q  & !\cpu|is_beq_bne_blt_bge_bltu_bgeu~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu_state.cpu_state_exec~q ),
	.datad(\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ),
	.cin(gnd),
	.combout(\cpu|Selector473~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector473~4 .lut_mask = 16'h00F0;
defparam \cpu|Selector473~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N30
fiftyfivenm_lcell_comb \cpu|Selector473~5 (
// Equation(s):
// \cpu|Selector473~5_combout  = (\cpu|always18~4_combout ) # (((!\cpu|Selector473~2_combout ) # (!\cpu|decoder_trigger~q )) # (!\cpu|WideOr38~0_combout ))

	.dataa(\cpu|always18~4_combout ),
	.datab(\cpu|WideOr38~0_combout ),
	.datac(\cpu|decoder_trigger~q ),
	.datad(\cpu|Selector473~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector473~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector473~5 .lut_mask = 16'hBFFF;
defparam \cpu|Selector473~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N22
fiftyfivenm_lcell_comb \cpu|Selector328~0 (
// Equation(s):
// \cpu|Selector328~0_combout  = ((\cpu|always18~6_combout  & ((!\cpu|always18~7_combout ))) # (!\cpu|always18~6_combout  & (\cpu|cpu_state.cpu_state_fetch~q ))) # (!\cpu|Selector539~0_combout )

	.dataa(\cpu|always18~6_combout ),
	.datab(\cpu|Selector539~0_combout ),
	.datac(\cpu|cpu_state.cpu_state_fetch~q ),
	.datad(\cpu|always18~7_combout ),
	.cin(gnd),
	.combout(\cpu|Selector328~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector328~0 .lut_mask = 16'h73FB;
defparam \cpu|Selector328~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N24
fiftyfivenm_lcell_comb \cpu|Selector473~3 (
// Equation(s):
// \cpu|Selector473~3_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & (((!\cpu|WideNor2~17_combout  & \cpu|Selector328~0_combout )) # (!\cpu|WideNor2~1_combout )))

	.dataa(\cpu|WideNor2~17_combout ),
	.datab(\cpu|WideNor2~1_combout ),
	.datac(\cpu|Selector328~0_combout ),
	.datad(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.cin(gnd),
	.combout(\cpu|Selector473~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector473~3 .lut_mask = 16'h7300;
defparam \cpu|Selector473~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
fiftyfivenm_lcell_comb \cpu|Selector473~6 (
// Equation(s):
// \cpu|Selector473~6_combout  = (\cpu|Selector473~4_combout ) # ((\cpu|Selector473~3_combout ) # ((\cpu|Selector473~5_combout  & \cpu|cpu_state.cpu_state_fetch~q )))

	.dataa(\cpu|Selector473~4_combout ),
	.datab(\cpu|Selector473~5_combout ),
	.datac(\cpu|cpu_state.cpu_state_fetch~q ),
	.datad(\cpu|Selector473~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector473~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector473~6 .lut_mask = 16'hFFEA;
defparam \cpu|Selector473~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
fiftyfivenm_lcell_comb \cpu|cpu_state~23 (
// Equation(s):
// \cpu|cpu_state~23_combout  = (!\cpu|cpu_state.cpu_state_exec~q  & ((\cpu|mem_do_prefetch~q ) # ((\cpu|cpu_state.cpu_state_ldmem~q  & !\cpu|cpu_state.cpu_state_stmem~q ))))

	.dataa(\cpu|cpu_state.cpu_state_exec~q ),
	.datab(\cpu|cpu_state.cpu_state_ldmem~q ),
	.datac(\cpu|cpu_state.cpu_state_stmem~q ),
	.datad(\cpu|mem_do_prefetch~q ),
	.cin(gnd),
	.combout(\cpu|cpu_state~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu_state~23 .lut_mask = 16'h5504;
defparam \cpu|cpu_state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
fiftyfivenm_lcell_comb \cpu|Selector473~7 (
// Equation(s):
// \cpu|Selector473~7_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & (\cpu|mem_do_rinst~0_combout  & !\cpu|cpu_state~23_combout )))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\cpu|mem_do_rinst~0_combout ),
	.datad(\cpu|cpu_state~23_combout ),
	.cin(gnd),
	.combout(\cpu|Selector473~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector473~7 .lut_mask = 16'h0080;
defparam \cpu|Selector473~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N8
fiftyfivenm_lcell_comb \cpu|cpu_state~24 (
// Equation(s):
// \cpu|cpu_state~24_combout  = ((\cpu|cpu_state~22_combout  & ((\cpu|Selector473~6_combout ) # (\cpu|Selector473~7_combout )))) # (!\pll_inst|altpll_component|auto_generated|locked~0_combout )

	.dataa(\cpu|cpu_state~22_combout ),
	.datab(\cpu|Selector473~6_combout ),
	.datac(\cpu|Selector473~7_combout ),
	.datad(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu_state~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu_state~24 .lut_mask = 16'hA8FF;
defparam \cpu|cpu_state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N9
dffeas \cpu|cpu_state.cpu_state_fetch (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|cpu_state~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu_state.cpu_state_fetch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu_state.cpu_state_fetch .is_wysiwyg = "true";
defparam \cpu|cpu_state.cpu_state_fetch .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N16
fiftyfivenm_lcell_comb \cpu|irq_state~2 (
// Equation(s):
// \cpu|irq_state~2_combout  = (\cpu|cpu_state.cpu_state_fetch~q  & (!\cpu|irq_state [1] & \cpu|irq_state [0])) # (!\cpu|cpu_state.cpu_state_fetch~q  & (\cpu|irq_state [1]))

	.dataa(gnd),
	.datab(\cpu|cpu_state.cpu_state_fetch~q ),
	.datac(\cpu|irq_state [1]),
	.datad(\cpu|irq_state [0]),
	.cin(gnd),
	.combout(\cpu|irq_state~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_state~2 .lut_mask = 16'h3C30;
defparam \cpu|irq_state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y10_N17
dffeas \cpu|irq_state[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_state[1] .is_wysiwyg = "true";
defparam \cpu|irq_state[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N3
dffeas \cpu|clear_prefetched_high_word_q (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|clear_prefetched_high_word~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|clear_prefetched_high_word_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|clear_prefetched_high_word_q .is_wysiwyg = "true";
defparam \cpu|clear_prefetched_high_word_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N2
fiftyfivenm_lcell_comb \cpu|clear_prefetched_high_word~0 (
// Equation(s):
// \cpu|clear_prefetched_high_word~0_combout  = (\cpu|irq_state [1]) # ((\cpu|irq_state [0]) # ((\cpu|clear_prefetched_high_word_q~q  & \cpu|prefetched_high_word~q )))

	.dataa(\cpu|irq_state [1]),
	.datab(\cpu|irq_state [0]),
	.datac(\cpu|clear_prefetched_high_word_q~q ),
	.datad(\cpu|prefetched_high_word~q ),
	.cin(gnd),
	.combout(\cpu|clear_prefetched_high_word~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|clear_prefetched_high_word~0 .lut_mask = 16'hFEEE;
defparam \cpu|clear_prefetched_high_word~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
fiftyfivenm_lcell_comb \cpu|clear_prefetched_high_word~1 (
// Equation(s):
// \cpu|clear_prefetched_high_word~1_combout  = (\cpu|latched_branch~q ) # ((\cpu|clear_prefetched_high_word~0_combout ) # ((!\pll_inst|altpll_component|auto_generated|wire_pll1_locked ) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )))

	.dataa(\cpu|latched_branch~q ),
	.datab(\cpu|clear_prefetched_high_word~0_combout ),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\cpu|clear_prefetched_high_word~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|clear_prefetched_high_word~1 .lut_mask = 16'hEFFF;
defparam \cpu|clear_prefetched_high_word~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[15]~2 (
// Equation(s):
// \cpu|mem_rdata_latched[15]~2_combout  = (\cpu|mem_la_secondword~q ) # ((!\cpu|clear_prefetched_high_word~1_combout  & (\cpu|mem_la_firstword~2_combout  & \cpu|prefetched_high_word~q )))

	.dataa(\cpu|clear_prefetched_high_word~1_combout ),
	.datab(\cpu|mem_la_secondword~q ),
	.datac(\cpu|mem_la_firstword~2_combout ),
	.datad(\cpu|prefetched_high_word~q ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[15]~2 .lut_mask = 16'hDCCC;
defparam \cpu|mem_rdata_latched[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N18
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[1]~40 (
// Equation(s):
// \cpu|mem_rdata_latched[1]~40_combout  = (\cpu|mem_rdata_latched[1]~4_combout ) # ((\cpu|mem_rdata_latched[15]~2_combout  & \cpu|mem_16bit_buffer [1]))

	.dataa(gnd),
	.datab(\cpu|mem_rdata_latched[15]~2_combout ),
	.datac(\cpu|mem_16bit_buffer [1]),
	.datad(\cpu|mem_rdata_latched[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[1]~40 .lut_mask = 16'hFFC0;
defparam \cpu|mem_rdata_latched[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N19
dffeas \cpu|mem_rdata_q[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_rdata_latched[1]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_xfer~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[1] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N12
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched_noshuffle[1]~1 (
// Equation(s):
// \cpu|mem_rdata_latched_noshuffle[1]~1_combout  = (\cpu|mem_xfer~combout  & ((\mem_rdata[1]~20_combout ))) # (!\cpu|mem_xfer~combout  & (\cpu|mem_rdata_q [1]))

	.dataa(\cpu|mem_xfer~combout ),
	.datab(\cpu|mem_rdata_q [1]),
	.datac(gnd),
	.datad(\mem_rdata[1]~20_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched_noshuffle[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched_noshuffle[1]~1 .lut_mask = 16'hEE44;
defparam \cpu|mem_rdata_latched_noshuffle[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N6
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched[1]~4 (
// Equation(s):
// \cpu|mem_rdata_latched[1]~4_combout  = (!\cpu|mem_rdata_latched[15]~2_combout  & ((\cpu|mem_la_firstword~2_combout  & ((\cpu|mem_rdata_latched_noshuffle[17]~0_combout ))) # (!\cpu|mem_la_firstword~2_combout  & 
// (\cpu|mem_rdata_latched_noshuffle[1]~1_combout ))))

	.dataa(\cpu|mem_rdata_latched_noshuffle[1]~1_combout ),
	.datab(\cpu|mem_rdata_latched[15]~2_combout ),
	.datac(\cpu|mem_la_firstword~2_combout ),
	.datad(\cpu|mem_rdata_latched_noshuffle[17]~0_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched[1]~4 .lut_mask = 16'h3202;
defparam \cpu|mem_rdata_latched[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N26
fiftyfivenm_lcell_comb \cpu|Equal7~0 (
// Equation(s):
// \cpu|Equal7~0_combout  = (\cpu|mem_rdata_latched[1]~4_combout  & ((\cpu|mem_rdata_latched[0]~6_combout ) # ((\cpu|mem_rdata_latched[0]~5_combout )))) # (!\cpu|mem_rdata_latched[1]~4_combout  & (\cpu|mem_rdata_latched[1]~3_combout  & 
// ((\cpu|mem_rdata_latched[0]~6_combout ) # (\cpu|mem_rdata_latched[0]~5_combout ))))

	.dataa(\cpu|mem_rdata_latched[1]~4_combout ),
	.datab(\cpu|mem_rdata_latched[0]~6_combout ),
	.datac(\cpu|mem_rdata_latched[1]~3_combout ),
	.datad(\cpu|mem_rdata_latched[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal7~0 .lut_mask = 16'hFAC8;
defparam \cpu|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N2
fiftyfivenm_lcell_comb \cpu|instr_waitirq~0 (
// Equation(s):
// \cpu|instr_waitirq~0_combout  = (!\cpu|decoded_imm_uj[6]~5_combout  & (\cpu|Equal7~0_combout  & (\cpu|instr_retirq~2_combout  & \cpu|decoded_imm_uj[7]~6_combout )))

	.dataa(\cpu|decoded_imm_uj[6]~5_combout ),
	.datab(\cpu|Equal7~0_combout ),
	.datac(\cpu|instr_retirq~2_combout ),
	.datad(\cpu|decoded_imm_uj[7]~6_combout ),
	.cin(gnd),
	.combout(\cpu|instr_waitirq~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_waitirq~0 .lut_mask = 16'h4000;
defparam \cpu|instr_waitirq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N3
dffeas \cpu|instr_waitirq (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_waitirq~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_waitirq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_waitirq .is_wysiwyg = "true";
defparam \cpu|instr_waitirq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
fiftyfivenm_lcell_comb \cpu|Selector425~3 (
// Equation(s):
// \cpu|Selector425~3_combout  = (!\cpu|instr_waitirq~q  & (\cpu|instr_jal~q  & \cpu|decoder_trigger~q ))

	.dataa(gnd),
	.datab(\cpu|instr_waitirq~q ),
	.datac(\cpu|instr_jal~q ),
	.datad(\cpu|decoder_trigger~q ),
	.cin(gnd),
	.combout(\cpu|Selector425~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector425~3 .lut_mask = 16'h3000;
defparam \cpu|Selector425~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
fiftyfivenm_lcell_comb \cpu|Selector425~0 (
// Equation(s):
// \cpu|Selector425~0_combout  = (\cpu|is_beq_bne_blt_bge_bltu_bgeu~q  & (!\cpu|Equal48~20_combout  & ((\cpu|instr_bne~q )))) # (!\cpu|is_beq_bne_blt_bge_bltu_bgeu~q  & (((\cpu|instr_jalr~q ))))

	.dataa(\cpu|Equal48~20_combout ),
	.datab(\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ),
	.datac(\cpu|instr_jalr~q ),
	.datad(\cpu|instr_bne~q ),
	.cin(gnd),
	.combout(\cpu|Selector425~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector425~0 .lut_mask = 16'h7430;
defparam \cpu|Selector425~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
fiftyfivenm_lcell_comb \cpu|Selector425~1 (
// Equation(s):
// \cpu|Selector425~1_combout  = (\cpu|cpu_state.cpu_state_exec~q  & ((\cpu|Selector425~0_combout ) # ((\cpu|is_beq_bne_blt_bge_bltu_bgeu~q  & \cpu|Selector93~4_combout ))))

	.dataa(\cpu|cpu_state.cpu_state_exec~q ),
	.datab(\cpu|Selector425~0_combout ),
	.datac(\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ),
	.datad(\cpu|Selector93~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector425~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector425~1 .lut_mask = 16'hA888;
defparam \cpu|Selector425~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N16
fiftyfivenm_lcell_comb \cpu|Selector425~2 (
// Equation(s):
// \cpu|Selector425~2_combout  = (\cpu|latched_branch~q  & ((\cpu|Selector429~0_combout ) # ((\cpu|cpu_state.cpu_state_ld_rs1~q )))) # (!\cpu|latched_branch~q  & (((\cpu|cpu_state.cpu_state_ld_rs1~q  & \cpu|instr_retirq~q ))))

	.dataa(\cpu|Selector429~0_combout ),
	.datab(\cpu|latched_branch~q ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|instr_retirq~q ),
	.cin(gnd),
	.combout(\cpu|Selector425~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector425~2 .lut_mask = 16'hF8C8;
defparam \cpu|Selector425~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N0
fiftyfivenm_lcell_comb \cpu|Selector425~4 (
// Equation(s):
// \cpu|Selector425~4_combout  = (\cpu|Selector425~1_combout ) # ((\cpu|Selector425~2_combout ) # ((\cpu|Selector425~3_combout  & \cpu|irq_delay~0_combout )))

	.dataa(\cpu|Selector425~3_combout ),
	.datab(\cpu|irq_delay~0_combout ),
	.datac(\cpu|Selector425~1_combout ),
	.datad(\cpu|Selector425~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector425~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector425~4 .lut_mask = 16'hFFF8;
defparam \cpu|Selector425~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N1
dffeas \cpu|latched_branch (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector425~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|latched_branch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|latched_branch .is_wysiwyg = "true";
defparam \cpu|latched_branch .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N10
fiftyfivenm_lcell_comb \cpu|mem_xfer~0 (
// Equation(s):
// \cpu|mem_xfer~0_combout  = (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & (!\cpu|mem_la_secondword~q  & (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & !\cpu|latched_branch~q )))

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\cpu|mem_la_secondword~q ),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\cpu|latched_branch~q ),
	.cin(gnd),
	.combout(\cpu|mem_xfer~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_xfer~0 .lut_mask = 16'h0020;
defparam \cpu|mem_xfer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
fiftyfivenm_lcell_comb \cpu|mem_xfer~1 (
// Equation(s):
// \cpu|mem_xfer~1_combout  = (\cpu|mem_do_rinst~q  & \cpu|prefetched_high_word~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|mem_do_rinst~q ),
	.datad(\cpu|prefetched_high_word~q ),
	.cin(gnd),
	.combout(\cpu|mem_xfer~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_xfer~1 .lut_mask = 16'hF000;
defparam \cpu|mem_xfer~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N14
fiftyfivenm_lcell_comb \cpu|mem_xfer~2 (
// Equation(s):
// \cpu|mem_xfer~2_combout  = (\cpu|mem_xfer~0_combout  & (!\cpu|clear_prefetched_high_word~0_combout  & (\cpu|mem_xfer~1_combout  & \cpu|mem_la_firstword~0_combout )))

	.dataa(\cpu|mem_xfer~0_combout ),
	.datab(\cpu|clear_prefetched_high_word~0_combout ),
	.datac(\cpu|mem_xfer~1_combout ),
	.datad(\cpu|mem_la_firstword~0_combout ),
	.cin(gnd),
	.combout(\cpu|mem_xfer~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_xfer~2 .lut_mask = 16'h2000;
defparam \cpu|mem_xfer~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N4
fiftyfivenm_lcell_comb \cpu|mem_valid~6 (
// Equation(s):
// \cpu|mem_valid~6_combout  = (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & (\cpu|mem_valid~q  & (!\mem_ready~5_combout  & \pll_inst|altpll_component|auto_generated|pll_lock_sync~q )))

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\cpu|mem_valid~q ),
	.datac(\mem_ready~5_combout ),
	.datad(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\cpu|mem_valid~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_valid~6 .lut_mask = 16'h0800;
defparam \cpu|mem_valid~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N5
dffeas \cpu|last_mem_valid (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_valid~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|last_mem_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|last_mem_valid .is_wysiwyg = "true";
defparam \cpu|last_mem_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N10
fiftyfivenm_lcell_comb \cpu|mem_la_firstword_reg~0 (
// Equation(s):
// \cpu|mem_la_firstword_reg~0_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|last_mem_valid~q  & (\cpu|mem_la_firstword_reg~q )) # (!\cpu|last_mem_valid~q  & ((\cpu|mem_la_firstword~2_combout )))))

	.dataa(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datab(\cpu|last_mem_valid~q ),
	.datac(\cpu|mem_la_firstword_reg~q ),
	.datad(\cpu|mem_la_firstword~2_combout ),
	.cin(gnd),
	.combout(\cpu|mem_la_firstword_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_firstword_reg~0 .lut_mask = 16'hA280;
defparam \cpu|mem_la_firstword_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N11
dffeas \cpu|mem_la_firstword_reg (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_la_firstword_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_la_firstword_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_la_firstword_reg .is_wysiwyg = "true";
defparam \cpu|mem_la_firstword_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N14
fiftyfivenm_lcell_comb \cpu|mem_la_firstword_xfer~0 (
// Equation(s):
// \cpu|mem_la_firstword_xfer~0_combout  = (\cpu|last_mem_valid~q  & ((\cpu|mem_la_firstword_reg~q ))) # (!\cpu|last_mem_valid~q  & (\cpu|mem_la_firstword~2_combout ))

	.dataa(gnd),
	.datab(\cpu|mem_la_firstword~2_combout ),
	.datac(\cpu|last_mem_valid~q ),
	.datad(\cpu|mem_la_firstword_reg~q ),
	.cin(gnd),
	.combout(\cpu|mem_la_firstword_xfer~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_firstword_xfer~0 .lut_mask = 16'hFC0C;
defparam \cpu|mem_la_firstword_xfer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N0
fiftyfivenm_lcell_comb \cpu|mem_la_firstword_xfer~1 (
// Equation(s):
// \cpu|mem_la_firstword_xfer~1_combout  = (\cpu|mem_la_firstword_xfer~0_combout  & ((\cpu|mem_xfer~2_combout ) # ((\cpu|mem_valid~q  & \mem_ready~5_combout ))))

	.dataa(\cpu|mem_xfer~2_combout ),
	.datab(\cpu|mem_valid~q ),
	.datac(\cpu|mem_la_firstword_xfer~0_combout ),
	.datad(\mem_ready~5_combout ),
	.cin(gnd),
	.combout(\cpu|mem_la_firstword_xfer~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_firstword_xfer~1 .lut_mask = 16'hE0A0;
defparam \cpu|mem_la_firstword_xfer~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N3
dffeas \cpu|mem_addr[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[2]~30_combout ),
	.asdata(\cpu|reg_op1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[2] .is_wysiwyg = "true";
defparam \cpu|mem_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N12
fiftyfivenm_lcell_comb \mem_rdata[22]~88 (
// Equation(s):
// \mem_rdata[22]~88_combout  = (\mem_rdata[21]~9_combout  & ((\mem_rdata[21]~8_combout  & (\rom_inst|altsyncram_component|auto_generated|q_a [22])) # (!\mem_rdata[21]~8_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [22]))))) # 
// (!\mem_rdata[21]~9_combout  & (((\mem_rdata[21]~8_combout ))))

	.dataa(\rom_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\mem_rdata[21]~9_combout ),
	.datac(\mem_rdata[21]~8_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\mem_rdata[22]~88_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[22]~88 .lut_mask = 16'hBCB0;
defparam \mem_rdata[22]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N27
dffeas \seg1_reg[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\seg2_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seg1_reg[18]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg1_reg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \seg1_reg[22] .is_wysiwyg = "true";
defparam \seg1_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N1
dffeas \seg2_reg[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\seg2_reg~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seg2_reg[22]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg2_reg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \seg2_reg[22] .is_wysiwyg = "true";
defparam \seg2_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N30
fiftyfivenm_lcell_comb \led_reg~27 (
// Equation(s):
// \led_reg~27_combout  = ((\cpu|mem_wdata [22]) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\cpu|mem_wdata [22]),
	.cin(gnd),
	.combout(\led_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg~27 .lut_mask = 16'hFF5F;
defparam \led_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N31
dffeas \led_reg[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_reg[16]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[22] .is_wysiwyg = "true";
defparam \led_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N2
fiftyfivenm_lcell_comb \mem_rdata[22]~86 (
// Equation(s):
// \mem_rdata[22]~86_combout  = (\mem_rdata[21]~5_combout  & (((\mem_rdata[21]~3_combout ) # (!\simpleuart|recv_buf_valid~q )))) # (!\mem_rdata[21]~5_combout  & (led_reg[22] & ((!\mem_rdata[21]~3_combout ))))

	.dataa(led_reg[22]),
	.datab(\simpleuart|recv_buf_valid~q ),
	.datac(\mem_rdata[21]~5_combout ),
	.datad(\mem_rdata[21]~3_combout ),
	.cin(gnd),
	.combout(\mem_rdata[22]~86_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[22]~86 .lut_mask = 16'hF03A;
defparam \mem_rdata[22]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N0
fiftyfivenm_lcell_comb \mem_rdata[22]~87 (
// Equation(s):
// \mem_rdata[22]~87_combout  = (\mem_rdata[21]~2_combout  & ((\mem_rdata[22]~86_combout  & (seg1_reg[22])) # (!\mem_rdata[22]~86_combout  & ((seg2_reg[22]))))) # (!\mem_rdata[21]~2_combout  & (((\mem_rdata[22]~86_combout ))))

	.dataa(\mem_rdata[21]~2_combout ),
	.datab(seg1_reg[22]),
	.datac(seg2_reg[22]),
	.datad(\mem_rdata[22]~86_combout ),
	.cin(gnd),
	.combout(\mem_rdata[22]~87_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rdata[22]~87 .lut_mask = 16'hDDA0;
defparam \mem_rdata[22]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N22
fiftyfivenm_lcell_comb \mem_rdata[22] (
// Equation(s):
// mem_rdata[22] = (\mem_rdata[22]~88_combout  & ((\simpleuart|cfg_divider [22]) # ((!\mem_rdata[21]~10_combout )))) # (!\mem_rdata[22]~88_combout  & (((\mem_rdata[21]~10_combout  & \mem_rdata[22]~87_combout ))))

	.dataa(\mem_rdata[22]~88_combout ),
	.datab(\simpleuart|cfg_divider [22]),
	.datac(\mem_rdata[21]~10_combout ),
	.datad(\mem_rdata[22]~87_combout ),
	.cin(gnd),
	.combout(mem_rdata[22]),
	.cout());
// synopsys translate_off
defparam \mem_rdata[22] .lut_mask = 16'hDA8A;
defparam \mem_rdata[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N17
dffeas \cpu|mem_16bit_buffer[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(mem_rdata[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|mem_16bit_buffer[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_16bit_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_16bit_buffer[6] .is_wysiwyg = "true";
defparam \cpu|mem_16bit_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N8
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[16]~5 (
// Equation(s):
// \cpu|mem_rdata_q[16]~5_combout  = (\cpu|mem_rdata_latched[15]~2_combout  & (\cpu|mem_16bit_buffer [6])) # (!\cpu|mem_rdata_latched[15]~2_combout  & ((\cpu|mem_rdata_latched[6]~21_combout )))

	.dataa(\cpu|mem_16bit_buffer [6]),
	.datab(gnd),
	.datac(\cpu|mem_rdata_latched[15]~2_combout ),
	.datad(\cpu|mem_rdata_latched[6]~21_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[16]~5 .lut_mask = 16'hAFA0;
defparam \cpu|mem_rdata_q[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N6
fiftyfivenm_lcell_comb \cpu|Equal16~1 (
// Equation(s):
// \cpu|Equal16~1_combout  = (!\cpu|mem_rdata_q[16]~5_combout  & (!\cpu|decoded_imm_uj[5]~4_combout  & !\cpu|decoded_imm_uj[1]~0_combout ))

	.dataa(gnd),
	.datab(\cpu|mem_rdata_q[16]~5_combout ),
	.datac(\cpu|decoded_imm_uj[5]~4_combout ),
	.datad(\cpu|decoded_imm_uj[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Equal16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal16~1 .lut_mask = 16'h0003;
defparam \cpu|Equal16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N26
fiftyfivenm_lcell_comb \cpu|is_sb_sh_sw~1 (
// Equation(s):
// \cpu|is_sb_sh_sw~1_combout  = (\cpu|is_sb_sh_sw~0_combout ) # ((\cpu|Equal16~1_combout  & (\cpu|mem_rdata_latched[0]~22_combout  & \cpu|Equal16~0_combout )))

	.dataa(\cpu|Equal16~1_combout ),
	.datab(\cpu|is_sb_sh_sw~0_combout ),
	.datac(\cpu|mem_rdata_latched[0]~22_combout ),
	.datad(\cpu|Equal16~0_combout ),
	.cin(gnd),
	.combout(\cpu|is_sb_sh_sw~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|is_sb_sh_sw~1 .lut_mask = 16'hECCC;
defparam \cpu|is_sb_sh_sw~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N27
dffeas \cpu|is_sb_sh_sw (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|is_sb_sh_sw~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|is_sb_sh_sw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|is_sb_sh_sw .is_wysiwyg = "true";
defparam \cpu|is_sb_sh_sw .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
fiftyfivenm_lcell_comb \cpu|cpu_state~20 (
// Equation(s):
// \cpu|cpu_state~20_combout  = (\cpu|is_sb_sh_sw~q  & (\cpu|cpu_state.cpu_state_ld_rs1~q  & !\cpu|WideNor9~0_combout ))

	.dataa(\cpu|is_sb_sh_sw~q ),
	.datab(gnd),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|WideNor9~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu_state~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu_state~20 .lut_mask = 16'h00A0;
defparam \cpu|cpu_state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
fiftyfivenm_lcell_comb \cpu|Selector546~3 (
// Equation(s):
// \cpu|Selector546~3_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & (\cpu|mem_do_rinst~0_combout  & !\cpu|mem_do_prefetch~q )))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\cpu|mem_do_rinst~0_combout ),
	.datad(\cpu|mem_do_prefetch~q ),
	.cin(gnd),
	.combout(\cpu|Selector546~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector546~3 .lut_mask = 16'h0080;
defparam \cpu|Selector546~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
fiftyfivenm_lcell_comb \cpu|cpu_state~21 (
// Equation(s):
// \cpu|cpu_state~21_combout  = (\cpu|cpu_state~19_combout  & ((\cpu|cpu_state~20_combout ) # ((\cpu|cpu_state.cpu_state_stmem~q  & !\cpu|Selector546~3_combout ))))

	.dataa(\cpu|cpu_state~20_combout ),
	.datab(\cpu|cpu_state~19_combout ),
	.datac(\cpu|cpu_state.cpu_state_stmem~q ),
	.datad(\cpu|Selector546~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu_state~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu_state~21 .lut_mask = 16'h88C8;
defparam \cpu|cpu_state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N23
dffeas \cpu|cpu_state.cpu_state_stmem (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|cpu_state~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu_state.cpu_state_stmem~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu_state.cpu_state_stmem .is_wysiwyg = "true";
defparam \cpu|cpu_state.cpu_state_stmem .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N16
fiftyfivenm_lcell_comb \cpu|mem_do_wdata~0 (
// Equation(s):
// \cpu|mem_do_wdata~0_combout  = (\cpu|mem_do_wdata~q  & (((\cpu|mem_done~2_combout )))) # (!\cpu|mem_do_wdata~q  & (\cpu|cpu_state.cpu_state_stmem~q  & ((!\cpu|mem_done~2_combout ) # (!\cpu|mem_do_prefetch~q ))))

	.dataa(\cpu|cpu_state.cpu_state_stmem~q ),
	.datab(\cpu|mem_do_prefetch~q ),
	.datac(\cpu|mem_do_wdata~q ),
	.datad(\cpu|mem_done~2_combout ),
	.cin(gnd),
	.combout(\cpu|mem_do_wdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_do_wdata~0 .lut_mask = 16'hF20A;
defparam \cpu|mem_do_wdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N17
dffeas \cpu|mem_do_wdata (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_do_wdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_do_wdata~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_do_wdata .is_wysiwyg = "true";
defparam \cpu|mem_do_wdata .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N26
fiftyfivenm_lcell_comb \cpu|mem_state~10 (
// Equation(s):
// \cpu|mem_state~10_combout  = (\cpu|mem_state[1]~4_combout  & ((\cpu|mem_state [0] & ((\cpu|mem_state~5_combout ))) # (!\cpu|mem_state [0] & (\cpu|mem_do_wdata~q ))))

	.dataa(\cpu|mem_do_wdata~q ),
	.datab(\cpu|mem_state~5_combout ),
	.datac(\cpu|mem_state [0]),
	.datad(\cpu|mem_state[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|mem_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_state~10 .lut_mask = 16'hCA00;
defparam \cpu|mem_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N27
dffeas \cpu|mem_state[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|mem_state[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_state[1] .is_wysiwyg = "true";
defparam \cpu|mem_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N26
fiftyfivenm_lcell_comb \cpu|prefetched_high_word~1 (
// Equation(s):
// \cpu|prefetched_high_word~1_combout  = (!\cpu|mem_state [1] & (\cpu|mem_xfer~combout  & \cpu|mem_state [0]))

	.dataa(\cpu|mem_state [1]),
	.datab(gnd),
	.datac(\cpu|mem_xfer~combout ),
	.datad(\cpu|mem_state [0]),
	.cin(gnd),
	.combout(\cpu|prefetched_high_word~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|prefetched_high_word~1 .lut_mask = 16'h5000;
defparam \cpu|prefetched_high_word~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N0
fiftyfivenm_lcell_comb \cpu|mem_la_secondword~0 (
// Equation(s):
// \cpu|mem_la_secondword~0_combout  = (!\cpu|always5~0_combout  & ((\cpu|prefetched_high_word~1_combout  & ((\cpu|mem_la_read~8_combout ))) # (!\cpu|prefetched_high_word~1_combout  & (\cpu|mem_la_secondword~q ))))

	.dataa(\cpu|prefetched_high_word~1_combout ),
	.datab(\cpu|always5~0_combout ),
	.datac(\cpu|mem_la_secondword~q ),
	.datad(\cpu|mem_la_read~8_combout ),
	.cin(gnd),
	.combout(\cpu|mem_la_secondword~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_la_secondword~0 .lut_mask = 16'h3210;
defparam \cpu|mem_la_secondword~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N1
dffeas \cpu|mem_la_secondword (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_la_secondword~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_la_secondword~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_la_secondword .is_wysiwyg = "true";
defparam \cpu|mem_la_secondword .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N6
fiftyfivenm_lcell_comb \cpu|decoded_imm_uj[6]~5 (
// Equation(s):
// \cpu|decoded_imm_uj[6]~5_combout  = (\cpu|mem_la_secondword~q  & (\cpu|mem_rdata_latched_noshuffle[10]~11_combout )) # (!\cpu|mem_la_secondword~q  & ((\cpu|mem_rdata_latched_noshuffle[26]~10_combout )))

	.dataa(\cpu|mem_la_secondword~q ),
	.datab(\cpu|mem_rdata_latched_noshuffle[10]~11_combout ),
	.datac(gnd),
	.datad(\cpu|mem_rdata_latched_noshuffle[26]~10_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_imm_uj[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm_uj[6]~5 .lut_mask = 16'hDD88;
defparam \cpu|decoded_imm_uj[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N2
fiftyfivenm_lcell_comb \cpu|mem_rdata_q[26]~8 (
// Equation(s):
// \cpu|mem_rdata_q[26]~8_combout  = (\cpu|mem_xfer~combout  & ((\cpu|decoded_imm_uj[6]~5_combout ))) # (!\cpu|mem_xfer~combout  & (\cpu|mem_rdata_q [26]))

	.dataa(\cpu|mem_xfer~combout ),
	.datab(gnd),
	.datac(\cpu|mem_rdata_q [26]),
	.datad(\cpu|decoded_imm_uj[6]~5_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_q[26]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_q[26]~8 .lut_mask = 16'hFA50;
defparam \cpu|mem_rdata_q[26]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N12
fiftyfivenm_lcell_comb \cpu|Mux34~0 (
// Equation(s):
// \cpu|Mux34~0_combout  = (\cpu|Decoder5~2_combout  & ((\cpu|decoded_imm_uj[15]~13_combout  & (\cpu|decoded_rd[0]~2_combout )) # (!\cpu|decoded_imm_uj[15]~13_combout  & ((\cpu|decoded_imm_uj[5]~4_combout )))))

	.dataa(\cpu|decoded_imm_uj[15]~13_combout ),
	.datab(\cpu|Decoder5~2_combout ),
	.datac(\cpu|decoded_rd[0]~2_combout ),
	.datad(\cpu|decoded_imm_uj[5]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~0 .lut_mask = 16'hC480;
defparam \cpu|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N6
fiftyfivenm_lcell_comb \cpu|Mux34~1 (
// Equation(s):
// \cpu|Mux34~1_combout  = (\cpu|Mux34~0_combout ) # ((\cpu|mem_rdata_q[26]~8_combout  & ((\cpu|decoded_imm_uj[13]~11_combout ) # (\cpu|Mux31~3_combout ))))

	.dataa(\cpu|decoded_imm_uj[13]~11_combout ),
	.datab(\cpu|Mux31~3_combout ),
	.datac(\cpu|Mux34~0_combout ),
	.datad(\cpu|mem_rdata_q[26]~8_combout ),
	.cin(gnd),
	.combout(\cpu|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~1 .lut_mask = 16'hFEF0;
defparam \cpu|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N14
fiftyfivenm_lcell_comb \cpu|Mux11~4 (
// Equation(s):
// \cpu|Mux11~4_combout  = (\cpu|mem_rdata_q[15]~11_combout  & ((\cpu|Decoder5~2_combout ) # ((\cpu|mem_rdata_q[26]~8_combout  & \cpu|Mux9~0_combout )))) # (!\cpu|mem_rdata_q[15]~11_combout  & (\cpu|mem_rdata_q[26]~8_combout  & (\cpu|Mux9~0_combout )))

	.dataa(\cpu|mem_rdata_q[15]~11_combout ),
	.datab(\cpu|mem_rdata_q[26]~8_combout ),
	.datac(\cpu|Mux9~0_combout ),
	.datad(\cpu|Decoder5~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~4 .lut_mask = 16'hEAC0;
defparam \cpu|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N30
fiftyfivenm_lcell_comb \cpu|Mux11~5 (
// Equation(s):
// \cpu|Mux11~5_combout  = (\cpu|Mux11~4_combout ) # ((!\cpu|decoded_imm_uj[14]~12_combout  & (\cpu|Mux69~14_combout  & !\cpu|decoded_imm_uj[13]~11_combout )))

	.dataa(\cpu|decoded_imm_uj[14]~12_combout ),
	.datab(\cpu|Mux11~4_combout ),
	.datac(\cpu|Mux69~14_combout ),
	.datad(\cpu|decoded_imm_uj[13]~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~5 .lut_mask = 16'hCCDC;
defparam \cpu|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N8
fiftyfivenm_lcell_comb \cpu|Mux19~3 (
// Equation(s):
// \cpu|Mux19~3_combout  = (!\cpu|decoded_imm_uj[14]~12_combout  & (\cpu|decoded_imm_uj[13]~11_combout  & \cpu|mem_rdata_q[26]~8_combout ))

	.dataa(gnd),
	.datab(\cpu|decoded_imm_uj[14]~12_combout ),
	.datac(\cpu|decoded_imm_uj[13]~11_combout ),
	.datad(\cpu|mem_rdata_q[26]~8_combout ),
	.cin(gnd),
	.combout(\cpu|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~3 .lut_mask = 16'h3000;
defparam \cpu|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N20
fiftyfivenm_lcell_comb \cpu|Mux19~6 (
// Equation(s):
// \cpu|Mux19~6_combout  = (\cpu|decoded_imm_uj[13]~11_combout  & (\cpu|mem_rdata_q[15]~11_combout  & ((\cpu|is_beq_bne_blt_bge_bltu_bgeu~4_combout )))) # (!\cpu|decoded_imm_uj[13]~11_combout  & ((\cpu|Mux69~5_combout ) # ((\cpu|mem_rdata_q[15]~11_combout  & 
// \cpu|is_beq_bne_blt_bge_bltu_bgeu~4_combout ))))

	.dataa(\cpu|decoded_imm_uj[13]~11_combout ),
	.datab(\cpu|mem_rdata_q[15]~11_combout ),
	.datac(\cpu|Mux69~5_combout ),
	.datad(\cpu|is_beq_bne_blt_bge_bltu_bgeu~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~6 .lut_mask = 16'hDC50;
defparam \cpu|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N28
fiftyfivenm_lcell_comb \cpu|Mux19~5 (
// Equation(s):
// \cpu|Mux19~5_combout  = (\cpu|Mux19~4_combout  & ((\cpu|mem_rdata_q[26]~8_combout ) # ((!\cpu|decoded_rd[3]~1_combout  & !\cpu|decoded_imm_uj[13]~11_combout ))))

	.dataa(\cpu|decoded_rd[3]~1_combout ),
	.datab(\cpu|mem_rdata_q[26]~8_combout ),
	.datac(\cpu|decoded_imm_uj[13]~11_combout ),
	.datad(\cpu|Mux19~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~5 .lut_mask = 16'hCD00;
defparam \cpu|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N10
fiftyfivenm_lcell_comb \cpu|Mux19~8 (
// Equation(s):
// \cpu|Mux19~8_combout  = (\cpu|Mux19~6_combout ) # ((\cpu|Mux19~5_combout ) # ((\cpu|mem_rdata_q[15]~11_combout  & \cpu|Mux19~7_combout )))

	.dataa(\cpu|mem_rdata_q[15]~11_combout ),
	.datab(\cpu|Mux19~7_combout ),
	.datac(\cpu|Mux19~6_combout ),
	.datad(\cpu|Mux19~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~8 .lut_mask = 16'hFFF8;
defparam \cpu|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N4
fiftyfivenm_lcell_comb \cpu|Mux19~9 (
// Equation(s):
// \cpu|Mux19~9_combout  = (\cpu|Mux19~3_combout ) # ((\cpu|Mux19~8_combout ) # ((\cpu|Mux69~12_combout  & \cpu|Mux19~0_combout )))

	.dataa(\cpu|Mux69~12_combout ),
	.datab(\cpu|Mux19~3_combout ),
	.datac(\cpu|Mux19~0_combout ),
	.datad(\cpu|Mux19~8_combout ),
	.cin(gnd),
	.combout(\cpu|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~9 .lut_mask = 16'hFFEC;
defparam \cpu|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N16
fiftyfivenm_lcell_comb \cpu|Mux49~0 (
// Equation(s):
// \cpu|Mux49~0_combout  = (\cpu|mem_rdata_latched[1]~40_combout  & (\cpu|mem_rdata_latched[0]~22_combout )) # (!\cpu|mem_rdata_latched[1]~40_combout  & ((\cpu|mem_rdata_latched[0]~22_combout  & ((\cpu|Mux19~9_combout ))) # 
// (!\cpu|mem_rdata_latched[0]~22_combout  & (\cpu|Mux11~5_combout ))))

	.dataa(\cpu|mem_rdata_latched[1]~40_combout ),
	.datab(\cpu|mem_rdata_latched[0]~22_combout ),
	.datac(\cpu|Mux11~5_combout ),
	.datad(\cpu|Mux19~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux49~0 .lut_mask = 16'hDC98;
defparam \cpu|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N26
fiftyfivenm_lcell_comb \cpu|Mux49~1 (
// Equation(s):
// \cpu|Mux49~1_combout  = (\cpu|mem_rdata_latched[1]~40_combout  & ((\cpu|Mux49~0_combout  & ((\cpu|mem_rdata_q[26]~8_combout ))) # (!\cpu|Mux49~0_combout  & (\cpu|Mux34~1_combout )))) # (!\cpu|mem_rdata_latched[1]~40_combout  & (((\cpu|Mux49~0_combout ))))

	.dataa(\cpu|Mux34~1_combout ),
	.datab(\cpu|mem_rdata_q[26]~8_combout ),
	.datac(\cpu|mem_rdata_latched[1]~40_combout ),
	.datad(\cpu|Mux49~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux49~1 .lut_mask = 16'hCFA0;
defparam \cpu|Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N3
dffeas \cpu|mem_rdata_q[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_rdata_q[26]~8_combout ),
	.asdata(\cpu|Mux49~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_rdata_q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_rdata_q[26] .is_wysiwyg = "true";
defparam \cpu|mem_rdata_q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N30
fiftyfivenm_lcell_comb \cpu|instr_setq~1 (
// Equation(s):
// \cpu|instr_setq~1_combout  = (!\cpu|mem_rdata_q [26] & (\cpu|mem_rdata_q [25] & (\cpu|Equal44~2_combout  & \cpu|instr_setq~0_combout )))

	.dataa(\cpu|mem_rdata_q [26]),
	.datab(\cpu|mem_rdata_q [25]),
	.datac(\cpu|Equal44~2_combout ),
	.datad(\cpu|instr_setq~0_combout ),
	.cin(gnd),
	.combout(\cpu|instr_setq~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_setq~1 .lut_mask = 16'h4000;
defparam \cpu|instr_setq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N20
fiftyfivenm_lcell_comb \cpu|instr_setq~2 (
// Equation(s):
// \cpu|instr_setq~2_combout  = (\cpu|instr_setq~1_combout  & !\cpu|mem_rdata_q [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|instr_setq~1_combout ),
	.datad(\cpu|mem_rdata_q [27]),
	.cin(gnd),
	.combout(\cpu|instr_setq~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr_setq~2 .lut_mask = 16'h00F0;
defparam \cpu|instr_setq~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N21
dffeas \cpu|instr_setq (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|instr_setq~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_setq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_setq .is_wysiwyg = "true";
defparam \cpu|instr_setq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N4
fiftyfivenm_lcell_comb \cpu|reg_out[2]~2 (
// Equation(s):
// \cpu|reg_out[2]~2_combout  = (!\cpu|instr_setq~q  & (!\cpu|instr_retirq~q  & !\cpu|instr_getq~q ))

	.dataa(\cpu|instr_setq~q ),
	.datab(\cpu|instr_retirq~q ),
	.datac(gnd),
	.datad(\cpu|instr_getq~q ),
	.cin(gnd),
	.combout(\cpu|reg_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_out[2]~2 .lut_mask = 16'h0011;
defparam \cpu|reg_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N16
fiftyfivenm_lcell_comb \cpu|reg_out[2]~3 (
// Equation(s):
// \cpu|reg_out[2]~3_combout  = (\cpu|instr_timer~q ) # ((!\cpu|reg_out[2]~2_combout  & !\cpu|instr_maskirq~q ))

	.dataa(gnd),
	.datab(\cpu|reg_out[2]~2_combout ),
	.datac(\cpu|instr_maskirq~q ),
	.datad(\cpu|instr_timer~q ),
	.cin(gnd),
	.combout(\cpu|reg_out[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_out[2]~3 .lut_mask = 16'hFF03;
defparam \cpu|reg_out[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
fiftyfivenm_lcell_comb \cpu|irq_mask~79 (
// Equation(s):
// \cpu|irq_mask~79_combout  = ((\cpu|cpuregs_rs1[4]~12_combout ) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(gnd),
	.datab(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\cpu|cpuregs_rs1[4]~12_combout ),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\cpu|irq_mask~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~79 .lut_mask = 16'hF3FF;
defparam \cpu|irq_mask~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N9
dffeas \cpu|irq_mask[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[4] .is_wysiwyg = "true";
defparam \cpu|irq_mask[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
fiftyfivenm_lcell_comb \cpu|Selector462~6 (
// Equation(s):
// \cpu|Selector462~6_combout  = (\cpu|reg_out[2]~4_combout  & (((!\cpu|reg_out[2]~1_combout )))) # (!\cpu|reg_out[2]~4_combout  & ((\cpu|reg_out[2]~1_combout  & (\cpu|count_cycle [4])) # (!\cpu|reg_out[2]~1_combout  & ((\cpu|count_instr [4])))))

	.dataa(\cpu|reg_out[2]~4_combout ),
	.datab(\cpu|count_cycle [4]),
	.datac(\cpu|reg_out[2]~1_combout ),
	.datad(\cpu|count_instr [4]),
	.cin(gnd),
	.combout(\cpu|Selector462~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector462~6 .lut_mask = 16'h4F4A;
defparam \cpu|Selector462~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
fiftyfivenm_lcell_comb \cpu|Selector462~7 (
// Equation(s):
// \cpu|Selector462~7_combout  = (\cpu|reg_out[2]~4_combout  & ((\cpu|Selector462~6_combout  & ((\cpu|count_instr [36]))) # (!\cpu|Selector462~6_combout  & (\cpu|count_cycle [36])))) # (!\cpu|reg_out[2]~4_combout  & (((\cpu|Selector462~6_combout ))))

	.dataa(\cpu|reg_out[2]~4_combout ),
	.datab(\cpu|count_cycle [36]),
	.datac(\cpu|Selector462~6_combout ),
	.datad(\cpu|count_instr [36]),
	.cin(gnd),
	.combout(\cpu|Selector462~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector462~7 .lut_mask = 16'hF858;
defparam \cpu|Selector462~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N22
fiftyfivenm_lcell_comb \cpu|Selector462~8 (
// Equation(s):
// \cpu|Selector462~8_combout  = (\cpu|reg_out[2]~3_combout  & (((!\cpu|reg_out[2]~0_combout )))) # (!\cpu|reg_out[2]~3_combout  & ((\cpu|reg_out[2]~0_combout  & ((\cpu|Selector462~7_combout ))) # (!\cpu|reg_out[2]~0_combout  & (\cpu|irq_mask [4]))))

	.dataa(\cpu|reg_out[2]~3_combout ),
	.datab(\cpu|irq_mask [4]),
	.datac(\cpu|reg_out[2]~0_combout ),
	.datad(\cpu|Selector462~7_combout ),
	.cin(gnd),
	.combout(\cpu|Selector462~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector462~8 .lut_mask = 16'h5E0E;
defparam \cpu|Selector462~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
fiftyfivenm_lcell_comb \cpu|Selector462~9 (
// Equation(s):
// \cpu|Selector462~9_combout  = (\cpu|reg_out[2]~3_combout  & ((\cpu|Selector462~8_combout  & (\cpu|timer [4])) # (!\cpu|Selector462~8_combout  & ((\cpu|cpuregs_rs1[4]~12_combout ))))) # (!\cpu|reg_out[2]~3_combout  & (((\cpu|Selector462~8_combout ))))

	.dataa(\cpu|reg_out[2]~3_combout ),
	.datab(\cpu|timer [4]),
	.datac(\cpu|cpuregs_rs1[4]~12_combout ),
	.datad(\cpu|Selector462~8_combout ),
	.cin(gnd),
	.combout(\cpu|Selector462~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector462~9 .lut_mask = 16'hDDA0;
defparam \cpu|Selector462~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N30
fiftyfivenm_lcell_comb \mem_rdata[4] (
// Equation(s):
// mem_rdata[4] = (\mem_rdata[21]~10_combout  & ((\mem_rdata[4]~103_combout  & (\simpleuart|cfg_divider [4])) # (!\mem_rdata[4]~103_combout  & ((\mem_rdata[4]~102_combout ))))) # (!\mem_rdata[21]~10_combout  & (\mem_rdata[4]~103_combout ))

	.dataa(\mem_rdata[21]~10_combout ),
	.datab(\mem_rdata[4]~103_combout ),
	.datac(\simpleuart|cfg_divider [4]),
	.datad(\mem_rdata[4]~102_combout ),
	.cin(gnd),
	.combout(mem_rdata[4]),
	.cout());
// synopsys translate_off
defparam \mem_rdata[4] .lut_mask = 16'hE6C4;
defparam \mem_rdata[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N16
fiftyfivenm_lcell_comb \cpu|Selector462~3 (
// Equation(s):
// \cpu|Selector462~3_combout  = (\cpu|reg_out[2]~7_combout  & (((\cpu|reg_out[2]~6_combout  & mem_rdata[4])))) # (!\cpu|reg_out[2]~7_combout  & ((mem_rdata[20]) # ((\cpu|reg_out[2]~6_combout  & mem_rdata[4]))))

	.dataa(\cpu|reg_out[2]~7_combout ),
	.datab(mem_rdata[20]),
	.datac(\cpu|reg_out[2]~6_combout ),
	.datad(mem_rdata[4]),
	.cin(gnd),
	.combout(\cpu|Selector462~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector462~3 .lut_mask = 16'hF444;
defparam \cpu|Selector462~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N8
fiftyfivenm_lcell_comb \cpu|Selector462~4 (
// Equation(s):
// \cpu|Selector462~4_combout  = (!\cpu|reg_out[2]~8_combout  & ((\cpu|reg_op1 [1] & (mem_rdata[28])) # (!\cpu|reg_op1 [1] & ((mem_rdata[12])))))

	.dataa(\cpu|reg_out[2]~8_combout ),
	.datab(mem_rdata[28]),
	.datac(\cpu|reg_op1 [1]),
	.datad(mem_rdata[12]),
	.cin(gnd),
	.combout(\cpu|Selector462~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector462~4 .lut_mask = 16'h4540;
defparam \cpu|Selector462~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N26
fiftyfivenm_lcell_comb \cpu|Selector462~5 (
// Equation(s):
// \cpu|Selector462~5_combout  = (\cpu|Selector462~3_combout ) # ((\cpu|Selector462~4_combout ) # ((\cpu|cpu_state.cpu_state_exec~q  & \cpu|Add10~6_combout )))

	.dataa(\cpu|cpu_state.cpu_state_exec~q ),
	.datab(\cpu|Selector462~3_combout ),
	.datac(\cpu|Add10~6_combout ),
	.datad(\cpu|Selector462~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector462~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector462~5 .lut_mask = 16'hFFEC;
defparam \cpu|Selector462~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
fiftyfivenm_lcell_comb \cpu|Selector462~11 (
// Equation(s):
// \cpu|Selector462~11_combout  = (\cpu|Selector462~5_combout ) # ((\cpu|Selector462~9_combout  & (\cpu|cpu_state.cpu_state_ld_rs1~q  & \cpu|WideNor2~17_combout )))

	.dataa(\cpu|Selector462~9_combout ),
	.datab(\cpu|Selector462~5_combout ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|WideNor2~17_combout ),
	.cin(gnd),
	.combout(\cpu|Selector462~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector462~11 .lut_mask = 16'hECCC;
defparam \cpu|Selector462~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N26
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~12 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~12_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [36])) # (!\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [4])))

	.dataa(\cpu|pcpi_mul|rd [36]),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rd [4]),
	.datad(\cpu|pcpi_mul|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~12 .lut_mask = 16'hAAF0;
defparam \cpu|pcpi_mul|pcpi_rd~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N27
dffeas \cpu|pcpi_mul|pcpi_rd[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[4] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N9
dffeas \cpu|pcpi_div|pcpi_rd[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[4]~41_combout ),
	.asdata(\cpu|pcpi_div|Add2~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[4] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
fiftyfivenm_lcell_comb \cpu|Selector462~2 (
// Equation(s):
// \cpu|Selector462~2_combout  = (\cpu|pcpi_div|pcpi_rd [4] & (\cpu|pcpi_div|pcpi_wr~q  & (\cpu|cpu_state.cpu_state_ld_rs1~q  & !\cpu|WideNor2~17_combout )))

	.dataa(\cpu|pcpi_div|pcpi_rd [4]),
	.datab(\cpu|pcpi_div|pcpi_wr~q ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|WideNor2~17_combout ),
	.cin(gnd),
	.combout(\cpu|Selector462~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector462~2 .lut_mask = 16'h0080;
defparam \cpu|Selector462~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
fiftyfivenm_lcell_comb \cpu|Selector462~10 (
// Equation(s):
// \cpu|Selector462~10_combout  = (\cpu|Selector462~11_combout ) # ((\cpu|Selector462~2_combout ) # ((\cpu|pcpi_mul|pcpi_rd [4] & !\cpu|reg_out[2]~9_combout )))

	.dataa(\cpu|Selector462~11_combout ),
	.datab(\cpu|pcpi_mul|pcpi_rd [4]),
	.datac(\cpu|Selector462~2_combout ),
	.datad(\cpu|reg_out[2]~9_combout ),
	.cin(gnd),
	.combout(\cpu|Selector462~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector462~10 .lut_mask = 16'hFAFE;
defparam \cpu|Selector462~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N11
dffeas \cpu|reg_out[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector462~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[4] .is_wysiwyg = "true";
defparam \cpu|reg_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N8
fiftyfivenm_lcell_comb \cpu|next_pc[4]~11 (
// Equation(s):
// \cpu|next_pc[4]~11_combout  = (\cpu|latched_branch~q  & ((\cpu|latched_store~q  & (\cpu|reg_out [4])) # (!\cpu|latched_store~q  & ((\cpu|reg_next_pc [4]))))) # (!\cpu|latched_branch~q  & (((\cpu|reg_next_pc [4]))))

	.dataa(\cpu|reg_out [4]),
	.datab(\cpu|latched_branch~q ),
	.datac(\cpu|latched_store~q ),
	.datad(\cpu|reg_next_pc [4]),
	.cin(gnd),
	.combout(\cpu|next_pc[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|next_pc[4]~11 .lut_mask = 16'hBF80;
defparam \cpu|next_pc[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N7
dffeas \cpu|mem_addr[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_addr[4]~34_combout ),
	.asdata(\cpu|reg_op1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~0_combout ),
	.ena(\cpu|mem_addr[2]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_addr[4] .is_wysiwyg = "true";
defparam \cpu|mem_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N6
fiftyfivenm_lcell_comb simpleuart_reg_dat_re(
// Equation(s):
// \simpleuart_reg_dat_re~combout  = (!\cpu|mem_addr [4] & (\simpleuart_reg_dat_we~3_combout  & (!\cpu|mem_addr [2] & \simpleuart_reg_dat_we~1_combout )))

	.dataa(\cpu|mem_addr [4]),
	.datab(\simpleuart_reg_dat_we~3_combout ),
	.datac(\cpu|mem_addr [2]),
	.datad(\simpleuart_reg_dat_we~1_combout ),
	.cin(gnd),
	.combout(\simpleuart_reg_dat_re~combout ),
	.cout());
// synopsys translate_off
defparam simpleuart_reg_dat_re.lut_mask = 16'h0400;
defparam simpleuart_reg_dat_re.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N28
fiftyfivenm_lcell_comb \cpu|mem_instr~0 (
// Equation(s):
// \cpu|mem_instr~0_combout  = (!\cpu|mem_do_wdata~q  & ((\cpu|mem_do_prefetch~q ) # (\cpu|mem_do_rinst~q )))

	.dataa(\cpu|mem_do_prefetch~q ),
	.datab(\cpu|mem_do_rinst~q ),
	.datac(\cpu|mem_do_wdata~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|mem_instr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_instr~0 .lut_mask = 16'h0E0E;
defparam \cpu|mem_instr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N14
fiftyfivenm_lcell_comb \cpu|mem_instr~1 (
// Equation(s):
// \cpu|mem_instr~1_combout  = (!\cpu|mem_state [1] & (!\cpu|trap~q  & (!\cpu|mem_state [0] & \pll_inst|altpll_component|auto_generated|locked~0_combout )))

	.dataa(\cpu|mem_state [1]),
	.datab(\cpu|trap~q ),
	.datac(\cpu|mem_state [0]),
	.datad(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.cin(gnd),
	.combout(\cpu|mem_instr~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_instr~1 .lut_mask = 16'h0100;
defparam \cpu|mem_instr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N8
fiftyfivenm_lcell_comb \cpu|mem_instr~2 (
// Equation(s):
// \cpu|mem_instr~2_combout  = (\cpu|mem_instr~1_combout  & ((\cpu|mem_instr~0_combout ) # ((\cpu|always18~0_combout  & \cpu|mem_instr~q )))) # (!\cpu|mem_instr~1_combout  & (((\cpu|mem_instr~q ))))

	.dataa(\cpu|always18~0_combout ),
	.datab(\cpu|mem_instr~0_combout ),
	.datac(\cpu|mem_instr~q ),
	.datad(\cpu|mem_instr~1_combout ),
	.cin(gnd),
	.combout(\cpu|mem_instr~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_instr~2 .lut_mask = 16'hECF0;
defparam \cpu|mem_instr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N9
dffeas \cpu|mem_instr (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|mem_instr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_instr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_instr .is_wysiwyg = "true";
defparam \cpu|mem_instr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N26
fiftyfivenm_lcell_comb \simpleuart_reg_dat_we~2 (
// Equation(s):
// \simpleuart_reg_dat_we~2_combout  = (!\cpu|mem_addr [24] & (!\cpu|mem_instr~q  & (!\cpu|mem_addr [4] & \cpu|mem_valid~q )))

	.dataa(\cpu|mem_addr [24]),
	.datab(\cpu|mem_instr~q ),
	.datac(\cpu|mem_addr [4]),
	.datad(\cpu|mem_valid~q ),
	.cin(gnd),
	.combout(\simpleuart_reg_dat_we~2_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart_reg_dat_we~2 .lut_mask = 16'h0100;
defparam \simpleuart_reg_dat_we~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N24
fiftyfivenm_lcell_comb \simpleuart|send_dummy~0 (
// Equation(s):
// \simpleuart|send_dummy~0_combout  = (\cpu|mem_wstrb [3]) # ((\cpu|mem_wstrb [0]) # ((\cpu|mem_wstrb [2]) # (\cpu|mem_wstrb [1])))

	.dataa(\cpu|mem_wstrb [3]),
	.datab(\cpu|mem_wstrb [0]),
	.datac(\cpu|mem_wstrb [2]),
	.datad(\cpu|mem_wstrb [1]),
	.cin(gnd),
	.combout(\simpleuart|send_dummy~0_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|send_dummy~0 .lut_mask = 16'hFFFE;
defparam \simpleuart|send_dummy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N24
fiftyfivenm_lcell_comb \simpleuart|send_dummy~1 (
// Equation(s):
// \simpleuart|send_dummy~1_combout  = (\simpleuart|send_dummy~q  & (\simpleuart|WideOr2~combout )) # (!\simpleuart|send_dummy~q  & (((\simpleuart_reg_div_sel~combout  & \simpleuart|send_dummy~0_combout ))))

	.dataa(\simpleuart|WideOr2~combout ),
	.datab(\simpleuart_reg_div_sel~combout ),
	.datac(\simpleuart|send_dummy~q ),
	.datad(\simpleuart|send_dummy~0_combout ),
	.cin(gnd),
	.combout(\simpleuart|send_dummy~1_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|send_dummy~1 .lut_mask = 16'hACA0;
defparam \simpleuart|send_dummy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N25
dffeas \simpleuart|send_dummy (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_dummy~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_dummy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_dummy .is_wysiwyg = "true";
defparam \simpleuart|send_dummy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N14
fiftyfivenm_lcell_comb \mem_ready~0 (
// Equation(s):
// \mem_ready~0_combout  = ((!\simpleuart|send_dummy~q  & !\simpleuart|WideOr2~combout )) # (!\cpu|mem_wstrb [0])

	.dataa(gnd),
	.datab(\simpleuart|send_dummy~q ),
	.datac(\cpu|mem_wstrb [0]),
	.datad(\simpleuart|WideOr2~combout ),
	.cin(gnd),
	.combout(\mem_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_ready~0 .lut_mask = 16'h0F3F;
defparam \mem_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N24
fiftyfivenm_lcell_comb \mem_ready~1 (
// Equation(s):
// \mem_ready~1_combout  = (\simpleuart_reg_dat_we~2_combout  & (\cpu|mem_addr [2] & (\mem_ready~0_combout  & \simpleuart_reg_dat_we~1_combout )))

	.dataa(\simpleuart_reg_dat_we~2_combout ),
	.datab(\cpu|mem_addr [2]),
	.datac(\mem_ready~0_combout ),
	.datad(\simpleuart_reg_dat_we~1_combout ),
	.cin(gnd),
	.combout(\mem_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_ready~1 .lut_mask = 16'h8000;
defparam \mem_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N4
fiftyfivenm_lcell_comb \mem_ready~3 (
// Equation(s):
// \mem_ready~3_combout  = (\seg1_ready~q ) # (((\seg2_ready~q ) # (\rom_ready~q )) # (!\mem_ready~2_combout ))

	.dataa(\seg1_ready~q ),
	.datab(\mem_ready~2_combout ),
	.datac(\seg2_ready~q ),
	.datad(\rom_ready~q ),
	.cin(gnd),
	.combout(\mem_ready~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem_ready~3 .lut_mask = 16'hFFFB;
defparam \mem_ready~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N4
fiftyfivenm_lcell_comb \mem_ready~5 (
// Equation(s):
// \mem_ready~5_combout  = (\simpleuart_reg_dat_re~combout ) # ((\mem_ready~1_combout ) # ((\mem_ready~3_combout ) # (!\mem_ready~4_combout )))

	.dataa(\simpleuart_reg_dat_re~combout ),
	.datab(\mem_ready~1_combout ),
	.datac(\mem_ready~3_combout ),
	.datad(\mem_ready~4_combout ),
	.cin(gnd),
	.combout(\mem_ready~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem_ready~5 .lut_mask = 16'hFEFF;
defparam \mem_ready~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N22
fiftyfivenm_lcell_comb \cpu|mem_xfer (
// Equation(s):
// \cpu|mem_xfer~combout  = (\cpu|mem_xfer~2_combout ) # ((\mem_ready~5_combout  & \cpu|mem_valid~q ))

	.dataa(gnd),
	.datab(\mem_ready~5_combout ),
	.datac(\cpu|mem_xfer~2_combout ),
	.datad(\cpu|mem_valid~q ),
	.cin(gnd),
	.combout(\cpu|mem_xfer~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_xfer .lut_mask = 16'hFCF0;
defparam \cpu|mem_xfer .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N14
fiftyfivenm_lcell_comb \cpu|mem_rdata_latched_noshuffle[0]~3 (
// Equation(s):
// \cpu|mem_rdata_latched_noshuffle[0]~3_combout  = (\cpu|mem_xfer~combout  & ((\mem_rdata[0]~28_combout ))) # (!\cpu|mem_xfer~combout  & (\cpu|mem_rdata_q [0]))

	.dataa(\cpu|mem_xfer~combout ),
	.datab(gnd),
	.datac(\cpu|mem_rdata_q [0]),
	.datad(\mem_rdata[0]~28_combout ),
	.cin(gnd),
	.combout(\cpu|mem_rdata_latched_noshuffle[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_rdata_latched_noshuffle[0]~3 .lut_mask = 16'hFA50;
defparam \cpu|mem_rdata_latched_noshuffle[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N16
fiftyfivenm_lcell_comb \cpu|decoded_imm_uj[16]~14 (
// Equation(s):
// \cpu|decoded_imm_uj[16]~14_combout  = (\cpu|mem_la_secondword~q  & (\cpu|mem_rdata_latched_noshuffle[0]~3_combout )) # (!\cpu|mem_la_secondword~q  & ((\cpu|mem_rdata_latched_noshuffle[16]~2_combout )))

	.dataa(\cpu|mem_rdata_latched_noshuffle[0]~3_combout ),
	.datab(gnd),
	.datac(\cpu|mem_la_secondword~q ),
	.datad(\cpu|mem_rdata_latched_noshuffle[16]~2_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_imm_uj[16]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_imm_uj[16]~14 .lut_mask = 16'hAFA0;
defparam \cpu|decoded_imm_uj[16]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N30
fiftyfivenm_lcell_comb \cpu|decoded_rs1~16 (
// Equation(s):
// \cpu|decoded_rs1~16_combout  = (\cpu|decoded_imm_uj[15]~13_combout  & ((!\cpu|mem_rdata_latched[1]~40_combout ))) # (!\cpu|decoded_imm_uj[15]~13_combout  & (\cpu|Equal21~0_combout  & \cpu|mem_rdata_latched[1]~40_combout ))

	.dataa(\cpu|decoded_imm_uj[15]~13_combout ),
	.datab(gnd),
	.datac(\cpu|Equal21~0_combout ),
	.datad(\cpu|mem_rdata_latched[1]~40_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1~16 .lut_mask = 16'h50AA;
defparam \cpu|decoded_rs1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N28
fiftyfivenm_lcell_comb \cpu|decoded_rs1~17 (
// Equation(s):
// \cpu|decoded_rs1~17_combout  = (\cpu|decoded_imm_uj[10]~9_combout  & ((\cpu|decoded_imm_uj[14]~12_combout ) # (\cpu|Mux69~2_combout )))

	.dataa(\cpu|decoded_imm_uj[10]~9_combout ),
	.datab(gnd),
	.datac(\cpu|decoded_imm_uj[14]~12_combout ),
	.datad(\cpu|Mux69~2_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1~17 .lut_mask = 16'hAAA0;
defparam \cpu|decoded_rs1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N6
fiftyfivenm_lcell_comb \cpu|decoded_rs1~18 (
// Equation(s):
// \cpu|decoded_rs1~18_combout  = (\cpu|decoded_imm_uj[14]~12_combout  & ((\cpu|decoded_rs1~17_combout ) # ((\cpu|mem_rdata_latched[1]~40_combout  & !\cpu|decoded_rs1~16_combout )))) # (!\cpu|decoded_imm_uj[14]~12_combout  & 
// ((\cpu|mem_rdata_latched[1]~40_combout  & ((\cpu|decoded_rs1~17_combout ))) # (!\cpu|mem_rdata_latched[1]~40_combout  & (!\cpu|decoded_rs1~16_combout ))))

	.dataa(\cpu|decoded_imm_uj[14]~12_combout ),
	.datab(\cpu|mem_rdata_latched[1]~40_combout ),
	.datac(\cpu|decoded_rs1~16_combout ),
	.datad(\cpu|decoded_rs1~17_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1~18 .lut_mask = 16'hEF09;
defparam \cpu|decoded_rs1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N18
fiftyfivenm_lcell_comb \cpu|decoded_rs1~13 (
// Equation(s):
// \cpu|decoded_rs1~13_combout  = (!\cpu|decoded_imm_uj[15]~13_combout  & (\cpu|decoded_imm_uj[10]~9_combout  & (\cpu|Equal21~0_combout  & \cpu|decoded_imm_uj[13]~11_combout )))

	.dataa(\cpu|decoded_imm_uj[15]~13_combout ),
	.datab(\cpu|decoded_imm_uj[10]~9_combout ),
	.datac(\cpu|Equal21~0_combout ),
	.datad(\cpu|decoded_imm_uj[13]~11_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1~13 .lut_mask = 16'h4000;
defparam \cpu|decoded_rs1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N28
fiftyfivenm_lcell_comb \cpu|decoded_rs1~14 (
// Equation(s):
// \cpu|decoded_rs1~14_combout  = (\cpu|decoded_imm_uj[15]~13_combout  & ((\cpu|decoded_imm_uj[10]~9_combout ) # ((!\cpu|always9~3_combout  & \cpu|decoded_rs1~13_combout )))) # (!\cpu|decoded_imm_uj[15]~13_combout  & (((!\cpu|always9~3_combout  & 
// \cpu|decoded_rs1~13_combout ))))

	.dataa(\cpu|decoded_imm_uj[15]~13_combout ),
	.datab(\cpu|decoded_imm_uj[10]~9_combout ),
	.datac(\cpu|always9~3_combout ),
	.datad(\cpu|decoded_rs1~13_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1~14 .lut_mask = 16'h8F88;
defparam \cpu|decoded_rs1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N18
fiftyfivenm_lcell_comb \cpu|decoded_rs1~15 (
// Equation(s):
// \cpu|decoded_rs1~15_combout  = (\cpu|mem_rdata_q[8]~29_combout  & ((\cpu|decoded_imm_uj[14]~12_combout  & ((\cpu|decoded_rs1~14_combout ))) # (!\cpu|decoded_imm_uj[14]~12_combout  & (\cpu|Mux71~0_combout ))))

	.dataa(\cpu|decoded_imm_uj[14]~12_combout ),
	.datab(\cpu|mem_rdata_q[8]~29_combout ),
	.datac(\cpu|Mux71~0_combout ),
	.datad(\cpu|decoded_rs1~14_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1~15 .lut_mask = 16'hC840;
defparam \cpu|decoded_rs1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N0
fiftyfivenm_lcell_comb \cpu|decoded_rs1~19 (
// Equation(s):
// \cpu|decoded_rs1~19_combout  = (\cpu|decoded_rs1~15_combout ) # ((\cpu|decoded_rs1~18_combout  & (!\cpu|mem_rdata_latched[0]~22_combout  & !\cpu|decoded_imm_uj[13]~11_combout )))

	.dataa(\cpu|decoded_rs1~18_combout ),
	.datab(\cpu|mem_rdata_latched[0]~22_combout ),
	.datac(\cpu|decoded_imm_uj[13]~11_combout ),
	.datad(\cpu|decoded_rs1~15_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1~19 .lut_mask = 16'hFF02;
defparam \cpu|decoded_rs1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N12
fiftyfivenm_lcell_comb \cpu|decoded_rs1~20 (
// Equation(s):
// \cpu|decoded_rs1~20_combout  = (\cpu|decoded_rs1~19_combout ) # ((\cpu|decoded_imm_uj[16]~14_combout  & (\cpu|Equal7~0_combout  & !\cpu|instr_retirq~3_combout )))

	.dataa(\cpu|decoded_imm_uj[16]~14_combout ),
	.datab(\cpu|Equal7~0_combout ),
	.datac(\cpu|instr_retirq~3_combout ),
	.datad(\cpu|decoded_rs1~19_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1~20 .lut_mask = 16'hFF08;
defparam \cpu|decoded_rs1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N24
fiftyfivenm_lcell_comb \cpu|decoded_rs1[1]~feeder (
// Equation(s):
// \cpu|decoded_rs1[1]~feeder_combout  = \cpu|decoded_rs1~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|decoded_rs1~20_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|decoded_rs1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N25
dffeas \cpu|decoded_rs1[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_rs1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_rs1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_rs1[1] .is_wysiwyg = "true";
defparam \cpu|decoded_rs1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N1
dffeas \cpu|decoded_rs1[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|decoded_rs1~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_rs1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_rs1[0] .is_wysiwyg = "true";
defparam \cpu|decoded_rs1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N10
fiftyfivenm_lcell_comb \cpu|decoded_rs1[4]~feeder (
// Equation(s):
// \cpu|decoded_rs1[4]~feeder_combout  = \cpu|decoded_rs1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|decoded_rs1~4_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1[4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|decoded_rs1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N11
dffeas \cpu|decoded_rs1[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_rs1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_rs1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_rs1[4] .is_wysiwyg = "true";
defparam \cpu|decoded_rs1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N16
fiftyfivenm_lcell_comb \cpu|decoded_rs1[5]~feeder (
// Equation(s):
// \cpu|decoded_rs1[5]~feeder_combout  = \cpu|decoded_rs1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|decoded_rs1~0_combout ),
	.cin(gnd),
	.combout(\cpu|decoded_rs1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|decoded_rs1[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|decoded_rs1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N17
dffeas \cpu|decoded_rs1[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|decoded_rs1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_rs1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_rs1[5] .is_wysiwyg = "true";
defparam \cpu|decoded_rs1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N23
dffeas \cpu|decoded_rs1[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|decoded_rs1~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_rs1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_rs1[2] .is_wysiwyg = "true";
defparam \cpu|decoded_rs1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N13
dffeas \cpu|decoded_rs1[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|decoded_rs1~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|always9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|decoded_rs1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|decoded_rs1[3] .is_wysiwyg = "true";
defparam \cpu|decoded_rs1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N22
fiftyfivenm_lcell_comb \cpu|WideOr22~0 (
// Equation(s):
// \cpu|WideOr22~0_combout  = (\cpu|decoded_rs1 [4]) # ((\cpu|decoded_rs1 [5]) # ((\cpu|decoded_rs1 [2]) # (\cpu|decoded_rs1 [3])))

	.dataa(\cpu|decoded_rs1 [4]),
	.datab(\cpu|decoded_rs1 [5]),
	.datac(\cpu|decoded_rs1 [2]),
	.datad(\cpu|decoded_rs1 [3]),
	.cin(gnd),
	.combout(\cpu|WideOr22~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr22~0 .lut_mask = 16'hFFFE;
defparam \cpu|WideOr22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N0
fiftyfivenm_lcell_comb \cpu|WideOr22 (
// Equation(s):
// \cpu|WideOr22~combout  = (\cpu|decoded_rs1 [1]) # ((\cpu|decoded_rs1 [0]) # (\cpu|WideOr22~0_combout ))

	.dataa(gnd),
	.datab(\cpu|decoded_rs1 [1]),
	.datac(\cpu|decoded_rs1 [0]),
	.datad(\cpu|WideOr22~0_combout ),
	.cin(gnd),
	.combout(\cpu|WideOr22~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr22 .lut_mask = 16'hFFFC;
defparam \cpu|WideOr22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N4
fiftyfivenm_lcell_comb \cpu|cpuregs_rs1[2]~14 (
// Equation(s):
// \cpu|cpuregs_rs1[2]~14_combout  = (\cpu|WideOr22~combout  & ((\cpu|cpuregs~3_combout  & (\cpu|cpuregs_rtl_0_bypass [15])) # (!\cpu|cpuregs~3_combout  & ((\cpu|cpuregs_rtl_0|auto_generated|ram_block1a2 )))))

	.dataa(\cpu|WideOr22~combout ),
	.datab(\cpu|cpuregs~3_combout ),
	.datac(\cpu|cpuregs_rtl_0_bypass [15]),
	.datad(\cpu|cpuregs_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rs1[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rs1[2]~14 .lut_mask = 16'hA280;
defparam \cpu|cpuregs_rs1[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
fiftyfivenm_lcell_comb \cpu|irq_mask~66 (
// Equation(s):
// \cpu|irq_mask~66_combout  = (\cpu|cpuregs_rs1[2]~14_combout ) # ((!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked ))

	.dataa(\cpu|cpuregs_rs1[2]~14_combout ),
	.datab(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|irq_mask~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~66 .lut_mask = 16'hBFBF;
defparam \cpu|irq_mask~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N17
dffeas \cpu|irq_mask[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[2] .is_wysiwyg = "true";
defparam \cpu|irq_mask[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
fiftyfivenm_lcell_comb \cpu|always18~5 (
// Equation(s):
// \cpu|always18~5_combout  = (!\cpu|irq_mask [2] & !\cpu|irq_active~q )

	.dataa(gnd),
	.datab(\cpu|irq_mask [2]),
	.datac(gnd),
	.datad(\cpu|irq_active~q ),
	.cin(gnd),
	.combout(\cpu|always18~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|always18~5 .lut_mask = 16'h0033;
defparam \cpu|always18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N22
fiftyfivenm_lcell_comb \cpu|cpu_state~19 (
// Equation(s):
// \cpu|cpu_state~19_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\cpu|always18~5_combout ) # ((\cpu|always18~0_combout ) # (!\cpu|cpu_state~18_combout ))))

	.dataa(\cpu|always18~5_combout ),
	.datab(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datac(\cpu|always18~0_combout ),
	.datad(\cpu|cpu_state~18_combout ),
	.cin(gnd),
	.combout(\cpu|cpu_state~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu_state~19 .lut_mask = 16'hC8CC;
defparam \cpu|cpu_state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N4
fiftyfivenm_lcell_comb \cpu|cpu_state.cpu_state_ld_rs1~4 (
// Equation(s):
// \cpu|cpu_state.cpu_state_ld_rs1~4_combout  = (\cpu|cpu_state.cpu_state_ldmem~q  & (((\cpu|pcpi_div|pcpi_wr~q ) # (\cpu|pcpi_mul|pcpi_wr~q )) # (!\cpu|reg_out[2]~15_combout )))

	.dataa(\cpu|reg_out[2]~15_combout ),
	.datab(\cpu|cpu_state.cpu_state_ldmem~q ),
	.datac(\cpu|pcpi_div|pcpi_wr~q ),
	.datad(\cpu|pcpi_mul|pcpi_wr~q ),
	.cin(gnd),
	.combout(\cpu|cpu_state.cpu_state_ld_rs1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu_state.cpu_state_ld_rs1~4 .lut_mask = 16'hCCC4;
defparam \cpu|cpu_state.cpu_state_ld_rs1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N14
fiftyfivenm_lcell_comb \cpu|cpu_state.cpu_state_ld_rs1~5 (
// Equation(s):
// \cpu|cpu_state.cpu_state_ld_rs1~5_combout  = (!\cpu|cpu_state.cpu_state_exec~q  & (((!\cpu|cpu_state.cpu_state_stmem~q  & \cpu|cpu_state.cpu_state_ld_rs1~4_combout )) # (!\cpu|cpu_state~22_combout )))

	.dataa(\cpu|cpu_state.cpu_state_stmem~q ),
	.datab(\cpu|cpu_state.cpu_state_exec~q ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~4_combout ),
	.datad(\cpu|cpu_state~22_combout ),
	.cin(gnd),
	.combout(\cpu|cpu_state.cpu_state_ld_rs1~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu_state.cpu_state_ld_rs1~5 .lut_mask = 16'h1033;
defparam \cpu|cpu_state.cpu_state_ld_rs1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N8
fiftyfivenm_lcell_comb \cpu|cpu_state~32 (
// Equation(s):
// \cpu|cpu_state~32_combout  = (\cpu|cpu_state.cpu_state_exec~q  & (((\cpu|is_beq_bne_blt_bge_bltu_bgeu~q )))) # (!\cpu|cpu_state.cpu_state_exec~q  & (\cpu|Selector539~0_combout  & ((\cpu|reg_out[2]~15_combout ))))

	.dataa(\cpu|Selector539~0_combout ),
	.datab(\cpu|cpu_state.cpu_state_exec~q ),
	.datac(\cpu|is_beq_bne_blt_bge_bltu_bgeu~q ),
	.datad(\cpu|reg_out[2]~15_combout ),
	.cin(gnd),
	.combout(\cpu|cpu_state~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu_state~32 .lut_mask = 16'hE2C0;
defparam \cpu|cpu_state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N10
fiftyfivenm_lcell_comb \cpu|cpu_state~33 (
// Equation(s):
// \cpu|cpu_state~33_combout  = (\cpu|cpu_state~19_combout  & ((\cpu|cpu_state.cpu_state_stmem~q ) # ((\cpu|cpu_state~32_combout ) # (!\cpu|cpu_state.cpu_state_ldmem~q ))))

	.dataa(\cpu|cpu_state.cpu_state_stmem~q ),
	.datab(\cpu|cpu_state.cpu_state_ldmem~q ),
	.datac(\cpu|cpu_state~32_combout ),
	.datad(\cpu|cpu_state~19_combout ),
	.cin(gnd),
	.combout(\cpu|cpu_state~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu_state~33 .lut_mask = 16'hFB00;
defparam \cpu|cpu_state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N20
fiftyfivenm_lcell_comb \cpu|cpu_state~30 (
// Equation(s):
// \cpu|cpu_state~30_combout  = (\cpu|cpu_state~19_combout  & (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (!\cpu|cpu_state.cpu_state_exec~q  & \cpu|cpu_state~17_combout )))

	.dataa(\cpu|cpu_state~19_combout ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|cpu_state.cpu_state_exec~q ),
	.datad(\cpu|cpu_state~17_combout ),
	.cin(gnd),
	.combout(\cpu|cpu_state~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu_state~30 .lut_mask = 16'h0200;
defparam \cpu|cpu_state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N30
fiftyfivenm_lcell_comb \cpu|cpu_state~31 (
// Equation(s):
// \cpu|cpu_state~31_combout  = ((!\cpu|instr_ecall_ebreak~q  & !\cpu|pcpi_timeout~q )) # (!\cpu|cpu_state.cpu_state_ld_rs1~q )

	.dataa(gnd),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|instr_ecall_ebreak~q ),
	.datad(\cpu|pcpi_timeout~q ),
	.cin(gnd),
	.combout(\cpu|cpu_state~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu_state~31 .lut_mask = 16'h333F;
defparam \cpu|cpu_state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N12
fiftyfivenm_lcell_comb \cpu|cpu_state~34 (
// Equation(s):
// \cpu|cpu_state~34_combout  = (\cpu|cpu_state~33_combout  & (((\cpu|cpu_state~31_combout  & !\cpu|Selector473~7_combout )))) # (!\cpu|cpu_state~33_combout  & (\cpu|cpu_state~30_combout ))

	.dataa(\cpu|cpu_state~33_combout ),
	.datab(\cpu|cpu_state~30_combout ),
	.datac(\cpu|cpu_state~31_combout ),
	.datad(\cpu|Selector473~7_combout ),
	.cin(gnd),
	.combout(\cpu|cpu_state~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu_state~34 .lut_mask = 16'h44E4;
defparam \cpu|cpu_state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
fiftyfivenm_lcell_comb \cpu|cpu_state.cpu_state_ld_rs1~6 (
// Equation(s):
// \cpu|cpu_state.cpu_state_ld_rs1~6_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & (((\cpu|cpu_state~34_combout )))) # (!\cpu|cpu_state.cpu_state_ld_rs1~q  & (\cpu|cpu_state~19_combout  & (\cpu|cpu_state.cpu_state_ld_rs1~5_combout  & 
// !\cpu|cpu_state~34_combout )))

	.dataa(\cpu|cpu_state~19_combout ),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~5_combout ),
	.datac(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datad(\cpu|cpu_state~34_combout ),
	.cin(gnd),
	.combout(\cpu|cpu_state.cpu_state_ld_rs1~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu_state.cpu_state_ld_rs1~6 .lut_mask = 16'hF008;
defparam \cpu|cpu_state.cpu_state_ld_rs1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N1
dffeas \cpu|cpu_state.cpu_state_ld_rs1 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|cpu_state.cpu_state_ld_rs1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu_state.cpu_state_ld_rs1 .is_wysiwyg = "true";
defparam \cpu|cpu_state.cpu_state_ld_rs1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
fiftyfivenm_lcell_comb \cpu|cpu_state~28 (
// Equation(s):
// \cpu|cpu_state~28_combout  = (\cpu|cpu_state.cpu_state_ld_rs1~q  & (\cpu|WideNor2~17_combout  & \cpu|is_lb_lh_lw_lbu_lhu~q ))

	.dataa(gnd),
	.datab(\cpu|cpu_state.cpu_state_ld_rs1~q ),
	.datac(\cpu|WideNor2~17_combout ),
	.datad(\cpu|is_lb_lh_lw_lbu_lhu~q ),
	.cin(gnd),
	.combout(\cpu|cpu_state~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu_state~28 .lut_mask = 16'hC000;
defparam \cpu|cpu_state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
fiftyfivenm_lcell_comb \cpu|cpu_state~29 (
// Equation(s):
// \cpu|cpu_state~29_combout  = ((!\cpu|cpu_state~28_combout  & ((\cpu|cpu_state.cpu_state_ldmem~q ) # (\cpu|Selector546~3_combout )))) # (!\cpu|cpu_state~19_combout )

	.dataa(\cpu|cpu_state~28_combout ),
	.datab(\cpu|cpu_state~19_combout ),
	.datac(\cpu|cpu_state.cpu_state_ldmem~q ),
	.datad(\cpu|Selector546~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu_state~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu_state~29 .lut_mask = 16'h7773;
defparam \cpu|cpu_state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N19
dffeas \cpu|cpu_state.cpu_state_ldmem (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|cpu_state~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu_state.cpu_state_ldmem~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu_state.cpu_state_ldmem .is_wysiwyg = "true";
defparam \cpu|cpu_state.cpu_state_ldmem .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N10
fiftyfivenm_lcell_comb \cpu|reg_out[14]~11 (
// Equation(s):
// \cpu|reg_out[14]~11_combout  = (\cpu|cpu_state.cpu_state_ldmem~q ) # (\cpu|latched_is_lb~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu_state.cpu_state_ldmem~q ),
	.datad(\cpu|latched_is_lb~q ),
	.cin(gnd),
	.combout(\cpu|reg_out[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_out[14]~11 .lut_mask = 16'hFFF0;
defparam \cpu|reg_out[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N24
fiftyfivenm_lcell_comb \cpu|Selector451~1 (
// Equation(s):
// \cpu|Selector451~1_combout  = (\cpu|mem_wordsize.01~q  & ((\cpu|reg_op1 [1] & ((mem_rdata[31]))) # (!\cpu|reg_op1 [1] & (mem_rdata[15]))))

	.dataa(mem_rdata[15]),
	.datab(\cpu|reg_op1 [1]),
	.datac(\cpu|mem_wordsize.01~q ),
	.datad(mem_rdata[31]),
	.cin(gnd),
	.combout(\cpu|Selector451~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector451~1 .lut_mask = 16'hE020;
defparam \cpu|Selector451~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N12
fiftyfivenm_lcell_comb \cpu|Selector450~0 (
// Equation(s):
// \cpu|Selector450~0_combout  = (!\cpu|reg_out[14]~11_combout  & ((\cpu|Selector451~1_combout ) # ((!\cpu|mem_wordsize.00~q  & mem_rdata[15]))))

	.dataa(\cpu|reg_out[14]~11_combout ),
	.datab(\cpu|Selector451~1_combout ),
	.datac(\cpu|mem_wordsize.00~q ),
	.datad(mem_rdata[15]),
	.cin(gnd),
	.combout(\cpu|Selector450~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector450~0 .lut_mask = 16'h4544;
defparam \cpu|Selector450~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N2
fiftyfivenm_lcell_comb \cpu|Selector450~7 (
// Equation(s):
// \cpu|Selector450~7_combout  = (\cpu|Selector450~0_combout  & (!\cpu|latched_is_lh~q  & ((!\cpu|Selector459~0_combout ) # (!\cpu|latched_is_lb~q )))) # (!\cpu|Selector450~0_combout  & (((!\cpu|Selector459~0_combout )) # (!\cpu|latched_is_lb~q )))

	.dataa(\cpu|Selector450~0_combout ),
	.datab(\cpu|latched_is_lb~q ),
	.datac(\cpu|latched_is_lh~q ),
	.datad(\cpu|Selector459~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector450~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector450~7 .lut_mask = 16'h135F;
defparam \cpu|Selector450~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rs2~63 (
// Equation(s):
// \cpu|pcpi_mul|rs2~63_combout  = (\cpu|pcpi_mul|mul_waiting~q  & (\cpu|pcpi_mul|instr_mulh~q  & (\cpu|reg_op2 [31]))) # (!\cpu|pcpi_mul|mul_waiting~q  & (((\cpu|pcpi_mul|rs2 [62]))))

	.dataa(\cpu|pcpi_mul|mul_waiting~q ),
	.datab(\cpu|pcpi_mul|instr_mulh~q ),
	.datac(\cpu|reg_op2 [31]),
	.datad(\cpu|pcpi_mul|rs2 [62]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|rs2~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2~63 .lut_mask = 16'hD580;
defparam \cpu|pcpi_mul|rs2~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N27
dffeas \cpu|pcpi_mul|rs2[63] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rs2~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rs2 [63]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rs2[63] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rs2[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
fiftyfivenm_lcell_comb \cpu|pcpi_mul|this_rs2[63]~63 (
// Equation(s):
// \cpu|pcpi_mul|this_rs2[63]~63_combout  = (\cpu|pcpi_mul|rs2 [63] & \cpu|pcpi_mul|rs1 [0])

	.dataa(\cpu|pcpi_mul|rs2 [63]),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rs1 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|this_rs2[63]~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|this_rs2[63]~63 .lut_mask = 16'hA0A0;
defparam \cpu|pcpi_mul|this_rs2[63]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
fiftyfivenm_lcell_comb \cpu|pcpi_mul|Add30~6 (
// Equation(s):
// \cpu|pcpi_mul|Add30~6_combout  = \cpu|pcpi_mul|Add30~5  $ (\cpu|pcpi_mul|rd [63])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|rd [63]),
	.cin(\cpu|pcpi_mul|Add30~5 ),
	.combout(\cpu|pcpi_mul|Add30~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|Add30~6 .lut_mask = 16'h0FF0;
defparam \cpu|pcpi_mul|Add30~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
fiftyfivenm_lcell_comb \cpu|pcpi_mul|rd[63]~190 (
// Equation(s):
// \cpu|pcpi_mul|rd[63]~190_combout  = \cpu|pcpi_mul|this_rs2[63]~63_combout  $ (\cpu|pcpi_mul|rd[62]~187  $ (\cpu|pcpi_mul|Add30~6_combout ))

	.dataa(gnd),
	.datab(\cpu|pcpi_mul|this_rs2[63]~63_combout ),
	.datac(gnd),
	.datad(\cpu|pcpi_mul|Add30~6_combout ),
	.cin(\cpu|pcpi_mul|rd[62]~187 ),
	.combout(\cpu|pcpi_mul|rd[63]~190_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[63]~190 .lut_mask = 16'hC33C;
defparam \cpu|pcpi_mul|rd[63]~190 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y15_N25
dffeas \cpu|pcpi_mul|rd[63] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|rd[63]~190_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_mul|mul_waiting~q ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|rd [63]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|rd[63] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|rd[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N16
fiftyfivenm_lcell_comb \cpu|pcpi_mul|pcpi_rd~30 (
// Equation(s):
// \cpu|pcpi_mul|pcpi_rd~30_combout  = (\cpu|pcpi_mul|WideOr0~0_combout  & ((\cpu|pcpi_mul|rd [63]))) # (!\cpu|pcpi_mul|WideOr0~0_combout  & (\cpu|pcpi_mul|rd [31]))

	.dataa(\cpu|pcpi_mul|WideOr0~0_combout ),
	.datab(gnd),
	.datac(\cpu|pcpi_mul|rd [31]),
	.datad(\cpu|pcpi_mul|rd [63]),
	.cin(gnd),
	.combout(\cpu|pcpi_mul|pcpi_rd~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd~30 .lut_mask = 16'hFA50;
defparam \cpu|pcpi_mul|pcpi_rd~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N17
dffeas \cpu|pcpi_mul|pcpi_rd[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_mul|pcpi_rd~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcpi_mul|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_mul|pcpi_rd [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_mul|pcpi_rd[31] .is_wysiwyg = "true";
defparam \cpu|pcpi_mul|pcpi_rd[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
fiftyfivenm_lcell_comb \cpu|pcpi_div|quotient~46 (
// Equation(s):
// \cpu|pcpi_div|quotient~46_combout  = (\cpu|pcpi_div|quotient [31]) # ((!\cpu|pcpi_div|LessThan0~74_combout  & \cpu|pcpi_div|quotient_msk [31]))

	.dataa(\cpu|pcpi_div|LessThan0~74_combout ),
	.datab(\cpu|pcpi_div|quotient_msk [31]),
	.datac(\cpu|pcpi_div|quotient [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcpi_div|quotient~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|quotient~46 .lut_mask = 16'hF4F4;
defparam \cpu|pcpi_div|quotient~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N1
dffeas \cpu|pcpi_div|quotient[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|quotient~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pcpi_div|start~combout ),
	.sload(gnd),
	.ena(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|quotient [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|quotient[31] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|quotient[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N12
fiftyfivenm_lcell_comb \cpu|pcpi_div|Add2~30 (
// Equation(s):
// \cpu|pcpi_div|Add2~30_combout  = (\cpu|pcpi_div|instr_div~q  & (((\cpu|pcpi_div|quotient [31])))) # (!\cpu|pcpi_div|instr_div~q  & ((\cpu|pcpi_div|instr_divu~q  & ((\cpu|pcpi_div|quotient [31]))) # (!\cpu|pcpi_div|instr_divu~q  & (\cpu|pcpi_div|dividend 
// [31]))))

	.dataa(\cpu|pcpi_div|dividend [31]),
	.datab(\cpu|pcpi_div|instr_div~q ),
	.datac(\cpu|pcpi_div|instr_divu~q ),
	.datad(\cpu|pcpi_div|quotient [31]),
	.cin(gnd),
	.combout(\cpu|pcpi_div|Add2~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|Add2~30 .lut_mask = 16'hFE02;
defparam \cpu|pcpi_div|Add2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
fiftyfivenm_lcell_comb \cpu|pcpi_div|pcpi_rd[31]~95 (
// Equation(s):
// \cpu|pcpi_div|pcpi_rd[31]~95_combout  = \cpu|pcpi_div|Add2~30_combout  $ (!\cpu|pcpi_div|pcpi_rd[30]~94 )

	.dataa(\cpu|pcpi_div|Add2~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|pcpi_div|pcpi_rd[30]~94 ),
	.combout(\cpu|pcpi_div|pcpi_rd[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[31]~95 .lut_mask = 16'hA5A5;
defparam \cpu|pcpi_div|pcpi_rd[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y15_N31
dffeas \cpu|pcpi_div|pcpi_rd[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|pcpi_div|pcpi_rd[31]~95_combout ),
	.asdata(\cpu|pcpi_div|Add2~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|pcpi_div|outsign~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcpi_div|pcpi_rd [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcpi_div|pcpi_rd[31] .is_wysiwyg = "true";
defparam \cpu|pcpi_div|pcpi_rd[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N4
fiftyfivenm_lcell_comb \cpu|Selector435~2 (
// Equation(s):
// \cpu|Selector435~2_combout  = (\cpu|reg_out[2]~9_combout  & (((\cpu|reg_out[2]~10_combout  & \cpu|pcpi_div|pcpi_rd [31])))) # (!\cpu|reg_out[2]~9_combout  & ((\cpu|pcpi_mul|pcpi_rd [31]) # ((\cpu|reg_out[2]~10_combout  & \cpu|pcpi_div|pcpi_rd [31]))))

	.dataa(\cpu|reg_out[2]~9_combout ),
	.datab(\cpu|pcpi_mul|pcpi_rd [31]),
	.datac(\cpu|reg_out[2]~10_combout ),
	.datad(\cpu|pcpi_div|pcpi_rd [31]),
	.cin(gnd),
	.combout(\cpu|Selector435~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector435~2 .lut_mask = 16'hF444;
defparam \cpu|Selector435~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N22
fiftyfivenm_lcell_comb \cpu|Selector435~3 (
// Equation(s):
// \cpu|Selector435~3_combout  = (\cpu|Selector435~2_combout ) # ((!\cpu|reg_out[16]~13_combout  & mem_rdata[31]))

	.dataa(gnd),
	.datab(\cpu|reg_out[16]~13_combout ),
	.datac(\cpu|Selector435~2_combout ),
	.datad(mem_rdata[31]),
	.cin(gnd),
	.combout(\cpu|Selector435~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector435~3 .lut_mask = 16'hF3F0;
defparam \cpu|Selector435~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
fiftyfivenm_lcell_comb \cpu|irq_mask~96 (
// Equation(s):
// \cpu|irq_mask~96_combout  = ((\cpu|cpuregs_rs1[31]~39_combout ) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\pll_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\cpu|cpuregs_rs1[31]~39_combout ),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\cpu|irq_mask~96_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irq_mask~96 .lut_mask = 16'hF5FF;
defparam \cpu|irq_mask~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N31
dffeas \cpu|irq_mask[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|irq_mask~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|irq_mask[21]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irq_mask [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irq_mask[31] .is_wysiwyg = "true";
defparam \cpu|irq_mask[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N30
fiftyfivenm_lcell_comb \cpu|count_cycle[63]~190 (
// Equation(s):
// \cpu|count_cycle[63]~190_combout  = \cpu|count_cycle [63] $ (\cpu|count_cycle[62]~189 )

	.dataa(\cpu|count_cycle [63]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|count_cycle[62]~189 ),
	.combout(\cpu|count_cycle[63]~190_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|count_cycle[63]~190 .lut_mask = 16'h5A5A;
defparam \cpu|count_cycle[63]~190 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y19_N31
dffeas \cpu|count_cycle[63] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_cycle[63]~190_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_cycle [63]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_cycle[63] .is_wysiwyg = "true";
defparam \cpu|count_cycle[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
fiftyfivenm_lcell_comb \cpu|count_instr[63]~191 (
// Equation(s):
// \cpu|count_instr[63]~191_combout  = \cpu|count_instr [63] $ (\cpu|count_instr[62]~190 )

	.dataa(\cpu|count_instr [63]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|count_instr[62]~190 ),
	.combout(\cpu|count_instr[63]~191_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|count_instr[63]~191 .lut_mask = 16'h5A5A;
defparam \cpu|count_instr[63]~191 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N31
dffeas \cpu|count_instr[63] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|count_instr[63]~191_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.sload(gnd),
	.ena(\cpu|count_instr[23]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|count_instr [63]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|count_instr[63] .is_wysiwyg = "true";
defparam \cpu|count_instr[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N28
fiftyfivenm_lcell_comb \cpu|Selector435~4 (
// Equation(s):
// \cpu|Selector435~4_combout  = (\cpu|reg_out[2]~1_combout  & (!\cpu|reg_out[2]~4_combout  & (\cpu|count_cycle [31]))) # (!\cpu|reg_out[2]~1_combout  & ((\cpu|reg_out[2]~4_combout ) # ((\cpu|count_instr [31]))))

	.dataa(\cpu|reg_out[2]~1_combout ),
	.datab(\cpu|reg_out[2]~4_combout ),
	.datac(\cpu|count_cycle [31]),
	.datad(\cpu|count_instr [31]),
	.cin(gnd),
	.combout(\cpu|Selector435~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector435~4 .lut_mask = 16'h7564;
defparam \cpu|Selector435~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N6
fiftyfivenm_lcell_comb \cpu|Selector435~5 (
// Equation(s):
// \cpu|Selector435~5_combout  = (\cpu|reg_out[2]~4_combout  & ((\cpu|Selector435~4_combout  & ((\cpu|count_instr [63]))) # (!\cpu|Selector435~4_combout  & (\cpu|count_cycle [63])))) # (!\cpu|reg_out[2]~4_combout  & (((\cpu|Selector435~4_combout ))))

	.dataa(\cpu|count_cycle [63]),
	.datab(\cpu|reg_out[2]~4_combout ),
	.datac(\cpu|count_instr [63]),
	.datad(\cpu|Selector435~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector435~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector435~5 .lut_mask = 16'hF388;
defparam \cpu|Selector435~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
fiftyfivenm_lcell_comb \cpu|Selector435~6 (
// Equation(s):
// \cpu|Selector435~6_combout  = (\cpu|reg_out[2]~3_combout  & (!\cpu|reg_out[2]~0_combout )) # (!\cpu|reg_out[2]~3_combout  & ((\cpu|reg_out[2]~0_combout  & ((\cpu|Selector435~5_combout ))) # (!\cpu|reg_out[2]~0_combout  & (\cpu|irq_mask [31]))))

	.dataa(\cpu|reg_out[2]~3_combout ),
	.datab(\cpu|reg_out[2]~0_combout ),
	.datac(\cpu|irq_mask [31]),
	.datad(\cpu|Selector435~5_combout ),
	.cin(gnd),
	.combout(\cpu|Selector435~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector435~6 .lut_mask = 16'h7632;
defparam \cpu|Selector435~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
fiftyfivenm_lcell_comb \cpu|Selector435~7 (
// Equation(s):
// \cpu|Selector435~7_combout  = (\cpu|reg_out[2]~3_combout  & ((\cpu|Selector435~6_combout  & ((\cpu|timer [31]))) # (!\cpu|Selector435~6_combout  & (\cpu|cpuregs_rs1[31]~39_combout )))) # (!\cpu|reg_out[2]~3_combout  & (((\cpu|Selector435~6_combout ))))

	.dataa(\cpu|reg_out[2]~3_combout ),
	.datab(\cpu|cpuregs_rs1[31]~39_combout ),
	.datac(\cpu|timer [31]),
	.datad(\cpu|Selector435~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector435~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector435~7 .lut_mask = 16'hF588;
defparam \cpu|Selector435~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N6
fiftyfivenm_lcell_comb \cpu|Selector435~8 (
// Equation(s):
// \cpu|Selector435~8_combout  = ((\cpu|Selector435~3_combout ) # ((\cpu|reg_out[2]~12_combout  & \cpu|Selector435~7_combout ))) # (!\cpu|Selector450~7_combout )

	.dataa(\cpu|Selector450~7_combout ),
	.datab(\cpu|Selector435~3_combout ),
	.datac(\cpu|reg_out[2]~12_combout ),
	.datad(\cpu|Selector435~7_combout ),
	.cin(gnd),
	.combout(\cpu|Selector435~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector435~8 .lut_mask = 16'hFDDD;
defparam \cpu|Selector435~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N30
fiftyfivenm_lcell_comb \cpu|Add10~62 (
// Equation(s):
// \cpu|Add10~62_combout  = \cpu|reg_pc [31] $ (\cpu|Add10~61  $ (!\cpu|decoded_imm [31]))

	.dataa(gnd),
	.datab(\cpu|reg_pc [31]),
	.datac(gnd),
	.datad(\cpu|decoded_imm [31]),
	.cin(\cpu|Add10~61 ),
	.combout(\cpu|Add10~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add10~62 .lut_mask = 16'h3CC3;
defparam \cpu|Add10~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N8
fiftyfivenm_lcell_comb \cpu|Selector435~9 (
// Equation(s):
// \cpu|Selector435~9_combout  = (\cpu|Selector439~10_combout  & ((\cpu|Selector435~8_combout ) # ((\cpu|cpu_state.cpu_state_exec~q  & \cpu|Add10~62_combout ))))

	.dataa(\cpu|Selector435~8_combout ),
	.datab(\cpu|cpu_state.cpu_state_exec~q ),
	.datac(\cpu|Selector439~10_combout ),
	.datad(\cpu|Add10~62_combout ),
	.cin(gnd),
	.combout(\cpu|Selector435~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector435~9 .lut_mask = 16'hE0A0;
defparam \cpu|Selector435~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N9
dffeas \cpu|reg_out[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector435~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_out[31] .is_wysiwyg = "true";
defparam \cpu|reg_out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
fiftyfivenm_lcell_comb \cpu|Selector94~6 (
// Equation(s):
// \cpu|Selector94~6_combout  = (\cpu|reg_op1 [31] & (((!\cpu|WideNor2~11_combout  & \cpu|reg_op2 [31])) # (!\cpu|WideNor2~10_combout ))) # (!\cpu|reg_op1 [31] & (((\cpu|reg_op2 [31] & !\cpu|WideNor2~10_combout ))))

	.dataa(\cpu|reg_op1 [31]),
	.datab(\cpu|WideNor2~11_combout ),
	.datac(\cpu|reg_op2 [31]),
	.datad(\cpu|WideNor2~10_combout ),
	.cin(gnd),
	.combout(\cpu|Selector94~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector94~6 .lut_mask = 16'h20FA;
defparam \cpu|Selector94~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
fiftyfivenm_lcell_comb \cpu|Selector94~8 (
// Equation(s):
// \cpu|Selector94~8_combout  = (\cpu|Selector109~1_combout ) # ((!\cpu|WideNor2~9_combout  & (\cpu|reg_op1 [31] $ (\cpu|reg_op2 [31]))))

	.dataa(\cpu|reg_op1 [31]),
	.datab(\cpu|Selector109~1_combout ),
	.datac(\cpu|reg_op2 [31]),
	.datad(\cpu|WideNor2~9_combout ),
	.cin(gnd),
	.combout(\cpu|Selector94~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector94~8 .lut_mask = 16'hCCDE;
defparam \cpu|Selector94~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
fiftyfivenm_lcell_comb \cpu|Selector94~7 (
// Equation(s):
// \cpu|Selector94~7_combout  = (\cpu|alu_out_q[23]~10_combout  & ((\cpu|reg_op2 [2] & (\cpu|ShiftLeft1~58_combout )) # (!\cpu|reg_op2 [2] & ((\cpu|ShiftLeft1~69_combout )))))

	.dataa(\cpu|reg_op2 [2]),
	.datab(\cpu|alu_out_q[23]~10_combout ),
	.datac(\cpu|ShiftLeft1~58_combout ),
	.datad(\cpu|ShiftLeft1~69_combout ),
	.cin(gnd),
	.combout(\cpu|Selector94~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector94~7 .lut_mask = 16'hC480;
defparam \cpu|Selector94~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
fiftyfivenm_lcell_comb \cpu|Selector94~9 (
// Equation(s):
// \cpu|Selector94~9_combout  = (\cpu|Selector94~6_combout ) # ((\cpu|Selector94~8_combout ) # (\cpu|Selector94~7_combout ))

	.dataa(\cpu|Selector94~6_combout ),
	.datab(gnd),
	.datac(\cpu|Selector94~8_combout ),
	.datad(\cpu|Selector94~7_combout ),
	.cin(gnd),
	.combout(\cpu|Selector94~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector94~9 .lut_mask = 16'hFFFA;
defparam \cpu|Selector94~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
fiftyfivenm_lcell_comb \cpu|Selector94~4 (
// Equation(s):
// \cpu|Selector94~4_combout  = (\cpu|alu_out_q[6]~5_combout  & ((\cpu|ShiftLeft1~7_combout ) # ((\cpu|ShiftLeft1~13_combout  & \cpu|reg_op2 [2]))))

	.dataa(\cpu|ShiftLeft1~13_combout ),
	.datab(\cpu|reg_op2 [2]),
	.datac(\cpu|alu_out_q[6]~5_combout ),
	.datad(\cpu|ShiftLeft1~7_combout ),
	.cin(gnd),
	.combout(\cpu|Selector94~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector94~4 .lut_mask = 16'hF080;
defparam \cpu|Selector94~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
fiftyfivenm_lcell_comb \cpu|Selector94~2 (
// Equation(s):
// \cpu|Selector94~2_combout  = (\cpu|alu_out_q[31]~11_combout  & (((\cpu|ShiftLeft1~24_combout )))) # (!\cpu|alu_out_q[31]~11_combout  & ((\cpu|ShiftLeft1~24_combout  & ((\cpu|ShiftLeft1~81_combout ))) # (!\cpu|ShiftLeft1~24_combout  & (\cpu|reg_op1 
// [31]))))

	.dataa(\cpu|reg_op1 [31]),
	.datab(\cpu|alu_out_q[31]~11_combout ),
	.datac(\cpu|ShiftLeft1~81_combout ),
	.datad(\cpu|ShiftLeft1~24_combout ),
	.cin(gnd),
	.combout(\cpu|Selector94~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector94~2 .lut_mask = 16'hFC22;
defparam \cpu|Selector94~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
fiftyfivenm_lcell_comb \cpu|Selector94~3 (
// Equation(s):
// \cpu|Selector94~3_combout  = (\cpu|alu_out_q[31]~11_combout  & ((\cpu|Selector94~2_combout  & ((\cpu|ShiftLeft1~72_combout ))) # (!\cpu|Selector94~2_combout  & (\cpu|reg_op1 [30])))) # (!\cpu|alu_out_q[31]~11_combout  & (((\cpu|Selector94~2_combout ))))

	.dataa(\cpu|reg_op1 [30]),
	.datab(\cpu|alu_out_q[31]~11_combout ),
	.datac(\cpu|ShiftLeft1~72_combout ),
	.datad(\cpu|Selector94~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector94~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector94~3 .lut_mask = 16'hF388;
defparam \cpu|Selector94~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
fiftyfivenm_lcell_comb \cpu|Selector94~11 (
// Equation(s):
// \cpu|Selector94~11_combout  = (\cpu|ShiftRight0~46_combout  & (!\cpu|reg_op2 [4] & !\cpu|WideNor2~5_combout ))

	.dataa(\cpu|ShiftRight0~46_combout ),
	.datab(\cpu|reg_op2 [4]),
	.datac(\cpu|WideNor2~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Selector94~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector94~11 .lut_mask = 16'h0202;
defparam \cpu|Selector94~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
fiftyfivenm_lcell_comb \cpu|Selector94~5 (
// Equation(s):
// \cpu|Selector94~5_combout  = (\cpu|Selector94~4_combout ) # ((\cpu|Selector94~11_combout ) # ((!\cpu|alu_out_q[23]~9_combout  & \cpu|Selector94~3_combout )))

	.dataa(\cpu|alu_out_q[23]~9_combout ),
	.datab(\cpu|Selector94~4_combout ),
	.datac(\cpu|Selector94~3_combout ),
	.datad(\cpu|Selector94~11_combout ),
	.cin(gnd),
	.combout(\cpu|Selector94~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector94~5 .lut_mask = 16'hFFDC;
defparam \cpu|Selector94~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
fiftyfivenm_lcell_comb \cpu|Add1~95 (
// Equation(s):
// \cpu|Add1~95_combout  = \cpu|instr_sub~q  $ (\cpu|reg_op2 [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|instr_sub~q ),
	.datad(\cpu|reg_op2 [31]),
	.cin(gnd),
	.combout(\cpu|Add1~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~95 .lut_mask = 16'h0FF0;
defparam \cpu|Add1~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
fiftyfivenm_lcell_comb \cpu|Add1~96 (
// Equation(s):
// \cpu|Add1~96_combout  = \cpu|reg_op1 [31] $ (\cpu|Add1~94  $ (!\cpu|Add1~95_combout ))

	.dataa(\cpu|reg_op1 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Add1~95_combout ),
	.cin(\cpu|Add1~94 ),
	.combout(\cpu|Add1~96_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~96 .lut_mask = 16'h5AA5;
defparam \cpu|Add1~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
fiftyfivenm_lcell_comb \cpu|Selector94~10 (
// Equation(s):
// \cpu|Selector94~10_combout  = (\cpu|Selector94~9_combout ) # ((\cpu|Selector94~5_combout ) # ((\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q  & \cpu|Add1~96_combout )))

	.dataa(\cpu|Selector94~9_combout ),
	.datab(\cpu|Selector94~5_combout ),
	.datac(\cpu|is_lui_auipc_jal_jalr_addi_add_sub~q ),
	.datad(\cpu|Add1~96_combout ),
	.cin(gnd),
	.combout(\cpu|Selector94~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector94~10 .lut_mask = 16'hFEEE;
defparam \cpu|Selector94~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N29
dffeas \cpu|alu_out_q[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector94~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu_out_q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu_out_q[31] .is_wysiwyg = "true";
defparam \cpu|alu_out_q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N22
fiftyfivenm_lcell_comb \cpu|Selector126~2 (
// Equation(s):
// \cpu|Selector126~2_combout  = (\cpu|latched_stalu~q  & ((\cpu|alu_out_q [31]))) # (!\cpu|latched_stalu~q  & (\cpu|reg_out [31]))

	.dataa(\cpu|reg_out [31]),
	.datab(\cpu|alu_out_q [31]),
	.datac(\cpu|latched_stalu~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Selector126~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector126~2 .lut_mask = 16'hCACA;
defparam \cpu|Selector126~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N30
fiftyfivenm_lcell_comb \cpu|Add3~60 (
// Equation(s):
// \cpu|Add3~60_combout  = \cpu|Add3~59  $ (!\cpu|reg_pc [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|reg_pc [31]),
	.cin(\cpu|Add3~59 ),
	.combout(\cpu|Add3~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~60 .lut_mask = 16'hF00F;
defparam \cpu|Add3~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N30
fiftyfivenm_lcell_comb \cpu|Selector126~4 (
// Equation(s):
// \cpu|Selector126~4_combout  = (\cpu|latched_branch~q  & (((\cpu|Add3~60_combout )))) # (!\cpu|latched_branch~q  & ((\cpu|latched_store~q  & (\cpu|Selector126~2_combout )) # (!\cpu|latched_store~q  & ((\cpu|Add3~60_combout )))))

	.dataa(\cpu|Selector126~2_combout ),
	.datab(\cpu|latched_branch~q ),
	.datac(\cpu|latched_store~q ),
	.datad(\cpu|Add3~60_combout ),
	.cin(gnd),
	.combout(\cpu|Selector126~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector126~4 .lut_mask = 16'hEF20;
defparam \cpu|Selector126~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N10
fiftyfivenm_lcell_comb \cpu|Selector126~3 (
// Equation(s):
// \cpu|Selector126~3_combout  = (!\cpu|irq_state [1] & ((\cpu|irq_state [0] & ((\cpu|reg_next_pc [31]))) # (!\cpu|irq_state [0] & (\cpu|Selector126~4_combout ))))

	.dataa(\cpu|Selector126~4_combout ),
	.datab(\cpu|irq_state [1]),
	.datac(\cpu|irq_state [0]),
	.datad(\cpu|reg_next_pc [31]),
	.cin(gnd),
	.combout(\cpu|Selector126~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector126~3 .lut_mask = 16'h3202;
defparam \cpu|Selector126~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N4
fiftyfivenm_lcell_comb \cpu|cpuregs_rtl_1_bypass[44]~feeder (
// Equation(s):
// \cpu|cpuregs_rtl_1_bypass[44]~feeder_combout  = \cpu|Selector126~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Selector126~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpuregs_rtl_1_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[44]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpuregs_rtl_1_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N5
dffeas \cpu|cpuregs_rtl_1_bypass[44] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|cpuregs_rtl_1_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpuregs_rtl_1_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpuregs_rtl_1_bypass[44] .is_wysiwyg = "true";
defparam \cpu|cpuregs_rtl_1_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
fiftyfivenm_lcell_comb \cpu|reg_op2[31]~30 (
// Equation(s):
// \cpu|reg_op2[31]~30_combout  = (\cpu|cpuregs~7_combout  & (\cpu|cpuregs_rtl_1_bypass [44])) # (!\cpu|cpuregs~7_combout  & ((\cpu|cpuregs_rtl_1|auto_generated|ram_block1a31 )))

	.dataa(\cpu|cpuregs_rtl_1_bypass [44]),
	.datab(\cpu|cpuregs_rtl_1|auto_generated|ram_block1a31 ),
	.datac(gnd),
	.datad(\cpu|cpuregs~7_combout ),
	.cin(gnd),
	.combout(\cpu|reg_op2[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_op2[31]~30 .lut_mask = 16'hAACC;
defparam \cpu|reg_op2[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N25
dffeas \cpu|reg_op2[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|reg_op2[31]~30_combout ),
	.asdata(\cpu|decoded_imm [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|reg_op2[6]~39_combout ),
	.sload(\cpu|reg_op2[6]~33_combout ),
	.ena(\cpu|reg_op2[20]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_op2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_op2[31] .is_wysiwyg = "true";
defparam \cpu|reg_op2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
fiftyfivenm_lcell_comb \cpu|Selector33~0 (
// Equation(s):
// \cpu|Selector33~0_combout  = (\cpu|mem_wordsize.01~q  & ((\cpu|reg_op2 [15]))) # (!\cpu|mem_wordsize.01~q  & (\cpu|reg_op2 [31]))

	.dataa(\cpu|reg_op2 [31]),
	.datab(\cpu|mem_wordsize.01~q ),
	.datac(gnd),
	.datad(\cpu|reg_op2 [15]),
	.cin(gnd),
	.combout(\cpu|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector33~0 .lut_mask = 16'hEE22;
defparam \cpu|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N1
dffeas \cpu|mem_wdata[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cpu|Selector33~0_combout ),
	.asdata(\cpu|reg_op2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|mem_wordsize.10~q ),
	.ena(\cpu|mem_wdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wdata[31] .is_wysiwyg = "true";
defparam \cpu|mem_wdata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N0
fiftyfivenm_lcell_comb \seg2_reg~12 (
// Equation(s):
// \seg2_reg~12_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\cpu|mem_wdata [31] & \pll_inst|altpll_component|auto_generated|wire_pll1_locked ))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\cpu|mem_wdata [31]),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\seg2_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_reg~12 .lut_mask = 16'hA000;
defparam \seg2_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N0
fiftyfivenm_lcell_comb \simpleuart|cfg_divider[31]~feeder (
// Equation(s):
// \simpleuart|cfg_divider[31]~feeder_combout  = \seg2_reg~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\seg2_reg~12_combout ),
	.cin(gnd),
	.combout(\simpleuart|cfg_divider[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|cfg_divider[31]~feeder .lut_mask = 16'hFF00;
defparam \simpleuart|cfg_divider[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N1
dffeas \simpleuart|cfg_divider[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|cfg_divider[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|cfg_divider[29]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|cfg_divider [31]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|cfg_divider[31] .is_wysiwyg = "true";
defparam \simpleuart|cfg_divider[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N0
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[0]~32 (
// Equation(s):
// \simpleuart|send_divcnt[0]~32_combout  = \simpleuart|send_divcnt [0] $ (VCC)
// \simpleuart|send_divcnt[0]~33  = CARRY(\simpleuart|send_divcnt [0])

	.dataa(gnd),
	.datab(\simpleuart|send_divcnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\simpleuart|send_divcnt[0]~32_combout ),
	.cout(\simpleuart|send_divcnt[0]~33 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[0]~32 .lut_mask = 16'h33CC;
defparam \simpleuart|send_divcnt[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N24
fiftyfivenm_lcell_comb \simpleuart|send_pattern[0]~2 (
// Equation(s):
// \simpleuart|send_pattern[0]~2_combout  = (\cpu|mem_wstrb [0] & (\simpleuart_reg_dat_we~2_combout  & (\cpu|mem_addr [2] & \simpleuart_reg_dat_we~1_combout )))

	.dataa(\cpu|mem_wstrb [0]),
	.datab(\simpleuart_reg_dat_we~2_combout ),
	.datac(\cpu|mem_addr [2]),
	.datad(\simpleuart_reg_dat_we~1_combout ),
	.cin(gnd),
	.combout(\simpleuart|send_pattern[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|send_pattern[0]~2 .lut_mask = 16'h8000;
defparam \simpleuart|send_pattern[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N12
fiftyfivenm_lcell_comb \simpleuart|send_pattern[0]~4 (
// Equation(s):
// \simpleuart|send_pattern[0]~4_combout  = (!\simpleuart|WideOr2~combout  & ((\simpleuart|send_dummy~q ) # (\simpleuart|send_pattern[0]~2_combout )))

	.dataa(\simpleuart|WideOr2~combout ),
	.datab(\simpleuart|send_dummy~q ),
	.datac(\simpleuart|send_pattern[0]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\simpleuart|send_pattern[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|send_pattern[0]~4 .lut_mask = 16'h5454;
defparam \simpleuart|send_pattern[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N6
fiftyfivenm_lcell_comb \simpleuart|send_pattern[0]~5 (
// Equation(s):
// \simpleuart|send_pattern[0]~5_combout  = (\simpleuart|send_pattern[0]~4_combout ) # (((\simpleuart|WideOr2~combout  & \simpleuart|LessThan2~62_combout )) # (!\pll_inst|altpll_component|auto_generated|locked~0_combout ))

	.dataa(\simpleuart|send_pattern[0]~4_combout ),
	.datab(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datac(\simpleuart|WideOr2~combout ),
	.datad(\simpleuart|LessThan2~62_combout ),
	.cin(gnd),
	.combout(\simpleuart|send_pattern[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|send_pattern[0]~5 .lut_mask = 16'hFBBB;
defparam \simpleuart|send_pattern[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N1
dffeas \simpleuart|send_divcnt[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[0] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N2
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[1]~34 (
// Equation(s):
// \simpleuart|send_divcnt[1]~34_combout  = (\simpleuart|send_divcnt [1] & (!\simpleuart|send_divcnt[0]~33 )) # (!\simpleuart|send_divcnt [1] & ((\simpleuart|send_divcnt[0]~33 ) # (GND)))
// \simpleuart|send_divcnt[1]~35  = CARRY((!\simpleuart|send_divcnt[0]~33 ) # (!\simpleuart|send_divcnt [1]))

	.dataa(gnd),
	.datab(\simpleuart|send_divcnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[0]~33 ),
	.combout(\simpleuart|send_divcnt[1]~34_combout ),
	.cout(\simpleuart|send_divcnt[1]~35 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[1]~34 .lut_mask = 16'h3C3F;
defparam \simpleuart|send_divcnt[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y7_N3
dffeas \simpleuart|send_divcnt[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[1] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N4
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[2]~36 (
// Equation(s):
// \simpleuart|send_divcnt[2]~36_combout  = (\simpleuart|send_divcnt [2] & (\simpleuart|send_divcnt[1]~35  $ (GND))) # (!\simpleuart|send_divcnt [2] & (!\simpleuart|send_divcnt[1]~35  & VCC))
// \simpleuart|send_divcnt[2]~37  = CARRY((\simpleuart|send_divcnt [2] & !\simpleuart|send_divcnt[1]~35 ))

	.dataa(gnd),
	.datab(\simpleuart|send_divcnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[1]~35 ),
	.combout(\simpleuart|send_divcnt[2]~36_combout ),
	.cout(\simpleuart|send_divcnt[2]~37 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[2]~36 .lut_mask = 16'hC30C;
defparam \simpleuart|send_divcnt[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y7_N5
dffeas \simpleuart|send_divcnt[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[2] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N6
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[3]~38 (
// Equation(s):
// \simpleuart|send_divcnt[3]~38_combout  = (\simpleuart|send_divcnt [3] & (!\simpleuart|send_divcnt[2]~37 )) # (!\simpleuart|send_divcnt [3] & ((\simpleuart|send_divcnt[2]~37 ) # (GND)))
// \simpleuart|send_divcnt[3]~39  = CARRY((!\simpleuart|send_divcnt[2]~37 ) # (!\simpleuart|send_divcnt [3]))

	.dataa(\simpleuart|send_divcnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[2]~37 ),
	.combout(\simpleuart|send_divcnt[3]~38_combout ),
	.cout(\simpleuart|send_divcnt[3]~39 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[3]~38 .lut_mask = 16'h5A5F;
defparam \simpleuart|send_divcnt[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y7_N7
dffeas \simpleuart|send_divcnt[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[3] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N8
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[4]~40 (
// Equation(s):
// \simpleuart|send_divcnt[4]~40_combout  = (\simpleuart|send_divcnt [4] & (\simpleuart|send_divcnt[3]~39  $ (GND))) # (!\simpleuart|send_divcnt [4] & (!\simpleuart|send_divcnt[3]~39  & VCC))
// \simpleuart|send_divcnt[4]~41  = CARRY((\simpleuart|send_divcnt [4] & !\simpleuart|send_divcnt[3]~39 ))

	.dataa(gnd),
	.datab(\simpleuart|send_divcnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[3]~39 ),
	.combout(\simpleuart|send_divcnt[4]~40_combout ),
	.cout(\simpleuart|send_divcnt[4]~41 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[4]~40 .lut_mask = 16'hC30C;
defparam \simpleuart|send_divcnt[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y7_N9
dffeas \simpleuart|send_divcnt[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[4] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N10
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[5]~42 (
// Equation(s):
// \simpleuart|send_divcnt[5]~42_combout  = (\simpleuart|send_divcnt [5] & (!\simpleuart|send_divcnt[4]~41 )) # (!\simpleuart|send_divcnt [5] & ((\simpleuart|send_divcnt[4]~41 ) # (GND)))
// \simpleuart|send_divcnt[5]~43  = CARRY((!\simpleuart|send_divcnt[4]~41 ) # (!\simpleuart|send_divcnt [5]))

	.dataa(\simpleuart|send_divcnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[4]~41 ),
	.combout(\simpleuart|send_divcnt[5]~42_combout ),
	.cout(\simpleuart|send_divcnt[5]~43 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[5]~42 .lut_mask = 16'h5A5F;
defparam \simpleuart|send_divcnt[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y7_N11
dffeas \simpleuart|send_divcnt[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[5] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N12
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[6]~44 (
// Equation(s):
// \simpleuart|send_divcnt[6]~44_combout  = (\simpleuart|send_divcnt [6] & (\simpleuart|send_divcnt[5]~43  $ (GND))) # (!\simpleuart|send_divcnt [6] & (!\simpleuart|send_divcnt[5]~43  & VCC))
// \simpleuart|send_divcnt[6]~45  = CARRY((\simpleuart|send_divcnt [6] & !\simpleuart|send_divcnt[5]~43 ))

	.dataa(\simpleuart|send_divcnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[5]~43 ),
	.combout(\simpleuart|send_divcnt[6]~44_combout ),
	.cout(\simpleuart|send_divcnt[6]~45 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[6]~44 .lut_mask = 16'hA50A;
defparam \simpleuart|send_divcnt[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y7_N13
dffeas \simpleuart|send_divcnt[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[6] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N14
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[7]~46 (
// Equation(s):
// \simpleuart|send_divcnt[7]~46_combout  = (\simpleuart|send_divcnt [7] & (!\simpleuart|send_divcnt[6]~45 )) # (!\simpleuart|send_divcnt [7] & ((\simpleuart|send_divcnt[6]~45 ) # (GND)))
// \simpleuart|send_divcnt[7]~47  = CARRY((!\simpleuart|send_divcnt[6]~45 ) # (!\simpleuart|send_divcnt [7]))

	.dataa(gnd),
	.datab(\simpleuart|send_divcnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[6]~45 ),
	.combout(\simpleuart|send_divcnt[7]~46_combout ),
	.cout(\simpleuart|send_divcnt[7]~47 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[7]~46 .lut_mask = 16'h3C3F;
defparam \simpleuart|send_divcnt[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y7_N15
dffeas \simpleuart|send_divcnt[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[7] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N16
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[8]~48 (
// Equation(s):
// \simpleuart|send_divcnt[8]~48_combout  = (\simpleuart|send_divcnt [8] & (\simpleuart|send_divcnt[7]~47  $ (GND))) # (!\simpleuart|send_divcnt [8] & (!\simpleuart|send_divcnt[7]~47  & VCC))
// \simpleuart|send_divcnt[8]~49  = CARRY((\simpleuart|send_divcnt [8] & !\simpleuart|send_divcnt[7]~47 ))

	.dataa(gnd),
	.datab(\simpleuart|send_divcnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[7]~47 ),
	.combout(\simpleuart|send_divcnt[8]~48_combout ),
	.cout(\simpleuart|send_divcnt[8]~49 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[8]~48 .lut_mask = 16'hC30C;
defparam \simpleuart|send_divcnt[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y7_N17
dffeas \simpleuart|send_divcnt[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[8] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N18
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[9]~50 (
// Equation(s):
// \simpleuart|send_divcnt[9]~50_combout  = (\simpleuart|send_divcnt [9] & (!\simpleuart|send_divcnt[8]~49 )) # (!\simpleuart|send_divcnt [9] & ((\simpleuart|send_divcnt[8]~49 ) # (GND)))
// \simpleuart|send_divcnt[9]~51  = CARRY((!\simpleuart|send_divcnt[8]~49 ) # (!\simpleuart|send_divcnt [9]))

	.dataa(gnd),
	.datab(\simpleuart|send_divcnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[8]~49 ),
	.combout(\simpleuart|send_divcnt[9]~50_combout ),
	.cout(\simpleuart|send_divcnt[9]~51 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[9]~50 .lut_mask = 16'h3C3F;
defparam \simpleuart|send_divcnt[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y7_N19
dffeas \simpleuart|send_divcnt[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[9] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N20
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[10]~52 (
// Equation(s):
// \simpleuart|send_divcnt[10]~52_combout  = (\simpleuart|send_divcnt [10] & (\simpleuart|send_divcnt[9]~51  $ (GND))) # (!\simpleuart|send_divcnt [10] & (!\simpleuart|send_divcnt[9]~51  & VCC))
// \simpleuart|send_divcnt[10]~53  = CARRY((\simpleuart|send_divcnt [10] & !\simpleuart|send_divcnt[9]~51 ))

	.dataa(gnd),
	.datab(\simpleuart|send_divcnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[9]~51 ),
	.combout(\simpleuart|send_divcnt[10]~52_combout ),
	.cout(\simpleuart|send_divcnt[10]~53 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[10]~52 .lut_mask = 16'hC30C;
defparam \simpleuart|send_divcnt[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y7_N21
dffeas \simpleuart|send_divcnt[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[10] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N22
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[11]~54 (
// Equation(s):
// \simpleuart|send_divcnt[11]~54_combout  = (\simpleuart|send_divcnt [11] & (!\simpleuart|send_divcnt[10]~53 )) # (!\simpleuart|send_divcnt [11] & ((\simpleuart|send_divcnt[10]~53 ) # (GND)))
// \simpleuart|send_divcnt[11]~55  = CARRY((!\simpleuart|send_divcnt[10]~53 ) # (!\simpleuart|send_divcnt [11]))

	.dataa(\simpleuart|send_divcnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[10]~53 ),
	.combout(\simpleuart|send_divcnt[11]~54_combout ),
	.cout(\simpleuart|send_divcnt[11]~55 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[11]~54 .lut_mask = 16'h5A5F;
defparam \simpleuart|send_divcnt[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y7_N23
dffeas \simpleuart|send_divcnt[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[11] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N24
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[12]~56 (
// Equation(s):
// \simpleuart|send_divcnt[12]~56_combout  = (\simpleuart|send_divcnt [12] & (\simpleuart|send_divcnt[11]~55  $ (GND))) # (!\simpleuart|send_divcnt [12] & (!\simpleuart|send_divcnt[11]~55  & VCC))
// \simpleuart|send_divcnt[12]~57  = CARRY((\simpleuart|send_divcnt [12] & !\simpleuart|send_divcnt[11]~55 ))

	.dataa(gnd),
	.datab(\simpleuart|send_divcnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[11]~55 ),
	.combout(\simpleuart|send_divcnt[12]~56_combout ),
	.cout(\simpleuart|send_divcnt[12]~57 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[12]~56 .lut_mask = 16'hC30C;
defparam \simpleuart|send_divcnt[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y7_N25
dffeas \simpleuart|send_divcnt[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[12] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N26
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[13]~58 (
// Equation(s):
// \simpleuart|send_divcnt[13]~58_combout  = (\simpleuart|send_divcnt [13] & (!\simpleuart|send_divcnt[12]~57 )) # (!\simpleuart|send_divcnt [13] & ((\simpleuart|send_divcnt[12]~57 ) # (GND)))
// \simpleuart|send_divcnt[13]~59  = CARRY((!\simpleuart|send_divcnt[12]~57 ) # (!\simpleuart|send_divcnt [13]))

	.dataa(\simpleuart|send_divcnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[12]~57 ),
	.combout(\simpleuart|send_divcnt[13]~58_combout ),
	.cout(\simpleuart|send_divcnt[13]~59 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[13]~58 .lut_mask = 16'h5A5F;
defparam \simpleuart|send_divcnt[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y7_N27
dffeas \simpleuart|send_divcnt[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[13] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N28
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[14]~60 (
// Equation(s):
// \simpleuart|send_divcnt[14]~60_combout  = (\simpleuart|send_divcnt [14] & (\simpleuart|send_divcnt[13]~59  $ (GND))) # (!\simpleuart|send_divcnt [14] & (!\simpleuart|send_divcnt[13]~59  & VCC))
// \simpleuart|send_divcnt[14]~61  = CARRY((\simpleuart|send_divcnt [14] & !\simpleuart|send_divcnt[13]~59 ))

	.dataa(gnd),
	.datab(\simpleuart|send_divcnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[13]~59 ),
	.combout(\simpleuart|send_divcnt[14]~60_combout ),
	.cout(\simpleuart|send_divcnt[14]~61 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[14]~60 .lut_mask = 16'hC30C;
defparam \simpleuart|send_divcnt[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y7_N29
dffeas \simpleuart|send_divcnt[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[14] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N30
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[15]~62 (
// Equation(s):
// \simpleuart|send_divcnt[15]~62_combout  = (\simpleuart|send_divcnt [15] & (!\simpleuart|send_divcnt[14]~61 )) # (!\simpleuart|send_divcnt [15] & ((\simpleuart|send_divcnt[14]~61 ) # (GND)))
// \simpleuart|send_divcnt[15]~63  = CARRY((!\simpleuart|send_divcnt[14]~61 ) # (!\simpleuart|send_divcnt [15]))

	.dataa(\simpleuart|send_divcnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[14]~61 ),
	.combout(\simpleuart|send_divcnt[15]~62_combout ),
	.cout(\simpleuart|send_divcnt[15]~63 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[15]~62 .lut_mask = 16'h5A5F;
defparam \simpleuart|send_divcnt[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y7_N31
dffeas \simpleuart|send_divcnt[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[15] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N0
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[16]~64 (
// Equation(s):
// \simpleuart|send_divcnt[16]~64_combout  = (\simpleuart|send_divcnt [16] & (\simpleuart|send_divcnt[15]~63  $ (GND))) # (!\simpleuart|send_divcnt [16] & (!\simpleuart|send_divcnt[15]~63  & VCC))
// \simpleuart|send_divcnt[16]~65  = CARRY((\simpleuart|send_divcnt [16] & !\simpleuart|send_divcnt[15]~63 ))

	.dataa(gnd),
	.datab(\simpleuart|send_divcnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[15]~63 ),
	.combout(\simpleuart|send_divcnt[16]~64_combout ),
	.cout(\simpleuart|send_divcnt[16]~65 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[16]~64 .lut_mask = 16'hC30C;
defparam \simpleuart|send_divcnt[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y6_N1
dffeas \simpleuart|send_divcnt[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[16] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N2
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[17]~66 (
// Equation(s):
// \simpleuart|send_divcnt[17]~66_combout  = (\simpleuart|send_divcnt [17] & (!\simpleuart|send_divcnt[16]~65 )) # (!\simpleuart|send_divcnt [17] & ((\simpleuart|send_divcnt[16]~65 ) # (GND)))
// \simpleuart|send_divcnt[17]~67  = CARRY((!\simpleuart|send_divcnt[16]~65 ) # (!\simpleuart|send_divcnt [17]))

	.dataa(gnd),
	.datab(\simpleuart|send_divcnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[16]~65 ),
	.combout(\simpleuart|send_divcnt[17]~66_combout ),
	.cout(\simpleuart|send_divcnt[17]~67 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[17]~66 .lut_mask = 16'h3C3F;
defparam \simpleuart|send_divcnt[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y6_N3
dffeas \simpleuart|send_divcnt[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[17] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N4
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[18]~68 (
// Equation(s):
// \simpleuart|send_divcnt[18]~68_combout  = (\simpleuart|send_divcnt [18] & (\simpleuart|send_divcnt[17]~67  $ (GND))) # (!\simpleuart|send_divcnt [18] & (!\simpleuart|send_divcnt[17]~67  & VCC))
// \simpleuart|send_divcnt[18]~69  = CARRY((\simpleuart|send_divcnt [18] & !\simpleuart|send_divcnt[17]~67 ))

	.dataa(gnd),
	.datab(\simpleuart|send_divcnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[17]~67 ),
	.combout(\simpleuart|send_divcnt[18]~68_combout ),
	.cout(\simpleuart|send_divcnt[18]~69 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[18]~68 .lut_mask = 16'hC30C;
defparam \simpleuart|send_divcnt[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y6_N5
dffeas \simpleuart|send_divcnt[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[18] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N6
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[19]~70 (
// Equation(s):
// \simpleuart|send_divcnt[19]~70_combout  = (\simpleuart|send_divcnt [19] & (!\simpleuart|send_divcnt[18]~69 )) # (!\simpleuart|send_divcnt [19] & ((\simpleuart|send_divcnt[18]~69 ) # (GND)))
// \simpleuart|send_divcnt[19]~71  = CARRY((!\simpleuart|send_divcnt[18]~69 ) # (!\simpleuart|send_divcnt [19]))

	.dataa(\simpleuart|send_divcnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[18]~69 ),
	.combout(\simpleuart|send_divcnt[19]~70_combout ),
	.cout(\simpleuart|send_divcnt[19]~71 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[19]~70 .lut_mask = 16'h5A5F;
defparam \simpleuart|send_divcnt[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y6_N7
dffeas \simpleuart|send_divcnt[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[19] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N8
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[20]~72 (
// Equation(s):
// \simpleuart|send_divcnt[20]~72_combout  = (\simpleuart|send_divcnt [20] & (\simpleuart|send_divcnt[19]~71  $ (GND))) # (!\simpleuart|send_divcnt [20] & (!\simpleuart|send_divcnt[19]~71  & VCC))
// \simpleuart|send_divcnt[20]~73  = CARRY((\simpleuart|send_divcnt [20] & !\simpleuart|send_divcnt[19]~71 ))

	.dataa(gnd),
	.datab(\simpleuart|send_divcnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[19]~71 ),
	.combout(\simpleuart|send_divcnt[20]~72_combout ),
	.cout(\simpleuart|send_divcnt[20]~73 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[20]~72 .lut_mask = 16'hC30C;
defparam \simpleuart|send_divcnt[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y6_N9
dffeas \simpleuart|send_divcnt[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[20] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N10
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[21]~74 (
// Equation(s):
// \simpleuart|send_divcnt[21]~74_combout  = (\simpleuart|send_divcnt [21] & (!\simpleuart|send_divcnt[20]~73 )) # (!\simpleuart|send_divcnt [21] & ((\simpleuart|send_divcnt[20]~73 ) # (GND)))
// \simpleuart|send_divcnt[21]~75  = CARRY((!\simpleuart|send_divcnt[20]~73 ) # (!\simpleuart|send_divcnt [21]))

	.dataa(\simpleuart|send_divcnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[20]~73 ),
	.combout(\simpleuart|send_divcnt[21]~74_combout ),
	.cout(\simpleuart|send_divcnt[21]~75 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[21]~74 .lut_mask = 16'h5A5F;
defparam \simpleuart|send_divcnt[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y6_N11
dffeas \simpleuart|send_divcnt[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[21] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N12
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[22]~76 (
// Equation(s):
// \simpleuart|send_divcnt[22]~76_combout  = (\simpleuart|send_divcnt [22] & (\simpleuart|send_divcnt[21]~75  $ (GND))) # (!\simpleuart|send_divcnt [22] & (!\simpleuart|send_divcnt[21]~75  & VCC))
// \simpleuart|send_divcnt[22]~77  = CARRY((\simpleuart|send_divcnt [22] & !\simpleuart|send_divcnt[21]~75 ))

	.dataa(\simpleuart|send_divcnt [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[21]~75 ),
	.combout(\simpleuart|send_divcnt[22]~76_combout ),
	.cout(\simpleuart|send_divcnt[22]~77 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[22]~76 .lut_mask = 16'hA50A;
defparam \simpleuart|send_divcnt[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y6_N13
dffeas \simpleuart|send_divcnt[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[22] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N14
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[23]~78 (
// Equation(s):
// \simpleuart|send_divcnt[23]~78_combout  = (\simpleuart|send_divcnt [23] & (!\simpleuart|send_divcnt[22]~77 )) # (!\simpleuart|send_divcnt [23] & ((\simpleuart|send_divcnt[22]~77 ) # (GND)))
// \simpleuart|send_divcnt[23]~79  = CARRY((!\simpleuart|send_divcnt[22]~77 ) # (!\simpleuart|send_divcnt [23]))

	.dataa(gnd),
	.datab(\simpleuart|send_divcnt [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[22]~77 ),
	.combout(\simpleuart|send_divcnt[23]~78_combout ),
	.cout(\simpleuart|send_divcnt[23]~79 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[23]~78 .lut_mask = 16'h3C3F;
defparam \simpleuart|send_divcnt[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y6_N15
dffeas \simpleuart|send_divcnt[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[23] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N16
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[24]~80 (
// Equation(s):
// \simpleuart|send_divcnt[24]~80_combout  = (\simpleuart|send_divcnt [24] & (\simpleuart|send_divcnt[23]~79  $ (GND))) # (!\simpleuart|send_divcnt [24] & (!\simpleuart|send_divcnt[23]~79  & VCC))
// \simpleuart|send_divcnt[24]~81  = CARRY((\simpleuart|send_divcnt [24] & !\simpleuart|send_divcnt[23]~79 ))

	.dataa(gnd),
	.datab(\simpleuart|send_divcnt [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[23]~79 ),
	.combout(\simpleuart|send_divcnt[24]~80_combout ),
	.cout(\simpleuart|send_divcnt[24]~81 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[24]~80 .lut_mask = 16'hC30C;
defparam \simpleuart|send_divcnt[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y6_N17
dffeas \simpleuart|send_divcnt[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[24] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N18
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[25]~82 (
// Equation(s):
// \simpleuart|send_divcnt[25]~82_combout  = (\simpleuart|send_divcnt [25] & (!\simpleuart|send_divcnt[24]~81 )) # (!\simpleuart|send_divcnt [25] & ((\simpleuart|send_divcnt[24]~81 ) # (GND)))
// \simpleuart|send_divcnt[25]~83  = CARRY((!\simpleuart|send_divcnt[24]~81 ) # (!\simpleuart|send_divcnt [25]))

	.dataa(gnd),
	.datab(\simpleuart|send_divcnt [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[24]~81 ),
	.combout(\simpleuart|send_divcnt[25]~82_combout ),
	.cout(\simpleuart|send_divcnt[25]~83 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[25]~82 .lut_mask = 16'h3C3F;
defparam \simpleuart|send_divcnt[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y6_N19
dffeas \simpleuart|send_divcnt[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[25] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N20
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[26]~84 (
// Equation(s):
// \simpleuart|send_divcnt[26]~84_combout  = (\simpleuart|send_divcnt [26] & (\simpleuart|send_divcnt[25]~83  $ (GND))) # (!\simpleuart|send_divcnt [26] & (!\simpleuart|send_divcnt[25]~83  & VCC))
// \simpleuart|send_divcnt[26]~85  = CARRY((\simpleuart|send_divcnt [26] & !\simpleuart|send_divcnt[25]~83 ))

	.dataa(gnd),
	.datab(\simpleuart|send_divcnt [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[25]~83 ),
	.combout(\simpleuart|send_divcnt[26]~84_combout ),
	.cout(\simpleuart|send_divcnt[26]~85 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[26]~84 .lut_mask = 16'hC30C;
defparam \simpleuart|send_divcnt[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y6_N21
dffeas \simpleuart|send_divcnt[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [26]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[26] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N22
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[27]~86 (
// Equation(s):
// \simpleuart|send_divcnt[27]~86_combout  = (\simpleuart|send_divcnt [27] & (!\simpleuart|send_divcnt[26]~85 )) # (!\simpleuart|send_divcnt [27] & ((\simpleuart|send_divcnt[26]~85 ) # (GND)))
// \simpleuart|send_divcnt[27]~87  = CARRY((!\simpleuart|send_divcnt[26]~85 ) # (!\simpleuart|send_divcnt [27]))

	.dataa(\simpleuart|send_divcnt [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[26]~85 ),
	.combout(\simpleuart|send_divcnt[27]~86_combout ),
	.cout(\simpleuart|send_divcnt[27]~87 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[27]~86 .lut_mask = 16'h5A5F;
defparam \simpleuart|send_divcnt[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y6_N23
dffeas \simpleuart|send_divcnt[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [27]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[27] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N24
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[28]~88 (
// Equation(s):
// \simpleuart|send_divcnt[28]~88_combout  = (\simpleuart|send_divcnt [28] & (\simpleuart|send_divcnt[27]~87  $ (GND))) # (!\simpleuart|send_divcnt [28] & (!\simpleuart|send_divcnt[27]~87  & VCC))
// \simpleuart|send_divcnt[28]~89  = CARRY((\simpleuart|send_divcnt [28] & !\simpleuart|send_divcnt[27]~87 ))

	.dataa(gnd),
	.datab(\simpleuart|send_divcnt [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[27]~87 ),
	.combout(\simpleuart|send_divcnt[28]~88_combout ),
	.cout(\simpleuart|send_divcnt[28]~89 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[28]~88 .lut_mask = 16'hC30C;
defparam \simpleuart|send_divcnt[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y6_N25
dffeas \simpleuart|send_divcnt[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [28]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[28] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N26
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[29]~90 (
// Equation(s):
// \simpleuart|send_divcnt[29]~90_combout  = (\simpleuart|send_divcnt [29] & (!\simpleuart|send_divcnt[28]~89 )) # (!\simpleuart|send_divcnt [29] & ((\simpleuart|send_divcnt[28]~89 ) # (GND)))
// \simpleuart|send_divcnt[29]~91  = CARRY((!\simpleuart|send_divcnt[28]~89 ) # (!\simpleuart|send_divcnt [29]))

	.dataa(\simpleuart|send_divcnt [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[28]~89 ),
	.combout(\simpleuart|send_divcnt[29]~90_combout ),
	.cout(\simpleuart|send_divcnt[29]~91 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[29]~90 .lut_mask = 16'h5A5F;
defparam \simpleuart|send_divcnt[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y6_N27
dffeas \simpleuart|send_divcnt[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [29]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[29] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N28
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[30]~92 (
// Equation(s):
// \simpleuart|send_divcnt[30]~92_combout  = (\simpleuart|send_divcnt [30] & (\simpleuart|send_divcnt[29]~91  $ (GND))) # (!\simpleuart|send_divcnt [30] & (!\simpleuart|send_divcnt[29]~91  & VCC))
// \simpleuart|send_divcnt[30]~93  = CARRY((\simpleuart|send_divcnt [30] & !\simpleuart|send_divcnt[29]~91 ))

	.dataa(gnd),
	.datab(\simpleuart|send_divcnt [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|send_divcnt[29]~91 ),
	.combout(\simpleuart|send_divcnt[30]~92_combout ),
	.cout(\simpleuart|send_divcnt[30]~93 ));
// synopsys translate_off
defparam \simpleuart|send_divcnt[30]~92 .lut_mask = 16'hC30C;
defparam \simpleuart|send_divcnt[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y6_N29
dffeas \simpleuart|send_divcnt[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [30]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[30] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N30
fiftyfivenm_lcell_comb \simpleuart|send_divcnt[31]~94 (
// Equation(s):
// \simpleuart|send_divcnt[31]~94_combout  = \simpleuart|send_divcnt [31] $ (\simpleuart|send_divcnt[30]~93 )

	.dataa(\simpleuart|send_divcnt [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\simpleuart|send_divcnt[30]~93 ),
	.combout(\simpleuart|send_divcnt[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|send_divcnt[31]~94 .lut_mask = 16'h5A5A;
defparam \simpleuart|send_divcnt[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y6_N31
dffeas \simpleuart|send_divcnt[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_divcnt[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\simpleuart|send_pattern[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_divcnt [31]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_divcnt[31] .is_wysiwyg = "true";
defparam \simpleuart|send_divcnt[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N0
fiftyfivenm_lcell_comb \simpleuart|LessThan2~1 (
// Equation(s):
// \simpleuart|LessThan2~1_cout  = CARRY((\simpleuart|send_divcnt [0] & !\simpleuart|cfg_divider [0]))

	.dataa(\simpleuart|send_divcnt [0]),
	.datab(\simpleuart|cfg_divider [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\simpleuart|LessThan2~1_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~1 .lut_mask = 16'h0022;
defparam \simpleuart|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N2
fiftyfivenm_lcell_comb \simpleuart|LessThan2~3 (
// Equation(s):
// \simpleuart|LessThan2~3_cout  = CARRY((\simpleuart|send_divcnt [1] & (\simpleuart|cfg_divider [1] & !\simpleuart|LessThan2~1_cout )) # (!\simpleuart|send_divcnt [1] & ((\simpleuart|cfg_divider [1]) # (!\simpleuart|LessThan2~1_cout ))))

	.dataa(\simpleuart|send_divcnt [1]),
	.datab(\simpleuart|cfg_divider [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~1_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~3_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~3 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N4
fiftyfivenm_lcell_comb \simpleuart|LessThan2~5 (
// Equation(s):
// \simpleuart|LessThan2~5_cout  = CARRY((\simpleuart|cfg_divider [2] & (\simpleuart|send_divcnt [2] & !\simpleuart|LessThan2~3_cout )) # (!\simpleuart|cfg_divider [2] & ((\simpleuart|send_divcnt [2]) # (!\simpleuart|LessThan2~3_cout ))))

	.dataa(\simpleuart|cfg_divider [2]),
	.datab(\simpleuart|send_divcnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~3_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~5_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~5 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N6
fiftyfivenm_lcell_comb \simpleuart|LessThan2~7 (
// Equation(s):
// \simpleuart|LessThan2~7_cout  = CARRY((\simpleuart|cfg_divider [3] & ((!\simpleuart|LessThan2~5_cout ) # (!\simpleuart|send_divcnt [3]))) # (!\simpleuart|cfg_divider [3] & (!\simpleuart|send_divcnt [3] & !\simpleuart|LessThan2~5_cout )))

	.dataa(\simpleuart|cfg_divider [3]),
	.datab(\simpleuart|send_divcnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~5_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~7_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~7 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N8
fiftyfivenm_lcell_comb \simpleuart|LessThan2~9 (
// Equation(s):
// \simpleuart|LessThan2~9_cout  = CARRY((\simpleuart|send_divcnt [4] & ((!\simpleuart|LessThan2~7_cout ) # (!\simpleuart|cfg_divider [4]))) # (!\simpleuart|send_divcnt [4] & (!\simpleuart|cfg_divider [4] & !\simpleuart|LessThan2~7_cout )))

	.dataa(\simpleuart|send_divcnt [4]),
	.datab(\simpleuart|cfg_divider [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~7_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~9_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~9 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N10
fiftyfivenm_lcell_comb \simpleuart|LessThan2~11 (
// Equation(s):
// \simpleuart|LessThan2~11_cout  = CARRY((\simpleuart|send_divcnt [5] & (\simpleuart|cfg_divider [5] & !\simpleuart|LessThan2~9_cout )) # (!\simpleuart|send_divcnt [5] & ((\simpleuart|cfg_divider [5]) # (!\simpleuart|LessThan2~9_cout ))))

	.dataa(\simpleuart|send_divcnt [5]),
	.datab(\simpleuart|cfg_divider [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~9_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~11_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~11 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N12
fiftyfivenm_lcell_comb \simpleuart|LessThan2~13 (
// Equation(s):
// \simpleuart|LessThan2~13_cout  = CARRY((\simpleuart|cfg_divider [6] & (\simpleuart|send_divcnt [6] & !\simpleuart|LessThan2~11_cout )) # (!\simpleuart|cfg_divider [6] & ((\simpleuart|send_divcnt [6]) # (!\simpleuart|LessThan2~11_cout ))))

	.dataa(\simpleuart|cfg_divider [6]),
	.datab(\simpleuart|send_divcnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~11_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~13_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~13 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N14
fiftyfivenm_lcell_comb \simpleuart|LessThan2~15 (
// Equation(s):
// \simpleuart|LessThan2~15_cout  = CARRY((\simpleuart|send_divcnt [7] & (\simpleuart|cfg_divider [7] & !\simpleuart|LessThan2~13_cout )) # (!\simpleuart|send_divcnt [7] & ((\simpleuart|cfg_divider [7]) # (!\simpleuart|LessThan2~13_cout ))))

	.dataa(\simpleuart|send_divcnt [7]),
	.datab(\simpleuart|cfg_divider [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~13_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~15_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~15 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N16
fiftyfivenm_lcell_comb \simpleuart|LessThan2~17 (
// Equation(s):
// \simpleuart|LessThan2~17_cout  = CARRY((\simpleuart|send_divcnt [8] & ((!\simpleuart|LessThan2~15_cout ) # (!\simpleuart|cfg_divider [8]))) # (!\simpleuart|send_divcnt [8] & (!\simpleuart|cfg_divider [8] & !\simpleuart|LessThan2~15_cout )))

	.dataa(\simpleuart|send_divcnt [8]),
	.datab(\simpleuart|cfg_divider [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~15_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~17_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~17 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N18
fiftyfivenm_lcell_comb \simpleuart|LessThan2~19 (
// Equation(s):
// \simpleuart|LessThan2~19_cout  = CARRY((\simpleuart|cfg_divider [9] & ((!\simpleuart|LessThan2~17_cout ) # (!\simpleuart|send_divcnt [9]))) # (!\simpleuart|cfg_divider [9] & (!\simpleuart|send_divcnt [9] & !\simpleuart|LessThan2~17_cout )))

	.dataa(\simpleuart|cfg_divider [9]),
	.datab(\simpleuart|send_divcnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~17_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~19_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~19 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N20
fiftyfivenm_lcell_comb \simpleuart|LessThan2~21 (
// Equation(s):
// \simpleuart|LessThan2~21_cout  = CARRY((\simpleuart|cfg_divider [10] & (\simpleuart|send_divcnt [10] & !\simpleuart|LessThan2~19_cout )) # (!\simpleuart|cfg_divider [10] & ((\simpleuart|send_divcnt [10]) # (!\simpleuart|LessThan2~19_cout ))))

	.dataa(\simpleuart|cfg_divider [10]),
	.datab(\simpleuart|send_divcnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~19_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~21_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~21 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N22
fiftyfivenm_lcell_comb \simpleuart|LessThan2~23 (
// Equation(s):
// \simpleuart|LessThan2~23_cout  = CARRY((\simpleuart|send_divcnt [11] & (\simpleuart|cfg_divider [11] & !\simpleuart|LessThan2~21_cout )) # (!\simpleuart|send_divcnt [11] & ((\simpleuart|cfg_divider [11]) # (!\simpleuart|LessThan2~21_cout ))))

	.dataa(\simpleuart|send_divcnt [11]),
	.datab(\simpleuart|cfg_divider [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~21_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~23_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~23 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan2~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N24
fiftyfivenm_lcell_comb \simpleuart|LessThan2~25 (
// Equation(s):
// \simpleuart|LessThan2~25_cout  = CARRY((\simpleuart|cfg_divider [12] & (\simpleuart|send_divcnt [12] & !\simpleuart|LessThan2~23_cout )) # (!\simpleuart|cfg_divider [12] & ((\simpleuart|send_divcnt [12]) # (!\simpleuart|LessThan2~23_cout ))))

	.dataa(\simpleuart|cfg_divider [12]),
	.datab(\simpleuart|send_divcnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~23_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~25_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~25 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan2~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N26
fiftyfivenm_lcell_comb \simpleuart|LessThan2~27 (
// Equation(s):
// \simpleuart|LessThan2~27_cout  = CARRY((\simpleuart|send_divcnt [13] & (\simpleuart|cfg_divider [13] & !\simpleuart|LessThan2~25_cout )) # (!\simpleuart|send_divcnt [13] & ((\simpleuart|cfg_divider [13]) # (!\simpleuart|LessThan2~25_cout ))))

	.dataa(\simpleuart|send_divcnt [13]),
	.datab(\simpleuart|cfg_divider [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~25_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~27_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~27 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N28
fiftyfivenm_lcell_comb \simpleuart|LessThan2~29 (
// Equation(s):
// \simpleuart|LessThan2~29_cout  = CARRY((\simpleuart|cfg_divider [14] & (\simpleuart|send_divcnt [14] & !\simpleuart|LessThan2~27_cout )) # (!\simpleuart|cfg_divider [14] & ((\simpleuart|send_divcnt [14]) # (!\simpleuart|LessThan2~27_cout ))))

	.dataa(\simpleuart|cfg_divider [14]),
	.datab(\simpleuart|send_divcnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~27_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~29_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~29 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan2~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N30
fiftyfivenm_lcell_comb \simpleuart|LessThan2~31 (
// Equation(s):
// \simpleuart|LessThan2~31_cout  = CARRY((\simpleuart|cfg_divider [15] & ((!\simpleuart|LessThan2~29_cout ) # (!\simpleuart|send_divcnt [15]))) # (!\simpleuart|cfg_divider [15] & (!\simpleuart|send_divcnt [15] & !\simpleuart|LessThan2~29_cout )))

	.dataa(\simpleuart|cfg_divider [15]),
	.datab(\simpleuart|send_divcnt [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~29_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~31_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~31 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan2~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N0
fiftyfivenm_lcell_comb \simpleuart|LessThan2~33 (
// Equation(s):
// \simpleuart|LessThan2~33_cout  = CARRY((\simpleuart|send_divcnt [16] & ((!\simpleuart|LessThan2~31_cout ) # (!\simpleuart|cfg_divider [16]))) # (!\simpleuart|send_divcnt [16] & (!\simpleuart|cfg_divider [16] & !\simpleuart|LessThan2~31_cout )))

	.dataa(\simpleuart|send_divcnt [16]),
	.datab(\simpleuart|cfg_divider [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~31_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~33_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~33 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan2~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N2
fiftyfivenm_lcell_comb \simpleuart|LessThan2~35 (
// Equation(s):
// \simpleuart|LessThan2~35_cout  = CARRY((\simpleuart|send_divcnt [17] & (\simpleuart|cfg_divider [17] & !\simpleuart|LessThan2~33_cout )) # (!\simpleuart|send_divcnt [17] & ((\simpleuart|cfg_divider [17]) # (!\simpleuart|LessThan2~33_cout ))))

	.dataa(\simpleuart|send_divcnt [17]),
	.datab(\simpleuart|cfg_divider [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~33_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~35_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~35 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan2~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N4
fiftyfivenm_lcell_comb \simpleuart|LessThan2~37 (
// Equation(s):
// \simpleuart|LessThan2~37_cout  = CARRY((\simpleuart|send_divcnt [18] & ((!\simpleuart|LessThan2~35_cout ) # (!\simpleuart|cfg_divider [18]))) # (!\simpleuart|send_divcnt [18] & (!\simpleuart|cfg_divider [18] & !\simpleuart|LessThan2~35_cout )))

	.dataa(\simpleuart|send_divcnt [18]),
	.datab(\simpleuart|cfg_divider [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~35_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~37_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~37 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan2~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N6
fiftyfivenm_lcell_comb \simpleuart|LessThan2~39 (
// Equation(s):
// \simpleuart|LessThan2~39_cout  = CARRY((\simpleuart|cfg_divider [19] & ((!\simpleuart|LessThan2~37_cout ) # (!\simpleuart|send_divcnt [19]))) # (!\simpleuart|cfg_divider [19] & (!\simpleuart|send_divcnt [19] & !\simpleuart|LessThan2~37_cout )))

	.dataa(\simpleuart|cfg_divider [19]),
	.datab(\simpleuart|send_divcnt [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~37_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~39_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~39 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan2~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N8
fiftyfivenm_lcell_comb \simpleuart|LessThan2~41 (
// Equation(s):
// \simpleuart|LessThan2~41_cout  = CARRY((\simpleuart|send_divcnt [20] & ((!\simpleuart|LessThan2~39_cout ) # (!\simpleuart|cfg_divider [20]))) # (!\simpleuart|send_divcnt [20] & (!\simpleuart|cfg_divider [20] & !\simpleuart|LessThan2~39_cout )))

	.dataa(\simpleuart|send_divcnt [20]),
	.datab(\simpleuart|cfg_divider [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~39_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~41_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~41 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan2~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N10
fiftyfivenm_lcell_comb \simpleuart|LessThan2~43 (
// Equation(s):
// \simpleuart|LessThan2~43_cout  = CARRY((\simpleuart|send_divcnt [21] & (\simpleuart|cfg_divider [21] & !\simpleuart|LessThan2~41_cout )) # (!\simpleuart|send_divcnt [21] & ((\simpleuart|cfg_divider [21]) # (!\simpleuart|LessThan2~41_cout ))))

	.dataa(\simpleuart|send_divcnt [21]),
	.datab(\simpleuart|cfg_divider [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~41_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~43_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~43 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan2~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N12
fiftyfivenm_lcell_comb \simpleuart|LessThan2~45 (
// Equation(s):
// \simpleuart|LessThan2~45_cout  = CARRY((\simpleuart|send_divcnt [22] & ((!\simpleuart|LessThan2~43_cout ) # (!\simpleuart|cfg_divider [22]))) # (!\simpleuart|send_divcnt [22] & (!\simpleuart|cfg_divider [22] & !\simpleuart|LessThan2~43_cout )))

	.dataa(\simpleuart|send_divcnt [22]),
	.datab(\simpleuart|cfg_divider [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~43_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~45_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~45 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan2~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N14
fiftyfivenm_lcell_comb \simpleuart|LessThan2~47 (
// Equation(s):
// \simpleuart|LessThan2~47_cout  = CARRY((\simpleuart|send_divcnt [23] & (\simpleuart|cfg_divider [23] & !\simpleuart|LessThan2~45_cout )) # (!\simpleuart|send_divcnt [23] & ((\simpleuart|cfg_divider [23]) # (!\simpleuart|LessThan2~45_cout ))))

	.dataa(\simpleuart|send_divcnt [23]),
	.datab(\simpleuart|cfg_divider [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~45_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~47_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~47 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan2~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N16
fiftyfivenm_lcell_comb \simpleuart|LessThan2~49 (
// Equation(s):
// \simpleuart|LessThan2~49_cout  = CARRY((\simpleuart|send_divcnt [24] & ((!\simpleuart|LessThan2~47_cout ) # (!\simpleuart|cfg_divider [24]))) # (!\simpleuart|send_divcnt [24] & (!\simpleuart|cfg_divider [24] & !\simpleuart|LessThan2~47_cout )))

	.dataa(\simpleuart|send_divcnt [24]),
	.datab(\simpleuart|cfg_divider [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~47_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~49_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~49 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan2~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N18
fiftyfivenm_lcell_comb \simpleuart|LessThan2~51 (
// Equation(s):
// \simpleuart|LessThan2~51_cout  = CARRY((\simpleuart|cfg_divider [25] & ((!\simpleuart|LessThan2~49_cout ) # (!\simpleuart|send_divcnt [25]))) # (!\simpleuart|cfg_divider [25] & (!\simpleuart|send_divcnt [25] & !\simpleuart|LessThan2~49_cout )))

	.dataa(\simpleuart|cfg_divider [25]),
	.datab(\simpleuart|send_divcnt [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~49_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~51_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~51 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan2~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N20
fiftyfivenm_lcell_comb \simpleuart|LessThan2~53 (
// Equation(s):
// \simpleuart|LessThan2~53_cout  = CARRY((\simpleuart|cfg_divider [26] & (\simpleuart|send_divcnt [26] & !\simpleuart|LessThan2~51_cout )) # (!\simpleuart|cfg_divider [26] & ((\simpleuart|send_divcnt [26]) # (!\simpleuart|LessThan2~51_cout ))))

	.dataa(\simpleuart|cfg_divider [26]),
	.datab(\simpleuart|send_divcnt [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~51_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~53_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~53 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan2~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N22
fiftyfivenm_lcell_comb \simpleuart|LessThan2~55 (
// Equation(s):
// \simpleuart|LessThan2~55_cout  = CARRY((\simpleuart|send_divcnt [27] & (\simpleuart|cfg_divider [27] & !\simpleuart|LessThan2~53_cout )) # (!\simpleuart|send_divcnt [27] & ((\simpleuart|cfg_divider [27]) # (!\simpleuart|LessThan2~53_cout ))))

	.dataa(\simpleuart|send_divcnt [27]),
	.datab(\simpleuart|cfg_divider [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~53_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~55_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~55 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan2~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N24
fiftyfivenm_lcell_comb \simpleuart|LessThan2~57 (
// Equation(s):
// \simpleuart|LessThan2~57_cout  = CARRY((\simpleuart|cfg_divider [28] & (\simpleuart|send_divcnt [28] & !\simpleuart|LessThan2~55_cout )) # (!\simpleuart|cfg_divider [28] & ((\simpleuart|send_divcnt [28]) # (!\simpleuart|LessThan2~55_cout ))))

	.dataa(\simpleuart|cfg_divider [28]),
	.datab(\simpleuart|send_divcnt [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~55_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~57_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~57 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan2~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N26
fiftyfivenm_lcell_comb \simpleuart|LessThan2~59 (
// Equation(s):
// \simpleuart|LessThan2~59_cout  = CARRY((\simpleuart|cfg_divider [29] & ((!\simpleuart|LessThan2~57_cout ) # (!\simpleuart|send_divcnt [29]))) # (!\simpleuart|cfg_divider [29] & (!\simpleuart|send_divcnt [29] & !\simpleuart|LessThan2~57_cout )))

	.dataa(\simpleuart|cfg_divider [29]),
	.datab(\simpleuart|send_divcnt [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~57_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~59_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~59 .lut_mask = 16'h002B;
defparam \simpleuart|LessThan2~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N28
fiftyfivenm_lcell_comb \simpleuart|LessThan2~61 (
// Equation(s):
// \simpleuart|LessThan2~61_cout  = CARRY((\simpleuart|cfg_divider [30] & (\simpleuart|send_divcnt [30] & !\simpleuart|LessThan2~59_cout )) # (!\simpleuart|cfg_divider [30] & ((\simpleuart|send_divcnt [30]) # (!\simpleuart|LessThan2~59_cout ))))

	.dataa(\simpleuart|cfg_divider [30]),
	.datab(\simpleuart|send_divcnt [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simpleuart|LessThan2~59_cout ),
	.combout(),
	.cout(\simpleuart|LessThan2~61_cout ));
// synopsys translate_off
defparam \simpleuart|LessThan2~61 .lut_mask = 16'h004D;
defparam \simpleuart|LessThan2~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N30
fiftyfivenm_lcell_comb \simpleuart|LessThan2~62 (
// Equation(s):
// \simpleuart|LessThan2~62_combout  = (\simpleuart|cfg_divider [31] & (\simpleuart|LessThan2~61_cout  & \simpleuart|send_divcnt [31])) # (!\simpleuart|cfg_divider [31] & ((\simpleuart|LessThan2~61_cout ) # (\simpleuart|send_divcnt [31])))

	.dataa(gnd),
	.datab(\simpleuart|cfg_divider [31]),
	.datac(gnd),
	.datad(\simpleuart|send_divcnt [31]),
	.cin(\simpleuart|LessThan2~61_cout ),
	.combout(\simpleuart|LessThan2~62_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|LessThan2~62 .lut_mask = 16'hF330;
defparam \simpleuart|LessThan2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N26
fiftyfivenm_lcell_comb \simpleuart|send_bitcnt[3]~12 (
// Equation(s):
// \simpleuart|send_bitcnt[3]~12_combout  = (\simpleuart|WideOr2~combout  & (\simpleuart|LessThan2~62_combout )) # (!\simpleuart|WideOr2~combout  & (((\simpleuart|send_dummy~q ) # (\simpleuart|send_pattern[0]~2_combout ))))

	.dataa(\simpleuart|LessThan2~62_combout ),
	.datab(\simpleuart|send_dummy~q ),
	.datac(\simpleuart|send_pattern[0]~2_combout ),
	.datad(\simpleuart|WideOr2~combout ),
	.cin(gnd),
	.combout(\simpleuart|send_bitcnt[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|send_bitcnt[3]~12 .lut_mask = 16'hAAFC;
defparam \simpleuart|send_bitcnt[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N28
fiftyfivenm_lcell_comb \simpleuart|send_bitcnt[2]~13 (
// Equation(s):
// \simpleuart|send_bitcnt[2]~13_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\simpleuart|send_dummy~q  & (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & !\simpleuart|WideOr2~combout )))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\simpleuart|send_dummy~q ),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\simpleuart|WideOr2~combout ),
	.cin(gnd),
	.combout(\simpleuart|send_bitcnt[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|send_bitcnt[2]~13 .lut_mask = 16'h0080;
defparam \simpleuart|send_bitcnt[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N2
fiftyfivenm_lcell_comb \simpleuart|send_pattern[0]~7 (
// Equation(s):
// \simpleuart|send_pattern[0]~7_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & ((\simpleuart|WideOr2~combout ) # ((!\simpleuart|send_dummy~q  & !\simpleuart|send_pattern[0]~2_combout ))))

	.dataa(\simpleuart|WideOr2~combout ),
	.datab(\simpleuart|send_dummy~q ),
	.datac(\simpleuart|send_pattern[0]~2_combout ),
	.datad(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.cin(gnd),
	.combout(\simpleuart|send_pattern[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|send_pattern[0]~7 .lut_mask = 16'hAB00;
defparam \simpleuart|send_pattern[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N0
fiftyfivenm_lcell_comb \simpleuart|send_bitcnt[0]~11 (
// Equation(s):
// \simpleuart|send_bitcnt[0]~11_combout  = (\simpleuart|send_pattern[0]~5_combout  & ((\simpleuart|send_bitcnt[2]~13_combout ) # ((!\simpleuart|send_bitcnt [0] & \simpleuart|send_pattern[0]~7_combout )))) # (!\simpleuart|send_pattern[0]~5_combout  & 
// (((\simpleuart|send_bitcnt [0]))))

	.dataa(\simpleuart|send_pattern[0]~5_combout ),
	.datab(\simpleuart|send_bitcnt[2]~13_combout ),
	.datac(\simpleuart|send_bitcnt [0]),
	.datad(\simpleuart|send_pattern[0]~7_combout ),
	.cin(gnd),
	.combout(\simpleuart|send_bitcnt[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|send_bitcnt[0]~11 .lut_mask = 16'hDAD8;
defparam \simpleuart|send_bitcnt[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N1
dffeas \simpleuart|send_bitcnt[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_bitcnt[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_bitcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_bitcnt[0] .is_wysiwyg = "true";
defparam \simpleuart|send_bitcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N22
fiftyfivenm_lcell_comb \simpleuart|send_bitcnt[1]~10 (
// Equation(s):
// \simpleuart|send_bitcnt[1]~10_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & (\simpleuart|send_bitcnt [1] $ (((\simpleuart|send_bitcnt[3]~12_combout  & !\simpleuart|send_bitcnt [0])))))

	.dataa(\simpleuart|send_bitcnt[3]~12_combout ),
	.datab(\simpleuart|send_bitcnt [0]),
	.datac(\simpleuart|send_bitcnt [1]),
	.datad(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.cin(gnd),
	.combout(\simpleuart|send_bitcnt[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|send_bitcnt[1]~10 .lut_mask = 16'hD200;
defparam \simpleuart|send_bitcnt[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N23
dffeas \simpleuart|send_bitcnt[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_bitcnt[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_bitcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_bitcnt[1] .is_wysiwyg = "true";
defparam \simpleuart|send_bitcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N20
fiftyfivenm_lcell_comb \simpleuart|send_bitcnt[2]~8 (
// Equation(s):
// \simpleuart|send_bitcnt[2]~8_combout  = (\simpleuart|send_pattern[0]~7_combout  & (\simpleuart|send_bitcnt [2] $ (((!\simpleuart|send_bitcnt [1] & !\simpleuart|send_bitcnt [0])))))

	.dataa(\simpleuart|send_bitcnt [1]),
	.datab(\simpleuart|send_pattern[0]~7_combout ),
	.datac(\simpleuart|send_bitcnt [2]),
	.datad(\simpleuart|send_bitcnt [0]),
	.cin(gnd),
	.combout(\simpleuart|send_bitcnt[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|send_bitcnt[2]~8 .lut_mask = 16'hC084;
defparam \simpleuart|send_bitcnt[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N4
fiftyfivenm_lcell_comb \simpleuart|send_bitcnt[2]~9 (
// Equation(s):
// \simpleuart|send_bitcnt[2]~9_combout  = (\simpleuart|send_pattern[0]~5_combout  & ((\simpleuart|send_bitcnt[2]~13_combout ) # ((\simpleuart|send_bitcnt[2]~8_combout )))) # (!\simpleuart|send_pattern[0]~5_combout  & (((\simpleuart|send_bitcnt [2]))))

	.dataa(\simpleuart|send_pattern[0]~5_combout ),
	.datab(\simpleuart|send_bitcnt[2]~13_combout ),
	.datac(\simpleuart|send_bitcnt [2]),
	.datad(\simpleuart|send_bitcnt[2]~8_combout ),
	.cin(gnd),
	.combout(\simpleuart|send_bitcnt[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|send_bitcnt[2]~9 .lut_mask = 16'hFAD8;
defparam \simpleuart|send_bitcnt[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N5
dffeas \simpleuart|send_bitcnt[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_bitcnt[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_bitcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_bitcnt[2] .is_wysiwyg = "true";
defparam \simpleuart|send_bitcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N16
fiftyfivenm_lcell_comb \simpleuart|send_bitcnt[3]~6 (
// Equation(s):
// \simpleuart|send_bitcnt[3]~6_combout  = (\simpleuart|send_bitcnt [1]) # ((\simpleuart|send_bitcnt [0]) # (\simpleuart|send_bitcnt [2]))

	.dataa(\simpleuart|send_bitcnt [1]),
	.datab(\simpleuart|send_bitcnt [0]),
	.datac(\simpleuart|send_bitcnt [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\simpleuart|send_bitcnt[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|send_bitcnt[3]~6 .lut_mask = 16'hFEFE;
defparam \simpleuart|send_bitcnt[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N18
fiftyfivenm_lcell_comb \simpleuart|send_bitcnt[3]~7 (
// Equation(s):
// \simpleuart|send_bitcnt[3]~7_combout  = (\pll_inst|altpll_component|auto_generated|locked~0_combout  & (\simpleuart|send_bitcnt [3] $ (((\simpleuart|send_bitcnt[3]~12_combout  & !\simpleuart|send_bitcnt[3]~6_combout )))))

	.dataa(\simpleuart|send_bitcnt[3]~12_combout ),
	.datab(\pll_inst|altpll_component|auto_generated|locked~0_combout ),
	.datac(\simpleuart|send_bitcnt [3]),
	.datad(\simpleuart|send_bitcnt[3]~6_combout ),
	.cin(gnd),
	.combout(\simpleuart|send_bitcnt[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|send_bitcnt[3]~7 .lut_mask = 16'hC048;
defparam \simpleuart|send_bitcnt[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N19
dffeas \simpleuart|send_bitcnt[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_bitcnt[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_bitcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_bitcnt[3] .is_wysiwyg = "true";
defparam \simpleuart|send_bitcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N10
fiftyfivenm_lcell_comb \simpleuart|WideOr2 (
// Equation(s):
// \simpleuart|WideOr2~combout  = (\simpleuart|send_bitcnt [1]) # ((\simpleuart|send_bitcnt [0]) # ((\simpleuart|send_bitcnt [2]) # (\simpleuart|send_bitcnt [3])))

	.dataa(\simpleuart|send_bitcnt [1]),
	.datab(\simpleuart|send_bitcnt [0]),
	.datac(\simpleuart|send_bitcnt [2]),
	.datad(\simpleuart|send_bitcnt [3]),
	.cin(gnd),
	.combout(\simpleuart|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|WideOr2 .lut_mask = 16'hFFFE;
defparam \simpleuart|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N12
fiftyfivenm_lcell_comb \simpleuart|always2~0 (
// Equation(s):
// \simpleuart|always2~0_combout  = (\simpleuart|WideOr2~combout ) # (!\simpleuart|send_pattern[0]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\simpleuart|WideOr2~combout ),
	.datad(\simpleuart|send_pattern[0]~2_combout ),
	.cin(gnd),
	.combout(\simpleuart|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|always2~0 .lut_mask = 16'hF0FF;
defparam \simpleuart|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N8
fiftyfivenm_lcell_comb \simpleuart|send_pattern[0]~15 (
// Equation(s):
// \simpleuart|send_pattern[0]~15_combout  = (\pll_inst|altpll_component|auto_generated|pll_lock_sync~q  & (\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & ((\simpleuart|WideOr2~combout ) # (!\simpleuart|send_dummy~q ))))

	.dataa(\pll_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\simpleuart|send_dummy~q ),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\simpleuart|WideOr2~combout ),
	.cin(gnd),
	.combout(\simpleuart|send_pattern[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|send_pattern[0]~15 .lut_mask = 16'hA020;
defparam \simpleuart|send_pattern[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N26
fiftyfivenm_lcell_comb \simpleuart|send_pattern~14 (
// Equation(s):
// \simpleuart|send_pattern~14_combout  = (\simpleuart|WideOr2~combout ) # (((\cpu|mem_wdata [7]) # (!\simpleuart|send_pattern[0]~2_combout )) # (!\simpleuart|send_pattern[0]~15_combout ))

	.dataa(\simpleuart|WideOr2~combout ),
	.datab(\simpleuart|send_pattern[0]~15_combout ),
	.datac(\cpu|mem_wdata [7]),
	.datad(\simpleuart|send_pattern[0]~2_combout ),
	.cin(gnd),
	.combout(\simpleuart|send_pattern~14_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|send_pattern~14 .lut_mask = 16'hFBFF;
defparam \simpleuart|send_pattern~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N27
dffeas \simpleuart|send_pattern[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_pattern~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|send_pattern[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_pattern [8]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_pattern[8] .is_wysiwyg = "true";
defparam \simpleuart|send_pattern[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N16
fiftyfivenm_lcell_comb \simpleuart|send_pattern~13 (
// Equation(s):
// \simpleuart|send_pattern~13_combout  = ((\simpleuart|always2~0_combout  & (\simpleuart|send_pattern [8])) # (!\simpleuart|always2~0_combout  & ((\cpu|mem_wdata [6])))) # (!\simpleuart|send_pattern[0]~15_combout )

	.dataa(\simpleuart|always2~0_combout ),
	.datab(\simpleuart|send_pattern[0]~15_combout ),
	.datac(\simpleuart|send_pattern [8]),
	.datad(\cpu|mem_wdata [6]),
	.cin(gnd),
	.combout(\simpleuart|send_pattern~13_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|send_pattern~13 .lut_mask = 16'hF7B3;
defparam \simpleuart|send_pattern~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N17
dffeas \simpleuart|send_pattern[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_pattern~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|send_pattern[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_pattern [7]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_pattern[7] .is_wysiwyg = "true";
defparam \simpleuart|send_pattern[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N14
fiftyfivenm_lcell_comb \simpleuart|send_pattern~12 (
// Equation(s):
// \simpleuart|send_pattern~12_combout  = ((\simpleuart|always2~0_combout  & (\simpleuart|send_pattern [7])) # (!\simpleuart|always2~0_combout  & ((\cpu|mem_wdata [5])))) # (!\simpleuart|send_pattern[0]~15_combout )

	.dataa(\simpleuart|always2~0_combout ),
	.datab(\simpleuart|send_pattern [7]),
	.datac(\cpu|mem_wdata [5]),
	.datad(\simpleuart|send_pattern[0]~15_combout ),
	.cin(gnd),
	.combout(\simpleuart|send_pattern~12_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|send_pattern~12 .lut_mask = 16'hD8FF;
defparam \simpleuart|send_pattern~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N15
dffeas \simpleuart|send_pattern[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_pattern~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|send_pattern[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_pattern [6]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_pattern[6] .is_wysiwyg = "true";
defparam \simpleuart|send_pattern[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N28
fiftyfivenm_lcell_comb \simpleuart|send_pattern~11 (
// Equation(s):
// \simpleuart|send_pattern~11_combout  = ((\simpleuart|always2~0_combout  & (\simpleuart|send_pattern [6])) # (!\simpleuart|always2~0_combout  & ((\cpu|mem_wdata [4])))) # (!\simpleuart|send_pattern[0]~15_combout )

	.dataa(\simpleuart|always2~0_combout ),
	.datab(\simpleuart|send_pattern [6]),
	.datac(\cpu|mem_wdata [4]),
	.datad(\simpleuart|send_pattern[0]~15_combout ),
	.cin(gnd),
	.combout(\simpleuart|send_pattern~11_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|send_pattern~11 .lut_mask = 16'hD8FF;
defparam \simpleuart|send_pattern~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N29
dffeas \simpleuart|send_pattern[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_pattern~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|send_pattern[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_pattern [5]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_pattern[5] .is_wysiwyg = "true";
defparam \simpleuart|send_pattern[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N0
fiftyfivenm_lcell_comb \simpleuart|send_pattern~10 (
// Equation(s):
// \simpleuart|send_pattern~10_combout  = ((\simpleuart|always2~0_combout  & (\simpleuart|send_pattern [5])) # (!\simpleuart|always2~0_combout  & ((\cpu|mem_wdata [3])))) # (!\simpleuart|send_pattern[0]~15_combout )

	.dataa(\simpleuart|always2~0_combout ),
	.datab(\simpleuart|send_pattern[0]~15_combout ),
	.datac(\simpleuart|send_pattern [5]),
	.datad(\cpu|mem_wdata [3]),
	.cin(gnd),
	.combout(\simpleuart|send_pattern~10_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|send_pattern~10 .lut_mask = 16'hF7B3;
defparam \simpleuart|send_pattern~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N1
dffeas \simpleuart|send_pattern[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_pattern~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|send_pattern[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_pattern [4]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_pattern[4] .is_wysiwyg = "true";
defparam \simpleuart|send_pattern[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N22
fiftyfivenm_lcell_comb \simpleuart|send_pattern~9 (
// Equation(s):
// \simpleuart|send_pattern~9_combout  = ((\simpleuart|always2~0_combout  & (\simpleuart|send_pattern [4])) # (!\simpleuart|always2~0_combout  & ((\cpu|mem_wdata [2])))) # (!\simpleuart|send_pattern[0]~15_combout )

	.dataa(\simpleuart|always2~0_combout ),
	.datab(\simpleuart|send_pattern [4]),
	.datac(\cpu|mem_wdata [2]),
	.datad(\simpleuart|send_pattern[0]~15_combout ),
	.cin(gnd),
	.combout(\simpleuart|send_pattern~9_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|send_pattern~9 .lut_mask = 16'hD8FF;
defparam \simpleuart|send_pattern~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N23
dffeas \simpleuart|send_pattern[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_pattern~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|send_pattern[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_pattern [3]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_pattern[3] .is_wysiwyg = "true";
defparam \simpleuart|send_pattern[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N18
fiftyfivenm_lcell_comb \simpleuart|send_pattern~8 (
// Equation(s):
// \simpleuart|send_pattern~8_combout  = ((\simpleuart|always2~0_combout  & ((\simpleuart|send_pattern [3]))) # (!\simpleuart|always2~0_combout  & (\cpu|mem_wdata [1]))) # (!\simpleuart|send_pattern[0]~15_combout )

	.dataa(\simpleuart|always2~0_combout ),
	.datab(\cpu|mem_wdata [1]),
	.datac(\simpleuart|send_pattern [3]),
	.datad(\simpleuart|send_pattern[0]~15_combout ),
	.cin(gnd),
	.combout(\simpleuart|send_pattern~8_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|send_pattern~8 .lut_mask = 16'hE4FF;
defparam \simpleuart|send_pattern~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N19
dffeas \simpleuart|send_pattern[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_pattern~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|send_pattern[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_pattern [2]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_pattern[2] .is_wysiwyg = "true";
defparam \simpleuart|send_pattern[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N10
fiftyfivenm_lcell_comb \simpleuart|send_pattern~6 (
// Equation(s):
// \simpleuart|send_pattern~6_combout  = ((\simpleuart|always2~0_combout  & (\simpleuart|send_pattern [2])) # (!\simpleuart|always2~0_combout  & ((\cpu|mem_wdata [0])))) # (!\simpleuart|send_pattern[0]~15_combout )

	.dataa(\simpleuart|always2~0_combout ),
	.datab(\simpleuart|send_pattern [2]),
	.datac(\cpu|mem_wdata [0]),
	.datad(\simpleuart|send_pattern[0]~15_combout ),
	.cin(gnd),
	.combout(\simpleuart|send_pattern~6_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|send_pattern~6 .lut_mask = 16'hD8FF;
defparam \simpleuart|send_pattern~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N11
dffeas \simpleuart|send_pattern[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_pattern~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|send_pattern[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_pattern [1]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_pattern[1] .is_wysiwyg = "true";
defparam \simpleuart|send_pattern[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N24
fiftyfivenm_lcell_comb \simpleuart|send_pattern~3 (
// Equation(s):
// \simpleuart|send_pattern~3_combout  = ((\simpleuart|send_pattern [1] & ((\simpleuart|WideOr2~combout ) # (!\simpleuart|send_pattern[0]~2_combout )))) # (!\simpleuart|send_pattern[0]~15_combout )

	.dataa(\simpleuart|send_pattern [1]),
	.datab(\simpleuart|send_pattern[0]~15_combout ),
	.datac(\simpleuart|WideOr2~combout ),
	.datad(\simpleuart|send_pattern[0]~2_combout ),
	.cin(gnd),
	.combout(\simpleuart|send_pattern~3_combout ),
	.cout());
// synopsys translate_off
defparam \simpleuart|send_pattern~3 .lut_mask = 16'hB3BB;
defparam \simpleuart|send_pattern~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N25
dffeas \simpleuart|send_pattern[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\simpleuart|send_pattern~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simpleuart|send_pattern[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simpleuart|send_pattern [0]),
	.prn(vcc));
// synopsys translate_off
defparam \simpleuart|send_pattern[0] .is_wysiwyg = "true";
defparam \simpleuart|send_pattern[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N2
fiftyfivenm_lcell_comb \seg_inst|seg~144 (
// Equation(s):
// \seg_inst|seg~144_combout  = (seg1_reg[3] & (seg1_reg[0] & (seg1_reg[2] $ (seg1_reg[1])))) # (!seg1_reg[3] & (!seg1_reg[1] & (seg1_reg[2] $ (seg1_reg[0]))))

	.dataa(seg1_reg[3]),
	.datab(seg1_reg[2]),
	.datac(seg1_reg[1]),
	.datad(seg1_reg[0]),
	.cin(gnd),
	.combout(\seg_inst|seg~144_combout ),
	.cout());
// synopsys translate_off
defparam \seg_inst|seg~144 .lut_mask = 16'h2904;
defparam \seg_inst|seg~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N0
fiftyfivenm_lcell_comb \seg_inst|seg~145 (
// Equation(s):
// \seg_inst|seg~145_combout  = (seg1_reg[3] & ((seg1_reg[0] & ((seg1_reg[1]))) # (!seg1_reg[0] & (seg1_reg[2])))) # (!seg1_reg[3] & (seg1_reg[2] & (seg1_reg[0] $ (seg1_reg[1]))))

	.dataa(seg1_reg[3]),
	.datab(seg1_reg[0]),
	.datac(seg1_reg[2]),
	.datad(seg1_reg[1]),
	.cin(gnd),
	.combout(\seg_inst|seg~145_combout ),
	.cout());
// synopsys translate_off
defparam \seg_inst|seg~145 .lut_mask = 16'hB860;
defparam \seg_inst|seg~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N18
fiftyfivenm_lcell_comb \seg_inst|seg~146 (
// Equation(s):
// \seg_inst|seg~146_combout  = (seg1_reg[3] & (seg1_reg[2] & ((seg1_reg[1]) # (!seg1_reg[0])))) # (!seg1_reg[3] & (!seg1_reg[0] & (!seg1_reg[2] & seg1_reg[1])))

	.dataa(seg1_reg[3]),
	.datab(seg1_reg[0]),
	.datac(seg1_reg[2]),
	.datad(seg1_reg[1]),
	.cin(gnd),
	.combout(\seg_inst|seg~146_combout ),
	.cout());
// synopsys translate_off
defparam \seg_inst|seg~146 .lut_mask = 16'hA120;
defparam \seg_inst|seg~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N20
fiftyfivenm_lcell_comb \seg_inst|seg~147 (
// Equation(s):
// \seg_inst|seg~147_combout  = (seg1_reg[1] & ((seg1_reg[0] & ((seg1_reg[2]))) # (!seg1_reg[0] & (seg1_reg[3] & !seg1_reg[2])))) # (!seg1_reg[1] & (!seg1_reg[3] & (seg1_reg[0] $ (seg1_reg[2]))))

	.dataa(seg1_reg[3]),
	.datab(seg1_reg[0]),
	.datac(seg1_reg[2]),
	.datad(seg1_reg[1]),
	.cin(gnd),
	.combout(\seg_inst|seg~147_combout ),
	.cout());
// synopsys translate_off
defparam \seg_inst|seg~147 .lut_mask = 16'hC214;
defparam \seg_inst|seg~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N14
fiftyfivenm_lcell_comb \seg_inst|seg~148 (
// Equation(s):
// \seg_inst|seg~148_combout  = (seg1_reg[1] & (!seg1_reg[3] & (seg1_reg[0]))) # (!seg1_reg[1] & ((seg1_reg[2] & (!seg1_reg[3])) # (!seg1_reg[2] & ((seg1_reg[0])))))

	.dataa(seg1_reg[3]),
	.datab(seg1_reg[0]),
	.datac(seg1_reg[2]),
	.datad(seg1_reg[1]),
	.cin(gnd),
	.combout(\seg_inst|seg~148_combout ),
	.cout());
// synopsys translate_off
defparam \seg_inst|seg~148 .lut_mask = 16'h445C;
defparam \seg_inst|seg~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N4
fiftyfivenm_lcell_comb \seg_inst|seg~149 (
// Equation(s):
// \seg_inst|seg~149_combout  = (seg1_reg[0] & (seg1_reg[3] $ (((seg1_reg[1]) # (!seg1_reg[2]))))) # (!seg1_reg[0] & (!seg1_reg[3] & (!seg1_reg[2] & seg1_reg[1])))

	.dataa(seg1_reg[3]),
	.datab(seg1_reg[0]),
	.datac(seg1_reg[2]),
	.datad(seg1_reg[1]),
	.cin(gnd),
	.combout(\seg_inst|seg~149_combout ),
	.cout());
// synopsys translate_off
defparam \seg_inst|seg~149 .lut_mask = 16'h4584;
defparam \seg_inst|seg~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N30
fiftyfivenm_lcell_comb \seg_inst|seg~150 (
// Equation(s):
// \seg_inst|seg~150_combout  = (seg1_reg[0] & ((seg1_reg[3]) # (seg1_reg[2] $ (seg1_reg[1])))) # (!seg1_reg[0] & ((seg1_reg[1]) # (seg1_reg[2] $ (seg1_reg[3]))))

	.dataa(seg1_reg[0]),
	.datab(seg1_reg[2]),
	.datac(seg1_reg[3]),
	.datad(seg1_reg[1]),
	.cin(gnd),
	.combout(\seg_inst|seg~150_combout ),
	.cout());
// synopsys translate_off
defparam \seg_inst|seg~150 .lut_mask = 16'hF7BC;
defparam \seg_inst|seg~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N24
fiftyfivenm_lcell_comb \seg_inst|seg~151 (
// Equation(s):
// \seg_inst|seg~151_combout  = (seg2_reg[3] & (seg2_reg[0] & (seg2_reg[2] $ (seg2_reg[1])))) # (!seg2_reg[3] & (!seg2_reg[1] & (seg2_reg[2] $ (seg2_reg[0]))))

	.dataa(seg2_reg[3]),
	.datab(seg2_reg[2]),
	.datac(seg2_reg[0]),
	.datad(seg2_reg[1]),
	.cin(gnd),
	.combout(\seg_inst|seg~151_combout ),
	.cout());
// synopsys translate_off
defparam \seg_inst|seg~151 .lut_mask = 16'h2094;
defparam \seg_inst|seg~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N18
fiftyfivenm_lcell_comb \seg_inst|seg~152 (
// Equation(s):
// \seg_inst|seg~152_combout  = (seg2_reg[3] & ((seg2_reg[0] & ((seg2_reg[1]))) # (!seg2_reg[0] & (seg2_reg[2])))) # (!seg2_reg[3] & (seg2_reg[2] & (seg2_reg[0] $ (seg2_reg[1]))))

	.dataa(seg2_reg[3]),
	.datab(seg2_reg[2]),
	.datac(seg2_reg[0]),
	.datad(seg2_reg[1]),
	.cin(gnd),
	.combout(\seg_inst|seg~152_combout ),
	.cout());
// synopsys translate_off
defparam \seg_inst|seg~152 .lut_mask = 16'hAC48;
defparam \seg_inst|seg~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N4
fiftyfivenm_lcell_comb \seg_inst|seg~153 (
// Equation(s):
// \seg_inst|seg~153_combout  = (seg2_reg[3] & (seg2_reg[2] & ((seg2_reg[1]) # (!seg2_reg[0])))) # (!seg2_reg[3] & (!seg2_reg[2] & (!seg2_reg[0] & seg2_reg[1])))

	.dataa(seg2_reg[3]),
	.datab(seg2_reg[2]),
	.datac(seg2_reg[0]),
	.datad(seg2_reg[1]),
	.cin(gnd),
	.combout(\seg_inst|seg~153_combout ),
	.cout());
// synopsys translate_off
defparam \seg_inst|seg~153 .lut_mask = 16'h8908;
defparam \seg_inst|seg~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N22
fiftyfivenm_lcell_comb \seg_inst|seg~154 (
// Equation(s):
// \seg_inst|seg~154_combout  = (seg2_reg[1] & ((seg2_reg[2] & ((seg2_reg[0]))) # (!seg2_reg[2] & (seg2_reg[3] & !seg2_reg[0])))) # (!seg2_reg[1] & (!seg2_reg[3] & (seg2_reg[2] $ (seg2_reg[0]))))

	.dataa(seg2_reg[3]),
	.datab(seg2_reg[2]),
	.datac(seg2_reg[0]),
	.datad(seg2_reg[1]),
	.cin(gnd),
	.combout(\seg_inst|seg~154_combout ),
	.cout());
// synopsys translate_off
defparam \seg_inst|seg~154 .lut_mask = 16'hC214;
defparam \seg_inst|seg~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N0
fiftyfivenm_lcell_comb \seg_inst|seg~155 (
// Equation(s):
// \seg_inst|seg~155_combout  = (seg2_reg[1] & (!seg2_reg[3] & ((seg2_reg[0])))) # (!seg2_reg[1] & ((seg2_reg[2] & (!seg2_reg[3])) # (!seg2_reg[2] & ((seg2_reg[0])))))

	.dataa(seg2_reg[3]),
	.datab(seg2_reg[2]),
	.datac(seg2_reg[0]),
	.datad(seg2_reg[1]),
	.cin(gnd),
	.combout(\seg_inst|seg~155_combout ),
	.cout());
// synopsys translate_off
defparam \seg_inst|seg~155 .lut_mask = 16'h5074;
defparam \seg_inst|seg~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N10
fiftyfivenm_lcell_comb \seg_inst|seg~156 (
// Equation(s):
// \seg_inst|seg~156_combout  = (seg2_reg[2] & (seg2_reg[0] & (seg2_reg[3] $ (seg2_reg[1])))) # (!seg2_reg[2] & (!seg2_reg[3] & ((seg2_reg[0]) # (seg2_reg[1]))))

	.dataa(seg2_reg[3]),
	.datab(seg2_reg[2]),
	.datac(seg2_reg[0]),
	.datad(seg2_reg[1]),
	.cin(gnd),
	.combout(\seg_inst|seg~156_combout ),
	.cout());
// synopsys translate_off
defparam \seg_inst|seg~156 .lut_mask = 16'h5190;
defparam \seg_inst|seg~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N28
fiftyfivenm_lcell_comb \seg_inst|seg~157 (
// Equation(s):
// \seg_inst|seg~157_combout  = (seg2_reg[0] & ((seg2_reg[3]) # (seg2_reg[2] $ (seg2_reg[1])))) # (!seg2_reg[0] & ((seg2_reg[1]) # (seg2_reg[3] $ (seg2_reg[2]))))

	.dataa(seg2_reg[3]),
	.datab(seg2_reg[2]),
	.datac(seg2_reg[0]),
	.datad(seg2_reg[1]),
	.cin(gnd),
	.combout(\seg_inst|seg~157_combout ),
	.cout());
// synopsys translate_off
defparam \seg_inst|seg~157 .lut_mask = 16'hBFE6;
defparam \seg_inst|seg~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y11_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~GND~combout ),
	.par_en(vcc),
	.xe_ye(\~GND~combout ),
	.se(\~GND~combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X10_Y24_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

endmodule
