```verilog
module top_module( output one );

    // Drive the output high
    assign one = 1'b1;

endmodule
```