<stg><name>runBench</name>


<trans_list>

<trans id="90" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="rw_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="1" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="rw_read" val="1"/>
<literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="1" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="rw_read" val="1"/>
<literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="10" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="icmp_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="27" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %counterCmd1, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 11184808, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2 %rw_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %rw

]]></Node>
<StgValue><ssdm name="rw_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %dataNum_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataNum

]]></Node>
<StgValue><ssdm name="dataNum_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %mem_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mem

]]></Node>
<StgValue><ssdm name="mem_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:5 %br_ln33 = br i1 %rw_read, void %if.then4, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rw_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
if.then4:0 %shl_ln = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %dataNum_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rw_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="35">
<![CDATA[
if.then4:1 %sext_ln1069_2 = sext i35 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln1069_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rw_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then4:2 %add_ln1069 = add i64 %sext_ln1069_2, i64 %mem_read

]]></Node>
<StgValue><ssdm name="add_ln1069"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rw_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then4:3 %trunc_ln1069_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln1069, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1069_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rw_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %counterCmd1, i64 0

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rw_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:1 %icmp_ln17 = icmp_sgt  i32 %dataNum_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rw_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then:2 %br_ln17 = br i1 %icmp_ln17, void %_Z9writeDataP7ap_uintILi48EEi.exit, void %for.body.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="61">
<![CDATA[
if.then4:4 %sext_ln1069_1 = sext i61 %trunc_ln1069_1

]]></Node>
<StgValue><ssdm name="sext_ln1069_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then4:5 %gmem_addr = getelementptr i64 %gmem, i64 %sext_ln1069_1

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then4:6 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then4:6 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="45" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then4:6 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="46" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then4:6 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="47" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then4:6 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="48" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then4:6 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="49" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then4:6 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="50" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then4:7 %gmem_addr_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="51" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="48" op_0_bw="64">
<![CDATA[
if.then4:8 %trunc_ln1069 = trunc i64 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln1069"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="52" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="48" op_0_bw="32">
<![CDATA[
if.then4:9 %sext_ln1069 = sext i32 %dataNum_read

]]></Node>
<StgValue><ssdm name="sext_ln1069"/></StgValue>
</operation>

<operation id="53" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="48" op_1_bw="48">
<![CDATA[
if.then4:10 %icmp_ln1069 = icmp_eq  i48 %trunc_ln1069, i48 %sext_ln1069

]]></Node>
<StgValue><ssdm name="icmp_ln1069"/></StgValue>
</operation>

<operation id="54" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then4:11 %br_ln38 = br i1 %icmp_ln1069, void %if.then5, void %if.end

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="55" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then5:0 %icmp_ln17_1 = icmp_sgt  i32 %dataNum_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln17_1"/></StgValue>
</operation>

<operation id="56" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then5:1 %br_ln17 = br i1 %icmp_ln17_1, void %_Z9writeDataP7ap_uintILi48EEi.exit15, void %for.body.lr.ph.i6

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="57" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="icmp_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.lr.ph.i6:1 %trunc_ln17_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %mem_read, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln17_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="58" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="31" op_0_bw="32">
<![CDATA[
for.body.lr.ph.i6:0 %trunc_ln17_2 = trunc i32 %dataNum_read

]]></Node>
<StgValue><ssdm name="trunc_ln17_2"/></StgValue>
</operation>

<operation id="59" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="61">
<![CDATA[
for.body.lr.ph.i6:2 %sext_ln17_1 = sext i61 %trunc_ln17_1

]]></Node>
<StgValue><ssdm name="sext_ln17_1"/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.lr.ph.i6:3 %gmem_addr_2 = getelementptr i64 %gmem, i64 %sext_ln17_1

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="61" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body.lr.ph.i6:4 %empty_25 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %gmem_addr_2, i32 %dataNum_read

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="62" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="61" op_3_bw="31" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.body.lr.ph.i6:5 %call_ln17 = call void @runBench_Pipeline_dataWrite1, i64 %gmem, i61 %trunc_ln17_1, i31 %trunc_ln17_2

]]></Node>
<StgValue><ssdm name="call_ln17"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="63" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="61" op_3_bw="31" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.body.lr.ph.i6:5 %call_ln17 = call void @runBench_Pipeline_dataWrite1, i64 %gmem, i61 %trunc_ln17_1, i31 %trunc_ln17_2

]]></Node>
<StgValue><ssdm name="call_ln17"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="64" st_id="14" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.body.lr.ph.i6:6 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="65" st_id="15" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.body.lr.ph.i6:6 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="66" st_id="16" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.body.lr.ph.i6:6 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="67" st_id="17" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.body.lr.ph.i6:6 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="68" st_id="18" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="icmp_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.body.lr.ph.i6:6 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="69" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="icmp_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
for.body.lr.ph.i6:7 %br_ln41 = br void %_Z9writeDataP7ap_uintILi48EEi.exit15

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="70" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
_Z9writeDataP7ap_uintILi48EEi.exit15:0 %br_ln41 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="71" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %counterCmd1, i64 0

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="72" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rw_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
if.end:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %counterCmd1, i64 1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="73" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="rw_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
if.end:2 %br_ln0 = br void %if.end9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="74" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0">
<![CDATA[
if.end9:0 %ret_ln46 = ret

]]></Node>
<StgValue><ssdm name="ret_ln46"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="75" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.lr.ph.i:1 %trunc_ln1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %mem_read, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="76" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="61">
<![CDATA[
for.body.lr.ph.i:2 %sext_ln17 = sext i61 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln17"/></StgValue>
</operation>

<operation id="77" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.lr.ph.i:3 %gmem_addr_1 = getelementptr i64 %gmem, i64 %sext_ln17

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="78" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body.lr.ph.i:4 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %gmem_addr_1, i32 %dataNum_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="79" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="31" op_0_bw="32">
<![CDATA[
for.body.lr.ph.i:0 %trunc_ln17 = trunc i32 %dataNum_read

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="80" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="61" op_3_bw="31" op_4_bw="0">
<![CDATA[
for.body.lr.ph.i:5 %call_ln17 = call void @runBench_Pipeline_dataWrite, i64 %gmem, i61 %trunc_ln1, i31 %trunc_ln17

]]></Node>
<StgValue><ssdm name="call_ln17"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="81" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="61" op_3_bw="31" op_4_bw="0">
<![CDATA[
for.body.lr.ph.i:5 %call_ln17 = call void @runBench_Pipeline_dataWrite, i64 %gmem, i61 %trunc_ln1, i31 %trunc_ln17

]]></Node>
<StgValue><ssdm name="call_ln17"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="82" st_id="23" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.body.lr.ph.i:6 %empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="83" st_id="24" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.body.lr.ph.i:6 %empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="84" st_id="25" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.body.lr.ph.i:6 %empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="85" st_id="26" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.body.lr.ph.i:6 %empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="86" st_id="27" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.body.lr.ph.i:6 %empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="87" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
for.body.lr.ph.i:7 %br_ln174 = br void %_Z9writeDataP7ap_uintILi48EEi.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="88" st_id="27" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
_Z9writeDataP7ap_uintILi48EEi.exit:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %counterCmd1, i64 1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="89" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
_Z9writeDataP7ap_uintILi48EEi.exit:1 %br_ln37 = br void %if.end9

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="123" name="gmem" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="124" name="mem" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mem"/></StgValue>
</port>
<port id="125" name="counterCmd1" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="counterCmd1"/></StgValue>
</port>
<port id="126" name="dataNum" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="dataNum"/></StgValue>
</port>
<port id="127" name="rw" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rw"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="129" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="128" toId="28">
</dataflow>
<dataflow id="130" from="counterCmd1" to="specinterface_ln0" fromId="125" toId="28">
</dataflow>
<dataflow id="132" from="empty_13" to="specinterface_ln0" fromId="131" toId="28">
</dataflow>
<dataflow id="134" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="28">
</dataflow>
<dataflow id="135" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="28">
</dataflow>
<dataflow id="137" from="empty_0" to="specinterface_ln0" fromId="136" toId="28">
</dataflow>
<dataflow id="138" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="28">
</dataflow>
<dataflow id="139" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="28">
</dataflow>
<dataflow id="140" from="empty_0" to="specinterface_ln0" fromId="136" toId="28">
</dataflow>
<dataflow id="141" from="empty_0" to="specinterface_ln0" fromId="136" toId="28">
</dataflow>
<dataflow id="142" from="empty_0" to="specinterface_ln0" fromId="136" toId="28">
</dataflow>
<dataflow id="143" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="28">
</dataflow>
<dataflow id="144" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="28">
</dataflow>
<dataflow id="145" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="28">
</dataflow>
<dataflow id="146" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="28">
</dataflow>
<dataflow id="147" from="empty_0" to="specinterface_ln0" fromId="136" toId="28">
</dataflow>
<dataflow id="148" from="empty_0" to="specinterface_ln0" fromId="136" toId="28">
</dataflow>
<dataflow id="150" from="StgValue_149" to="specinterface_ln0" fromId="149" toId="28">
</dataflow>
<dataflow id="151" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="28">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="128" toId="29">
</dataflow>
<dataflow id="153" from="gmem" to="specinterface_ln0" fromId="123" toId="29">
</dataflow>
<dataflow id="155" from="empty" to="specinterface_ln0" fromId="154" toId="29">
</dataflow>
<dataflow id="156" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="29">
</dataflow>
<dataflow id="157" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="29">
</dataflow>
<dataflow id="158" from="empty_0" to="specinterface_ln0" fromId="136" toId="29">
</dataflow>
<dataflow id="159" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="29">
</dataflow>
<dataflow id="161" from="StgValue_160" to="specinterface_ln0" fromId="160" toId="29">
</dataflow>
<dataflow id="163" from="empty_1" to="specinterface_ln0" fromId="162" toId="29">
</dataflow>
<dataflow id="165" from="empty_2" to="specinterface_ln0" fromId="164" toId="29">
</dataflow>
<dataflow id="166" from="empty_0" to="specinterface_ln0" fromId="136" toId="29">
</dataflow>
<dataflow id="168" from="StgValue_167" to="specinterface_ln0" fromId="167" toId="29">
</dataflow>
<dataflow id="169" from="StgValue_167" to="specinterface_ln0" fromId="167" toId="29">
</dataflow>
<dataflow id="170" from="StgValue_167" to="specinterface_ln0" fromId="167" toId="29">
</dataflow>
<dataflow id="171" from="StgValue_167" to="specinterface_ln0" fromId="167" toId="29">
</dataflow>
<dataflow id="172" from="empty_0" to="specinterface_ln0" fromId="136" toId="29">
</dataflow>
<dataflow id="173" from="empty_0" to="specinterface_ln0" fromId="136" toId="29">
</dataflow>
<dataflow id="174" from="StgValue_149" to="specinterface_ln0" fromId="149" toId="29">
</dataflow>
<dataflow id="175" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="29">
</dataflow>
<dataflow id="177" from="_ssdm_op_Read.ap_auto.i1" to="rw_read" fromId="176" toId="30">
</dataflow>
<dataflow id="178" from="rw" to="rw_read" fromId="127" toId="30">
</dataflow>
<dataflow id="180" from="_ssdm_op_Read.ap_auto.i32" to="dataNum_read" fromId="179" toId="31">
</dataflow>
<dataflow id="181" from="dataNum" to="dataNum_read" fromId="126" toId="31">
</dataflow>
<dataflow id="183" from="_ssdm_op_Read.ap_auto.i64" to="mem_read" fromId="182" toId="32">
</dataflow>
<dataflow id="184" from="mem" to="mem_read" fromId="124" toId="32">
</dataflow>
<dataflow id="185" from="rw_read" to="br_ln33" fromId="30" toId="33">
</dataflow>
<dataflow id="187" from="_ssdm_op_BitConcatenate.i35.i32.i3" to="shl_ln" fromId="186" toId="34">
</dataflow>
<dataflow id="188" from="dataNum_read" to="shl_ln" fromId="31" toId="34">
</dataflow>
<dataflow id="190" from="StgValue_189" to="shl_ln" fromId="189" toId="34">
</dataflow>
<dataflow id="191" from="shl_ln" to="sext_ln1069_2" fromId="34" toId="35">
</dataflow>
<dataflow id="192" from="sext_ln1069_2" to="add_ln1069" fromId="35" toId="36">
</dataflow>
<dataflow id="193" from="mem_read" to="add_ln1069" fromId="32" toId="36">
</dataflow>
<dataflow id="195" from="_ssdm_op_PartSelect.i61.i64.i32.i32" to="trunc_ln1069_1" fromId="194" toId="37">
</dataflow>
<dataflow id="196" from="add_ln1069" to="trunc_ln1069_1" fromId="36" toId="37">
</dataflow>
<dataflow id="198" from="StgValue_197" to="trunc_ln1069_1" fromId="197" toId="37">
</dataflow>
<dataflow id="200" from="StgValue_199" to="trunc_ln1069_1" fromId="199" toId="37">
</dataflow>
<dataflow id="202" from="_ssdm_op_Write.ap_fifo.volatile.i64P0A" to="write_ln174" fromId="201" toId="38">
</dataflow>
<dataflow id="203" from="counterCmd1" to="write_ln174" fromId="125" toId="38">
</dataflow>
<dataflow id="205" from="StgValue_204" to="write_ln174" fromId="204" toId="38">
</dataflow>
<dataflow id="206" from="dataNum_read" to="icmp_ln17" fromId="31" toId="39">
</dataflow>
<dataflow id="207" from="StgValue_133" to="icmp_ln17" fromId="133" toId="39">
</dataflow>
<dataflow id="208" from="icmp_ln17" to="br_ln17" fromId="39" toId="40">
</dataflow>
<dataflow id="209" from="trunc_ln1069_1" to="sext_ln1069_1" fromId="37" toId="41">
</dataflow>
<dataflow id="210" from="gmem" to="gmem_addr" fromId="123" toId="42">
</dataflow>
<dataflow id="211" from="sext_ln1069_1" to="gmem_addr" fromId="41" toId="42">
</dataflow>
<dataflow id="213" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem_load_req" fromId="212" toId="43">
</dataflow>
<dataflow id="214" from="gmem_addr" to="gmem_load_req" fromId="42" toId="43">
</dataflow>
<dataflow id="216" from="StgValue_215" to="gmem_load_req" fromId="215" toId="43">
</dataflow>
<dataflow id="217" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem_load_req" fromId="212" toId="44">
</dataflow>
<dataflow id="218" from="gmem_addr" to="gmem_load_req" fromId="42" toId="44">
</dataflow>
<dataflow id="219" from="StgValue_215" to="gmem_load_req" fromId="215" toId="44">
</dataflow>
<dataflow id="220" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem_load_req" fromId="212" toId="45">
</dataflow>
<dataflow id="221" from="gmem_addr" to="gmem_load_req" fromId="42" toId="45">
</dataflow>
<dataflow id="222" from="StgValue_215" to="gmem_load_req" fromId="215" toId="45">
</dataflow>
<dataflow id="223" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem_load_req" fromId="212" toId="46">
</dataflow>
<dataflow id="224" from="gmem_addr" to="gmem_load_req" fromId="42" toId="46">
</dataflow>
<dataflow id="225" from="StgValue_215" to="gmem_load_req" fromId="215" toId="46">
</dataflow>
<dataflow id="226" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem_load_req" fromId="212" toId="47">
</dataflow>
<dataflow id="227" from="gmem_addr" to="gmem_load_req" fromId="42" toId="47">
</dataflow>
<dataflow id="228" from="StgValue_215" to="gmem_load_req" fromId="215" toId="47">
</dataflow>
<dataflow id="229" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem_load_req" fromId="212" toId="48">
</dataflow>
<dataflow id="230" from="gmem_addr" to="gmem_load_req" fromId="42" toId="48">
</dataflow>
<dataflow id="231" from="StgValue_215" to="gmem_load_req" fromId="215" toId="48">
</dataflow>
<dataflow id="232" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem_load_req" fromId="212" toId="49">
</dataflow>
<dataflow id="233" from="gmem_addr" to="gmem_load_req" fromId="42" toId="49">
</dataflow>
<dataflow id="234" from="StgValue_215" to="gmem_load_req" fromId="215" toId="49">
</dataflow>
<dataflow id="236" from="_ssdm_op_Read.m_axi.i64P1A" to="gmem_addr_read" fromId="235" toId="50">
</dataflow>
<dataflow id="237" from="gmem_addr" to="gmem_addr_read" fromId="42" toId="50">
</dataflow>
<dataflow id="238" from="gmem_addr_read" to="trunc_ln1069" fromId="50" toId="51">
</dataflow>
<dataflow id="239" from="dataNum_read" to="sext_ln1069" fromId="31" toId="52">
</dataflow>
<dataflow id="240" from="trunc_ln1069" to="icmp_ln1069" fromId="51" toId="53">
</dataflow>
<dataflow id="241" from="sext_ln1069" to="icmp_ln1069" fromId="52" toId="53">
</dataflow>
<dataflow id="242" from="icmp_ln1069" to="br_ln38" fromId="53" toId="54">
</dataflow>
<dataflow id="243" from="dataNum_read" to="icmp_ln17_1" fromId="31" toId="55">
</dataflow>
<dataflow id="244" from="StgValue_133" to="icmp_ln17_1" fromId="133" toId="55">
</dataflow>
<dataflow id="245" from="icmp_ln17_1" to="br_ln17" fromId="55" toId="56">
</dataflow>
<dataflow id="246" from="_ssdm_op_PartSelect.i61.i64.i32.i32" to="trunc_ln17_1" fromId="194" toId="57">
</dataflow>
<dataflow id="247" from="mem_read" to="trunc_ln17_1" fromId="32" toId="57">
</dataflow>
<dataflow id="248" from="StgValue_197" to="trunc_ln17_1" fromId="197" toId="57">
</dataflow>
<dataflow id="249" from="StgValue_199" to="trunc_ln17_1" fromId="199" toId="57">
</dataflow>
<dataflow id="250" from="dataNum_read" to="trunc_ln17_2" fromId="31" toId="58">
</dataflow>
<dataflow id="251" from="trunc_ln17_1" to="sext_ln17_1" fromId="57" toId="59">
</dataflow>
<dataflow id="252" from="gmem" to="gmem_addr_2" fromId="123" toId="60">
</dataflow>
<dataflow id="253" from="sext_ln17_1" to="gmem_addr_2" fromId="59" toId="60">
</dataflow>
<dataflow id="255" from="_ssdm_op_WriteReq.m_axi.p1i64" to="empty_25" fromId="254" toId="61">
</dataflow>
<dataflow id="256" from="gmem_addr_2" to="empty_25" fromId="60" toId="61">
</dataflow>
<dataflow id="257" from="dataNum_read" to="empty_25" fromId="31" toId="61">
</dataflow>
<dataflow id="259" from="runBench_Pipeline_dataWrite1" to="call_ln17" fromId="258" toId="62">
</dataflow>
<dataflow id="260" from="gmem" to="call_ln17" fromId="123" toId="62">
</dataflow>
<dataflow id="261" from="trunc_ln17_1" to="call_ln17" fromId="57" toId="62">
</dataflow>
<dataflow id="262" from="trunc_ln17_2" to="call_ln17" fromId="58" toId="62">
</dataflow>
<dataflow id="263" from="runBench_Pipeline_dataWrite1" to="call_ln17" fromId="258" toId="63">
</dataflow>
<dataflow id="264" from="gmem" to="call_ln17" fromId="123" toId="63">
</dataflow>
<dataflow id="265" from="trunc_ln17_1" to="call_ln17" fromId="57" toId="63">
</dataflow>
<dataflow id="266" from="trunc_ln17_2" to="call_ln17" fromId="58" toId="63">
</dataflow>
<dataflow id="268" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_26" fromId="267" toId="64">
</dataflow>
<dataflow id="269" from="gmem_addr_2" to="empty_26" fromId="60" toId="64">
</dataflow>
<dataflow id="270" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_26" fromId="267" toId="65">
</dataflow>
<dataflow id="271" from="gmem_addr_2" to="empty_26" fromId="60" toId="65">
</dataflow>
<dataflow id="272" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_26" fromId="267" toId="66">
</dataflow>
<dataflow id="273" from="gmem_addr_2" to="empty_26" fromId="60" toId="66">
</dataflow>
<dataflow id="274" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_26" fromId="267" toId="67">
</dataflow>
<dataflow id="275" from="gmem_addr_2" to="empty_26" fromId="60" toId="67">
</dataflow>
<dataflow id="276" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_26" fromId="267" toId="68">
</dataflow>
<dataflow id="277" from="gmem_addr_2" to="empty_26" fromId="60" toId="68">
</dataflow>
<dataflow id="278" from="_ssdm_op_Write.ap_fifo.volatile.i64P0A" to="write_ln174" fromId="201" toId="71">
</dataflow>
<dataflow id="279" from="counterCmd1" to="write_ln174" fromId="125" toId="71">
</dataflow>
<dataflow id="280" from="StgValue_204" to="write_ln174" fromId="204" toId="71">
</dataflow>
<dataflow id="281" from="_ssdm_op_Write.ap_fifo.volatile.i64P0A" to="write_ln174" fromId="201" toId="72">
</dataflow>
<dataflow id="282" from="counterCmd1" to="write_ln174" fromId="125" toId="72">
</dataflow>
<dataflow id="284" from="StgValue_283" to="write_ln174" fromId="283" toId="72">
</dataflow>
<dataflow id="285" from="_ssdm_op_PartSelect.i61.i64.i32.i32" to="trunc_ln1" fromId="194" toId="75">
</dataflow>
<dataflow id="286" from="mem_read" to="trunc_ln1" fromId="32" toId="75">
</dataflow>
<dataflow id="287" from="StgValue_197" to="trunc_ln1" fromId="197" toId="75">
</dataflow>
<dataflow id="288" from="StgValue_199" to="trunc_ln1" fromId="199" toId="75">
</dataflow>
<dataflow id="289" from="trunc_ln1" to="sext_ln17" fromId="75" toId="76">
</dataflow>
<dataflow id="290" from="gmem" to="gmem_addr_1" fromId="123" toId="77">
</dataflow>
<dataflow id="291" from="sext_ln17" to="gmem_addr_1" fromId="76" toId="77">
</dataflow>
<dataflow id="292" from="_ssdm_op_WriteReq.m_axi.p1i64" to="empty" fromId="254" toId="78">
</dataflow>
<dataflow id="293" from="gmem_addr_1" to="empty" fromId="77" toId="78">
</dataflow>
<dataflow id="294" from="dataNum_read" to="empty" fromId="31" toId="78">
</dataflow>
<dataflow id="295" from="dataNum_read" to="trunc_ln17" fromId="31" toId="79">
</dataflow>
<dataflow id="297" from="runBench_Pipeline_dataWrite" to="call_ln17" fromId="296" toId="80">
</dataflow>
<dataflow id="298" from="gmem" to="call_ln17" fromId="123" toId="80">
</dataflow>
<dataflow id="299" from="trunc_ln1" to="call_ln17" fromId="75" toId="80">
</dataflow>
<dataflow id="300" from="trunc_ln17" to="call_ln17" fromId="79" toId="80">
</dataflow>
<dataflow id="301" from="runBench_Pipeline_dataWrite" to="call_ln17" fromId="296" toId="81">
</dataflow>
<dataflow id="302" from="gmem" to="call_ln17" fromId="123" toId="81">
</dataflow>
<dataflow id="303" from="trunc_ln1" to="call_ln17" fromId="75" toId="81">
</dataflow>
<dataflow id="304" from="trunc_ln17" to="call_ln17" fromId="79" toId="81">
</dataflow>
<dataflow id="305" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_24" fromId="267" toId="82">
</dataflow>
<dataflow id="306" from="gmem_addr_1" to="empty_24" fromId="77" toId="82">
</dataflow>
<dataflow id="307" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_24" fromId="267" toId="83">
</dataflow>
<dataflow id="308" from="gmem_addr_1" to="empty_24" fromId="77" toId="83">
</dataflow>
<dataflow id="309" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_24" fromId="267" toId="84">
</dataflow>
<dataflow id="310" from="gmem_addr_1" to="empty_24" fromId="77" toId="84">
</dataflow>
<dataflow id="311" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_24" fromId="267" toId="85">
</dataflow>
<dataflow id="312" from="gmem_addr_1" to="empty_24" fromId="77" toId="85">
</dataflow>
<dataflow id="313" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_24" fromId="267" toId="86">
</dataflow>
<dataflow id="314" from="gmem_addr_1" to="empty_24" fromId="77" toId="86">
</dataflow>
<dataflow id="315" from="_ssdm_op_Write.ap_fifo.volatile.i64P0A" to="write_ln174" fromId="201" toId="88">
</dataflow>
<dataflow id="316" from="counterCmd1" to="write_ln174" fromId="125" toId="88">
</dataflow>
<dataflow id="317" from="StgValue_283" to="write_ln174" fromId="283" toId="88">
</dataflow>
<dataflow id="318" from="rw_read" to="StgValue_1" fromId="30" toId="1">
</dataflow>
<dataflow id="319" from="icmp_ln1069" to="StgValue_10" fromId="53" toId="10">
</dataflow>
<dataflow id="320" from="icmp_ln17_1" to="StgValue_10" fromId="55" toId="10">
</dataflow>
<dataflow id="321" from="icmp_ln1069" to="StgValue_18" fromId="53" toId="18">
</dataflow>
<dataflow id="322" from="icmp_ln17_1" to="StgValue_18" fromId="55" toId="18">
</dataflow>
<dataflow id="323" from="rw_read" to="StgValue_19" fromId="30" toId="19">
</dataflow>
<dataflow id="324" from="icmp_ln17" to="StgValue_27" fromId="39" toId="27">
</dataflow>
<dataflow id="325" from="icmp_ln17" to="StgValue_1" fromId="39" toId="1">
</dataflow>
</dataflows>


</stg>
