0.6
2018.3
Dec  7 2018
00:33:28
D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ip/design_1_ALU_0_0/sim/design_1_ALU_0_0.v,1598925563,verilog,,D:/CPU/CPU_1/CPU_1.srcs/sources_1/bd/CPU/IM/IM.srcs/sources_1/new/IM.v,,design_1_ALU_0_0,,,,,,,,
D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ip/design_1_ALU_control_0_0/sim/design_1_ALU_control_0_0.v,1598925563,verilog,,D:/CPU/CPU_1/CPU_1.srcs/sources_1/bd/CPU/ALU/ALU.srcs/sources_1/new/ALU.v,,design_1_ALU_control_0_0,,,,,,,,
D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ip/design_1_IM_0_0/sim/design_1_IM_0_0.v,1598925563,verilog,,D:/CPU/CPU_1/CPU_1.srcs/sources_1/bd/CPU/PC/PC.srcs/sources_1/new/PC.v,,design_1_IM_0_0,,,,,,,,
D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ip/design_1_MUX_addr_0_0/sim/design_1_MUX_addr_0_0.v,1598927246,verilog,,D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ipshared/675e/project_1.srcs/sources_1/new/MUX_sign_extend_data.v,,design_1_MUX_addr_0_0,,,,,,,,
D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ip/design_1_MUX_data_choice_0_1/sim/design_1_MUX_data_choice_0_1.v,1598928131,verilog,,D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ipshared/ff80/src/control.v,,design_1_MUX_data_choice_0_1,,,,,,,,
D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ip/design_1_MUX_sign_extend_data_0_0/sim/design_1_MUX_sign_extend_data_0_0.v,1598928131,verilog,,D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ipshared/1543/project_1.srcs/sources_1/new/MUX_addr_choice.v,,design_1_MUX_sign_extend_data_0_0,,,,,,,,
D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ip/design_1_PC_0_0/sim/design_1_PC_0_0.v,1598925564,verilog,,D:/CPU/CPU_1/CPU_1.srcs/sources_1/bd/CPU/sign_extend/sign_extend.srcs/sources_1/new/sign_extend.v,,design_1_PC_0_0,,,,,,,,
D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ip/design_1_Registers_0_0/sim/design_1_Registers_0_0.v,1599123039,verilog,,D:/CPU/CPU_1/CPU_1.srcs/sim_1/new/design_1_tb.v,,design_1_Registers_0_0,,,,,,,,
D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ip/design_1_add_0_0/sim/design_1_add_0_0.v,1598929611,verilog,,D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ipshared/2ddd/project_2.srcs/sources_1/new/shifter2.v,,design_1_add_0_0,,,,,,,,
D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ip/design_1_control_0_1/sim/design_1_control_0_1.v,1598929070,verilog,,D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ipshared/ede5/project_1.srcs/sources_1/new/add.v,,design_1_control_0_1,,,,,,,,
D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ip/design_1_shifter2_0_0/sim/design_1_shifter2_0_0.v,1598929612,verilog,,D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ipshared/d9a8/Registers.srcs/sources_1/new/Registers.v,,design_1_shifter2_0_0,,,,,,,,
D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ip/design_1_sign_extend_0_0/sim/design_1_sign_extend_0_0.v,1598925564,verilog,,D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/sim/design_1.v,,design_1_sign_extend_0_0,,,,,,,,
D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ipshared/1543/project_1.srcs/sources_1/new/MUX_addr_choice.v,1598928131,verilog,,D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ip/design_1_MUX_data_choice_0_1/sim/design_1_MUX_data_choice_0_1.v,,MUX_data_choice,,,,,,,,
D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ipshared/2ddd/project_2.srcs/sources_1/new/shifter2.v,1598929611,verilog,,D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ip/design_1_shifter2_0_0/sim/design_1_shifter2_0_0.v,,shifter2,,,,,,,,
D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ipshared/675e/project_1.srcs/sources_1/new/MUX_sign_extend_data.v,1598928131,verilog,,D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ip/design_1_MUX_sign_extend_data_0_0/sim/design_1_MUX_sign_extend_data_0_0.v,,MUX_sign_extend_data,,,,,,,,
D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ipshared/d321/project_1.srcs/sources_1/new/MUX_addr.v,1598927246,verilog,,D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ip/design_1_MUX_addr_0_0/sim/design_1_MUX_addr_0_0.v,,MUX_addr,,,,,,,,
D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ipshared/d9a8/Registers.srcs/sources_1/new/Registers.v,1599123039,verilog,,D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ip/design_1_Registers_0_0/sim/design_1_Registers_0_0.v,,Registers,,,,,,,,
D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ipshared/ede5/project_1.srcs/sources_1/new/add.v,1598929611,verilog,,D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ip/design_1_add_0_0/sim/design_1_add_0_0.v,,add,,,,,,,,
D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ipshared/ff80/src/control.v,1598929070,verilog,,D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ip/design_1_control_0_1/sim/design_1_control_0_1.v,,control,,,,,,,,
D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/sim/design_1.v,1599123039,verilog,,D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ipshared/d321/project_1.srcs/sources_1/new/MUX_addr.v,,design_1,,,,,,,,
D:/CPU/CPU_1/CPU_1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/CPU/CPU_1/CPU_1.srcs/sim_1/new/design_1_tb.v,1598929907,verilog,,,,design_1_tb,,,,,,,,
D:/CPU/CPU_1/CPU_1.srcs/sources_1/bd/CPU/ALU/ALU.srcs/sources_1/new/ALU.v,1598925563,verilog,,D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ip/design_1_ALU_0_0/sim/design_1_ALU_0_0.v,,ALU,,,,,,,,
D:/CPU/CPU_1/CPU_1.srcs/sources_1/bd/CPU/ALU_control/ALU_control.srcs/sources_1/new/ALU_control.v,1598925563,verilog,,D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ip/design_1_ALU_control_0_0/sim/design_1_ALU_control_0_0.v,,ALU_control,,,,,,,,
D:/CPU/CPU_1/CPU_1.srcs/sources_1/bd/CPU/IM/IM.srcs/sources_1/new/IM.v,1598925563,verilog,,D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ip/design_1_IM_0_0/sim/design_1_IM_0_0.v,,IM,,,,,,,,
D:/CPU/CPU_1/CPU_1.srcs/sources_1/bd/CPU/PC/PC.srcs/sources_1/new/PC.v,1598925564,verilog,,D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ip/design_1_PC_0_0/sim/design_1_PC_0_0.v,,PC,,,,,,,,
D:/CPU/CPU_1/CPU_1.srcs/sources_1/bd/CPU/sign_extend/sign_extend.srcs/sources_1/new/sign_extend.v,1598925564,verilog,,D:/CPU/CPU_1/CPU_1.ip_user_files/bd/design_1/ip/design_1_sign_extend_0_0/sim/design_1_sign_extend_0_0.v,,sign_extend,,,,,,,,
