# -16-bit-pipelined-ALU
This repository compares a 16-bit ALU in both pipelined and non-pipelined architectures using Verilog. It highlights how pipelining improves throughput by reducing the critical path delay, enabling higher clock frequencies and better performance.
