Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Wed Sep 16 23:11:06 2015
| Host         : zombie running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_control_sets -verbose -file PmodOLEDCtrl_control_sets_placed.rpt
| Design       : PmodOLEDCtrl
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    29 |
| Minimum Number of register sites lost to control set restrictions |    96 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           12 |
| Yes          | No                    | No                     |             222 |          105 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             130 |           54 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------+-------------------------------------------+------------------+----------------+
|  Clock Signal  |                 Enable Signal                 |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------+-------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG | Example/DELAY_COMP/current_state_reg[3]       | Example/DELAY_COMP/current_state_reg[3]_0 |                4 |              4 |
|  CLK_IBUF_BUFG | Example/after_state[110]_i_1_n_0              | Example/after_state[66]_i_1__0_n_0        |                3 |              4 |
|  CLK_IBUF_BUFG | Init/E[0]                                     | RST_IBUF                                  |                1 |              4 |
|  CLK_IBUF_BUFG | Example/temp_spi_data[5]_i_1_n_0              | Example/temp_spi_data[7]_i_1_n_0          |                1 |              4 |
|  CLK_IBUF_BUFG | Example/temp_spi_data[5]_i_1_n_0              |                                           |                3 |              4 |
|  CLK_IBUF_BUFG | Example/DELAY_COMP/current_state[27]_i_1_n_0  | RST_IBUF                                  |                2 |              5 |
|  CLK_IBUF_BUFG | Example/SPI_COMP/temp_sdo                     | Example/SPI_COMP/shift_counter[3]_i_1_n_0 |                1 |              5 |
|  CLK_IBUF_BUFG | Example/after_update_state[38]_i_1_n_0        |                                           |                3 |              5 |
|  CLK_IBUF_BUFG | Init/DELAY_COMP/current_state_reg[27]_i_1_n_0 | RST_IBUF                                  |                2 |              5 |
|  CLK_IBUF_BUFG |                                               | Init/SPI_COMP/counter[4]_i_1__0_n_0       |                1 |              5 |
|  CLK_IBUF_BUFG | Init/SPI_COMP/temp_sdo                        | Init/SPI_COMP/shift_counter[3]_i_1__0_n_0 |                1 |              5 |
|  CLK_IBUF_BUFG |                                               | Example/SPI_COMP/counter[4]_i_1_n_0       |                1 |              5 |
|  CLK_IBUF_BUFG | Example/DELAY_COMP/current_state_reg[3]       | Example/DELAY_COMP/current_state_reg[66]  |                4 |              6 |
|  CLK_IBUF_BUFG |                                               | RST_IBUF                                  |                2 |              6 |
|  CLK_IBUF_BUFG | Example/temp_addr[9]_i_1_n_0                  |                                           |                4 |              7 |
|  CLK_IBUF_BUFG | Init/temp_spi_data[7]_i_1__0_n_0              |                                           |                3 |              8 |
|  CLK_IBUF_BUFG | Example/SPI_COMP/shift_register[7]_i_1_n_0    |                                           |                3 |              8 |
|  CLK_IBUF_BUFG | Init/SPI_COMP/shift_register[7]_i_1__0_n_0    |                                           |                3 |              8 |
|  CLK_IBUF_BUFG | Example/temp_index[3]_i_1_n_0                 |                                           |                5 |             10 |
|  CLK_IBUF_BUFG | Example/DELAY_COMP/ms_counter[0]_i_1_n_0      | Example/DELAY_COMP/p_1_in[27]             |                3 |             12 |
|  CLK_IBUF_BUFG | Init/DELAY_COMP/ms_counter[0]_i_1__0_n_0      | Init/DELAY_COMP/p_1_in[27]                |                3 |             12 |
|  CLK_IBUF_BUFG |                                               |                                           |               13 |             14 |
|  CLK_IBUF_BUFG |                                               | Example/DELAY_COMP/p_1_in[27]             |                4 |             17 |
|  CLK_IBUF_BUFG | Example/temp_page[1]_i_1_n_0                  |                                           |                4 |             17 |
|  CLK_IBUF_BUFG |                                               | Init/DELAY_COMP/p_1_in[27]                |                4 |             17 |
|  CLK_IBUF_BUFG | Example/after_state[110]_i_1_n_0              |                                           |               17 |             44 |
|  CLK_IBUF_BUFG | Init/after_state[94]_i_1_n_0                  |                                           |               35 |             54 |
|  CLK_IBUF_BUFG | Example/DELAY_COMP/current_state_reg[3]       |                                           |               25 |             57 |
|  CLK_IBUF_BUFG | Init/SPI_COMP/E[0]                            | RST_IBUF                                  |               29 |             64 |
+----------------+-----------------------------------------------+-------------------------------------------+------------------+----------------+


