// Seed: 3402244566
module module_0 (
    output uwire   id_0,
    output supply0 id_1
);
  supply1 [-1 'd0 : 1] id_3, id_4, id_5;
  if (1) assign id_5 = -1;
  else wire id_6;
  ;
  assign id_1 = id_4;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    output supply1 id_2,
    input wire id_3
);
  module_0 modCall_1 (
      id_2,
      id_2
  );
  wire id_5;
  wire id_6;
  timeunit 1ps;
  generate
    logic id_7 = id_5 ? id_6 < 1 : id_1 - (1);
  endgenerate
endmodule
