/*   ==================================================================
 
     >>>>>>>>>>>>>>>>>>>>>>> COPYRIGHT NOTICE <<<<<<<<<<<<<<<<<<<<<<<<<
     ------------------------------------------------------------------
     Copyright (c) 2019-2024 by Lattice Semiconductor Corporation
     ALL RIGHTS RESERVED
     ------------------------------------------------------------------
 
       IMPORTANT: THIS FILE IS USED BY OR GENERATED BY the LATTICE PROPELâ„¢
       DEVELOPMENT SUITE, WHICH INCLUDES PROPEL BUILDER AND PROPEL SDK.
 
       Lattice grants permission to use this code pursuant to the
       terms of the Lattice Propel License Agreement.
 
     DISCLAIMER:
 
    LATTICE MAKES NO WARRANTIES ON THIS FILE OR ITS CONTENTS,
    WHETHER EXPRESSED, IMPLIED, STATUTORY,
    OR IN ANY PROVISION OF THE LATTICE PROPEL LICENSE AGREEMENT OR
    COMMUNICATION WITH LICENSEE,
    AND LATTICE SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTY OF
    MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.
    LATTICE DOES NOT WARRANT THAT THE FUNCTIONS CONTAINED HEREIN WILL MEET
    LICENSEE 'S REQUIREMENTS, OR THAT LICENSEE' S OPERATION OF ANY DEVICE,
    SOFTWARE OR SYSTEM USING THIS FILE OR ITS CONTENTS WILL BE
    UNINTERRUPTED OR ERROR FREE,
    OR THAT DEFECTS HEREIN WILL BE CORRECTED.
    LICENSEE ASSUMES RESPONSIBILITY FOR SELECTION OF MATERIALS TO ACHIEVE
    ITS INTENDED RESULTS, AND FOR THE PROPER INSTALLATION, USE,
    AND RESULTS OBTAINED THEREFROM.
    LICENSEE ASSUMES THE ENTIRE RISK OF THE FILE AND ITS CONTENTS PROVING
    DEFECTIVE OR FAILING TO PERFORM PROPERLY AND IN SUCH EVENT,
    LICENSEE SHALL ASSUME THE ENTIRE COST AND RISK OF ANY REPAIR, SERVICE,
    CORRECTION,
    OR ANY OTHER LIABILITIES OR DAMAGES CAUSED BY OR ASSOCIATED WITH THE
    SOFTWARE.IN NO EVENT SHALL LATTICE BE LIABLE TO ANY PARTY FOR DIRECT,
    INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES,
    INCLUDING LOST PROFITS,
    ARISING OUT OF THE USE OF THIS FILE OR ITS CONTENTS,
    EVEN IF LATTICE HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
    LATTICE 'S SOLE LIABILITY, AND LICENSEE' S SOLE REMEDY,
    IS SET FORTH ABOVE.
    LATTICE DOES NOT WARRANT OR REPRESENT THAT THIS FILE,
    ITS CONTENTS OR USE THEREOF DOES NOT INFRINGE ON THIRD PARTIES'
    INTELLECTUAL PROPERTY RIGHTS, INCLUDING ANY PATENT. IT IS THE USER' S
    RESPONSIBILITY TO VERIFY THE USER SOFTWARE DESIGN FOR CONSISTENCY AND
    FUNCTIONALITY THROUGH THE USE OF FORMAL SOFTWARE VALIDATION METHODS.
     ------------------------------------------------------------------
 
     ================================================================== */
 
#ifndef SYS_PLATFORM_H
#define SYS_PLATFORM_H

/* cpu mode setting */
#define INST_C_EXT
#define INST_M_EXT

#include <riscv_errors.h>
/* general info */
#define DEVICE_FAMILY "LIFCL"

/* ip instance base address */

#define CPU0_INST_NAME "cpu0_inst"
#define CPU0_INST_BASE_ADDR 0xffff0000

#define HW_VER_GPIO_INST_NAME "HW_ver_gpio_inst"
#define HW_VER_GPIO_INST_BASE_ADDR 0x40800

#define GPIO0_INST_NAME "gpio0_inst"
#define GPIO_INST_NAME GPIO0_INST_NAME
#define GPIO0_INST_BASE_ADDR 0x40000
#define GPIO_INST_BASE_ADDR GPIO0_INST_BASE_ADDR

#define LSCC_I2CM1_INST_NAME "lscc_i2cm1_inst"
#define LSCC_I2CM1_INST_BASE_ADDR 0x40c00

#define LSCC_SPIM1_INST_NAME "lscc_spim1_inst"
#define LSCC_SPIM1_INST_BASE_ADDR 0x41400

#define SYSMEM0_INST_AHBL_SLV0_MODEL_MEM_MAP_NAME "sysmem0_inst_ahbl_slv0_model_mem_map"
#define SYSMEM0_INST_AHBL_SLV0_MODEL_MEM_MAP_BASE_ADDR 0x0

#define SYSMEM0_INST_AHBL_SLV1_MODEL_MEM_MAP_NAME "sysmem0_inst_ahbl_slv1_model_mem_map"
#define SYSMEM0_INST_AHBL_SLV1_MODEL_MEM_MAP_BASE_ADDR 0x0

#define UART0_INST_NAME "uart0_inst"
#define UART0_INST_BASE_ADDR 0x40400
#define UART_INST_BASE_ADDR UART0_INST_BASE_ADDR

#define U23_CONFIG_INTF_FEEDTHROUGH_INST_NAME "u23_config_intf_feedthrough_inst"
#define U23_CONFIG_INTF_FEEDTHROUGH_INST_BASE_ADDR 0x20000

/* register test (reg_test.c) is to test the accessibility of the design by accessing the 
testable register of each IP instance, it might affect the environment during test. 
Treat this with care, it's expected to be done only once when the SOC is generated on fly, 
and make sure to disable it when developing the application firmware. */
#define REG_TEST_ENABLE 0

/* cpu0_inst parameters */
#define CPU0_INST_CACHE_ENABLE False
#define CPU0_INST_CACHE_ENV True
#define CPU0_INST_CFU_EN False
#define CPU0_INST_CFU_N_CFUS 1
#define CPU0_INST_C_EXT True
#define CPU0_INST_C_STANDALONE True
#define CPU0_INST_DCACHE_ENABLE False
#define CPU0_INST_DCACHE_RANGE_HIGH 0x00000000
#define CPU0_INST_DCACHE_RANGE_LOW 0xFFFFFFFF
#define CPU0_INST_DEBUG_ENABLE True
#define CPU0_INST_DEVICE LIFCL
#define CPU0_INST_HW_WATCHPOINT 0
#define CPU0_INST_ICACHE_ENABLE False
#define CPU0_INST_ICACHE_RANGE_HIGH 0x00000000
#define CPU0_INST_ICACHE_RANGE_LOW 0xFFFFFFFF
#define CPU0_INST_IRQ_NUM 5
#define CPU0_INST_JTAG_CHANNEL 14
#define CPU0_INST_JTAG_CHANNEL_EXTEND False
#define CPU0_INST_M_EXT True
#define CPU0_INST_M_STANDALONE True
#define CPU0_INST_PICTIMER_START_ADDR 0xFFFF0000
#define CPU0_INST_PIC_ENABLE True
#define CPU0_INST_SIMULATION False
#define CPU0_INST_SOFT_JTAG False
#define CPU0_INST_TIMER_ENABLE True

/* HW_ver_gpio_inst parameters */
#define HW_VER_GPIO_INST_GPIO_DIRS 0x00000000
#define HW_VER_GPIO_INST_LINES_NUM 32

/* gpio0_inst parameters */
#define GPIO0_INST_GPIO_DIRS 0x00000001
#define GPIO_INST_GPIO_DIRS GPIO0_INST_GPIO_DIRS
#define GPIO0_INST_LINES_NUM 2
#define GPIO_INST_LINES_NUM GPIO0_INST_LINES_NUM

/* lscc_i2cm1_inst parameters */
#define LSCC_I2CM1_INST_ACTUAL_CLOCK_FREQ 402.6845637583893
#define LSCC_I2CM1_INST_APB_ENABLE True
#define LSCC_I2CM1_INST_DESIRED_CLOCK_FREQ 400.0
#define LSCC_I2CM1_INST_FAMILY LIFCL
#define LSCC_I2CM1_INST_FIFO_DEPTH 64
#define LSCC_I2CM1_INST_FIFO_IMPL LUT
#define LSCC_I2CM1_INST_FIFO_WIDTH 8
#define LSCC_I2CM1_INST_PRESCALER 72
#define LSCC_I2CM1_INST_PRESCALER_INPUT 72
#define LSCC_I2CM1_INST_REMOVE_TRISTATE False
#define LSCC_I2CM1_INST_RX_FIFO_AF_FLAG 62
#define LSCC_I2CM1_INST_SYS_CLOCK_FREQ 60
#define LSCC_I2CM1_INST_TX_FIFO_AE_FLAG 2

/* lscc_spim1_inst parameters */
#define LSCC_SPIM1_INST_ACTUAL_CLOCK_FREQ 1.0
#define LSCC_SPIM1_INST_BB_PRIM_EN False
#define LSCC_SPIM1_INST_CPHA 0
#define LSCC_SPIM1_INST_CPOL 0
#define LSCC_SPIM1_INST_DATA_WIDTH 8
#define LSCC_SPIM1_INST_DATA_WIDTH_RESET 0
#define LSCC_SPIM1_INST_DESIRED_CLOCK_FREQ 1.0
#define LSCC_SPIM1_INST_FAMILY LIFCL
#define LSCC_SPIM1_INST_FIFO_DEPTH 256
#define LSCC_SPIM1_INST_FIFO_IMPL EBR
#define LSCC_SPIM1_INST_FIFO_WIDTH 8
#define LSCC_SPIM1_INST_INTERFACE APB
#define LSCC_SPIM1_INST_LSB_FIRST 0
#define LSCC_SPIM1_INST_ONLY_WRITE 0
#define LSCC_SPIM1_INST_PRESCALER 30
#define LSCC_SPIM1_INST_PRESCALER_INPUT 30
#define LSCC_SPIM1_INST_RX_FIFO_AF_FLAG 128
#define LSCC_SPIM1_INST_SLAVE_COUNT 1
#define LSCC_SPIM1_INST_SPI_EN 0
#define LSCC_SPIM1_INST_SPI_EN_IN False
#define LSCC_SPIM1_INST_SSNP 1
#define LSCC_SPIM1_INST_SSPOL 0x00
#define LSCC_SPIM1_INST_SYS_CLOCK_FREQ 60.0
#define LSCC_SPIM1_INST_TX_FIFO_AE_FLAG 128
#define LSCC_SPIM1_INST_SLV_SEL_POL 00

/* uart0_inst parameters */
#define UART0_INST_BAUD_RATE 115200
#define UART_INST_BAUD_RATE UART0_INST_BAUD_RATE
#define UART0_INST_DATA_WIDTH 8
#define UART0_INST_STOP_BITS 1
#define UART0_INST_SYS_CLK 60.0
#define UART_INST_SYS_CLK UART0_INST_SYS_CLK

/* u23_config_intf_feedthrough_inst parameters */
#define U23_CONFIG_INTF_FEEDTHROUGH_INST_ADDR_SPACE 131072
#define U23_CONFIG_INTF_FEEDTHROUGH_INST_ADDR_SPACE_STR 0x20000
#define U23_CONFIG_INTF_FEEDTHROUGH_INST_DATA_WIDTH 32
#define U23_CONFIG_INTF_FEEDTHROUGH_INST_INTERFACE_TYPE Slave
#define U23_CONFIG_INTF_FEEDTHROUGH_INST_MEM_MAP_STR 0x20000
#define U23_CONFIG_INTF_FEEDTHROUGH_INST_M_ADDR_WIDTH 17

/* interrupt */

#define UART0_INST_IRQ 0
#define GPIO0_INST_IRQ 2
#define LSCC_I2CM1_INST_IRQ 3
#define LSCC_SPIM1_INST_IRQ 4

#endif
