var g_data = {"6":{"pr":"/\\tb_top#slave /SPI_slave_inst","ty":2,"dui":2,"dun":"work.SPI_slave_sva","asserts":[{"n":["assert_reset",3,31],"h":[0,1]},{"n":["assert_idle_to_chk_cmd",3,44],"h":[0,1]},{"n":["assert_idle_to_idle",3,53],"h":[0,0]},{"n":["assert_chk_cmd_to_idle",3,62],"h":[0,0]},{"n":["assert_chk_cmd_to_write",3,71],"h":[0,1]},{"n":["assert_chk_cmd_to_read_data",3,80],"h":[0,0]},{"n":["assert_chk_cmd_to_read_add",3,89],"h":[0,0]},{"n":["assert_read_add_to_idle",3,98],"h":[0,1]},{"n":["assert_read_add_to_read_add",3,107],"h":[0,1]},{"n":["assert_read_data_to_idle",3,116],"h":[0,1]},{"n":["assert_read_data_to_read_data",3,125],"h":[0,1]},{"n":["assert_write_to_idle",3,134],"h":[0,1]},{"n":["assert_write_to_write",3,143],"h":[0,1]},{"n":["assert_idle",3,158],"h":[0,1]},{"n":["assert_chk_cmd",3,170],"h":[0,1]},{"n":["assert_serial_to_parallel",3,198],"h":[0,1]},{"n":["assert_rx_valid",3,210],"h":[0,1]},{"n":["assert_miso",3,229],"h":[0,1]}],"ad":0},"8":{"pr":"/\\tb_top#RAM /RAM_sva_inst","ty":2,"dui":4,"dun":"work.SPI_ram_sva","asserts":[{"n":["assert_check_reset",5,30],"h":[0,1]},{"n":["assert_wr_addr_ram",5,41],"h":[0,1]},{"n":["assert_wr_data_ram",5,52],"h":[0,1]},{"n":["assert_rd_addr_ram",5,63],"h":[0,1]},{"n":["assert_rd_data_ram",5,72],"h":[0,1]},{"n":["assert_tx_valid",5,83],"h":[0,1]}],"ad":0}}
processAssertionsData(g_data);