$date
	Sun Jan 11 14:35:16 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_jk $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$scope module DUT $end
$var wire 1 # clk $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var wire 1 ! qbar $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
x"
x!
$end
#5
1#
#10
0#
#15
0!
1"
1#
1$
#20
0#
#25
1#
0$
#30
0#
#35
1!
0"
1#
1%
#40
0#
#45
0!
1"
1#
1$
#50
0#
#55
1!
0"
1#
#60
0#
#65
0!
1"
1#
