// Seed: 2775004408
module module_0;
  id_1 :
  assert property (@(posedge id_1) -1) id_2 <= id_2;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input tri1 id_2,
    inout tri1 id_3
);
  always id_3 = 1;
  wire id_5;
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  generate
    id_7(
        .id_0(-1), .id_1(-1 == id_3), .id_2(-1), .id_3(-1), .id_4(id_5), .id_5(-1), .id_6()
    );
  endgenerate
endmodule
