Timing Analyzer report for binaryToBCD
Sun May 13 09:57:01 2012
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                ;
+------------------------------+-------+---------------+-------------+------+-----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+-----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 14.980 ns   ; A5   ; B10 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;     ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+-----+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C8T144C8        ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+----------------------------------------------------------+
; tpd                                                      ;
+-------+-------------------+-----------------+------+-----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To  ;
+-------+-------------------+-----------------+------+-----+
; N/A   ; None              ; 14.980 ns       ; A5   ; B10 ;
; N/A   ; None              ; 14.852 ns       ; A5   ; B20 ;
; N/A   ; None              ; 13.888 ns       ; A3   ; B10 ;
; N/A   ; None              ; 13.760 ns       ; A3   ; B20 ;
; N/A   ; None              ; 13.682 ns       ; A3   ; B8  ;
; N/A   ; None              ; 13.411 ns       ; A5   ; B2  ;
; N/A   ; None              ; 13.232 ns       ; A5   ; B4  ;
; N/A   ; None              ; 11.601 ns       ; A5   ; B40 ;
; N/A   ; None              ; 11.219 ns       ; A3   ; B40 ;
; N/A   ; None              ; 11.036 ns       ; A5   ; B8  ;
; N/A   ; None              ; 10.798 ns       ; A3   ; B2  ;
; N/A   ; None              ; 10.549 ns       ; A3   ; B4  ;
; N/A   ; None              ; 10.038 ns       ; A4   ; B10 ;
; N/A   ; None              ; 9.910 ns        ; A4   ; B20 ;
; N/A   ; None              ; 9.680 ns        ; A1   ; B10 ;
; N/A   ; None              ; 9.552 ns        ; A1   ; B20 ;
; N/A   ; None              ; 9.488 ns        ; A2   ; B10 ;
; N/A   ; None              ; 9.360 ns        ; A2   ; B20 ;
; N/A   ; None              ; 8.821 ns        ; A4   ; B8  ;
; N/A   ; None              ; 8.467 ns        ; A1   ; B8  ;
; N/A   ; None              ; 8.467 ns        ; A4   ; B2  ;
; N/A   ; None              ; 8.280 ns        ; A4   ; B4  ;
; N/A   ; None              ; 8.276 ns        ; A2   ; B8  ;
; N/A   ; None              ; 8.115 ns        ; A1   ; B2  ;
; N/A   ; None              ; 7.931 ns        ; A1   ; B4  ;
; N/A   ; None              ; 7.924 ns        ; A2   ; B2  ;
; N/A   ; None              ; 7.740 ns        ; A2   ; B4  ;
; N/A   ; None              ; 7.233 ns        ; A4   ; B40 ;
; N/A   ; None              ; 5.425 ns        ; A0   ; B1  ;
+-------+-------------------+-----------------+------+-----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version
    Info: Processing started: Sun May 13 09:57:01 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off binaryToBCD -c binaryToBCD --timing_analysis_only
Info: Longest tpd from source pin "A5" to destination pin "B10" is 14.980 ns
    Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 12; PIN Node = 'A5'
    Info: 2: + IC(5.772 ns) + CELL(0.650 ns) = 7.367 ns; Loc. = LCCOMB_X1_Y9_N2; Fanout = 1; COMB Node = '74283:inst27|f74283:sub|106~183'
    Info: 3: + IC(0.385 ns) + CELL(0.624 ns) = 8.376 ns; Loc. = LCCOMB_X1_Y9_N22; Fanout = 1; COMB Node = '74283:inst27|f74283:sub|83~177'
    Info: 4: + IC(0.383 ns) + CELL(0.624 ns) = 9.383 ns; Loc. = LCCOMB_X1_Y9_N12; Fanout = 2; COMB Node = 'inst12~183'
    Info: 5: + IC(0.400 ns) + CELL(0.650 ns) = 10.433 ns; Loc. = LCCOMB_X1_Y9_N20; Fanout = 1; COMB Node = '74283:inst11|f74283:sub|76'
    Info: 6: + IC(1.491 ns) + CELL(3.056 ns) = 14.980 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'B10'
    Info: Total cell delay = 6.549 ns ( 43.72 % )
    Info: Total interconnect delay = 8.431 ns ( 56.28 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Processing ended: Sun May 13 09:57:01 2012
    Info: Elapsed time: 00:00:02


