/// Auto-generated register definitions for I2C0
/// Device: ESP32
/// Vendor: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::espressif::esp32::esp32::i2c0 {

// ============================================================================
// I2C0 - I2C (Inter-Integrated Circuit) Controller 0
// Base Address: 0x3FF53000
// ============================================================================

/// I2C0 Register Structure
struct I2C0_Registers {

    /// SCL_LOW_PERIOD
    /// Offset: 0x0000
    volatile uint32_t SCL_LOW_PERIOD;

    /// CTR
    /// Offset: 0x0004
    /// Reset value: 0x00000003
    volatile uint32_t CTR;

    /// SR
    /// Offset: 0x0008
    volatile uint32_t SR;

    /// TO
    /// Offset: 0x000C
    volatile uint32_t TO;

    /// SLAVE_ADDR
    /// Offset: 0x0010
    volatile uint32_t SLAVE_ADDR;

    /// RXFIFO_ST
    /// Offset: 0x0014
    volatile uint32_t RXFIFO_ST;

    /// FIFO_CONF
    /// Offset: 0x0018
    /// Reset value: 0x0155408B
    volatile uint32_t FIFO_CONF;

    /// DATA
    /// Offset: 0x001C
    volatile uint32_t DATA;

    /// INT_RAW
    /// Offset: 0x0020
    volatile uint32_t INT_RAW;

    /// INT_CLR
    /// Offset: 0x0024
    volatile uint32_t INT_CLR;

    /// INT_ENA
    /// Offset: 0x0028
    volatile uint32_t INT_ENA;

    /// INT_STATUS
    /// Offset: 0x002C
    volatile uint32_t INT_STATUS;

    /// SDA_HOLD
    /// Offset: 0x0030
    volatile uint32_t SDA_HOLD;

    /// SDA_SAMPLE
    /// Offset: 0x0034
    volatile uint32_t SDA_SAMPLE;

    /// SCL_HIGH_PERIOD
    /// Offset: 0x0038
    volatile uint32_t SCL_HIGH_PERIOD;
    uint8_t RESERVED_003C[4]; ///< Reserved

    /// SCL_START_HOLD
    /// Offset: 0x0040
    /// Reset value: 0x00000008
    volatile uint32_t SCL_START_HOLD;

    /// SCL_RSTART_SETUP
    /// Offset: 0x0044
    /// Reset value: 0x00000008
    volatile uint32_t SCL_RSTART_SETUP;

    /// SCL_STOP_HOLD
    /// Offset: 0x0048
    volatile uint32_t SCL_STOP_HOLD;

    /// SCL_STOP_SETUP
    /// Offset: 0x004C
    volatile uint32_t SCL_STOP_SETUP;

    /// SCL_FILTER_CFG
    /// Offset: 0x0050
    /// Reset value: 0x00000008
    volatile uint32_t SCL_FILTER_CFG;

    /// SDA_FILTER_CFG
    /// Offset: 0x0054
    /// Reset value: 0x00000008
    volatile uint32_t SDA_FILTER_CFG;

    /// COMD%s
    /// Offset: 0x0058
    volatile uint32_t COMD%s;
    uint8_t RESERVED_005C[156]; ///< Reserved

    /// DATE
    /// Offset: 0x00F8
    /// Reset value: 0x16042000
    volatile uint32_t DATE;
    uint8_t RESERVED_00FC[4]; ///< Reserved

    /// FIFO_START_ADDR
    /// Offset: 0x0100
    volatile uint32_t FIFO_START_ADDR;
};

static_assert(sizeof(I2C0_Registers) >= 260, "I2C0_Registers size mismatch");

/// I2C0 peripheral instance
constexpr I2C0_Registers* I2C0 = 
    reinterpret_cast<I2C0_Registers*>(0x3FF53000);

}  // namespace alloy::hal::espressif::esp32::esp32::i2c0
