Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jul 23 09:26:27 2024
| Host         : Raunak-Thinkpad running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file BLE_UART_wrapper_control_sets_placed.rpt
| Design       : BLE_UART_wrapper
| Device       : xc7s50
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              40 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              22 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-----------------------------------------------+-----------------------------------------------+------------------+----------------+
|               Clock Signal              |                 Enable Signal                 |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+-----------------------------------------+-----------------------------------------------+-----------------------------------------------+------------------+----------------+
|  BLE_UART_i/Seven_seg_BLE/inst/L2/CLK   |                                               |                                               |                1 |              2 |
|  BLE_UART_i/Seven_seg_UART/inst/L2/CLK  |                                               |                                               |                1 |              2 |
|  BLE_UART_i/Seven_seg_BLE/inst/L3/E[0]  |                                               |                                               |                3 |              7 |
|  BLE_UART_i/Seven_seg_UART/inst/L3/E[0] |                                               |                                               |                3 |              7 |
|  mclk_IBUF_BUFG                         | BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_2_n_0 | BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_1_n_0 |                7 |             11 |
|  mclk_IBUF_BUFG                         | BLE_UART_i/UART_Rx_1/inst/r_count[10]_i_2_n_0 | BLE_UART_i/UART_Rx_1/inst/r_count[10]_i_1_n_0 |                7 |             11 |
|  mclk_IBUF_BUFG                         |                                               | BLE_UART_i/Seven_seg_BLE/inst/L2/clk_out      |                5 |             20 |
|  mclk_IBUF_BUFG                         |                                               | BLE_UART_i/Seven_seg_UART/inst/L2/clk_out     |                5 |             20 |
|  mclk_IBUF_BUFG                         |                                               |                                               |               16 |             30 |
+-----------------------------------------+-----------------------------------------------+-----------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 7      |                     2 |
| 11     |                     2 |
| 16+    |                     3 |
+--------+-----------------------+


