============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.15-s090_1
  Generated on:           Nov 22 2025  02:01:23 pm
  Module:                 MCU
  Operating conditions:   tt_1p00v_1p00v_25c (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Summary
-------
--------------------------------------------------------------------------------------
                  Category                  Number     %    Average Toggle Saving %   
--------------------------------------------------------------------------------------
 Total Clock Gating Instances                  397  100.00                         -  
--------------------------------------------------------------------------------------
 RC Clock Gating Instances                     324   81.61                     36.64  
 Non-RC Clock Gating Instances                  73   18.39                      0.00  
--------------------------------------------------------------------------------------
 RC Multi-stage Clock Gating Instances           0    0.00                         -  
 Non-RC Multi-stage Clock Gating Instances      44  100.00                         -  
--------------------------------------------------------------------------------------
 RC Gated Flip-flops                          4050   76.89                     86.23  
 Non-RC Gated Flip-flops                       648   12.30                      0.00  
--------------------------------------------------------------------------------------
 Total Gated Flip-flops                       4698   89.20                         -  
 Total Ungated Flip-flops                      569   10.80                         -  
 Enable not found                              544   95.61                         -  
 Register bank width too small                  25    4.39                         -  
--------------------------------------------------------------------------------------
 Total Flip-flops                             5267  100.00                         -  
--------------------------------------------------------------------------------------
Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     5267       5267     4050 (76.89%) 569 (10.80%) 
---------------------------------------------------------


