// Seed: 3721464381
module module_0 (
    output wand id_0,
    input  wire id_1
);
  id_3 :
  assert property (@(posedge 1 == 1) id_1)
  else $display(id_3 && 1'h0, 1);
  assign module_2.type_6 = 0;
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    input  tri0 id_2,
    output wire id_3
);
  assign {id_2, 1, id_2, id_2} = 1;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  assign modCall_1.type_4 = 0;
endmodule
module module_0 (
    output wor id_0,
    input tri1 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    input wire module_2,
    input tri1 id_7,
    output supply0 id_8,
    output wand id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_8,
      id_5
  );
endmodule
