#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: D:\pds\PDS_2022.2-SP1-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: 王凯的r9000p
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Wed Jun  5 17:23:52 2024
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project1/project} C:/Users/r9000/project1/project/source/NHJSQ.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project1/project/source/NHJSQ.v
I: Verilog-0002: [C:/Users/r9000/project1/project/source/NHJSQ.v(line number: 1)] Analyzing module NHJSQ (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project1/project} C:/Users/r9000/project1/project/source/NHJSQ.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project1/project} C:/Users/r9000/project1/project/source/gate74LS194.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project1/project/source/gate74LS194.v
I: Verilog-0002: [C:/Users/r9000/project1/project/source/gate74LS194.v(line number: 1)] Analyzing module gate74LS194 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project1/project} C:/Users/r9000/project1/project/source/gate74LS194.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project1/project} C:/Users/r9000/project1/project/source/gate74LS20.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project1/project/source/gate74LS20.v
I: Verilog-0002: [C:/Users/r9000/project1/project/source/gate74LS20.v(line number: 1)] Analyzing module gate74LS20 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project1/project} C:/Users/r9000/project1/project/source/gate74LS20.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project1/project} C:/Users/r9000/project1/project/source/gate74LS00.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project1/project/source/gate74LS00.v
I: Verilog-0002: [C:/Users/r9000/project1/project/source/gate74LS00.v(line number: 1)] Analyzing module gate74LS00 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project1/project} C:/Users/r9000/project1/project/source/gate74LS00.v successfully.
I: Module "NHJSQ" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 5.025s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/r9000/project1/project/source/NHJSQ.v(line number: 1)] Elaborating module NHJSQ
I: Verilog-0004: [C:/Users/r9000/project1/project/source/NHJSQ.v(line number: 26)] Elaborating instance U1
I: Verilog-0003: [C:/Users/r9000/project1/project/source/gate74LS194.v(line number: 1)] Elaborating module gate74LS194
I: Verilog-0004: [C:/Users/r9000/project1/project/source/NHJSQ.v(line number: 27)] Elaborating instance U2
I: Verilog-0003: [C:/Users/r9000/project1/project/source/gate74LS20.v(line number: 1)] Elaborating module gate74LS20
I: Verilog-0004: [C:/Users/r9000/project1/project/source/NHJSQ.v(line number: 28)] Elaborating instance U3
I: Verilog-0003: [C:/Users/r9000/project1/project/source/gate74LS00.v(line number: 1)] Elaborating module gate74LS00
W: Verilog-2023: [C:/Users/r9000/project1/project/source/NHJSQ.v(line number: 26)] Give initial value 0 for the no drive pin Left in module instance NHJSQ.U1
W: Verilog-2023: [C:/Users/r9000/project1/project/source/NHJSQ.v(line number: 26)] Give initial value 0 for the no drive pin A in module instance NHJSQ.U1
W: Verilog-2023: [C:/Users/r9000/project1/project/source/NHJSQ.v(line number: 26)] Give initial value 0 for the no drive pin B in module instance NHJSQ.U1
W: Verilog-2023: [C:/Users/r9000/project1/project/source/NHJSQ.v(line number: 26)] Give initial value 0 for the no drive pin C in module instance NHJSQ.U1
W: Verilog-2023: [C:/Users/r9000/project1/project/source/NHJSQ.v(line number: 26)] Give initial value 0 for the no drive pin D in module instance NHJSQ.U1
W: Verilog-2023: [C:/Users/r9000/project1/project/source/NHJSQ.v(line number: 27)] Give initial value 0 for the no drive pin A2 in module instance NHJSQ.U2
W: Verilog-2023: [C:/Users/r9000/project1/project/source/NHJSQ.v(line number: 27)] Give initial value 0 for the no drive pin B2 in module instance NHJSQ.U2
W: Verilog-2023: [C:/Users/r9000/project1/project/source/NHJSQ.v(line number: 27)] Give initial value 0 for the no drive pin C2 in module instance NHJSQ.U2
W: Verilog-2023: [C:/Users/r9000/project1/project/source/NHJSQ.v(line number: 27)] Give initial value 0 for the no drive pin D2 in module instance NHJSQ.U2
W: Verilog-2023: [C:/Users/r9000/project1/project/source/NHJSQ.v(line number: 28)] Give initial value 0 for the no drive pin A4 in module instance NHJSQ.U3
W: Verilog-2023: [C:/Users/r9000/project1/project/source/NHJSQ.v(line number: 28)] Give initial value 0 for the no drive pin B4 in module instance NHJSQ.U3
Executing : rtl-elaborate successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.023s wall, 0.016s user + 0.016s system = 0.031s CPU (138.0%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:8s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Wed Jun  5 17:23:58 2024
Action compile: Peak memory pool usage is 188 MB
