Analysis & Synthesis report for trans
Thu Jan 24 17:27:17 2019
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Added for RAM Pass-Through Logic
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for resultado:RES|altsyncram:res_rtl_0|altsyncram_pai1:auto_generated
 16. Source assignments for datos:DAT|altsyncram:dato_rtl_0|altsyncram_3571:auto_generated
 17. Parameter Settings for Inferred Entity Instance: resultado:RES|altsyncram:res_rtl_0
 18. Parameter Settings for Inferred Entity Instance: datos:DAT|altsyncram:dato_rtl_0
 19. Parameter Settings for Inferred Entity Instance: operaciones:OPE|lpm_mult:Mult0
 20. altsyncram Parameter Settings by Entity Instance
 21. lpm_mult Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "resultado:RES"
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                            ;
+------------------------------------+----------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan 24 17:27:17 2019              ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1.78 SJ Web Edition ;
; Revision Name                      ; trans                                              ;
; Top-level Entity Name              ; trans                                              ;
; Family                             ; Cyclone II                                         ;
; Total logic elements               ; 557                                                ;
;     Total combinational functions  ; 331                                                ;
;     Dedicated logic registers      ; 357                                                ;
; Total registers                    ; 357                                                ;
; Total pins                         ; 68                                                 ;
; Total virtual pins                 ; 0                                                  ;
; Total memory bits                  ; 12,288                                             ;
; Embedded Multiplier 9-bit elements ; 2                                                  ;
; Total PLLs                         ; 0                                                  ;
+------------------------------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; trans              ; trans              ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+-------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                        ; Library ;
+-------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------+---------+
; trans.vhdl                          ; yes             ; User VHDL File                                        ; /home/aleatana/Documents/pt/trans/Paso0/trans.vhdl                                  ;         ;
; datos.vhdl                          ; yes             ; User VHDL File                                        ; /home/aleatana/Documents/pt/trans/Paso0/datos.vhdl                                  ;         ;
; control.vhdl                        ; yes             ; User VHDL File                                        ; /home/aleatana/Documents/pt/trans/Paso0/control.vhdl                                ;         ;
; resultado.vhdl                      ; yes             ; User VHDL File                                        ; /home/aleatana/Documents/pt/trans/Paso0/resultado.vhdl                              ;         ;
; bib_mult.vhdl                       ; yes             ; User VHDL File                                        ; /home/aleatana/Documents/pt/trans/Paso0/bib_mult.vhdl                               ;         ;
; contMod11.vhdl                      ; yes             ; User VHDL File                                        ; /home/aleatana/Documents/pt/trans/Paso0/contMod11.vhdl                              ;         ;
; contMod250.vhdl                     ; yes             ; User VHDL File                                        ; /home/aleatana/Documents/pt/trans/Paso0/contMod250.vhdl                             ;         ;
; coeficientes.vhdl                   ; yes             ; User VHDL File                                        ; /home/aleatana/Documents/pt/trans/Paso0/coeficientes.vhdl                           ;         ;
; buffDat.vhdl                        ; yes             ; User VHDL File                                        ; /home/aleatana/Documents/pt/trans/Paso0/buffDat.vhdl                                ;         ;
; operaciones.vhdl                    ; yes             ; User VHDL File                                        ; /home/aleatana/Documents/pt/trans/Paso0/operaciones.vhdl                            ;         ;
; altsyncram.tdf                      ; yes             ; Megafunction                                          ; /home/aleatana/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc               ; yes             ; Megafunction                                          ; /home/aleatana/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                         ; yes             ; Megafunction                                          ; /home/aleatana/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                      ; yes             ; Megafunction                                          ; /home/aleatana/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                      ; yes             ; Megafunction                                          ; /home/aleatana/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                       ; yes             ; Megafunction                                          ; /home/aleatana/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                          ; yes             ; Megafunction                                          ; /home/aleatana/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                          ; yes             ; Megafunction                                          ; /home/aleatana/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                        ; yes             ; Megafunction                                          ; /home/aleatana/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_pai1.tdf              ; yes             ; Auto-Generated Megafunction                           ; /home/aleatana/Documents/pt/trans/Paso0/db/altsyncram_pai1.tdf                      ;         ;
; db/altsyncram_3571.tdf              ; yes             ; Auto-Generated Megafunction                           ; /home/aleatana/Documents/pt/trans/Paso0/db/altsyncram_3571.tdf                      ;         ;
; db/trans.ram0_datos_66e63c1.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/aleatana/Documents/pt/trans/Paso0/db/trans.ram0_datos_66e63c1.hdl.mif         ;         ;
; lpm_mult.tdf                        ; yes             ; Megafunction                                          ; /home/aleatana/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                     ; yes             ; Megafunction                                          ; /home/aleatana/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                        ; yes             ; Megafunction                                          ; /home/aleatana/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                        ; yes             ; Megafunction                                          ; /home/aleatana/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                        ; yes             ; Megafunction                                          ; /home/aleatana/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_l8t.tdf                     ; yes             ; Auto-Generated Megafunction                           ; /home/aleatana/Documents/pt/trans/Paso0/db/mult_l8t.tdf                             ;         ;
+-------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 557   ;
;                                             ;       ;
; Total combinational functions               ; 331   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 194   ;
;     -- 3 input functions                    ; 74    ;
;     -- <=2 input functions                  ; 63    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 261   ;
;     -- arithmetic mode                      ; 70    ;
;                                             ;       ;
; Total registers                             ; 357   ;
;     -- Dedicated logic registers            ; 357   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 68    ;
; Total memory bits                           ; 12288 ;
; Embedded Multiplier 9-bit elements          ; 2     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 379   ;
; Total fan-out                               ; 3021  ;
; Average fan-out                             ; 3.75  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                             ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                      ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------+--------------+
; |trans                                    ; 331 (90)          ; 357 (27)     ; 12288       ; 2            ; 0       ; 1         ; 68   ; 0            ; |trans                                                                   ; work         ;
;    |buffDat:BUFF|                         ; 114 (114)         ; 160 (160)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trans|buffDat:BUFF                                                      ; work         ;
;    |coeficientes:COE|                     ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trans|coeficientes:COE                                                  ; work         ;
;    |contMod11:CONT11|                     ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trans|contMod11:CONT11                                                  ; work         ;
;    |contMod250:CONT250D|                  ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trans|contMod250:CONT250D                                               ; work         ;
;    |contMod250:CONT250R|                  ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trans|contMod250:CONT250R                                               ; work         ;
;    |control:CTRL|                         ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |trans|control:CTRL                                                      ; work         ;
;    |datos:DAT|                            ; 16 (16)           ; 1 (1)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trans|datos:DAT                                                         ; work         ;
;       |altsyncram:dato_rtl_0|             ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trans|datos:DAT|altsyncram:dato_rtl_0                                   ; work         ;
;          |altsyncram_3571:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trans|datos:DAT|altsyncram:dato_rtl_0|altsyncram_3571:auto_generated    ; work         ;
;    |operaciones:OPE|                      ; 32 (32)           ; 64 (64)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |trans|operaciones:OPE                                                   ; work         ;
;       |lpm_mult:Mult0|                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |trans|operaciones:OPE|lpm_mult:Mult0                                    ; work         ;
;          |mult_l8t:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |trans|operaciones:OPE|lpm_mult:Mult0|mult_l8t:auto_generated            ; work         ;
;    |resultado:RES|                        ; 38 (38)           ; 81 (81)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trans|resultado:RES                                                     ; work         ;
;       |altsyncram:res_rtl_0|              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trans|resultado:RES|altsyncram:res_rtl_0                                ; work         ;
;          |altsyncram_pai1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |trans|resultado:RES|altsyncram:res_rtl_0|altsyncram_pai1:auto_generated ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                ;
+------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------+
; Name                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                 ;
+------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------+
; datos:DAT|altsyncram:dato_rtl_0|altsyncram_3571:auto_generated|ALTSYNCRAM    ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096 ; db/trans.ram0_datos_66e63c1.hdl.mif ;
; resultado:RES|altsyncram:res_rtl_0|altsyncram_pai1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None                                ;
+------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                           ;
+----------------------------------------+-------------------------------------+
; Register name                          ; Reason for Removal                  ;
+----------------------------------------+-------------------------------------+
; control:CTRL|enable250r                ; Merged with control:CTRL|wr         ;
; control:CTRL|ini                       ; Merged with control:CTRL|wr         ;
; control:CTRL|enableope                 ; Merged with control:CTRL|enable11   ;
; control:CTRL|enablebuff                ; Merged with control:CTRL|enable250d ;
; operaciones:OPE|res[32..39]            ; Lost fanout                         ;
; Total Number of Removed Registers = 12 ;                                     ;
+----------------------------------------+-------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 357   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 275   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 286   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                   ;
+------------------------------------+-------------------------+
; Register Name                      ; RAM Name                ;
+------------------------------------+-------------------------+
; resultado:RES|res_rtl_0_bypass[0]  ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[1]  ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[2]  ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[3]  ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[4]  ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[5]  ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[6]  ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[7]  ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[8]  ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[9]  ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[10] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[11] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[12] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[13] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[14] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[15] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[16] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[17] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[18] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[19] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[20] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[21] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[22] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[23] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[24] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[25] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[26] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[27] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[28] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[29] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[30] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[31] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[32] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[33] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[34] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[35] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[36] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[37] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[38] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[39] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[40] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[41] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[42] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[43] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[44] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[45] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[46] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[47] ; resultado:RES|res_rtl_0 ;
; resultado:RES|res_rtl_0_bypass[48] ; resultado:RES|res_rtl_0 ;
+------------------------------------+-------------------------+


+--------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                 ;
+-----------------------------+-------------------------+------+
; Register Name               ; Megafunction            ; Type ;
+-----------------------------+-------------------------+------+
; resultado:RES|cont[0..7]    ; resultado:RES|res_rtl_0 ; RAM  ;
; buffDat:BUFF|dato[0][0..15] ; datos:DAT|dato_rtl_0    ; RAM  ;
+-----------------------------+-------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 11:1               ; 16 bits   ; 112 LEs       ; 112 LEs              ; 0 LEs                  ; No         ; |trans|buffDat:BUFF|Mux11  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for resultado:RES|altsyncram:res_rtl_0|altsyncram_pai1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for datos:DAT|altsyncram:dato_rtl_0|altsyncram_3571:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: resultado:RES|altsyncram:res_rtl_0 ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 32                   ; Untyped                 ;
; WIDTHAD_A                          ; 8                    ; Untyped                 ;
; NUMWORDS_A                         ; 256                  ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 32                   ; Untyped                 ;
; WIDTHAD_B                          ; 8                    ; Untyped                 ;
; NUMWORDS_B                         ; 256                  ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_pai1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datos:DAT|altsyncram:dato_rtl_0          ;
+------------------------------------+-------------------------------------+----------------+
; Parameter Name                     ; Value                               ; Type           ;
+------------------------------------+-------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped        ;
; OPERATION_MODE                     ; ROM                                 ; Untyped        ;
; WIDTH_A                            ; 16                                  ; Untyped        ;
; WIDTHAD_A                          ; 8                                   ; Untyped        ;
; NUMWORDS_A                         ; 256                                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped        ;
; WIDTH_B                            ; 1                                   ; Untyped        ;
; WIDTHAD_B                          ; 1                                   ; Untyped        ;
; NUMWORDS_B                         ; 1                                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped        ;
; INIT_FILE                          ; db/trans.ram0_datos_66e63c1.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                          ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_3571                     ; Untyped        ;
+------------------------------------+-------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: operaciones:OPE|lpm_mult:Mult0   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16         ; Untyped             ;
; LPM_WIDTHB                                     ; 16         ; Untyped             ;
; LPM_WIDTHP                                     ; 32         ; Untyped             ;
; LPM_WIDTHR                                     ; 32         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_l8t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                               ;
+-------------------------------------------+------------------------------------+
; Name                                      ; Value                              ;
+-------------------------------------------+------------------------------------+
; Number of entity instances                ; 2                                  ;
; Entity Instance                           ; resultado:RES|altsyncram:res_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                          ;
;     -- WIDTH_A                            ; 32                                 ;
;     -- NUMWORDS_A                         ; 256                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                       ;
;     -- WIDTH_B                            ; 32                                 ;
;     -- NUMWORDS_B                         ; 256                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                           ;
; Entity Instance                           ; datos:DAT|altsyncram:dato_rtl_0    ;
;     -- OPERATION_MODE                     ; ROM                                ;
;     -- WIDTH_A                            ; 16                                 ;
;     -- NUMWORDS_A                         ; 256                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                       ;
;     -- WIDTH_B                            ; 1                                  ;
;     -- NUMWORDS_B                         ; 1                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ;
+-------------------------------------------+------------------------------------+


+------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                         ;
+---------------------------------------+--------------------------------+
; Name                                  ; Value                          ;
+---------------------------------------+--------------------------------+
; Number of entity instances            ; 1                              ;
; Entity Instance                       ; operaciones:OPE|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 16                             ;
;     -- LPM_WIDTHP                     ; 32                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
+---------------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "resultado:RES"                                                                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[39..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Jan 24 17:27:07 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off trans -c trans
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file trans.vhdl
    Info (12022): Found design unit 1: trans-beh
    Info (12023): Found entity 1: trans
Info (12021): Found 2 design units, including 1 entities, in source file datos.vhdl
    Info (12022): Found design unit 1: datos-beh
    Info (12023): Found entity 1: datos
Info (12021): Found 2 design units, including 1 entities, in source file control.vhdl
    Info (12022): Found design unit 1: control-beh
    Info (12023): Found entity 1: control
Info (12021): Found 2 design units, including 1 entities, in source file resultado.vhdl
    Info (12022): Found design unit 1: resultado-beh
    Info (12023): Found entity 1: resultado
Info (12021): Found 2 design units, including 0 entities, in source file bib_mult.vhdl
    Info (12022): Found design unit 1: bib_mult
    Info (12022): Found design unit 2: bib_mult-body
Info (12021): Found 2 design units, including 1 entities, in source file contMod11.vhdl
    Info (12022): Found design unit 1: contMod11-beh
    Info (12023): Found entity 1: contMod11
Info (12021): Found 2 design units, including 1 entities, in source file contMod250.vhdl
    Info (12022): Found design unit 1: contMod250-beh
    Info (12023): Found entity 1: contMod250
Info (12021): Found 2 design units, including 1 entities, in source file coeficientes.vhdl
    Info (12022): Found design unit 1: coeficientes-beh
    Info (12023): Found entity 1: coeficientes
Info (12021): Found 2 design units, including 1 entities, in source file buffDat.vhdl
    Info (12022): Found design unit 1: buffDat-beh
    Info (12023): Found entity 1: buffDat
Info (12021): Found 2 design units, including 1 entities, in source file operaciones.vhdl
    Info (12022): Found design unit 1: operaciones-beh
    Info (12023): Found entity 1: operaciones
Info (12127): Elaborating entity "trans" for the top level hierarchy
Info (12128): Elaborating entity "datos" for hierarchy "datos:DAT"
Info (12128): Elaborating entity "resultado" for hierarchy "resultado:RES"
Warning (10492): VHDL Process Statement warning at resultado.vhdl(24): signal "wr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "contMod11" for hierarchy "contMod11:CONT11"
Info (12128): Elaborating entity "contMod250" for hierarchy "contMod250:CONT250D"
Info (12128): Elaborating entity "control" for hierarchy "control:CTRL"
Info (12128): Elaborating entity "coeficientes" for hierarchy "coeficientes:COE"
Info (12128): Elaborating entity "buffDat" for hierarchy "buffDat:BUFF"
Info (12128): Elaborating entity "operaciones" for hierarchy "operaciones:OPE"
Warning (10492): VHDL Process Statement warning at operaciones.vhdl(31): signal "enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (276020): Inferred RAM node "resultado:RES|res_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "coeficientes:COE|coefi" is uninferred due to inappropriate RAM size
Warning (113028): 5 out of 16 addresses are uninitialized. The Quartus II software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported.
    Warning (113027): Addresses ranging from 11 to 15 are not initialized
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "resultado:RES|res_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datos:DAT|dato_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/trans.ram0_datos_66e63c1.hdl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "operaciones:OPE|Mult0"
Info (12130): Elaborated megafunction instantiation "resultado:RES|altsyncram:res_rtl_0"
Info (12133): Instantiated megafunction "resultado:RES|altsyncram:res_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pai1.tdf
    Info (12023): Found entity 1: altsyncram_pai1
Info (12130): Elaborated megafunction instantiation "datos:DAT|altsyncram:dato_rtl_0"
Info (12133): Instantiated megafunction "datos:DAT|altsyncram:dato_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/trans.ram0_datos_66e63c1.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3571.tdf
    Info (12023): Found entity 1: altsyncram_3571
Info (12130): Elaborated megafunction instantiation "operaciones:OPE|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "operaciones:OPE|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf
    Info (12023): Found entity 1: mult_l8t
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register control:CTRL|wr will power up to Low
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 712 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 66 output pins
    Info (21061): Implemented 594 logic cells
    Info (21064): Implemented 48 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Jan 24 17:27:17 2019
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:09


