+===============================+===================+=======================================================================================================================================================+
| Launch Setup Clock            | Launch Hold Clock | Pin                                                                                                                                                   |
+===============================+===================+=======================================================================================================================================================+
| adc_dco_clk                   | adc_dco_clk       | design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[14]/D                                                                                          |
| adc_dco_clk                   | adc_dco_clk       | design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[5]/D                                                                                           |
| adc_dco_clk                   | adc_dco_clk       | design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[4]/D                                                                                           |
| adc_dco_clk                   | adc_dco_clk       | design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[11]/D                                                                                          |
| adc_dco_clk                   | adc_dco_clk       | design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[10]/D                                                                                          |
| adc_dco_clk                   | adc_dco_clk       | design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[13]/D                                                                                          |
| adc_dco_clk                   | adc_dco_clk       | design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[0]/D                                                                                           |
| adc_dco_clk                   | adc_dco_clk       | design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[8]/D                                                                                           |
| adc_dco_clk                   | adc_dco_clk       | design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[3]/D                                                                                           |
| adc_dco_clk                   | adc_dco_clk       | design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[17]/D                                                                                          |
| adc_dco_clk                   | adc_dco_clk       | design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[15]/D                                                                                          |
| adc_dco_clk                   | adc_dco_clk       | design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[16]/D                                                                                          |
| adc_dco_clk                   | adc_dco_clk       | design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[7]/D                                                                                           |
| adc_dco_clk                   | adc_dco_clk       | design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[1]/D                                                                                           |
| adc_dco_clk                   | adc_dco_clk       | design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[12]/D                                                                                          |
| adc_dco_clk                   | adc_dco_clk       | design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[9]/D                                                                                           |
| adc_dco_clk                   | adc_dco_clk       | design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[6]/D                                                                                           |
| adc_dco_clk                   | adc_dco_clk       | design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[2]/D                                                                                           |
| clk_out1_design_1_clk_wiz_0_0 | adc_dco_clk       | design_1_i/AD7960_0/inst/serial_present_state_reg[1]/CE                                                                                               |
| clk_out1_design_1_clk_wiz_0_0 | adc_dco_clk       | design_1_i/AD7960_0/inst/serial_present_state_reg[2]/CE                                                                                               |
| clk_out1_design_1_clk_wiz_0_0 | adc_dco_clk       | design_1_i/AD7960_0/inst/serial_present_state_reg[0]/CE                                                                                               |
| clk_out1_design_1_clk_wiz_1_0 | adc_dco_clk       | design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D |
| clk_out1_design_1_clk_wiz_1_0 | adc_dco_clk       | design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D |
| clk_out1_design_1_clk_wiz_1_0 | adc_dco_clk       | design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/D |
| clk_out1_design_1_clk_wiz_1_0 | adc_dco_clk       | design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D |
| clk_out1_design_1_clk_wiz_1_0 | adc_dco_clk       | design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/D |
| clk_out1_design_1_clk_wiz_1_0 | adc_dco_clk       | design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D |
| clk_out1_design_1_clk_wiz_1_0 | adc_dco_clk       | design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D  |
| clk_out1_design_1_clk_wiz_1_0 | adc_dco_clk       | design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D |
| clk_out1_design_1_clk_wiz_1_0 | adc_dco_clk       | design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D  |
| clk_out1_design_1_clk_wiz_1_0 | adc_dco_clk       | design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D  |
| clk_out1_design_1_clk_wiz_1_0 | adc_dco_clk       | design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D |
| clk_out1_design_1_clk_wiz_1_0 | adc_dco_clk       | design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D  |
| clk_out1_design_1_clk_wiz_1_0 | adc_dco_clk       | design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D  |
| clk_out1_design_1_clk_wiz_1_0 | adc_dco_clk       | design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D  |
| clk_out1_design_1_clk_wiz_1_0 | adc_dco_clk       | design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D  |
| clk_out1_design_1_clk_wiz_1_0 | adc_dco_clk       | design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D  |
| clk_out1_design_1_clk_wiz_1_0 | adc_dco_clk       | design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D  |
| clk_out1_design_1_clk_wiz_1_0 | adc_dco_clk       | design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D  |
+-------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
