module alu(
input wire [7:0] A,
input wire [7:0] B,
input wire [3:0] s,
input wire clk,
input wire reset,
output reg [7:0] alu_out);

endmodule


module xorgate(a,b,f);
input a,b;
output f;
assign f = a ^ b;
endmodule

module orgate(a,b,f);
input a, b ;
output f ;
assign f = a|b ;
endmodule

module andgate(a,b,f);
input a, b;
output f;
assign f= a&b ;
endmodule

module orgate_cout(a,b,c,f);
input a, b, c;
output f;
assign f = a | b | c;
endmodule 


module notgate(a, f);

input a;

output f;

assign f = ~ a;

endmodule
   