0.7
2020.2
May  7 2023
15:24:31
C:/Users/Monster/Xilinx/Vivado_Projects/CS401_LAB4/CS401_LAB4.gen/sources_1/ip/clk_wiz_100_to_50/clk_wiz_100_to_50.v,1763825028,verilog,,,,clk_wiz_100_to_50,,uvm,../../../../CS401_LAB4.ip_user_files/ipstatic,,,,,
C:/Users/Monster/Xilinx/Vivado_Projects/CS401_LAB4/CS401_LAB4.gen/sources_1/ip/clk_wiz_100_to_50/clk_wiz_100_to_50_clk_wiz.v,1763825028,verilog,,C:/Users/Monster/Xilinx/Vivado_Projects/CS401_LAB4/CS401_LAB4.gen/sources_1/ip/clk_wiz_100_to_50/clk_wiz_100_to_50.v,,clk_wiz_100_to_50_clk_wiz,,uvm,../../../../CS401_LAB4.ip_user_files/ipstatic,,,,,
C:/Users/Monster/Xilinx/Vivado_Projects/CS401_LAB4/CS401_LAB4.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Monster/Xilinx/Vivado_Projects/CS401_LAB4/CS401_LAB4.srcs/sim_1/new/tb.sv,1763830805,systemVerilog,,,,tb,,uvm,../../../../CS401_LAB4.ip_user_files/ipstatic,,,,,
C:/Users/Monster/Xilinx/Vivado_Projects/CS401_LAB4/CS401_LAB4.srcs/sources_1/new/top.sv,1763833744,systemVerilog,,C:/Users/Monster/Xilinx/Vivado_Projects/CS401_LAB4/CS401_LAB4.srcs/sources_1/new/used_modules.sv,,top,,uvm,../../../../CS401_LAB4.ip_user_files/ipstatic,,,,,
C:/Users/Monster/Xilinx/Vivado_Projects/CS401_LAB4/CS401_LAB4.srcs/sources_1/new/used_modules.sv,1763823944,systemVerilog,,C:/Users/Monster/Xilinx/Vivado_Projects/CS401_LAB4/CS401_LAB4.srcs/sim_1/new/tb.sv,,adder;alu;aludec;controller;core;datapath;debouncer;display_controller;dmem;flopenr;flopr;heartbeat_0_5hz;imem;maindec;mips;mux2;regfile;signext;sl2,,uvm,../../../../CS401_LAB4.ip_user_files/ipstatic,,,,,
