{
  "module_name": "max98926.h",
  "hash_id": "35059c89a24ce67e20bf42005dd85670e046723b73d90b7504f00c124b66d619",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/max98926.h",
  "human_readable_source": " \n \n\n#ifndef _MAX98926_H\n#define _MAX98926_H\n\n#define MAX98926_CHIP_VERSION   0x40\n#define MAX98926_CHIP_VERSION1  0x50\n\n#define MAX98926_VBAT_DATA          0x00\n#define MAX98926_VBST_DATA          0x01\n#define MAX98926_LIVE_STATUS0       0x02\n#define MAX98926_LIVE_STATUS1       0x03\n#define MAX98926_LIVE_STATUS2       0x04\n#define MAX98926_STATE0         0x05\n#define MAX98926_STATE1         0x06\n#define MAX98926_STATE2         0x07\n#define MAX98926_FLAG0          0x08\n#define MAX98926_FLAG1          0x09\n#define MAX98926_FLAG2          0x0A\n#define MAX98926_IRQ_ENABLE0        0x0B\n#define MAX98926_IRQ_ENABLE1        0x0C\n#define MAX98926_IRQ_ENABLE2        0x0D\n#define MAX98926_IRQ_CLEAR0     0x0E\n#define MAX98926_IRQ_CLEAR1     0x0F\n#define MAX98926_IRQ_CLEAR2     0x10\n#define MAX98926_MAP0           0x11\n#define MAX98926_MAP1           0x12\n#define MAX98926_MAP2           0x13\n#define MAX98926_MAP3           0x14\n#define MAX98926_MAP4           0x15\n#define MAX98926_MAP5           0x16\n#define MAX98926_MAP6           0x17\n#define MAX98926_MAP7           0x18\n#define MAX98926_MAP8           0x19\n#define MAX98926_DAI_CLK_MODE1      0x1A\n#define MAX98926_DAI_CLK_MODE2      0x1B\n#define MAX98926_DAI_CLK_DIV_M_MSBS 0x1C\n#define MAX98926_DAI_CLK_DIV_M_LSBS 0x1D\n#define MAX98926_DAI_CLK_DIV_N_MSBS 0x1E\n#define MAX98926_DAI_CLK_DIV_N_LSBS 0x1F\n#define MAX98926_FORMAT         0x20\n#define MAX98926_TDM_SLOT_SELECT        0x21\n#define MAX98926_DOUT_CFG_VMON      0x22\n#define MAX98926_DOUT_CFG_IMON      0x23\n#define MAX98926_DOUT_CFG_VBAT      0x24\n#define MAX98926_DOUT_CFG_VBST      0x25\n#define MAX98926_DOUT_CFG_FLAG      0x26\n#define MAX98926_DOUT_HIZ_CFG1      0x27\n#define MAX98926_DOUT_HIZ_CFG2      0x28\n#define MAX98926_DOUT_HIZ_CFG3      0x29\n#define MAX98926_DOUT_HIZ_CFG4      0x2A\n#define MAX98926_DOUT_DRV_STRENGTH      0x2B\n#define MAX98926_FILTERS            0x2C\n#define MAX98926_GAIN           0x2D\n#define MAX98926_GAIN_RAMPING       0x2E\n#define MAX98926_SPK_AMP            0x2F\n#define MAX98926_THRESHOLD          0x30\n#define MAX98926_ALC_ATTACK     0x31\n#define MAX98926_ALC_ATTEN_RLS      0x32\n#define MAX98926_ALC_HOLD_RLS       0x33\n#define MAX98926_ALC_CONFIGURATION      0x34\n#define MAX98926_BOOST_CONVERTER        0x35\n#define MAX98926_BLOCK_ENABLE       0x36\n#define MAX98926_CONFIGURATION      0x37\n#define MAX98926_GLOBAL_ENABLE      0x38\n#define MAX98926_BOOST_LIMITER      0x3A\n#define MAX98926_VERSION            0xFF\n\n#define MAX98926_REG_CNT               (MAX98926_R03A_BOOST_LIMITER+1)\n\n#define MAX98926_PDM_CURRENT_MASK (1<<7)\n#define MAX98926_PDM_CURRENT_SHIFT 7\n#define MAX98926_PDM_VOLTAGE_MASK (1<<3)\n#define MAX98926_PDM_VOLTAGE_SHIFT 3\n#define MAX98926_PDM_CHANNEL_0_MASK (1<<2)\n#define MAX98926_PDM_CHANNEL_0_SHIFT 2\n#define MAX98926_PDM_CHANNEL_1_MASK (1<<6)\n#define MAX98926_PDM_CHANNEL_1_SHIFT 6\n#define MAX98926_PDM_CHANNEL_1_HIZ 5\n#define MAX98926_PDM_CHANNEL_0_HIZ 1\n#define MAX98926_PDM_SOURCE_0_SHIFT 0\n#define MAX98926_PDM_SOURCE_0_MASK (1<<0)\n#define MAX98926_PDM_SOURCE_1_MASK (1<<4)\n#define MAX98926_PDM_SOURCE_1_SHIFT 4\n\n \n\n \n#define MAX98926_THERMWARN_STATUS_MASK          (1<<3)\n#define MAX98926_THERMWARN_STATUS_SHIFT         3\n#define MAX98926_THERMWARN_STATUS_WIDTH         1\n#define MAX98926_THERMSHDN_STATUS_MASK          (1<<1)\n#define MAX98926_THERMSHDN_STATUS_SHIFT         1\n#define MAX98926_THERMSHDN_STATUS_WIDTH         1\n\n \n#define MAX98926_SPKCURNT_STATUS_MASK               (1<<5)\n#define MAX98926_SPKCURNT_STATUS_SHIFT          5\n#define MAX98926_SPKCURNT_STATUS_WIDTH          1\n#define MAX98926_WATCHFAIL_STATUS_MASK          (1<<4)\n#define MAX98926_WATCHFAIL_STATUS_SHIFT         4\n#define MAX98926_WATCHFAIL_STATUS_WIDTH         1\n#define MAX98926_ALCINFH_STATUS_MASK                (1<<3)\n#define MAX98926_ALCINFH_STATUS_SHIFT               3\n#define MAX98926_ALCINFH_STATUS_WIDTH               1\n#define MAX98926_ALCACT_STATUS_MASK             (1<<2)\n#define MAX98926_ALCACT_STATUS_SHIFT                2\n#define MAX98926_ALCACT_STATUS_WIDTH                1\n#define MAX98926_ALCMUT_STATUS_MASK             (1<<1)\n#define MAX98926_ALCMUT_STATUS_SHIFT                1\n#define MAX98926_ALCMUT_STATUS_WIDTH                1\n#define MAX98926_ACLP_STATUS_MASK                   (1<<0)\n#define MAX98926_ACLP_STATUS_SHIFT              0\n#define MAX98926_ACLP_STATUS_WIDTH              1\n\n \n#define MAX98926_SLOTOVRN_STATUS_MASK               (1<<6)\n#define MAX98926_SLOTOVRN_STATUS_SHIFT          6\n#define MAX98926_SLOTOVRN_STATUS_WIDTH          1\n#define MAX98926_INVALSLOT_STATUS_MASK          (1<<5)\n#define MAX98926_INVALSLOT_STATUS_SHIFT         5\n#define MAX98926_INVALSLOT_STATUS_WIDTH         1\n#define MAX98926_SLOTCNFLT_STATUS_MASK          (1<<4)\n#define MAX98926_SLOTCNFLT_STATUS_SHIFT         4\n#define MAX98926_SLOTCNFLT_STATUS_WIDTH         1\n#define MAX98926_VBSTOVFL_STATUS_MASK               (1<<3)\n#define MAX98926_VBSTOVFL_STATUS_SHIFT          3\n#define MAX98926_VBSTOVFL_STATUS_WIDTH          1\n#define MAX98926_VBATOVFL_STATUS_MASK               (1<<2)\n#define MAX98926_VBATOVFL_STATUS_SHIFT          2\n#define MAX98926_VBATOVFL_STATUS_WIDTH          1\n#define MAX98926_IMONOVFL_STATUS_MASK               (1<<1)\n#define MAX98926_IMONOVFL_STATUS_SHIFT          1\n#define MAX98926_IMONOVFL_STATUS_WIDTH          1\n#define MAX98926_VMONOVFL_STATUS_MASK               (1<<0)\n#define MAX98926_VMONOVFL_STATUS_SHIFT          0\n#define MAX98926_VMONOVFL_STATUS_WIDTH          1\n\n \n#define MAX98926_THERMWARN_END_STATE_MASK           (1<<3)\n#define MAX98926_THERMWARN_END_STATE_SHIFT      3\n#define MAX98926_THERMWARN_END_STATE_WIDTH      1\n#define MAX98926_THERMWARN_BGN_STATE_MASK           (1<<2)\n#define MAX98926_THERMWARN_BGN_STATE_SHIFT      1\n#define MAX98926_THERMWARN_BGN_STATE_WIDTH      1\n#define MAX98926_THERMSHDN_END_STATE_MASK           (1<<1)\n#define MAX98926_THERMSHDN_END_STATE_SHIFT      1\n#define MAX98926_THERMSHDN_END_STATE_WIDTH      1\n#define MAX98926_THERMSHDN_BGN_STATE_MASK           (1<<0)\n#define MAX98926_THERMSHDN_BGN_STATE_SHIFT      0\n#define MAX98926_THERMSHDN_BGN_STATE_WIDTH      1\n\n \n#define MAX98926_SPRCURNT_STATE_MASK                (1<<5)\n#define MAX98926_SPRCURNT_STATE_SHIFT               5\n#define MAX98926_SPRCURNT_STATE_WIDTH               1\n#define MAX98926_WATCHFAIL_STATE_MASK               (1<<4)\n#define MAX98926_WATCHFAIL_STATE_SHIFT          4\n#define MAX98926_WATCHFAIL_STATE_WIDTH          1\n#define MAX98926_ALCINFH_STATE_MASK             (1<<3)\n#define MAX98926_ALCINFH_STATE_SHIFT                3\n#define MAX98926_ALCINFH_STATE_WIDTH                1\n#define MAX98926_ALCACT_STATE_MASK              (1<<2)\n#define MAX98926_ALCACT_STATE_SHIFT             2\n#define MAX98926_ALCACT_STATE_WIDTH             1\n#define MAX98926_ALCMUT_STATE_MASK              (1<<1)\n#define MAX98926_ALCMUT_STATE_SHIFT             1\n#define MAX98926_ALCMUT_STATE_WIDTH             1\n#define MAX98926_ALCP_STATE_MASK                    (1<<0)\n#define MAX98926_ALCP_STATE_SHIFT                   0\n#define MAX98926_ALCP_STATE_WIDTH                   1\n\n \n#define MAX98926_SLOTOVRN_STATE_MASK                (1<<6)\n#define MAX98926_SLOTOVRN_STATE_SHIFT               6\n#define MAX98926_SLOTOVRN_STATE_WIDTH               1\n#define MAX98926_INVALSLOT_STATE_MASK               (1<<5)\n#define MAX98926_INVALSLOT_STATE_SHIFT          5\n#define MAX98926_INVALSLOT_STATE_WIDTH          1\n#define MAX98926_SLOTCNFLT_STATE_MASK               (1<<4)\n#define MAX98926_SLOTCNFLT_STATE_SHIFT          4\n#define MAX98926_SLOTCNFLT_STATE_WIDTH          1\n#define MAX98926_VBSTOVFL_STATE_MASK                (1<<3)\n#define MAX98926_VBSTOVFL_STATE_SHIFT               3\n#define MAX98926_VBSTOVFL_STATE_WIDTH               1\n#define MAX98926_VBATOVFL_STATE_MASK                (1<<2)\n#define MAX98926_VBATOVFL_STATE_SHIFT               2\n#define MAX98926_VBATOVFL_STATE_WIDTH               1\n#define MAX98926_IMONOVFL_STATE_MASK                (1<<1)\n#define MAX98926_IMONOVFL_STATE_SHIFT               1\n#define MAX98926_IMONOVFL_STATE_WIDTH               1\n#define MAX98926_VMONOVFL_STATE_MASK                (1<<0)\n#define MAX98926_VMONOVFL_STATE_SHIFT               0\n#define MAX98926_VMONOVFL_STATE_WIDTH               1\n\n \n#define MAX98926_THERMWARN_END_FLAG_MASK            (1<<3)\n#define MAX98926_THERMWARN_END_FLAG_SHIFT           3\n#define MAX98926_THERMWARN_END_FLAG_WIDTH           1\n#define MAX98926_THERMWARN_BGN_FLAG_MASK            (1<<2)\n#define MAX98926_THERMWARN_BGN_FLAG_SHIFT           2\n#define MAX98926_THERMWARN_BGN_FLAG_WIDTH           1\n#define MAX98926_THERMSHDN_END_FLAG_MASK            (1<<1)\n#define MAX98926_THERMSHDN_END_FLAG_SHIFT           1\n#define MAX98926_THERMSHDN_END_FLAG_WIDTH           1\n#define MAX98926_THERMSHDN_BGN_FLAG_MASK            (1<<0)\n#define MAX98926_THERMSHDN_BGN_FLAG_SHIFT           0\n#define MAX98926_THERMSHDN_BGN_FLAG_WIDTH           1\n\n \n#define MAX98926_SPKCURNT_FLAG_MASK             (1<<5)\n#define MAX98926_SPKCURNT_FLAG_SHIFT                5\n#define MAX98926_SPKCURNT_FLAG_WIDTH                1\n#define MAX98926_WATCHFAIL_FLAG_MASK                (1<<4)\n#define MAX98926_WATCHFAIL_FLAG_SHIFT               4\n#define MAX98926_WATCHFAIL_FLAG_WIDTH               1\n#define MAX98926_ALCINFH_FLAG_MASK              (1<<3)\n#define MAX98926_ALCINFH_FLAG_SHIFT             3\n#define MAX98926_ALCINFH_FLAG_WIDTH             1\n#define MAX98926_ALCACT_FLAG_MASK                   (1<<2)\n#define MAX98926_ALCACT_FLAG_SHIFT              2\n#define MAX98926_ALCACT_FLAG_WIDTH              1\n#define MAX98926_ALCMUT_FLAG_MASK                   (1<<1)\n#define MAX98926_ALCMUT_FLAG_SHIFT              1\n#define MAX98926_ALCMUT_FLAG_WIDTH              1\n#define MAX98926_ALCP_FLAG_MASK                 (1<<0)\n#define MAX98926_ALCP_FLAG_SHIFT                    0\n#define MAX98926_ALCP_FLAG_WIDTH                    1\n\n \n#define MAX98926_SLOTOVRN_FLAG_MASK             (1<<6)\n#define MAX98926_SLOTOVRN_FLAG_SHIFT                6\n#define MAX98926_SLOTOVRN_FLAG_WIDTH                1\n#define MAX98926_INVALSLOT_FLAG_MASK                (1<<5)\n#define MAX98926_INVALSLOT_FLAG_SHIFT               5\n#define MAX98926_INVALSLOT_FLAG_WIDTH               1\n#define MAX98926_SLOTCNFLT_FLAG_MASK                (1<<4)\n#define MAX98926_SLOTCNFLT_FLAG_SHIFT               4\n#define MAX98926_SLOTCNFLT_FLAG_WIDTH               1\n#define MAX98926_VBSTOVFL_FLAG_MASK             (1<<3)\n#define MAX98926_VBSTOVFL_FLAG_SHIFT                3\n#define MAX98926_VBSTOVFL_FLAG_WIDTH                1\n#define MAX98926_VBATOVFL_FLAG_MASK             (1<<2)\n#define MAX98926_VBATOVFL_FLAG_SHIFT                2\n#define MAX98926_VBATOVFL_FLAG_WIDTH                1\n#define MAX98926_IMONOVFL_FLAG_MASK             (1<<1)\n#define MAX98926_IMONOVFL_FLAG_SHIFT                1\n#define MAX98926_IMONOVFL_FLAG_WIDTH                1\n#define MAX98926_VMONOVFL_FLAG_MASK             (1<<0)\n#define MAX98926_VMONOVFL_FLAG_SHIFT                0\n#define MAX98926_VMONOVFL_FLAG_WIDTH                1\n\n \n#define MAX98926_THERMWARN_END_EN_MASK          (1<<3)\n#define MAX98926_THERMWARN_END_EN_SHIFT         3\n#define MAX98926_THERMWARN_END_EN_WIDTH         1\n#define MAX98926_THERMWARN_BGN_EN_MASK          (1<<2)\n#define MAX98926_THERMWARN_BGN_EN_SHIFT         2\n#define MAX98926_THERMWARN_BGN_EN_WIDTH         1\n#define MAX98926_THERMSHDN_END_EN_MASK          (1<<1)\n#define MAX98926_THERMSHDN_END_EN_SHIFT         1\n#define MAX98926_THERMSHDN_END_EN_WIDTH         1\n#define MAX98926_THERMSHDN_BGN_EN_MASK          (1<<0)\n#define MAX98926_THERMSHDN_BGN_EN_SHIFT         0\n#define MAX98926_THERMSHDN_BGN_EN_WIDTH         1\n\n \n#define MAX98926_SPKCURNT_EN_MASK       (1<<5)\n#define MAX98926_SPKCURNT_EN_SHIFT  5\n#define MAX98926_SPKCURNT_EN_WIDTH  1\n#define MAX98926_WATCHFAIL_EN_MASK  (1<<4)\n#define MAX98926_WATCHFAIL_EN_SHIFT 4\n#define MAX98926_WATCHFAIL_EN_WIDTH 1\n#define MAX98926_ALCINFH_EN_MASK        (1<<3)\n#define MAX98926_ALCINFH_EN_SHIFT       3\n#define MAX98926_ALCINFH_EN_WIDTH       1\n#define MAX98926_ALCACT_EN_MASK     (1<<2)\n#define MAX98926_ALCACT_EN_SHIFT        2\n#define MAX98926_ALCACT_EN_WIDTH        1\n#define MAX98926_ALCMUT_EN_MASK     (1<<1)\n#define MAX98926_ALCMUT_EN_SHIFT        1\n#define MAX98926_ALCMUT_EN_WIDTH        1\n#define MAX98926_ALCP_EN_MASK           (1<<0)\n#define MAX98926_ALCP_EN_SHIFT      0\n#define MAX98926_ALCP_EN_WIDTH      1\n\n \n#define MAX98926_SLOTOVRN_EN_MASK       (1<<6)\n#define MAX98926_SLOTOVRN_EN_SHIFT  6\n#define MAX98926_SLOTOVRN_EN_WIDTH  1\n#define MAX98926_INVALSLOT_EN_MASK  (1<<5)\n#define MAX98926_INVALSLOT_EN_SHIFT 5\n#define MAX98926_INVALSLOT_EN_WIDTH 1\n#define MAX98926_SLOTCNFLT_EN_MASK  (1<<4)\n#define MAX98926_SLOTCNFLT_EN_SHIFT 4\n#define MAX98926_SLOTCNFLT_EN_WIDTH 1\n#define MAX98926_VBSTOVFL_EN_MASK       (1<<3)\n#define MAX98926_VBSTOVFL_EN_SHIFT  3\n#define MAX98926_VBSTOVFL_EN_WIDTH  1\n#define MAX98926_VBATOVFL_EN_MASK       (1<<2)\n#define MAX98926_VBATOVFL_EN_SHIFT  2\n#define MAX98926_VBATOVFL_EN_WIDTH  1\n#define MAX98926_IMONOVFL_EN_MASK       (1<<1)\n#define MAX98926_IMONOVFL_EN_SHIFT  1\n#define MAX98926_IMONOVFL_EN_WIDTH  1\n#define MAX98926_VMONOVFL_EN_MASK       (1<<0)\n#define MAX98926_VMONOVFL_EN_SHIFT  0\n#define MAX98926_VMONOVFL_EN_WIDTH  1\n\n \n#define MAX98926_THERMWARN_END_CLR_MASK         (1<<3)\n#define MAX98926_THERMWARN_END_CLR_SHIFT            3\n#define MAX98926_THERMWARN_END_CLR_WIDTH            1\n#define MAX98926_THERMWARN_BGN_CLR_MASK         (1<<2)\n#define MAX98926_THERMWARN_BGN_CLR_SHIFT            2\n#define MAX98926_THERMWARN_BGN_CLR_WIDTH            1\n#define MAX98926_THERMSHDN_END_CLR_MASK         (1<<1)\n#define MAX98926_THERMSHDN_END_CLR_SHIFT            1\n#define MAX98926_THERMSHDN_END_CLR_WIDTH            1\n#define MAX98926_THERMSHDN_BGN_CLR_MASK         (1<<0)\n#define MAX98926_THERMSHDN_BGN_CLR_SHIFT            0\n#define MAX98926_THERMSHDN_BGN_CLR_WIDTH            1\n\n \n#define MAX98926_SPKCURNT_CLR_MASK      (1<<5)\n#define MAX98926_SPKCURNT_CLR_SHIFT     5\n#define MAX98926_SPKCURNT_CLR_WIDTH     1\n#define MAX98926_WATCHFAIL_CLR_MASK     (1<<4)\n#define MAX98926_WATCHFAIL_CLR_SHIFT        4\n#define MAX98926_WATCHFAIL_CLR_WIDTH        1\n#define MAX98926_ALCINFH_CLR_MASK           (1<<3)\n#define MAX98926_ALCINFH_CLR_SHIFT      3\n#define MAX98926_ALCINFH_CLR_WIDTH      1\n#define MAX98926_ALCACT_CLR_MASK            (1<<2)\n#define MAX98926_ALCACT_CLR_SHIFT           2\n#define MAX98926_ALCACT_CLR_WIDTH           1\n#define MAX98926_ALCMUT_CLR_MASK            (1<<1)\n#define MAX98926_ALCMUT_CLR_SHIFT           1\n#define MAX98926_ALCMUT_CLR_WIDTH           1\n#define MAX98926_ALCP_CLR_MASK          (1<<0)\n#define MAX98926_ALCP_CLR_SHIFT         0\n#define MAX98926_ALCP_CLR_WIDTH         1\n\n \n#define MAX98926_SLOTOVRN_CLR_MASK      (1<<6)\n#define MAX98926_SLOTOVRN_CLR_SHIFT     6\n#define MAX98926_SLOTOVRN_CLR_WIDTH     1\n#define MAX98926_INVALSLOT_CLR_MASK     (1<<5)\n#define MAX98926_INVALSLOT_CLR_SHIFT        5\n#define MAX98926_INVALSLOT_CLR_WIDTH        1\n#define MAX98926_SLOTCNFLT_CLR_MASK     (1<<4)\n#define MAX98926_SLOTCNFLT_CLR_SHIFT        4\n#define MAX98926_SLOTCNFLT_CLR_WIDTH        1\n#define MAX98926_VBSTOVFL_CLR_MASK      (1<<3)\n#define MAX98926_VBSTOVFL_CLR_SHIFT     3\n#define MAX98926_VBSTOVFL_CLR_WIDTH     1\n#define MAX98926_VBATOVFL_CLR_MASK      (1<<2)\n#define MAX98926_VBATOVFL_CLR_SHIFT     2\n#define MAX98926_VBATOVFL_CLR_WIDTH     1\n#define MAX98926_IMONOVFL_CLR_MASK      (1<<1)\n#define MAX98926_IMONOVFL_CLR_SHIFT     1\n#define MAX98926_IMONOVFL_CLR_WIDTH     1\n#define MAX98926_VMONOVFL_CLR_MASK          (1<<0)\n#define MAX98926_VMONOVFL_CLR_SHIFT         0\n#define MAX98926_VMONOVFL_CLR_WIDTH         1\n\n \n#define MAX98926_ER_THERMWARN_EN_MASK               (1<<7)\n#define MAX98926_ER_THERMWARN_EN_SHIFT          7\n#define MAX98926_ER_THERMWARN_EN_WIDTH          1\n#define MAX98926_ER_THERMWARN_MAP_MASK          (0x07<<4)\n#define MAX98926_ER_THERMWARN_MAP_SHIFT         4\n#define MAX98926_ER_THERMWARN_MAP_WIDTH         3\n\n \n#define MAX98926_ER_ALCMUT_EN_MASK      (1<<7)\n#define MAX98926_ER_ALCMUT_EN_SHIFT     7\n#define MAX98926_ER_ALCMUT_EN_WIDTH     1\n#define MAX98926_ER_ALCMUT_MAP_MASK     (0x07<<4)\n#define MAX98926_ER_ALCMUT_MAP_SHIFT        4\n#define MAX98926_ER_ALCMUT_MAP_WIDTH        3\n#define MAX98926_ER_ALCP_EN_MASK            (1<<3)\n#define MAX98926_ER_ALCP_EN_SHIFT           3\n#define MAX98926_ER_ALCP_EN_WIDTH           1\n#define MAX98926_ER_ALCP_MAP_MASK           (0x07<<0)\n#define MAX98926_ER_ALCP_MAP_SHIFT      0\n#define MAX98926_ER_ALCP_MAP_WIDTH      3\n\n \n#define MAX98926_ER_ALCINFH_EN_MASK     (1<<7)\n#define MAX98926_ER_ALCINFH_EN_SHIFT        7\n#define MAX98926_ER_ALCINFH_EN_WIDTH        1\n#define MAX98926_ER_ALCINFH_MAP_MASK        (0x07<<4)\n#define MAX98926_ER_ALCINFH_MAP_SHIFT       4\n#define MAX98926_ER_ALCINFH_MAP_WIDTH       3\n#define MAX98926_ER_ALCACT_EN_MASK      (1<<3)\n#define MAX98926_ER_ALCACT_EN_SHIFT     3\n#define MAX98926_ER_ALCACT_EN_WIDTH     1\n#define MAX98926_ER_ALCACT_MAP_MASK     (0x07<<0)\n#define MAX98926_ER_ALCACT_MAP_SHIFT        0\n#define MAX98926_ER_ALCACT_MAP_WIDTH        3\n\n \n#define MAX98926_ER_SPKCURNT_EN_MASK            (1<<7)\n#define MAX98926_ER_SPKCURNT_EN_SHIFT           7\n#define MAX98926_ER_SPKCURNT_EN_WIDTH           1\n#define MAX98926_ER_SPKCURNT_MAP_MASK           (0x07<<4)\n#define MAX98926_ER_SPKCURNT_MAP_SHIFT          4\n#define MAX98926_ER_SPKCURNT_MAP_WIDTH          3\n\n \n \n\n \n#define MAX98926_ER_IMONOVFL_EN_MASK            (1<<7)\n#define MAX98926_ER_IMONOVFL_EN_SHIFT           7\n#define MAX98926_ER_IMONOVFL_EN_WIDTH           1\n#define MAX98926_ER_IMONOVFL_MAP_MASK           (0x07<<4)\n#define MAX98926_ER_IMONOVFL_MAP_SHIFT          4\n#define MAX98926_ER_IMONOVFL_MAP_WIDTH          3\n#define MAX98926_ER_VMONOVFL_EN_MASK            (1<<3)\n#define MAX98926_ER_VMONOVFL_EN_SHIFT           3\n#define MAX98926_ER_VMONOVFL_EN_WIDTH           1\n#define MAX98926_ER_VMONOVFL_MAP_MASK           (0x07<<0)\n#define MAX98926_ER_VMONOVFL_MAP_SHIFT          0\n#define MAX98926_ER_VMONOVFL_MAP_WIDTH          3\n\n \n#define MAX98926_ER_VBSTOVFL_EN_MASK            (1<<7)\n#define MAX98926_ER_VBSTOVFL_EN_SHIFT           7\n#define MAX98926_ER_VBSTOVFL_EN_WIDTH           1\n#define MAX98926_ER_VBSTOVFL_MAP_MASK           (0x07<<4)\n#define MAX98926_ER_VBSTOVFL_MAP_SHIFT          4\n#define MAX98926_ER_VBSTOVFL_MAP_WIDTH          3\n#define MAX98926_ER_VBATOVFL_EN_MASK            (1<<3)\n#define MAX98926_ER_VBATOVFL_EN_SHIFT           3\n#define MAX98926_ER_VBATOVFL_EN_WIDTH           1\n#define MAX98926_ER_VBATOVFL_MAP_MASK           (0x07<<0)\n#define MAX98926_ER_VBATOVFL_MAP_SHIFT          0\n#define MAX98926_ER_VBATOVFL_MAP_WIDTH          3\n\n \n#define MAX98926_ER_INVALSLOT_EN_MASK               (1<<7)\n#define MAX98926_ER_INVALSLOT_EN_SHIFT          7\n#define MAX98926_ER_INVALSLOT_EN_WIDTH          1\n#define MAX98926_ER_INVALSLOT_MAP_MASK          (0x07<<4)\n#define MAX98926_ER_INVALSLOT_MAP_SHIFT         4\n#define MAX98926_ER_INVALSLOT_MAP_WIDTH         3\n#define MAX98926_ER_SLOTCNFLT_EN_MASK               (1<<3)\n#define MAX98926_ER_SLOTCNFLT_EN_SHIFT          3\n#define MAX98926_ER_SLOTCNFLT_EN_WIDTH          1\n#define MAX98926_ER_SLOTCNFLT_MAP_MASK          (0x07<<0)\n#define MAX98926_ER_SLOTCNFLT_MAP_SHIFT         0\n#define MAX98926_ER_SLOTCNFLT_MAP_WIDTH         3\n\n \n#define MAX98926_ER_SLOTOVRN_EN_MASK    (1<<3)\n#define MAX98926_ER_SLOTOVRN_EN_SHIFT   3\n#define MAX98926_ER_SLOTOVRN_EN_WIDTH   1\n#define MAX98926_ER_SLOTOVRN_MAP_MASK   (0x07<<0)\n#define MAX98926_ER_SLOTOVRN_MAP_SHIFT  0\n#define MAX98926_ER_SLOTOVRN_MAP_WIDTH  3\n\n \n#define MAX98926_DAI_CLK_SOURCE_MASK    (1<<6)\n#define MAX98926_DAI_CLK_SOURCE_SHIFT   6\n#define MAX98926_DAI_CLK_SOURCE_WIDTH   1\n#define MAX98926_MDLL_MULT_MASK     (0x0F<<0)\n#define MAX98926_MDLL_MULT_SHIFT        0\n#define MAX98926_MDLL_MULT_WIDTH        4\n\n#define MAX98926_MDLL_MULT_MCLKx8       6\n#define MAX98926_MDLL_MULT_MCLKx16  8\n\n \n#define MAX98926_DAI_SR_MASK            (0x0F<<4)\n#define MAX98926_DAI_SR_SHIFT           4\n#define MAX98926_DAI_SR_WIDTH           4\n#define MAX98926_DAI_MAS_MASK           (1<<3)\n#define MAX98926_DAI_MAS_SHIFT          3\n#define MAX98926_DAI_MAS_WIDTH          1\n#define MAX98926_DAI_BSEL_MASK          (0x07<<0)\n#define MAX98926_DAI_BSEL_SHIFT         0\n#define MAX98926_DAI_BSEL_WIDTH         3\n\n#define MAX98926_DAI_BSEL_32 (0 << MAX98926_DAI_BSEL_SHIFT)\n#define MAX98926_DAI_BSEL_48 (1 << MAX98926_DAI_BSEL_SHIFT)\n#define MAX98926_DAI_BSEL_64 (2 << MAX98926_DAI_BSEL_SHIFT)\n#define MAX98926_DAI_BSEL_256 (6 << MAX98926_DAI_BSEL_SHIFT)\n\n \n#define MAX98926_DAI_M_MSBS_MASK        (0xFF<<0)\n#define MAX98926_DAI_M_MSBS_SHIFT       0\n#define MAX98926_DAI_M_MSBS_WIDTH       8\n\n \n#define MAX98926_DAI_M_LSBS_MASK        (0xFF<<0)\n#define MAX98926_DAI_M_LSBS_SHIFT       0\n#define MAX98926_DAI_M_LSBS_WIDTH       8\n\n \n#define MAX98926_DAI_N_MSBS_MASK        (0x7F<<0)\n#define MAX98926_DAI_N_MSBS_SHIFT       0\n#define MAX98926_DAI_N_MSBS_WIDTH       7\n\n \n#define MAX98926_DAI_N_LSBS_MASK        (0xFF<<0)\n#define MAX98926_DAI_N_LSBS_SHIFT       0\n#define MAX98926_DAI_N_LSBS_WIDTH       8\n\n \n#define MAX98926_DAI_CHANSZ_MASK    (0x03<<6)\n#define MAX98926_DAI_CHANSZ_SHIFT   6\n#define MAX98926_DAI_CHANSZ_WIDTH   2\n#define MAX98926_DAI_INTERLEAVE_MASK        (1<<5)\n#define MAX98926_DAI_INTERLEAVE_SHIFT       5\n#define MAX98926_DAI_INTERLEAVE_WIDTH       1\n#define MAX98926_DAI_EXTBCLK_HIZ_MASK       (1<<4)\n#define MAX98926_DAI_EXTBCLK_HIZ_SHIFT      4\n#define MAX98926_DAI_EXTBCLK_HIZ_WIDTH      1\n#define MAX98926_DAI_WCI_MASK           (1<<3)\n#define MAX98926_DAI_WCI_SHIFT      3\n#define MAX98926_DAI_WCI_WIDTH      1\n#define MAX98926_DAI_BCI_MASK           (1<<2)\n#define MAX98926_DAI_BCI_SHIFT      2\n#define MAX98926_DAI_BCI_WIDTH      1\n#define MAX98926_DAI_DLY_MASK           (1<<1)\n#define MAX98926_DAI_DLY_SHIFT      1\n#define MAX98926_DAI_DLY_WIDTH      1\n#define MAX98926_DAI_TDM_MASK           (1<<0)\n#define MAX98926_DAI_TDM_SHIFT      0\n#define MAX98926_DAI_TDM_WIDTH      1\n\n#define MAX98926_DAI_CHANSZ_16 (1 << MAX98926_DAI_CHANSZ_SHIFT)\n#define MAX98926_DAI_CHANSZ_24 (2 << MAX98926_DAI_CHANSZ_SHIFT)\n#define MAX98926_DAI_CHANSZ_32 (3 << MAX98926_DAI_CHANSZ_SHIFT)\n\n \n#define MAX98926_DAI_DO_EN_MASK     (1<<7)\n#define MAX98926_DAI_DO_EN_SHIFT        7\n#define MAX98926_DAI_DO_EN_WIDTH        1\n#define MAX98926_DAI_DIN_EN_MASK        (1<<6)\n#define MAX98926_DAI_DIN_EN_SHIFT       6\n#define MAX98926_DAI_DIN_EN_WIDTH       1\n#define MAX98926_DAI_INR_SOURCE_MASK    (0x07<<3)\n#define MAX98926_DAI_INR_SOURCE_SHIFT   3\n#define MAX98926_DAI_INR_SOURCE_WIDTH   3\n#define MAX98926_DAI_INL_SOURCE_MASK    (0x07<<0)\n#define MAX98926_DAI_INL_SOURCE_SHIFT   0\n#define MAX98926_DAI_INL_SOURCE_WIDTH   3\n\n \n#define MAX98926_DAI_VMON_EN_MASK       (1<<5)\n#define MAX98926_DAI_VMON_EN_SHIFT  5\n#define MAX98926_DAI_VMON_EN_WIDTH  1\n#define MAX98926_DAI_VMON_SLOT_MASK (0x1F<<0)\n#define MAX98926_DAI_VMON_SLOT_SHIFT    0\n#define MAX98926_DAI_VMON_SLOT_WIDTH    5\n\n#define MAX98926_DAI_VMON_SLOT_00_01 (0 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_01_02 (1 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_02_03 (2 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_03_04 (3 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_04_05 (4 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_05_06 (5 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_06_07 (6 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_07_08 (7 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_08_09 (8 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_09_0A (9 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_0A_0B (10 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_0B_0C (11 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_0C_0D (12 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_0D_0E (13 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_0E_0F (14 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_0F_10 (15 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_10_11 (16 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_11_12 (17 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_12_13 (18 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_13_14 (19 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_14_15 (20 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_15_16 (21 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_16_17 (22 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_17_18 (23 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_18_19 (24 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_19_1A (25 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_1A_1B (26 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_1B_1C (27 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_1C_1D (28 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_1D_1E (29 << MAX98926_DAI_VMON_SLOT_SHIFT)\n#define MAX98926_DAI_VMON_SLOT_1E_1F (30 << MAX98926_DAI_VMON_SLOT_SHIFT)\n\n \n#define MAX98926_DAI_IMON_EN_MASK       (1<<5)\n#define MAX98926_DAI_IMON_EN_SHIFT  5\n#define MAX98926_DAI_IMON_EN_WIDTH  1\n#define MAX98926_DAI_IMON_SLOT_MASK (0x1F<<0)\n#define MAX98926_DAI_IMON_SLOT_SHIFT    0\n#define MAX98926_DAI_IMON_SLOT_WIDTH    5\n\n#define MAX98926_DAI_IMON_SLOT_00_01 (0 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_01_02 (1 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_02_03 (2 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_03_04 (3 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_04_05 (4 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_05_06 (5 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_06_07 (6 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_07_08 (7 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_08_09 (8 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_09_0A (9 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_0A_0B (10 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_0B_0C (11 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_0C_0D (12 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_0D_0E (13 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_0E_0F (14 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_0F_10 (15 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_10_11 (16 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_11_12 (17 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_12_13 (18 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_13_14 (19 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_14_15 (20 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_15_16 (21 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_16_17 (22 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_17_18 (23 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_18_19 (24 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_19_1A (25 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_1A_1B (26 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_1B_1C (27 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_1C_1D (28 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_1D_1E (29 << MAX98926_DAI_IMON_SLOT_SHIFT)\n#define MAX98926_DAI_IMON_SLOT_1E_1F (30 << MAX98926_DAI_IMON_SLOT_SHIFT)\n\n \n#define MAX98926_DAI_INTERLEAVE_SLOT_MASK       (0x1F<<0)\n#define MAX98926_DAI_INTERLEAVE_SLOT_SHIFT      0\n#define MAX98926_DAI_INTERLEAVE_SLOT_WIDTH      5\n\n \n#define MAX98926_DAI_VBST_EN_MASK               (1<<5)\n#define MAX98926_DAI_VBST_EN_SHIFT          5\n#define MAX98926_DAI_VBST_EN_WIDTH          1\n#define MAX98926_DAI_VBST_SLOT_MASK         (0x1F<<0)\n#define MAX98926_DAI_VBST_SLOT_SHIFT            0\n#define MAX98926_DAI_VBST_SLOT_WIDTH            5\n\n \n#define MAX98926_DAI_FLAG_EN_MASK               (1<<5)\n#define MAX98926_DAI_FLAG_EN_SHIFT          5\n#define MAX98926_DAI_FLAG_EN_WIDTH          1\n#define MAX98926_DAI_FLAG_SLOT_MASK         (0x1F<<0)\n#define MAX98926_DAI_FLAG_SLOT_SHIFT            0\n#define MAX98926_DAI_FLAG_SLOT_WIDTH            5\n\n \n#define MAX98926_DAI_SLOT_HIZ_CFG1_MASK         (0xFF<<0)\n#define MAX98926_DAI_SLOT_HIZ_CFG1_SHIFT            0\n#define MAX98926_DAI_SLOT_HIZ_CFG1_WIDTH            8\n\n \n#define MAX98926_DAI_SLOT_HIZ_CFG2_MASK         (0xFF<<0)\n#define MAX98926_DAI_SLOT_HIZ_CFG2_SHIFT            0\n#define MAX98926_DAI_SLOT_HIZ_CFG2_WIDTH            8\n\n \n#define MAX98926_DAI_SLOT_HIZ_CFG3_MASK         (0xFF<<0)\n#define MAX98926_DAI_SLOT_HIZ_CFG3_SHIFT            0\n#define MAX98926_DAI_SLOT_HIZ_CFG3_WIDTH            8\n\n \n#define MAX98926_DAI_SLOT_HIZ_CFG4_MASK         (0xFF<<0)\n#define MAX98926_DAI_SLOT_HIZ_CFG4_SHIFT            0\n#define MAX98926_DAI_SLOT_HIZ_CFG4_WIDTH            8\n\n \n#define MAX98926_DAI_OUT_DRIVE_MASK             (0x03<<0)\n#define MAX98926_DAI_OUT_DRIVE_SHIFT                0\n#define MAX98926_DAI_OUT_DRIVE_WIDTH                2\n\n \n#define MAX98926_ADC_DITHER_EN_MASK             (1<<7)\n#define MAX98926_ADC_DITHER_EN_SHIFT                7\n#define MAX98926_ADC_DITHER_EN_WIDTH                1\n#define MAX98926_IV_DCB_EN_MASK                 (1<<6)\n#define MAX98926_IV_DCB_EN_SHIFT                    6\n#define MAX98926_IV_DCB_EN_WIDTH                    1\n#define MAX98926_DAC_DITHER_EN_MASK             (1<<4)\n#define MAX98926_DAC_DITHER_EN_SHIFT                4\n#define MAX98926_DAC_DITHER_EN_WIDTH                1\n#define MAX98926_DAC_FILTER_MODE_MASK               (1<<3)\n#define MAX98926_DAC_FILTER_MODE_SHIFT          3\n#define MAX98926_DAC_FILTER_MODE_WIDTH          1\n#define MAX98926_DAC_HPF_MASK               (0x07<<0)\n#define MAX98926_DAC_HPF_SHIFT                  0\n#define MAX98926_DAC_HPF_WIDTH                  3\n#define MAX98926_DAC_HPF_DISABLE        (0 << MAX98926_DAC_HPF_SHIFT)\n#define MAX98926_DAC_HPF_DC_BLOCK       (1 << MAX98926_DAC_HPF_SHIFT)\n#define MAX98926_DAC_HPF_EN_100     (2 << MAX98926_DAC_HPF_SHIFT)\n#define MAX98926_DAC_HPF_EN_200     (3 << MAX98926_DAC_HPF_SHIFT)\n#define MAX98926_DAC_HPF_EN_400     (4 << MAX98926_DAC_HPF_SHIFT)\n#define MAX98926_DAC_HPF_EN_800     (5 << MAX98926_DAC_HPF_SHIFT)\n\n \n#define MAX98926_DAC_IN_SEL_MASK    (0x03<<5)\n#define MAX98926_DAC_IN_SEL_SHIFT   5\n#define MAX98926_DAC_IN_SEL_WIDTH   2\n#define MAX98926_SPK_GAIN_MASK      (0x1F<<0)\n#define MAX98926_SPK_GAIN_SHIFT     0\n#define MAX98926_SPK_GAIN_WIDTH     5\n\n#define MAX98926_DAC_IN_SEL_LEFT_DAI (0 << MAX98926_DAC_IN_SEL_SHIFT)\n#define MAX98926_DAC_IN_SEL_RIGHT_DAI (1 << MAX98926_DAC_IN_SEL_SHIFT)\n#define MAX98926_DAC_IN_SEL_SUMMED_DAI (2 << MAX98926_DAC_IN_SEL_SHIFT)\n#define MAX98926_DAC_IN_SEL_DIV2_SUMMED_DAI (3 << MAX98926_DAC_IN_SEL_SHIFT)\n\n \n#define MAX98926_SPK_RMP_EN_MASK        (1<<1)\n#define MAX98926_SPK_RMP_EN_SHIFT       1\n#define MAX98926_SPK_RMP_EN_WIDTH       1\n#define MAX98926_SPK_ZCD_EN_MASK        (1<<0)\n#define MAX98926_SPK_ZCD_EN_SHIFT       0\n#define MAX98926_SPK_ZCD_EN_WIDTH       1\n\n \n#define MAX98926_SPK_MODE_MASK      (1<<0)\n#define MAX98926_SPK_MODE_SHIFT     0\n#define MAX98926_SPK_MODE_WIDTH     1\n#define MAX98926_INSELECT_MODE_MASK (1<<1)\n#define MAX98926_INSELECT_MODE_SHIFT    1\n#define MAX98926_INSELECT_MODE_WIDTH    1\n\n \n#define MAX98926_ALC_EN_MASK            (1<<5)\n#define MAX98926_ALC_EN_SHIFT           5\n#define MAX98926_ALC_EN_WIDTH           1\n#define MAX98926_ALC_TH_MASK            (0x1F<<0)\n#define MAX98926_ALC_TH_SHIFT           0\n#define MAX98926_ALC_TH_WIDTH           5\n\n \n#define MAX98926_ALC_ATK_STEP_MASK  (0x0F<<4)\n#define MAX98926_ALC_ATK_STEP_SHIFT 4\n#define MAX98926_ALC_ATK_STEP_WIDTH 4\n#define MAX98926_ALC_ATK_RATE_MASK  (0x7<<0)\n#define MAX98926_ALC_ATK_RATE_SHIFT 0\n#define MAX98926_ALC_ATK_RATE_WIDTH 3\n\n \n#define MAX98926_ALC_MAX_ATTEN_MASK (0x0F<<4)\n#define MAX98926_ALC_MAX_ATTEN_SHIFT    4\n#define MAX98926_ALC_MAX_ATTEN_WIDTH    4\n#define MAX98926_ALC_RLS_RATE_MASK  (0x7<<0)\n#define MAX98926_ALC_RLS_RATE_SHIFT 0\n#define MAX98926_ALC_RLS_RATE_WIDTH 3\n\n \n#define MAX98926_ALC_RLS_TGR_MASK       (1<<0)\n#define MAX98926_ALC_RLS_TGR_SHIFT  0\n#define MAX98926_ALC_RLS_TGR_WIDTH  1\n\n \n#define MAX98926_ALC_MUTE_EN_MASK       (1<<7)\n#define MAX98926_ALC_MUTE_EN_SHIFT  7\n#define MAX98926_ALC_MUTE_EN_WIDTH  1\n#define MAX98926_ALC_MUTE_DLY_MASK  (0x07<<4)\n#define MAX98926_ALC_MUTE_DLY_SHIFT 4\n#define MAX98926_ALC_MUTE_DLY_WIDTH 3\n#define MAX98926_ALC_RLS_DBT_MASK       (0x07<<0)\n#define MAX98926_ALC_RLS_DBT_SHIFT  0\n#define MAX98926_ALC_RLS_DBT_WIDTH  3\n\n \n#define MAX98926_BST_SYNC_MASK      (1<<7)\n#define MAX98926_BST_SYNC_SHIFT     7\n#define MAX98926_BST_SYNC_WIDTH     1\n#define MAX98926_BST_PHASE_MASK     (0x03<<4)\n#define MAX98926_BST_PHASE_SHIFT        4\n#define MAX98926_BST_PHASE_WIDTH        2\n#define MAX98926_BST_SKIP_MODE_MASK (0x03<<0)\n#define MAX98926_BST_SKIP_MODE_SHIFT    0\n#define MAX98926_BST_SKIP_MODE_WIDTH    2\n\n \n#define MAX98926_BST_EN_MASK            (1<<7)\n#define MAX98926_BST_EN_SHIFT           7\n#define MAX98926_BST_EN_WIDTH           1\n#define MAX98926_WATCH_EN_MASK      (1<<6)\n#define MAX98926_WATCH_EN_SHIFT     6\n#define MAX98926_WATCH_EN_WIDTH     1\n#define MAX98926_CLKMON_EN_MASK     (1<<5)\n#define MAX98926_CLKMON_EN_SHIFT        5\n#define MAX98926_CLKMON_EN_WIDTH        1\n#define MAX98926_SPK_EN_MASK            (1<<4)\n#define MAX98926_SPK_EN_SHIFT           4\n#define MAX98926_SPK_EN_WIDTH           1\n#define MAX98926_ADC_VBST_EN_MASK       (1<<3)\n#define MAX98926_ADC_VBST_EN_SHIFT  3\n#define MAX98926_ADC_VBST_EN_WIDTH  1\n#define MAX98926_ADC_VBAT_EN_MASK       (1<<2)\n#define MAX98926_ADC_VBAT_EN_SHIFT  2\n#define MAX98926_ADC_VBAT_EN_WIDTH  1\n#define MAX98926_ADC_IMON_EN_MASK       (1<<1)\n#define MAX98926_ADC_IMON_EN_SHIFT  1\n#define MAX98926_ADC_IMON_EN_WIDTH  1\n#define MAX98926_ADC_VMON_EN_MASK       (1<<0)\n#define MAX98926_ADC_VMON_EN_SHIFT  0\n#define MAX98926_ADC_VMON_EN_WIDTH  1\n\n \n#define MAX98926_BST_VOUT_MASK      (0x0F<<4)\n#define MAX98926_BST_VOUT_SHIFT     4\n#define MAX98926_BST_VOUT_WIDTH     4\n#define MAX98926_THERMWARN_LEVEL_MASK   (0x03<<2)\n#define MAX98926_THERMWARN_LEVEL_SHIFT          2\n#define MAX98926_THERMWARN_LEVEL_WIDTH          2\n#define MAX98926_WATCH_TIME_MASK            (0x03<<0)\n#define MAX98926_WATCH_TIME_SHIFT           0\n#define MAX98926_WATCH_TIME_WIDTH           2\n\n \n#define MAX98926_EN_MASK            (1<<7)\n#define MAX98926_EN_SHIFT           7\n#define MAX98926_EN_WIDTH           1\n\n \n#define MAX98926_BST_ILIM_MASK  (0xF<<4)\n#define MAX98926_BST_ILIM_SHIFT 4\n#define MAX98926_BST_ILIM_WIDTH 4\n\n \n#define MAX98926_REV_ID_MASK    (0xFF<<0)\n#define MAX98926_REV_ID_SHIFT   0\n#define MAX98926_REV_ID_WIDTH   8\n\nstruct max98926_priv {\n\tstruct regmap *regmap;\n\tstruct snd_soc_component *component;\n\tunsigned int sysclk;\n\tunsigned int v_slot;\n\tunsigned int i_slot;\n\tunsigned int ch_size;\n\tunsigned int interleave_mode;\n};\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}