# Copyright (C) 2019-2021  The SymbiFlow Authors.
#
# Use of this source code is governed by a ISC-style
# license that can be found in the LICENSE file or at
# https://opensource.org/licenses/ISC
#
# SPDX-License-Identifier: ISC


name: veer-eh1
description: Full VeeR EH1 core test
top_module: tb_top
tags: veer-eh1
path: third_party/cores/veer-eh1
command: fusesoc --cores-root third_party/cores/veer-eh1 run --target=sim --setup --build-root build/veer-eh1_sim chipsalliance.org:cores:VeeR_EH1:1.8
conf_file: build/veer-eh1_sim/sim-verilator/chipsalliance.org_cores_VeeR_EH1_1.8.vc
test_file: veer-eh1-sim.sv
timeout: 180
compatible-runners: verilator slang circt-verilog
type: parsing elaboration simulation_without_run
