INFO: [v++ 60-1548] Creating build summary session with primary output /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/Work.aiecompiler_summary, at Tue Sep 30 14:07:25 2025
INFO: [v++ 82-10520] No user clocking directives found, hence PL frequency is being inferred from the platform. 299.999724 will be used as PL frequency
INFO: [v++ 82-10534] Setting option --aie.enable-partition to value 0:38
INFO: [v++ 82-31] Launching aiecompiler: aiecompiler --config /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie_hw.cfg
                                           AI Engine Compiler
                                     Version 2024.2 (linux64-bit)
                                     SW Build 5239620 on 2024-11-08-20:02:40
                          Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
                          Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
INFO: ML part stats configuration file found in /tools/Xilinx/Vitis/2024.2/aietools/data
INFO: [aiecompiler 77-3355] ###[Start]: Reading in platform specification from /tools/Xilinx/Vitis/2024.2/base_platforms/xilinx_vek280_base_202420_1/xilinx_vek280_base_202420_1.xpfm
INFO: [aiecompiler 55-2099] Unable to extract 'pdi_files' from /tools/Xilinx/Vitis/2024.2/base_platforms/xilinx_vek280_base_202420_1/hw/hw.xsa to /tools/Xilinx/Vitis/2024.2/base_platforms/xilinx_vek280_base_202420_1/hw/extracted/vitis_design_wrapper_0. XSA may not contain 'pdi_files' or the destination directory is read-only
INFO: [aiecompiler 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2024.2/data/embeddedsw) loading 0 seconds
INFO: [aiecompiler 77-3354] ###[Finish]:  Reading in platform specification from /tools/Xilinx/Vitis/2024.2/base_platforms/xilinx_vek280_base_202420_1/xilinx_vek280_base_202420_1.xpfm
INFO: [aiecompiler 21-403] Loading part xcve2802-vsvh1760-2MP-e-S
INFO: [aiecompiler 77-3379] Extracted physical device part from platform is : xcve2802-vsvh1760-2MP-e-S 
INFO: [aiecompiler 77-297] Cmd Line : /tools/Xilinx/Vitis/2024.2/aietools/bin/unwrapped/lnx64.o/aiecompiler --config /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie_hw.cfg 
INFO: [aiecompiler 77-404] Executing Cmd: /tools/Xilinx/Vitis/2024.2/aietools/bin/../lnx64.o/tools/clang/bin/clang++ -I/tools/Xilinx/Vitis/2024.2/aietools/include -I/tools/Xilinx/Vitis/2024.2/aietools/tps/lnx64/gcc/include/c++/8.3.0 -I/tools/Xilinx/Vitis/2024.2/aietools/tps/lnx64/gcc/include/c++/8.3.0/x86_64-pc-linux-gnu -I/tools/Xilinx/Vitis/2024.2/aietools/tps/lnx64/gcc/include  -Wno-error=reserved-user-defined-literal  -E -std=c++17 -D__ADF_FRONTEND__ -D__AIE_ARCH__=20 -I/tools/Xilinx/Vitis/2024.2/aietools/include  -I .  -I /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/./ -I /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/../common -I /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/../dsp_lib/L1/src/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/../dsp_lib/L1/include/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/../dsp_lib/L2/include/aie /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/graph.cpp > /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/temp/graph.ii
INFO: [aiecompiler 77-404] Executing Cmd: graph_preprocessor /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/temp/graph.ii -o /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/temp/graph.processed.ii -report-core-dump  -- -std=c++17  -ftemplate-depth=2048  -Wno-return-stack-address  -Wno-missing-declarations  -Wno-parentheses-equality  -Wno-shift-negative-value  
INFO: [aiecompiler 77-404] Executing Cmd: /tools/Xilinx/Vitis/2024.2/aietools/bin/../lnx64.o/tools/clang/bin/clang++ --gcc-install-dir=/tools/Xilinx/Vitis/2024.2/aietools/tps/lnx64/gcc/lib/gcc/x86_64-pc-linux-gnu/8.3.0 -stdlib=libstdc++  -Wno-error=reserved-user-defined-literal  -std=c++17  -I .  /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/temp/graph.processed.ii -o /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/temp/graph.out -L /tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o -g -O0 -Wl,--unresolved-symbols=ignore-all  -Wno-return-stack-address  -Wno-missing-declarations  -lmeir_frontend  -ladf_api_frontend 
INFO: [aiecompiler 77-404] Executing Cmd: /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/temp/graph.out -I /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/./ -I /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/../common -I /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/../dsp_lib/L1/src/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/../dsp_lib/L1/include/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/../dsp_lib/L2/include/aie --workdir=/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work --part=xcve2802-vsvh1760-2MP-e-S --aiearch=aie-ml --log-level=1 --pl-axi-lite=0 --enable-multi-layer=0 --disable-dma-autostart=0 --enable-light-cdo=0 --large-program-memory=0 --swfifo-threshold=40 --enable-dma-fifo=0 --target=hw
INFO: [aiecompiler 77-749] Reading logical device VC2802.json
WARNING: [aiecompiler 77-5890] 'k_split_768_512_256.in[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_768_512_256.out[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_768_512_256.out[1]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_512_256x2.in[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_512_256x2.out[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_512_256x2.out[1]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_256_128x2[0].in[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_256_128x2[0].out[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_256_128x2[0].out[1]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_256_128x2[1].in[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_256_128x2[1].out[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_256_128x2[1].out[1]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_256_128x2[2].in[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_256_128x2[2].out[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_256_128x2[2].out[1]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_128_64x2[0].in[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_128_64x2[0].out[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_128_64x2[0].out[1]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_128_64x2[1].in[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_128_64x2[1].out[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_128_64x2[1].out[1]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_128_64x2[2].in[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_128_64x2[2].out[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_128_64x2[2].out[1]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_128_64x2[3].in[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_128_64x2[3].out[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_128_64x2[3].out[1]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_128_64x2[4].in[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_128_64x2[4].out[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_128_64x2[4].out[1]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_128_64x2[5].in[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_128_64x2[5].out[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'k_split_128_64x2[5].out[1]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
INFO: [aiecompiler 77-6447] Executing Cmd: aieir_be --time-passes=0  --disable-om-fifo-insertion=false  --fast-nonlinearfloats=false  --high-performance=false  --debug-halt-aie=false  --single-mm2s-channel=false  --stacksize=1024  --output-archive=libadf.a  --disable-multirate=false  --include="/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/./" --include="/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/../common" --include="/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/../dsp_lib/L1/src/aie" --include="/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/../dsp_lib/L1/include/aie" --include="/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/../dsp_lib/L2/include/aie" --fastmath=false  --event-trace-advanced-mapping=0  --gen-graph-cleanup=false  --use-canonical-net-names=false  --use-phy-shim=true  --trace-aiesim-option=0  --event-trace-windowed=false  --num-trace-streams=16  --adf-api-log-level=2  --enable-partition=0:38  --quiet=false  --exec-timed=0  --keep-intermediate-results=false  --enable-profiling=false  --runtime-opt=true  --disable-ordered-merge-error=false  --disable-transform-merge-broadcast=true  --verbose=false  --nodot-graph=false  --disable-transform-broadcast-split=true  --pl-freq=300  --trace-plio-width=64  --broadcast-enable-core=true  --kernel-address-location=false  --target=hw --swfifo-threshold=40  --workdir=/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work  --exit-after=complete  --test-iterations=-1  --known-tripcount=false  --platform=/tools/Xilinx/Vitis/2024.2/base_platforms/xilinx_vek280_base_202420_1/xilinx_vek280_base_202420_1.xpfm  --write-partitioned-file=true  --schemafile=AIEGraphSchema.json  --async-rtp-blocking-update=false  --lock-fence-mode=1  --enable-reconfig=false  --evaluate-fifo-depth=false  --event-trace-port=gmio --xlopt=1  --extend-trace-partition=false  --graph-iterator-event=false  --optimize-pktids=false  --no-init=false  --fast-floats=true  --large-kernel-program=false  --heapsize=1024  --enable-reconfig-dma-autostart=false  --disable-dma-autostart=false  --json=/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/temp/graph.json
AIEMLbuild feature license is found.
INFO: [aiecompiler 77-3355] ###[Start]: Reading in platform specification from /tools/Xilinx/Vitis/2024.2/base_platforms/xilinx_vek280_base_202420_1/xilinx_vek280_base_202420_1.xpfm
INFO: [aiecompiler 55-2099] Unable to extract 'pdi_files' from /tools/Xilinx/Vitis/2024.2/base_platforms/xilinx_vek280_base_202420_1/hw/hw.xsa to /tools/Xilinx/Vitis/2024.2/base_platforms/xilinx_vek280_base_202420_1/hw/extracted/vitis_design_wrapper_0. XSA may not contain 'pdi_files' or the destination directory is read-only
INFO: [aiecompiler 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2024.2/data/embeddedsw) loading 0 seconds
INFO: [aiecompiler 77-3354] ###[Finish]:  Reading in platform specification from /tools/Xilinx/Vitis/2024.2/base_platforms/xilinx_vek280_base_202420_1/xilinx_vek280_base_202420_1.xpfm
INFO: [aiecompiler 21-403] Loading part xcve2802-vsvh1760-2MP-e-S
INFO: [aiecompiler 77-3379] Extracted physical device part from platform is : xcve2802-vsvh1760-2MP-e-S 
INFO: [aiecompiler 77-749] Reading logical device VC2802.json
INFO: [aiecompiler 77-750] Reading physical device xcve2802-vsvh1760-2MP-e-S
INFO: [aiecompiler 77-951] ###Start:Loading Device Part xcve2802-vsvh1760-2MP-e-S
INFO: [aiecompiler 77-950] ###Finish(0u 0s 0w):Loading Device Part xcve2802-vsvh1760-2MP-e-S
INFO: [aiecompiler 77-4400] Finish reading physical device xcve2802-vsvh1760-2MP-e-S
INFO: [aiecompiler 77-951] ###Start:Loading Device Part xcve2802-vsvh1760-2MP-e-S
INFO: [aiecompiler 77-950] ###Finish(0u 0s 0w):Loading Device Part xcve2802-vsvh1760-2MP-e-S
688: /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/temp/graph.json
INFO: [aiecompiler 77-757] Opening input file: /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/temp/graph.json
INFO: [aiecompiler 77-6287] Emitting AIEIr in file: /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/temp/graph_aieir_dump.txt
INFO: [aiecompiler 77-656] Processing Graph 'root'
INFO: [aiecompiler 77-404] Executing Cmd: 	cd /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir 
	/tools/Xilinx/Vitis/2024.2/aietools/tps/lnx64/target_aie_ml/bin/LNa64bin/chesscc +f +s -p me -P /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib +Wllvm,-O2,-fno-jump-tables,-femit-all-decls,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIE_ARCH__=20 -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include empty.cc -o _header.ll

Configuration: Release_LLVM
Compiling "empty.cc"
chess-clang -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib --chess-proc-dir=/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2306 -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/tps/boost_1_72_0 -D__AIENGINE__ -D__AIE_ARCH__=20 -D__tct_tgt__=240507 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -instcombine-code-sinking=false -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -inline-threshold=300 -mllvm -chess-protect-llvm-global-reg-access=true -O2 -fno-jump-tables -femit-all-decls -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g empty.cc -o_header.ll -emit-llvm --chess-proc-name=me
Compilation finished successfully (0 errors, 0 warnings)
INFO: [aiecompiler 77-404] Executing Cmd: make -C /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir -O -j8 -f i0_wrap_matrix_vector_mul.makefile -f i1_wrap_matrix_vector_mul.makefile -f i2_wrap_matrix_vector_mul.makefile -f i3_wrap_matrix_vector_mul.makefile -f i4_wrap_matrix_vector_mul.makefile -f i5_wrap_matrix_vector_mul.makefile -f i6_wrap_matrix_vector_mul.makefile -f i7_wrap_matrix_vector_mul.makefile all 2>&1

make[1]: Entering directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
/tools/Xilinx/Vitis/2024.2/aietools/tps/lnx64/target_aie_ml/bin/LNa64bin/chesscc +f +s -p me -P /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -I ../../.. -I /tools/Xilinx/Vitis/2024.2/aietools/include -I /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I /home/synthara/VersalPrjs/LDRD/rtda_demo/common -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i5_wrap_matrix_vector_mul.cpp -o i5_wrap_matrix_vector_mul.ll
Configuration: Release_LLVM
Compiling "i5_wrap_matrix_vector_mul.cpp"
chess-clang -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib --chess-proc-dir=/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2306 -I../../.. -I/tools/Xilinx/Vitis/2024.2/aietools/include -I/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I/home/synthara/VersalPrjs/LDRD/rtda_demo/common -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/tps/boost_1_72_0 -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -D__tct_tgt__=240507 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -instcombine-code-sinking=false -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -inline-threshold=300 -mllvm -chess-protect-llvm-global-reg-access=true -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i5_wrap_matrix_vector_mul.cpp -oi5_wrap_matrix_vector_mul.ll -emit-llvm --chess-proc-name=me
Compilation finished successfully (0 errors, 0 warnings)
make[1]: Leaving directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
make[1]: Entering directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
/tools/Xilinx/Vitis/2024.2/aietools/tps/lnx64/target_aie_ml/bin/LNa64bin/chesscc +f +s -p me -P /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -I ../../.. -I /tools/Xilinx/Vitis/2024.2/aietools/include -I /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I /home/synthara/VersalPrjs/LDRD/rtda_demo/common -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i0_wrap_matrix_vector_mul.cpp -o i0_wrap_matrix_vector_mul.ll
Configuration: Release_LLVM
Compiling "i0_wrap_matrix_vector_mul.cpp"
chess-clang -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib --chess-proc-dir=/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2306 -I../../.. -I/tools/Xilinx/Vitis/2024.2/aietools/include -I/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I/home/synthara/VersalPrjs/LDRD/rtda_demo/common -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/tps/boost_1_72_0 -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -D__tct_tgt__=240507 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -instcombine-code-sinking=false -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -inline-threshold=300 -mllvm -chess-protect-llvm-global-reg-access=true -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i0_wrap_matrix_vector_mul.cpp -oi0_wrap_matrix_vector_mul.ll -emit-llvm --chess-proc-name=me
Compilation finished successfully (0 errors, 0 warnings)
make[1]: Leaving directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
make[1]: Entering directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
/tools/Xilinx/Vitis/2024.2/aietools/tps/lnx64/target_aie_ml/bin/LNa64bin/chesscc +f +s -p me -P /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -I ../../.. -I /tools/Xilinx/Vitis/2024.2/aietools/include -I /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I /home/synthara/VersalPrjs/LDRD/rtda_demo/common -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i2_wrap_matrix_vector_mul.cpp -o i2_wrap_matrix_vector_mul.ll
Configuration: Release_LLVM
Compiling "i2_wrap_matrix_vector_mul.cpp"
chess-clang -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib --chess-proc-dir=/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2306 -I../../.. -I/tools/Xilinx/Vitis/2024.2/aietools/include -I/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I/home/synthara/VersalPrjs/LDRD/rtda_demo/common -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/tps/boost_1_72_0 -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -D__tct_tgt__=240507 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -instcombine-code-sinking=false -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -inline-threshold=300 -mllvm -chess-protect-llvm-global-reg-access=true -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i2_wrap_matrix_vector_mul.cpp -oi2_wrap_matrix_vector_mul.ll -emit-llvm --chess-proc-name=me
Compilation finished successfully (0 errors, 0 warnings)
make[1]: Leaving directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
make[1]: Entering directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
/tools/Xilinx/Vitis/2024.2/aietools/tps/lnx64/target_aie_ml/bin/LNa64bin/chesscc +f +s -p me -P /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -I ../../.. -I /tools/Xilinx/Vitis/2024.2/aietools/include -I /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I /home/synthara/VersalPrjs/LDRD/rtda_demo/common -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i6_wrap_matrix_vector_mul.cpp -o i6_wrap_matrix_vector_mul.ll
Configuration: Release_LLVM
Compiling "i6_wrap_matrix_vector_mul.cpp"
chess-clang -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib --chess-proc-dir=/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2306 -I../../.. -I/tools/Xilinx/Vitis/2024.2/aietools/include -I/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I/home/synthara/VersalPrjs/LDRD/rtda_demo/common -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/tps/boost_1_72_0 -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -D__tct_tgt__=240507 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -instcombine-code-sinking=false -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -inline-threshold=300 -mllvm -chess-protect-llvm-global-reg-access=true -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i6_wrap_matrix_vector_mul.cpp -oi6_wrap_matrix_vector_mul.ll -emit-llvm --chess-proc-name=me
Compilation finished successfully (0 errors, 0 warnings)
make[1]: Leaving directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
make[1]: Entering directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
/tools/Xilinx/Vitis/2024.2/aietools/tps/lnx64/target_aie_ml/bin/LNa64bin/chesscc +f +s -p me -P /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -I ../../.. -I /tools/Xilinx/Vitis/2024.2/aietools/include -I /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I /home/synthara/VersalPrjs/LDRD/rtda_demo/common -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i4_wrap_matrix_vector_mul.cpp -o i4_wrap_matrix_vector_mul.ll
Configuration: Release_LLVM
Compiling "i4_wrap_matrix_vector_mul.cpp"
chess-clang -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib --chess-proc-dir=/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2306 -I../../.. -I/tools/Xilinx/Vitis/2024.2/aietools/include -I/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I/home/synthara/VersalPrjs/LDRD/rtda_demo/common -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/tps/boost_1_72_0 -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -D__tct_tgt__=240507 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -instcombine-code-sinking=false -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -inline-threshold=300 -mllvm -chess-protect-llvm-global-reg-access=true -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i4_wrap_matrix_vector_mul.cpp -oi4_wrap_matrix_vector_mul.ll -emit-llvm --chess-proc-name=me
Compilation finished successfully (0 errors, 0 warnings)
make[1]: Leaving directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
make[1]: Entering directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
/tools/Xilinx/Vitis/2024.2/aietools/tps/lnx64/target_aie_ml/bin/LNa64bin/chesscc +f +s -p me -P /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -I ../../.. -I /tools/Xilinx/Vitis/2024.2/aietools/include -I /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I /home/synthara/VersalPrjs/LDRD/rtda_demo/common -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i3_wrap_matrix_vector_mul.cpp -o i3_wrap_matrix_vector_mul.ll
Configuration: Release_LLVM
Compiling "i3_wrap_matrix_vector_mul.cpp"
chess-clang -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib --chess-proc-dir=/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2306 -I../../.. -I/tools/Xilinx/Vitis/2024.2/aietools/include -I/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I/home/synthara/VersalPrjs/LDRD/rtda_demo/common -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/tps/boost_1_72_0 -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -D__tct_tgt__=240507 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -instcombine-code-sinking=false -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -inline-threshold=300 -mllvm -chess-protect-llvm-global-reg-access=true -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i3_wrap_matrix_vector_mul.cpp -oi3_wrap_matrix_vector_mul.ll -emit-llvm --chess-proc-name=me
Compilation finished successfully (0 errors, 0 warnings)
make[1]: Leaving directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
make[1]: Entering directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
/tools/Xilinx/Vitis/2024.2/aietools/tps/lnx64/target_aie_ml/bin/LNa64bin/chesscc +f +s -p me -P /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -I ../../.. -I /tools/Xilinx/Vitis/2024.2/aietools/include -I /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I /home/synthara/VersalPrjs/LDRD/rtda_demo/common -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i1_wrap_matrix_vector_mul.cpp -o i1_wrap_matrix_vector_mul.ll
Configuration: Release_LLVM
Compiling "i1_wrap_matrix_vector_mul.cpp"
chess-clang -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib --chess-proc-dir=/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2306 -I../../.. -I/tools/Xilinx/Vitis/2024.2/aietools/include -I/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I/home/synthara/VersalPrjs/LDRD/rtda_demo/common -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/tps/boost_1_72_0 -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -D__tct_tgt__=240507 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -instcombine-code-sinking=false -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -inline-threshold=300 -mllvm -chess-protect-llvm-global-reg-access=true -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i1_wrap_matrix_vector_mul.cpp -oi1_wrap_matrix_vector_mul.ll -emit-llvm --chess-proc-name=me
Compilation finished successfully (0 errors, 0 warnings)
make[1]: Leaving directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
make[1]: Entering directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
/tools/Xilinx/Vitis/2024.2/aietools/tps/lnx64/target_aie_ml/bin/LNa64bin/chesscc +f +s -p me -P /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -I ../../.. -I /tools/Xilinx/Vitis/2024.2/aietools/include -I /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I /home/synthara/VersalPrjs/LDRD/rtda_demo/common -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i7_wrap_matrix_vector_mul.cpp -o i7_wrap_matrix_vector_mul.ll
Configuration: Release_LLVM
Compiling "i7_wrap_matrix_vector_mul.cpp"
chess-clang -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib --chess-proc-dir=/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2306 -I../../.. -I/tools/Xilinx/Vitis/2024.2/aietools/include -I/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I/home/synthara/VersalPrjs/LDRD/rtda_demo/common -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/tps/boost_1_72_0 -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -D__tct_tgt__=240507 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -instcombine-code-sinking=false -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -inline-threshold=300 -mllvm -chess-protect-llvm-global-reg-access=true -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i7_wrap_matrix_vector_mul.cpp -oi7_wrap_matrix_vector_mul.ll -emit-llvm --chess-proc-name=me
Compilation finished successfully (0 errors, 0 warnings)
make[1]: Leaving directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
INFO: [aiecompiler 77-404] Executing Cmd: make -C /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir -O -j8 -f i8_wrap_matrix_vector_mul.makefile -f i9_wrap_matrix_vector_mul.makefile -f i10_wrap_matrix_vector_mul.makefile -f i11_wrap_matrix_vector_mul.makefile -f i14_window_split_768_to_512_256.makefile -f i15_window_split_512_to_256x2.makefile -f i16_window_split_256_to_128x2.makefile -f i19_window_split_128_to_64x2.makefile all 2>&1

make[1]: Entering directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
/tools/Xilinx/Vitis/2024.2/aietools/tps/lnx64/target_aie_ml/bin/LNa64bin/chesscc +f +s -p me -P /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -I ../../.. -I /tools/Xilinx/Vitis/2024.2/aietools/include -I /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I /home/synthara/VersalPrjs/LDRD/rtda_demo/common -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/window_split_128_to_64x2.cpp -o i19_window_split_128_to_64x2.ll
Configuration: Release_LLVM
Compiling "window_split_128_to_64x2.cpp"
chess-clang -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib --chess-proc-dir=/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2306 -I../../.. -I/tools/Xilinx/Vitis/2024.2/aietools/include -I/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I/home/synthara/VersalPrjs/LDRD/rtda_demo/common -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/tps/boost_1_72_0 -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -D__tct_tgt__=240507 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -instcombine-code-sinking=false -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -inline-threshold=300 -mllvm -chess-protect-llvm-global-reg-access=true -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/window_split_128_to_64x2.cpp -oi19_window_split_128_to_64x2.ll -emit-llvm --chess-proc-name=me
Compilation finished successfully (0 errors, 0 warnings)
make[1]: Leaving directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
make[1]: Entering directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
/tools/Xilinx/Vitis/2024.2/aietools/tps/lnx64/target_aie_ml/bin/LNa64bin/chesscc +f +s -p me -P /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -I ../../.. -I /tools/Xilinx/Vitis/2024.2/aietools/include -I /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I /home/synthara/VersalPrjs/LDRD/rtda_demo/common -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/window_split_768_to_512_256.cpp -o i14_window_split_768_to_512_256.ll
Configuration: Release_LLVM
Compiling "window_split_768_to_512_256.cpp"
chess-clang -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib --chess-proc-dir=/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2306 -I../../.. -I/tools/Xilinx/Vitis/2024.2/aietools/include -I/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I/home/synthara/VersalPrjs/LDRD/rtda_demo/common -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/tps/boost_1_72_0 -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -D__tct_tgt__=240507 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -instcombine-code-sinking=false -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -inline-threshold=300 -mllvm -chess-protect-llvm-global-reg-access=true -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/window_split_768_to_512_256.cpp -oi14_window_split_768_to_512_256.ll -emit-llvm --chess-proc-name=me
Compilation finished successfully (0 errors, 0 warnings)
make[1]: Leaving directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
make[1]: Entering directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
/tools/Xilinx/Vitis/2024.2/aietools/tps/lnx64/target_aie_ml/bin/LNa64bin/chesscc +f +s -p me -P /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -I ../../.. -I /tools/Xilinx/Vitis/2024.2/aietools/include -I /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I /home/synthara/VersalPrjs/LDRD/rtda_demo/common -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/window_split_512_to_256x2.cpp -o i15_window_split_512_to_256x2.ll
Configuration: Release_LLVM
Compiling "window_split_512_to_256x2.cpp"
chess-clang -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib --chess-proc-dir=/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2306 -I../../.. -I/tools/Xilinx/Vitis/2024.2/aietools/include -I/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I/home/synthara/VersalPrjs/LDRD/rtda_demo/common -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/tps/boost_1_72_0 -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -D__tct_tgt__=240507 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -instcombine-code-sinking=false -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -inline-threshold=300 -mllvm -chess-protect-llvm-global-reg-access=true -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/window_split_512_to_256x2.cpp -oi15_window_split_512_to_256x2.ll -emit-llvm --chess-proc-name=me
Compilation finished successfully (0 errors, 0 warnings)
make[1]: Leaving directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
make[1]: Entering directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
/tools/Xilinx/Vitis/2024.2/aietools/tps/lnx64/target_aie_ml/bin/LNa64bin/chesscc +f +s -p me -P /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -I ../../.. -I /tools/Xilinx/Vitis/2024.2/aietools/include -I /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I /home/synthara/VersalPrjs/LDRD/rtda_demo/common -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/window_split_256_to_128x2.cpp -o i16_window_split_256_to_128x2.ll
Configuration: Release_LLVM
Compiling "window_split_256_to_128x2.cpp"
chess-clang -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib --chess-proc-dir=/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2306 -I../../.. -I/tools/Xilinx/Vitis/2024.2/aietools/include -I/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I/home/synthara/VersalPrjs/LDRD/rtda_demo/common -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/tps/boost_1_72_0 -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -D__tct_tgt__=240507 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -instcombine-code-sinking=false -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -inline-threshold=300 -mllvm -chess-protect-llvm-global-reg-access=true -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/window_split_256_to_128x2.cpp -oi16_window_split_256_to_128x2.ll -emit-llvm --chess-proc-name=me
Compilation finished successfully (0 errors, 0 warnings)
make[1]: Leaving directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
make[1]: Entering directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
/tools/Xilinx/Vitis/2024.2/aietools/tps/lnx64/target_aie_ml/bin/LNa64bin/chesscc +f +s -p me -P /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -I ../../.. -I /tools/Xilinx/Vitis/2024.2/aietools/include -I /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I /home/synthara/VersalPrjs/LDRD/rtda_demo/common -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i10_wrap_matrix_vector_mul.cpp -o i10_wrap_matrix_vector_mul.ll
Configuration: Release_LLVM
Compiling "i10_wrap_matrix_vector_mul.cpp"
chess-clang -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib --chess-proc-dir=/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2306 -I../../.. -I/tools/Xilinx/Vitis/2024.2/aietools/include -I/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I/home/synthara/VersalPrjs/LDRD/rtda_demo/common -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/tps/boost_1_72_0 -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -D__tct_tgt__=240507 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -instcombine-code-sinking=false -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -inline-threshold=300 -mllvm -chess-protect-llvm-global-reg-access=true -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i10_wrap_matrix_vector_mul.cpp -oi10_wrap_matrix_vector_mul.ll -emit-llvm --chess-proc-name=me
Compilation finished successfully (0 errors, 0 warnings)
make[1]: Leaving directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
make[1]: Entering directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
/tools/Xilinx/Vitis/2024.2/aietools/tps/lnx64/target_aie_ml/bin/LNa64bin/chesscc +f +s -p me -P /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -I ../../.. -I /tools/Xilinx/Vitis/2024.2/aietools/include -I /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I /home/synthara/VersalPrjs/LDRD/rtda_demo/common -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i9_wrap_matrix_vector_mul.cpp -o i9_wrap_matrix_vector_mul.ll
Configuration: Release_LLVM
Compiling "i9_wrap_matrix_vector_mul.cpp"
chess-clang -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib --chess-proc-dir=/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2306 -I../../.. -I/tools/Xilinx/Vitis/2024.2/aietools/include -I/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I/home/synthara/VersalPrjs/LDRD/rtda_demo/common -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/tps/boost_1_72_0 -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -D__tct_tgt__=240507 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -instcombine-code-sinking=false -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -inline-threshold=300 -mllvm -chess-protect-llvm-global-reg-access=true -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i9_wrap_matrix_vector_mul.cpp -oi9_wrap_matrix_vector_mul.ll -emit-llvm --chess-proc-name=me
Compilation finished successfully (0 errors, 0 warnings)
make[1]: Leaving directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
make[1]: Entering directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
/tools/Xilinx/Vitis/2024.2/aietools/tps/lnx64/target_aie_ml/bin/LNa64bin/chesscc +f +s -p me -P /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -I ../../.. -I /tools/Xilinx/Vitis/2024.2/aietools/include -I /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I /home/synthara/VersalPrjs/LDRD/rtda_demo/common -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i8_wrap_matrix_vector_mul.cpp -o i8_wrap_matrix_vector_mul.ll
Configuration: Release_LLVM
Compiling "i8_wrap_matrix_vector_mul.cpp"
chess-clang -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib --chess-proc-dir=/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2306 -I../../.. -I/tools/Xilinx/Vitis/2024.2/aietools/include -I/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I/home/synthara/VersalPrjs/LDRD/rtda_demo/common -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/tps/boost_1_72_0 -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -D__tct_tgt__=240507 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -instcombine-code-sinking=false -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -inline-threshold=300 -mllvm -chess-protect-llvm-global-reg-access=true -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i8_wrap_matrix_vector_mul.cpp -oi8_wrap_matrix_vector_mul.ll -emit-llvm --chess-proc-name=me
Compilation finished successfully (0 errors, 0 warnings)
make[1]: Leaving directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
make[1]: Entering directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
/tools/Xilinx/Vitis/2024.2/aietools/tps/lnx64/target_aie_ml/bin/LNa64bin/chesscc +f +s -p me -P /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -I ../../.. -I /tools/Xilinx/Vitis/2024.2/aietools/include -I /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I /home/synthara/VersalPrjs/LDRD/rtda_demo/common -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I /home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i11_wrap_matrix_vector_mul.cpp -o i11_wrap_matrix_vector_mul.ll
Configuration: Release_LLVM
Compiling "i11_wrap_matrix_vector_mul.cpp"
chess-clang -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib --chess-proc-dir=/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2306 -I../../.. -I/tools/Xilinx/Vitis/2024.2/aietools/include -I/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7 -I/home/synthara/VersalPrjs/LDRD/rtda_demo/common -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/src/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L1/include/aie -I/home/synthara/VersalPrjs/LDRD/rtda_demo/dsp_lib/L2/include/aie -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2024.2/aietools/data/aie_ml/lib/runtime/include -I/tools/Xilinx/Vitis/2024.2/aietools/tps/boost_1_72_0 -D__AIENGINE__ -D__AIE_ARCH__=20 -D__LOCK_FENCE_MODE__=2 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -DAIE2_FP32_EMULATION_ACCURACY_FAST -D__tct_tgt__=240507 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -instcombine-code-sinking=false -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -inline-threshold=300 -mllvm -chess-protect-llvm-global-reg-access=true -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i11_wrap_matrix_vector_mul.cpp -oi11_wrap_matrix_vector_mul.ll -emit-llvm --chess-proc-name=me
Compilation finished successfully (0 errors, 0 warnings)
make[1]: Leaving directory '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir'
INFO: [aiecompiler 77-404] Executing Cmd: rm -f /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i0_wrap_matrix_vector_mul.makefile /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i1_wrap_matrix_vector_mul.makefile /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i2_wrap_matrix_vector_mul.makefile /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i3_wrap_matrix_vector_mul.makefile /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i4_wrap_matrix_vector_mul.makefile /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i5_wrap_matrix_vector_mul.makefile /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i6_wrap_matrix_vector_mul.makefile /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i7_wrap_matrix_vector_mul.makefile /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i8_wrap_matrix_vector_mul.makefile /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i9_wrap_matrix_vector_mul.makefile /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i10_wrap_matrix_vector_mul.makefile /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i11_wrap_matrix_vector_mul.makefile /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i14_window_split_768_to_512_256.makefile /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i15_window_split_512_to_256x2.makefile /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i16_window_split_256_to_128x2.makefile /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir/i19_window_split_128_to_64x2.makefile;

INFO: [aiecompiler 77-404] Executing Cmd: 	cd /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir 
	export XILINX_CARDANO_KERNEL_ANALYSIS_OPTIONS="-spec=i0_wrap_matrix_vector_mul_spec.json -max-required-vector-alignment=32 "  
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt  -S -load-pass-plugin /tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMKernelAnalysis.so -passes=kernel_analysis i0_wrap_matrix_vector_mul.ll -spec=i0_wrap_matrix_vector_mul_spec.json  > /dev/null 
	export XILINX_CARDANO_KERNEL_ANALYSIS_OPTIONS="-spec=i1_wrap_matrix_vector_mul_spec.json -max-required-vector-alignment=32 "  
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt  -S -load-pass-plugin /tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMKernelAnalysis.so -passes=kernel_analysis i1_wrap_matrix_vector_mul.ll -spec=i1_wrap_matrix_vector_mul_spec.json  > /dev/null 
	export XILINX_CARDANO_KERNEL_ANALYSIS_OPTIONS="-spec=i2_wrap_matrix_vector_mul_spec.json -max-required-vector-alignment=32 "  
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt  -S -load-pass-plugin /tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMKernelAnalysis.so -passes=kernel_analysis i2_wrap_matrix_vector_mul.ll -spec=i2_wrap_matrix_vector_mul_spec.json  > /dev/null 
	export XILINX_CARDANO_KERNEL_ANALYSIS_OPTIONS="-spec=i3_wrap_matrix_vector_mul_spec.json -max-required-vector-alignment=32 "  
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt  -S -load-pass-plugin /tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMKernelAnalysis.so -passes=kernel_analysis i3_wrap_matrix_vector_mul.ll -spec=i3_wrap_matrix_vector_mul_spec.json  > /dev/null 
	export XILINX_CARDANO_KERNEL_ANALYSIS_OPTIONS="-spec=i4_wrap_matrix_vector_mul_spec.json -max-required-vector-alignment=32 "  
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt  -S -load-pass-plugin /tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMKernelAnalysis.so -passes=kernel_analysis i4_wrap_matrix_vector_mul.ll -spec=i4_wrap_matrix_vector_mul_spec.json  > /dev/null 
	export XILINX_CARDANO_KERNEL_ANALYSIS_OPTIONS="-spec=i5_wrap_matrix_vector_mul_spec.json -max-required-vector-alignment=32 "  
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt  -S -load-pass-plugin /tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMKernelAnalysis.so -passes=kernel_analysis i5_wrap_matrix_vector_mul.ll -spec=i5_wrap_matrix_vector_mul_spec.json  > /dev/null 
	export XILINX_CARDANO_KERNEL_ANALYSIS_OPTIONS="-spec=i6_wrap_matrix_vector_mul_spec.json -max-required-vector-alignment=32 "  
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt  -S -load-pass-plugin /tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMKernelAnalysis.so -passes=kernel_analysis i6_wrap_matrix_vector_mul.ll -spec=i6_wrap_matrix_vector_mul_spec.json  > /dev/null 
	export XILINX_CARDANO_KERNEL_ANALYSIS_OPTIONS="-spec=i7_wrap_matrix_vector_mul_spec.json -max-required-vector-alignment=32 "  
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt  -S -load-pass-plugin /tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMKernelAnalysis.so -passes=kernel_analysis i7_wrap_matrix_vector_mul.ll -spec=i7_wrap_matrix_vector_mul_spec.json  > /dev/null 
	export XILINX_CARDANO_KERNEL_ANALYSIS_OPTIONS="-spec=i8_wrap_matrix_vector_mul_spec.json -max-required-vector-alignment=32 "  
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt  -S -load-pass-plugin /tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMKernelAnalysis.so -passes=kernel_analysis i8_wrap_matrix_vector_mul.ll -spec=i8_wrap_matrix_vector_mul_spec.json  > /dev/null 
	export XILINX_CARDANO_KERNEL_ANALYSIS_OPTIONS="-spec=i9_wrap_matrix_vector_mul_spec.json -max-required-vector-alignment=32 "  
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt  -S -load-pass-plugin /tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMKernelAnalysis.so -passes=kernel_analysis i9_wrap_matrix_vector_mul.ll -spec=i9_wrap_matrix_vector_mul_spec.json  > /dev/null 
	export XILINX_CARDANO_KERNEL_ANALYSIS_OPTIONS="-spec=i10_wrap_matrix_vector_mul_spec.json -max-required-vector-alignment=32 "  
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt  -S -load-pass-plugin /tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMKernelAnalysis.so -passes=kernel_analysis i10_wrap_matrix_vector_mul.ll -spec=i10_wrap_matrix_vector_mul_spec.json  > /dev/null 
	export XILINX_CARDANO_KERNEL_ANALYSIS_OPTIONS="-spec=i11_wrap_matrix_vector_mul_spec.json -max-required-vector-alignment=32 "  
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt  -S -load-pass-plugin /tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMKernelAnalysis.so -passes=kernel_analysis i11_wrap_matrix_vector_mul.ll -spec=i11_wrap_matrix_vector_mul_spec.json  > /dev/null 
	export XILINX_CARDANO_KERNEL_ANALYSIS_OPTIONS="-spec=i14_window_split_768_to_512_256_spec.json -max-required-vector-alignment=32 "  
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt  -S -load-pass-plugin /tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMKernelAnalysis.so -passes=kernel_analysis i14_window_split_768_to_512_256.ll -spec=i14_window_split_768_to_512_256_spec.json  > /dev/null 
	export XILINX_CARDANO_KERNEL_ANALYSIS_OPTIONS="-spec=i15_window_split_512_to_256x2_spec.json -max-required-vector-alignment=32 "  
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt  -S -load-pass-plugin /tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMKernelAnalysis.so -passes=kernel_analysis i15_window_split_512_to_256x2.ll -spec=i15_window_split_512_to_256x2_spec.json  > /dev/null 
	export XILINX_CARDANO_KERNEL_ANALYSIS_OPTIONS="-spec=i16_window_split_256_to_128x2_spec.json -max-required-vector-alignment=32 "  
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt  -S -load-pass-plugin /tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMKernelAnalysis.so -passes=kernel_analysis i16_window_split_256_to_128x2.ll -spec=i16_window_split_256_to_128x2_spec.json  > /dev/null 
	export XILINX_CARDANO_KERNEL_ANALYSIS_OPTIONS="-spec=i19_window_split_128_to_64x2_spec.json -max-required-vector-alignment=32 "  
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt  -S -load-pass-plugin /tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMKernelAnalysis.so -passes=kernel_analysis i19_window_split_128_to_64x2.ll -spec=i19_window_split_128_to_64x2_spec.json  > /dev/null
INFO: [aiecompiler 77-404] Executing Cmd: 	cd /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/aie/ir 
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin=/tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMXLOptPreProc.so -passes=XLOptPreProc -spec=i0_wrap_matrix_vector_mul_spec.json i0_wrap_matrix_vector_mul.ll -o i0_wrap_matrix_vector_mul.ll 2>/dev/null 
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin=/tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMXLOptPreProc.so -passes=XLOptPreProc -spec=i1_wrap_matrix_vector_mul_spec.json i1_wrap_matrix_vector_mul.ll -o i1_wrap_matrix_vector_mul.ll 2>/dev/null 
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin=/tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMXLOptPreProc.so -passes=XLOptPreProc -spec=i2_wrap_matrix_vector_mul_spec.json i2_wrap_matrix_vector_mul.ll -o i2_wrap_matrix_vector_mul.ll 2>/dev/null 
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin=/tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMXLOptPreProc.so -passes=XLOptPreProc -spec=i3_wrap_matrix_vector_mul_spec.json i3_wrap_matrix_vector_mul.ll -o i3_wrap_matrix_vector_mul.ll 2>/dev/null 
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin=/tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMXLOptPreProc.so -passes=XLOptPreProc -spec=i4_wrap_matrix_vector_mul_spec.json i4_wrap_matrix_vector_mul.ll -o i4_wrap_matrix_vector_mul.ll 2>/dev/null 
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin=/tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMXLOptPreProc.so -passes=XLOptPreProc -spec=i5_wrap_matrix_vector_mul_spec.json i5_wrap_matrix_vector_mul.ll -o i5_wrap_matrix_vector_mul.ll 2>/dev/null 
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin=/tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMXLOptPreProc.so -passes=XLOptPreProc -spec=i6_wrap_matrix_vector_mul_spec.json i6_wrap_matrix_vector_mul.ll -o i6_wrap_matrix_vector_mul.ll 2>/dev/null 
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin=/tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMXLOptPreProc.so -passes=XLOptPreProc -spec=i7_wrap_matrix_vector_mul_spec.json i7_wrap_matrix_vector_mul.ll -o i7_wrap_matrix_vector_mul.ll 2>/dev/null 
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin=/tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMXLOptPreProc.so -passes=XLOptPreProc -spec=i8_wrap_matrix_vector_mul_spec.json i8_wrap_matrix_vector_mul.ll -o i8_wrap_matrix_vector_mul.ll 2>/dev/null 
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin=/tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMXLOptPreProc.so -passes=XLOptPreProc -spec=i9_wrap_matrix_vector_mul_spec.json i9_wrap_matrix_vector_mul.ll -o i9_wrap_matrix_vector_mul.ll 2>/dev/null 
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin=/tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMXLOptPreProc.so -passes=XLOptPreProc -spec=i10_wrap_matrix_vector_mul_spec.json i10_wrap_matrix_vector_mul.ll -o i10_wrap_matrix_vector_mul.ll 2>/dev/null 
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin=/tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMXLOptPreProc.so -passes=XLOptPreProc -spec=i11_wrap_matrix_vector_mul_spec.json i11_wrap_matrix_vector_mul.ll -o i11_wrap_matrix_vector_mul.ll 2>/dev/null 
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin=/tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMXLOptPreProc.so -passes=XLOptPreProc -spec=i14_window_split_768_to_512_256_spec.json i14_window_split_768_to_512_256.ll -o i14_window_split_768_to_512_256.ll 2>/dev/null 
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin=/tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMXLOptPreProc.so -passes=XLOptPreProc -spec=i15_window_split_512_to_256x2_spec.json i15_window_split_512_to_256x2.ll -o i15_window_split_512_to_256x2.ll 2>/dev/null 
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin=/tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMXLOptPreProc.so -passes=XLOptPreProc -spec=i16_window_split_256_to_128x2_spec.json i16_window_split_256_to_128x2.ll -o i16_window_split_256_to_128x2.ll 2>/dev/null 
	/tools/Xilinx/Vitis/2024.2/aietools/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin=/tools/Xilinx/Vitis/2024.2/aietools/lib/lnx64.o/libLLVMXLOptPreProc.so -passes=XLOptPreProc -spec=i19_window_split_128_to_64x2_spec.json i19_window_split_128_to_64x2.ll -o i19_window_split_128_to_64x2.ll 2>/dev/null
INFO: [aiecompiler 77-5917] Repetition count for g.dense3.m_mat_vec_mulKernels[9] is 1.
INFO: [aiecompiler 77-5917] Repetition count for g.dense3.m_mat_vec_mulKernels[10] is 1.
INFO: [aiecompiler 77-5917] Repetition count for g.dense3.m_mat_vec_mulKernels[11] is 1.
INFO: [aiecompiler 77-5917] Repetition count for g.dense3.m_mat_vec_mulKernels[4] is 1.
INFO: [aiecompiler 77-5917] Repetition count for g.dense3.m_mat_vec_mulKernels[5] is 1.
INFO: [aiecompiler 77-5917] Repetition count for g.dense3.m_mat_vec_mulKernels[6] is 1.
INFO: [aiecompiler 77-5917] Repetition count for g.dense3.m_mat_vec_mulKernels[7] is 1.
INFO: [aiecompiler 77-5917] Repetition count for g.dense3.m_mat_vec_mulKernels[8] is 1.
INFO: [aiecompiler 77-5917] Repetition count for g.dense3.m_mat_vec_mulKernels[1] is 1.
INFO: [aiecompiler 77-5917] Repetition count for g.dense3.m_mat_vec_mulKernels[0] is 1.
INFO: [aiecompiler 77-5917] Repetition count for g.k_split_768_512_256 is 1.
INFO: [aiecompiler 77-5917] Repetition count for g.k_split_512_256x2 is 1.
INFO: [aiecompiler 77-5917] Repetition count for g.k_split_256_128x2[0] is 1.
INFO: [aiecompiler 77-5917] Repetition count for g.k_split_256_128x2[1] is 1.
INFO: [aiecompiler 77-5917] Repetition count for g.k_split_256_128x2[2] is 1.
INFO: [aiecompiler 77-5917] Repetition count for g.k_split_128_64x2[0] is 1.
INFO: [aiecompiler 77-5917] Repetition count for g.k_split_128_64x2[1] is 1.
INFO: [aiecompiler 77-5917] Repetition count for g.k_split_128_64x2[2] is 1.
INFO: [aiecompiler 77-5917] Repetition count for g.k_split_128_64x2[3] is 1.
INFO: [aiecompiler 77-5917] Repetition count for g.k_split_128_64x2[4] is 1.
INFO: [aiecompiler 77-5917] Repetition count for g.k_split_128_64x2[5] is 1.
INFO: [aiecompiler 77-5917] Repetition count for g.dense3.m_mat_vec_mulKernels[2] is 1.
INFO: [aiecompiler 77-5917] Repetition count for g.dense3.m_mat_vec_mulKernels[3] is 1.
INFO: [aiecompiler 77-6276] DRC Results: 0 Errors
INFO: [aiecompiler 77-281] ###Writing Partition Data To JSON File /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/temp/graph_partition.json
EXCEPTION: vector::_M_range_check: __n (which is 4) >= this->size() (which is 0)
INFO: [aiecompiler 18-6358] GCLK_DESKEW_DEFAULT not specified in Clock Expansion Window constraints config file for device xcve2802.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [aiecompiler 18-5720] The default GCLK Deskew mode is Off.
INFO: [aiecompiler 21-9335] Optimized delay calculation is enabled for this device.
INFO: [aiecompiler 18-13227] Created floorplan with Advanced Flow Feature Set
INFO: [aiecompiler 77-6313] Post Partition DRC Results: 0 Errors
INFO: [aiecompiler 75-4195] Writing AI Engine constraints file '/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work/temp/graph_aie_constraints_for_placer.aiecst'
INFO: [aiecompiler 75-4193] Reading constraints schema from /tools/Xilinx/Vitis/2024.2/aietools/data/aietools_constr_schema.json
Starting Vivado AIE Placer. HANENetlist | Checksum 1350434448
AIENetlist | Total Netlist Checksum: 3459142100
there are: 2 soft coloc constraints
Soft Colocated buffer: buf23 to buffers-buf22,buf23,
Soft Colocated buffer: buf22 to buffers-buf22,buf23,
there are: 4 soft coloc constraints
Soft Colocated buffer: buf20 to buffers-buf20,buf21,
Soft Colocated buffer: buf21 to buffers-buf20,buf21,
Soft Colocated buffer: buf23 to buffers-buf22,buf23,
Soft Colocated buffer: buf22 to buffers-buf22,buf23,
there are: 6 soft coloc constraints
Soft Colocated buffer: buf19 to buffers-buf18,buf19,
Soft Colocated buffer: buf18 to buffers-buf18,buf19,
Soft Colocated buffer: buf20 to buffers-buf20,buf21,
Soft Colocated buffer: buf21 to buffers-buf20,buf21,
Soft Colocated buffer: buf23 to buffers-buf22,buf23,
Soft Colocated buffer: buf22 to buffers-buf22,buf23,
 ... Nodes in trace graph = 0 ... 
No. of channels in cluster PT12: 8
No. of channels in cluster PT0: 5
No. of channels in cluster PT1: 4
No. of channels in cluster PT13: 10
No. of channels in cluster PT11: 3
No. of channels in cluster PT10: 4
No. of channels in cluster PT8: 4
No. of channels in cluster PT7: 4
No. of channels in cluster PT3: 4
No. of channels in cluster PT2: 4
No. of channels in cluster PT14: 10
No. of channels in cluster PT6: 4
No. of channels in cluster PT15: 10
No. of channels in cluster PT9: 4
No. of channels in cluster PT5: 4
No. of channels in cluster PT4: 4
Check AIE-PRE-MAPPER has run: 0 errors
AIE Initial Checker Successful
AIE Mapper Partitioner succeeded.
AIE-Placer is running placement with 1 threads ..
