// Seed: 3124297859
module module_0 ();
  wire id_1;
  assign module_2._id_10 = 0;
  assign module_1.id_4   = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output uwire id_2,
    output logic id_3,
    output wor id_4,
    output uwire id_5,
    output wor id_6,
    input supply1 id_7
);
  wire id_9;
  module_0 modCall_1 ();
  always @(posedge -1) id_3 = 1 == -1;
endmodule
module module_2 #(
    parameter id_0  = 32'd68,
    parameter id_1  = 32'd40,
    parameter id_10 = 32'd22
) (
    input wor _id_0,
    input tri1 _id_1,
    output wand id_2,
    input uwire id_3,
    input supply1 id_4,
    input wand id_5,
    output supply0 id_6,
    input wand id_7,
    input wor id_8,
    input tri id_9,
    input uwire _id_10
);
  logic [id_10 : id_0  -  id_1] id_12;
  ;
  and primCall (id_2, id_3, id_4, id_5, id_7, id_8, id_9);
  module_0 modCall_1 ();
endmodule
