library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 16;
    stages: integer := 13
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n5647_o : std_logic;
  signal n5648_o : std_logic;
  signal n5649_o : std_logic;
  signal n5650_o : std_logic;
  signal n5651_o : std_logic;
  signal n5652_o : std_logic;
  signal n5653_o : std_logic;
  signal n5654_o : std_logic;
  signal n5655_o : std_logic;
  signal n5656_o : std_logic_vector (2 downto 0);
begin
  o <= n5656_o;
  -- vhdl_source/peres.vhdl:13:17
  n5647_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n5648_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n5649_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n5650_o <= n5648_o xor n5649_o;
  -- vhdl_source/peres.vhdl:15:17
  n5651_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n5652_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n5653_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n5654_o <= n5652_o and n5653_o;
  -- vhdl_source/peres.vhdl:15:21
  n5655_o <= n5651_o xor n5654_o;
  n5656_o <= n5647_o & n5650_o & n5655_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_in_place_18;

architecture rtl of add_in_place_18 is
  signal s1_a : std_logic_vector (17 downto 0);
  signal s1_b : std_logic_vector (17 downto 0);
  signal s2_mid : std_logic_vector (17 downto 0);
  signal s2_a : std_logic_vector (17 downto 0);
  signal s2_b : std_logic_vector (17 downto 0);
  signal s3_mid : std_logic_vector (17 downto 0);
  signal s3_a : std_logic_vector (17 downto 0);
  signal s3_b : std_logic_vector (17 downto 0);
  signal s4_mid : std_logic_vector (17 downto 0);
  signal s4_a : std_logic_vector (17 downto 0);
  signal s4_b : std_logic_vector (17 downto 0);
  signal s5_mid : std_logic_vector (17 downto 0);
  signal s5_a : std_logic_vector (17 downto 0);
  signal s5_b : std_logic_vector (17 downto 0);
  signal s6_a : std_logic_vector (17 downto 0);
  signal s6_b : std_logic_vector (17 downto 0);
  signal n4708_o : std_logic;
  signal n4709_o : std_logic;
  signal n4710_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n4711 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4714_o : std_logic;
  signal n4715_o : std_logic;
  signal n4716_o : std_logic;
  signal n4717_o : std_logic;
  signal n4718_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n4719 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4722_o : std_logic;
  signal n4723_o : std_logic;
  signal n4724_o : std_logic;
  signal n4725_o : std_logic;
  signal n4726_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n4727 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4730_o : std_logic;
  signal n4731_o : std_logic;
  signal n4732_o : std_logic;
  signal n4733_o : std_logic;
  signal n4734_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n4735 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4738_o : std_logic;
  signal n4739_o : std_logic;
  signal n4740_o : std_logic;
  signal n4741_o : std_logic;
  signal n4742_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n4743 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4746_o : std_logic;
  signal n4747_o : std_logic;
  signal n4748_o : std_logic;
  signal n4749_o : std_logic;
  signal n4750_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n4751 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4754_o : std_logic;
  signal n4755_o : std_logic;
  signal n4756_o : std_logic;
  signal n4757_o : std_logic;
  signal n4758_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n4759 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4762_o : std_logic;
  signal n4763_o : std_logic;
  signal n4764_o : std_logic;
  signal n4765_o : std_logic;
  signal n4766_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n4767 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4770_o : std_logic;
  signal n4771_o : std_logic;
  signal n4772_o : std_logic;
  signal n4773_o : std_logic;
  signal n4774_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n4775 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4778_o : std_logic;
  signal n4779_o : std_logic;
  signal n4780_o : std_logic;
  signal n4781_o : std_logic;
  signal n4782_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n4783 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4786_o : std_logic;
  signal n4787_o : std_logic;
  signal n4788_o : std_logic;
  signal n4789_o : std_logic;
  signal n4790_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n4791 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4794_o : std_logic;
  signal n4795_o : std_logic;
  signal n4796_o : std_logic;
  signal n4797_o : std_logic;
  signal n4798_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n4799 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4802_o : std_logic;
  signal n4803_o : std_logic;
  signal n4804_o : std_logic;
  signal n4805_o : std_logic;
  signal n4806_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n4807 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4810_o : std_logic;
  signal n4811_o : std_logic;
  signal n4812_o : std_logic;
  signal n4813_o : std_logic;
  signal n4814_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n4815 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4818_o : std_logic;
  signal n4819_o : std_logic;
  signal n4820_o : std_logic;
  signal n4821_o : std_logic;
  signal n4822_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n4823 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4826_o : std_logic;
  signal n4827_o : std_logic;
  signal n4828_o : std_logic;
  signal n4829_o : std_logic;
  signal n4830_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n4831 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4834_o : std_logic;
  signal n4835_o : std_logic;
  signal n4836_o : std_logic;
  signal n4837_o : std_logic;
  signal n4838_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_n4839 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4842_o : std_logic;
  signal n4843_o : std_logic;
  signal n4844_o : std_logic;
  signal n4845_o : std_logic;
  signal n4846_o : std_logic;
  signal n4847_o : std_logic;
  signal n4848_o : std_logic;
  signal n4849_o : std_logic;
  signal n4850_o : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_n4851 : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4854_o : std_logic;
  signal n4855_o : std_logic;
  signal n4856_o : std_logic;
  signal n4857_o : std_logic;
  signal n4858_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n4859 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4862_o : std_logic;
  signal n4863_o : std_logic;
  signal n4864_o : std_logic;
  signal n4865_o : std_logic;
  signal n4866_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n4867 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4870_o : std_logic;
  signal n4871_o : std_logic;
  signal n4872_o : std_logic;
  signal n4873_o : std_logic;
  signal n4874_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n4875 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4878_o : std_logic;
  signal n4879_o : std_logic;
  signal n4880_o : std_logic;
  signal n4881_o : std_logic;
  signal n4882_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n4883 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4886_o : std_logic;
  signal n4887_o : std_logic;
  signal n4888_o : std_logic;
  signal n4889_o : std_logic;
  signal n4890_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n4891 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4894_o : std_logic;
  signal n4895_o : std_logic;
  signal n4896_o : std_logic;
  signal n4897_o : std_logic;
  signal n4898_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n4899 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4902_o : std_logic;
  signal n4903_o : std_logic;
  signal n4904_o : std_logic;
  signal n4905_o : std_logic;
  signal n4906_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n4907 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4910_o : std_logic;
  signal n4911_o : std_logic;
  signal n4912_o : std_logic;
  signal n4913_o : std_logic;
  signal n4914_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n4915 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4918_o : std_logic;
  signal n4919_o : std_logic;
  signal n4920_o : std_logic;
  signal n4921_o : std_logic;
  signal n4922_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n4923 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4926_o : std_logic;
  signal n4927_o : std_logic;
  signal n4928_o : std_logic;
  signal n4929_o : std_logic;
  signal n4930_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n4931 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4934_o : std_logic;
  signal n4935_o : std_logic;
  signal n4936_o : std_logic;
  signal n4937_o : std_logic;
  signal n4938_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n4939 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4942_o : std_logic;
  signal n4943_o : std_logic;
  signal n4944_o : std_logic;
  signal n4945_o : std_logic;
  signal n4946_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n4947 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4950_o : std_logic;
  signal n4951_o : std_logic;
  signal n4952_o : std_logic;
  signal n4953_o : std_logic;
  signal n4954_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n4955 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4958_o : std_logic;
  signal n4959_o : std_logic;
  signal n4960_o : std_logic;
  signal n4961_o : std_logic;
  signal n4962_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n4963 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4966_o : std_logic;
  signal n4967_o : std_logic;
  signal n4968_o : std_logic;
  signal n4969_o : std_logic;
  signal n4970_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n4971 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4974_o : std_logic;
  signal n4975_o : std_logic;
  signal n4976_o : std_logic_vector (1 downto 0);
  signal n4977_o : std_logic;
  signal n4978_o : std_logic;
  signal n4979_o : std_logic;
  signal n4980_o : std_logic_vector (1 downto 0);
  signal n4981_o : std_logic;
  signal n4982_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n4983 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4986_o : std_logic;
  signal n4987_o : std_logic;
  signal n4988_o : std_logic;
  signal n4989_o : std_logic;
  signal n4990_o : std_logic;
  signal n4991_o : std_logic_vector (1 downto 0);
  signal n4992_o : std_logic;
  signal n4993_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n4994 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4997_o : std_logic;
  signal n4998_o : std_logic;
  signal n4999_o : std_logic;
  signal n5000_o : std_logic;
  signal n5001_o : std_logic;
  signal n5002_o : std_logic_vector (1 downto 0);
  signal n5003_o : std_logic;
  signal n5004_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n5005 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5008_o : std_logic;
  signal n5009_o : std_logic;
  signal n5010_o : std_logic;
  signal n5011_o : std_logic;
  signal n5012_o : std_logic;
  signal n5013_o : std_logic_vector (1 downto 0);
  signal n5014_o : std_logic;
  signal n5015_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n5016 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5019_o : std_logic;
  signal n5020_o : std_logic;
  signal n5021_o : std_logic;
  signal n5022_o : std_logic;
  signal n5023_o : std_logic;
  signal n5024_o : std_logic_vector (1 downto 0);
  signal n5025_o : std_logic;
  signal n5026_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n5027 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5030_o : std_logic;
  signal n5031_o : std_logic;
  signal n5032_o : std_logic;
  signal n5033_o : std_logic;
  signal n5034_o : std_logic;
  signal n5035_o : std_logic_vector (1 downto 0);
  signal n5036_o : std_logic;
  signal n5037_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n5038 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5041_o : std_logic;
  signal n5042_o : std_logic;
  signal n5043_o : std_logic;
  signal n5044_o : std_logic;
  signal n5045_o : std_logic;
  signal n5046_o : std_logic_vector (1 downto 0);
  signal n5047_o : std_logic;
  signal n5048_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n5049 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5052_o : std_logic;
  signal n5053_o : std_logic;
  signal n5054_o : std_logic;
  signal n5055_o : std_logic;
  signal n5056_o : std_logic;
  signal n5057_o : std_logic_vector (1 downto 0);
  signal n5058_o : std_logic;
  signal n5059_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n5060 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5063_o : std_logic;
  signal n5064_o : std_logic;
  signal n5065_o : std_logic;
  signal n5066_o : std_logic;
  signal n5067_o : std_logic;
  signal n5068_o : std_logic_vector (1 downto 0);
  signal n5069_o : std_logic;
  signal n5070_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n5071 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5074_o : std_logic;
  signal n5075_o : std_logic;
  signal n5076_o : std_logic;
  signal n5077_o : std_logic;
  signal n5078_o : std_logic;
  signal n5079_o : std_logic_vector (1 downto 0);
  signal n5080_o : std_logic;
  signal n5081_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n5082 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5085_o : std_logic;
  signal n5086_o : std_logic;
  signal n5087_o : std_logic;
  signal n5088_o : std_logic;
  signal n5089_o : std_logic;
  signal n5090_o : std_logic_vector (1 downto 0);
  signal n5091_o : std_logic;
  signal n5092_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n5093 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5096_o : std_logic;
  signal n5097_o : std_logic;
  signal n5098_o : std_logic;
  signal n5099_o : std_logic;
  signal n5100_o : std_logic;
  signal n5101_o : std_logic_vector (1 downto 0);
  signal n5102_o : std_logic;
  signal n5103_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n5104 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5107_o : std_logic;
  signal n5108_o : std_logic;
  signal n5109_o : std_logic;
  signal n5110_o : std_logic;
  signal n5111_o : std_logic;
  signal n5112_o : std_logic_vector (1 downto 0);
  signal n5113_o : std_logic;
  signal n5114_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n5115 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5118_o : std_logic;
  signal n5119_o : std_logic;
  signal n5120_o : std_logic;
  signal n5121_o : std_logic;
  signal n5122_o : std_logic;
  signal n5123_o : std_logic_vector (1 downto 0);
  signal n5124_o : std_logic;
  signal n5125_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n5126 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5129_o : std_logic;
  signal n5130_o : std_logic;
  signal n5131_o : std_logic;
  signal n5132_o : std_logic;
  signal n5133_o : std_logic;
  signal n5134_o : std_logic_vector (1 downto 0);
  signal n5135_o : std_logic;
  signal n5136_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n5137 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5140_o : std_logic;
  signal n5141_o : std_logic;
  signal n5142_o : std_logic;
  signal n5143_o : std_logic;
  signal n5144_o : std_logic;
  signal n5145_o : std_logic_vector (1 downto 0);
  signal n5146_o : std_logic;
  signal n5147_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n5148 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5151_o : std_logic;
  signal n5152_o : std_logic;
  signal n5153_o : std_logic;
  signal n5154_o : std_logic;
  signal n5155_o : std_logic;
  signal n5156_o : std_logic_vector (1 downto 0);
  signal n5157_o : std_logic;
  signal n5158_o : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_n5159 : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5162_o : std_logic;
  signal n5163_o : std_logic;
  signal n5164_o : std_logic;
  signal n5165_o : std_logic;
  signal n5166_o : std_logic;
  signal n5167_o : std_logic;
  signal n5168_o : std_logic;
  signal n5169_o : std_logic_vector (1 downto 0);
  signal cnot_4_n5170 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n5173_o : std_logic;
  signal n5174_o : std_logic;
  signal n5175_o : std_logic;
  signal n5176_o : std_logic;
  signal n5177_o : std_logic_vector (1 downto 0);
  signal n5178_o : std_logic;
  signal n5179_o : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_n5180 : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5183_o : std_logic;
  signal n5184_o : std_logic;
  signal n5185_o : std_logic;
  signal n5186_o : std_logic;
  signal n5187_o : std_logic;
  signal n5188_o : std_logic_vector (1 downto 0);
  signal n5189_o : std_logic;
  signal n5190_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n5191 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5194_o : std_logic;
  signal n5195_o : std_logic;
  signal n5196_o : std_logic;
  signal n5197_o : std_logic;
  signal n5198_o : std_logic;
  signal n5199_o : std_logic_vector (1 downto 0);
  signal n5200_o : std_logic;
  signal n5201_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n5202 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5205_o : std_logic;
  signal n5206_o : std_logic;
  signal n5207_o : std_logic;
  signal n5208_o : std_logic;
  signal n5209_o : std_logic;
  signal n5210_o : std_logic_vector (1 downto 0);
  signal n5211_o : std_logic;
  signal n5212_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n5213 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5216_o : std_logic;
  signal n5217_o : std_logic;
  signal n5218_o : std_logic;
  signal n5219_o : std_logic;
  signal n5220_o : std_logic;
  signal n5221_o : std_logic_vector (1 downto 0);
  signal n5222_o : std_logic;
  signal n5223_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n5224 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5227_o : std_logic;
  signal n5228_o : std_logic;
  signal n5229_o : std_logic;
  signal n5230_o : std_logic;
  signal n5231_o : std_logic;
  signal n5232_o : std_logic_vector (1 downto 0);
  signal n5233_o : std_logic;
  signal n5234_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n5235 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5238_o : std_logic;
  signal n5239_o : std_logic;
  signal n5240_o : std_logic;
  signal n5241_o : std_logic;
  signal n5242_o : std_logic;
  signal n5243_o : std_logic_vector (1 downto 0);
  signal n5244_o : std_logic;
  signal n5245_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n5246 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5249_o : std_logic;
  signal n5250_o : std_logic;
  signal n5251_o : std_logic;
  signal n5252_o : std_logic;
  signal n5253_o : std_logic;
  signal n5254_o : std_logic_vector (1 downto 0);
  signal n5255_o : std_logic;
  signal n5256_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n5257 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5260_o : std_logic;
  signal n5261_o : std_logic;
  signal n5262_o : std_logic;
  signal n5263_o : std_logic;
  signal n5264_o : std_logic;
  signal n5265_o : std_logic_vector (1 downto 0);
  signal n5266_o : std_logic;
  signal n5267_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n5268 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5271_o : std_logic;
  signal n5272_o : std_logic;
  signal n5273_o : std_logic;
  signal n5274_o : std_logic;
  signal n5275_o : std_logic;
  signal n5276_o : std_logic_vector (1 downto 0);
  signal n5277_o : std_logic;
  signal n5278_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n5279 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5282_o : std_logic;
  signal n5283_o : std_logic;
  signal n5284_o : std_logic;
  signal n5285_o : std_logic;
  signal n5286_o : std_logic;
  signal n5287_o : std_logic_vector (1 downto 0);
  signal n5288_o : std_logic;
  signal n5289_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n5290 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5293_o : std_logic;
  signal n5294_o : std_logic;
  signal n5295_o : std_logic;
  signal n5296_o : std_logic;
  signal n5297_o : std_logic;
  signal n5298_o : std_logic_vector (1 downto 0);
  signal n5299_o : std_logic;
  signal n5300_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n5301 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5304_o : std_logic;
  signal n5305_o : std_logic;
  signal n5306_o : std_logic;
  signal n5307_o : std_logic;
  signal n5308_o : std_logic;
  signal n5309_o : std_logic_vector (1 downto 0);
  signal n5310_o : std_logic;
  signal n5311_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n5312 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5315_o : std_logic;
  signal n5316_o : std_logic;
  signal n5317_o : std_logic;
  signal n5318_o : std_logic;
  signal n5319_o : std_logic;
  signal n5320_o : std_logic_vector (1 downto 0);
  signal n5321_o : std_logic;
  signal n5322_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n5323 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5326_o : std_logic;
  signal n5327_o : std_logic;
  signal n5328_o : std_logic;
  signal n5329_o : std_logic;
  signal n5330_o : std_logic;
  signal n5331_o : std_logic_vector (1 downto 0);
  signal n5332_o : std_logic;
  signal n5333_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n5334 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5337_o : std_logic;
  signal n5338_o : std_logic;
  signal n5339_o : std_logic;
  signal n5340_o : std_logic;
  signal n5341_o : std_logic;
  signal n5342_o : std_logic_vector (1 downto 0);
  signal n5343_o : std_logic;
  signal n5344_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n5345 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5348_o : std_logic;
  signal n5349_o : std_logic;
  signal n5350_o : std_logic;
  signal n5351_o : std_logic;
  signal n5352_o : std_logic;
  signal n5353_o : std_logic_vector (1 downto 0);
  signal n5354_o : std_logic;
  signal n5355_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n5356 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5359_o : std_logic;
  signal n5360_o : std_logic;
  signal n5361_o : std_logic;
  signal n5362_o : std_logic;
  signal n5363_o : std_logic_vector (1 downto 0);
  signal n5364_o : std_logic;
  signal n5365_o : std_logic;
  signal n5366_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n5367 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5370_o : std_logic;
  signal n5371_o : std_logic;
  signal n5372_o : std_logic;
  signal n5373_o : std_logic;
  signal n5374_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n5375 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5378_o : std_logic;
  signal n5379_o : std_logic;
  signal n5380_o : std_logic;
  signal n5381_o : std_logic;
  signal n5382_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n5383 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5386_o : std_logic;
  signal n5387_o : std_logic;
  signal n5388_o : std_logic;
  signal n5389_o : std_logic;
  signal n5390_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n5391 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5394_o : std_logic;
  signal n5395_o : std_logic;
  signal n5396_o : std_logic;
  signal n5397_o : std_logic;
  signal n5398_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n5399 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5402_o : std_logic;
  signal n5403_o : std_logic;
  signal n5404_o : std_logic;
  signal n5405_o : std_logic;
  signal n5406_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n5407 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5410_o : std_logic;
  signal n5411_o : std_logic;
  signal n5412_o : std_logic;
  signal n5413_o : std_logic;
  signal n5414_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n5415 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5418_o : std_logic;
  signal n5419_o : std_logic;
  signal n5420_o : std_logic;
  signal n5421_o : std_logic;
  signal n5422_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n5423 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5426_o : std_logic;
  signal n5427_o : std_logic;
  signal n5428_o : std_logic;
  signal n5429_o : std_logic;
  signal n5430_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n5431 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5434_o : std_logic;
  signal n5435_o : std_logic;
  signal n5436_o : std_logic;
  signal n5437_o : std_logic;
  signal n5438_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n5439 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5442_o : std_logic;
  signal n5443_o : std_logic;
  signal n5444_o : std_logic;
  signal n5445_o : std_logic;
  signal n5446_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n5447 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5450_o : std_logic;
  signal n5451_o : std_logic;
  signal n5452_o : std_logic;
  signal n5453_o : std_logic;
  signal n5454_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n5455 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5458_o : std_logic;
  signal n5459_o : std_logic;
  signal n5460_o : std_logic;
  signal n5461_o : std_logic;
  signal n5462_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n5463 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5466_o : std_logic;
  signal n5467_o : std_logic;
  signal n5468_o : std_logic;
  signal n5469_o : std_logic;
  signal n5470_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n5471 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5474_o : std_logic;
  signal n5475_o : std_logic;
  signal n5476_o : std_logic;
  signal n5477_o : std_logic;
  signal n5478_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n5479 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5482_o : std_logic;
  signal n5483_o : std_logic;
  signal n5484_o : std_logic;
  signal n5485_o : std_logic;
  signal n5486_o : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_n5487 : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5490_o : std_logic;
  signal n5491_o : std_logic;
  signal n5492_o : std_logic;
  signal n5493_o : std_logic;
  signal n5494_o : std_logic;
  signal n5495_o : std_logic;
  signal n5496_o : std_logic;
  signal n5497_o : std_logic;
  signal n5498_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n5499 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5502_o : std_logic;
  signal n5503_o : std_logic;
  signal n5504_o : std_logic;
  signal n5505_o : std_logic;
  signal n5506_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n5507 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5510_o : std_logic;
  signal n5511_o : std_logic;
  signal n5512_o : std_logic;
  signal n5513_o : std_logic;
  signal n5514_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n5515 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5518_o : std_logic;
  signal n5519_o : std_logic;
  signal n5520_o : std_logic;
  signal n5521_o : std_logic;
  signal n5522_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n5523 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5526_o : std_logic;
  signal n5527_o : std_logic;
  signal n5528_o : std_logic;
  signal n5529_o : std_logic;
  signal n5530_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n5531 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5534_o : std_logic;
  signal n5535_o : std_logic;
  signal n5536_o : std_logic;
  signal n5537_o : std_logic;
  signal n5538_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n5539 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5542_o : std_logic;
  signal n5543_o : std_logic;
  signal n5544_o : std_logic;
  signal n5545_o : std_logic;
  signal n5546_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n5547 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5550_o : std_logic;
  signal n5551_o : std_logic;
  signal n5552_o : std_logic;
  signal n5553_o : std_logic;
  signal n5554_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n5555 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5558_o : std_logic;
  signal n5559_o : std_logic;
  signal n5560_o : std_logic;
  signal n5561_o : std_logic;
  signal n5562_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n5563 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5566_o : std_logic;
  signal n5567_o : std_logic;
  signal n5568_o : std_logic;
  signal n5569_o : std_logic;
  signal n5570_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n5571 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5574_o : std_logic;
  signal n5575_o : std_logic;
  signal n5576_o : std_logic;
  signal n5577_o : std_logic;
  signal n5578_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n5579 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5582_o : std_logic;
  signal n5583_o : std_logic;
  signal n5584_o : std_logic;
  signal n5585_o : std_logic;
  signal n5586_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n5587 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5590_o : std_logic;
  signal n5591_o : std_logic;
  signal n5592_o : std_logic;
  signal n5593_o : std_logic;
  signal n5594_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n5595 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5598_o : std_logic;
  signal n5599_o : std_logic;
  signal n5600_o : std_logic;
  signal n5601_o : std_logic;
  signal n5602_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n5603 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5606_o : std_logic;
  signal n5607_o : std_logic;
  signal n5608_o : std_logic;
  signal n5609_o : std_logic;
  signal n5610_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n5611 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5614_o : std_logic;
  signal n5615_o : std_logic;
  signal n5616_o : std_logic;
  signal n5617_o : std_logic;
  signal n5618_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n5619 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5622_o : std_logic;
  signal n5623_o : std_logic;
  signal n5624_o : std_logic;
  signal n5625_o : std_logic;
  signal n5626_o : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_n5627 : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5630_o : std_logic;
  signal n5631_o : std_logic;
  signal n5632_o : std_logic_vector (17 downto 0);
  signal n5633_o : std_logic_vector (17 downto 0);
  signal n5634_o : std_logic_vector (17 downto 0);
  signal n5635_o : std_logic_vector (17 downto 0);
  signal n5636_o : std_logic_vector (17 downto 0);
  signal n5637_o : std_logic_vector (17 downto 0);
  signal n5638_o : std_logic_vector (17 downto 0);
  signal n5639_o : std_logic_vector (17 downto 0);
  signal n5640_o : std_logic_vector (17 downto 0);
  signal n5641_o : std_logic_vector (17 downto 0);
  signal n5642_o : std_logic_vector (17 downto 0);
  signal n5643_o : std_logic_vector (17 downto 0);
  signal n5644_o : std_logic_vector (17 downto 0);
  signal n5645_o : std_logic_vector (17 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n5632_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n5633_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n5634_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n5635_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n5636_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n5637_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n5638_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n5639_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n5640_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n5641_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n5642_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n5643_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n5644_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n5645_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n4708_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4709_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4710_o <= n4708_o & n4709_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n4711 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n4710_o,
    o => gen1_n1_cnot1_j_o);
  n4714_o <= gen1_n1_cnot1_j_n4711 (1);
  n4715_o <= gen1_n1_cnot1_j_n4711 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4716_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4717_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4718_o <= n4716_o & n4717_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n4719 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n4718_o,
    o => gen1_n2_cnot1_j_o);
  n4722_o <= gen1_n2_cnot1_j_n4719 (1);
  n4723_o <= gen1_n2_cnot1_j_n4719 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4724_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4725_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4726_o <= n4724_o & n4725_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n4727 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n4726_o,
    o => gen1_n3_cnot1_j_o);
  n4730_o <= gen1_n3_cnot1_j_n4727 (1);
  n4731_o <= gen1_n3_cnot1_j_n4727 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4732_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4733_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4734_o <= n4732_o & n4733_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n4735 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n4734_o,
    o => gen1_n4_cnot1_j_o);
  n4738_o <= gen1_n4_cnot1_j_n4735 (1);
  n4739_o <= gen1_n4_cnot1_j_n4735 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4740_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4741_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4742_o <= n4740_o & n4741_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n4743 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n4742_o,
    o => gen1_n5_cnot1_j_o);
  n4746_o <= gen1_n5_cnot1_j_n4743 (1);
  n4747_o <= gen1_n5_cnot1_j_n4743 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4748_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4749_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4750_o <= n4748_o & n4749_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n4751 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n4750_o,
    o => gen1_n6_cnot1_j_o);
  n4754_o <= gen1_n6_cnot1_j_n4751 (1);
  n4755_o <= gen1_n6_cnot1_j_n4751 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4756_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4757_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4758_o <= n4756_o & n4757_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n4759 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n4758_o,
    o => gen1_n7_cnot1_j_o);
  n4762_o <= gen1_n7_cnot1_j_n4759 (1);
  n4763_o <= gen1_n7_cnot1_j_n4759 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4764_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4765_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4766_o <= n4764_o & n4765_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n4767 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n4766_o,
    o => gen1_n8_cnot1_j_o);
  n4770_o <= gen1_n8_cnot1_j_n4767 (1);
  n4771_o <= gen1_n8_cnot1_j_n4767 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4772_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4773_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4774_o <= n4772_o & n4773_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n4775 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n4774_o,
    o => gen1_n9_cnot1_j_o);
  n4778_o <= gen1_n9_cnot1_j_n4775 (1);
  n4779_o <= gen1_n9_cnot1_j_n4775 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4780_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4781_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4782_o <= n4780_o & n4781_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n4783 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n4782_o,
    o => gen1_n10_cnot1_j_o);
  n4786_o <= gen1_n10_cnot1_j_n4783 (1);
  n4787_o <= gen1_n10_cnot1_j_n4783 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4788_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4789_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4790_o <= n4788_o & n4789_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n4791 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n4790_o,
    o => gen1_n11_cnot1_j_o);
  n4794_o <= gen1_n11_cnot1_j_n4791 (1);
  n4795_o <= gen1_n11_cnot1_j_n4791 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4796_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4797_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4798_o <= n4796_o & n4797_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n4799 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n4798_o,
    o => gen1_n12_cnot1_j_o);
  n4802_o <= gen1_n12_cnot1_j_n4799 (1);
  n4803_o <= gen1_n12_cnot1_j_n4799 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4804_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4805_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4806_o <= n4804_o & n4805_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n4807 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n4806_o,
    o => gen1_n13_cnot1_j_o);
  n4810_o <= gen1_n13_cnot1_j_n4807 (1);
  n4811_o <= gen1_n13_cnot1_j_n4807 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4812_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4813_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4814_o <= n4812_o & n4813_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n4815 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n4814_o,
    o => gen1_n14_cnot1_j_o);
  n4818_o <= gen1_n14_cnot1_j_n4815 (1);
  n4819_o <= gen1_n14_cnot1_j_n4815 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4820_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4821_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4822_o <= n4820_o & n4821_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n4823 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n4822_o,
    o => gen1_n15_cnot1_j_o);
  n4826_o <= gen1_n15_cnot1_j_n4823 (1);
  n4827_o <= gen1_n15_cnot1_j_n4823 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4828_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4829_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4830_o <= n4828_o & n4829_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n4831 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n4830_o,
    o => gen1_n16_cnot1_j_o);
  n4834_o <= gen1_n16_cnot1_j_n4831 (1);
  n4835_o <= gen1_n16_cnot1_j_n4831 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4836_o <= a (17);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4837_o <= b (17);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4838_o <= n4836_o & n4837_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n17_cnot1_j_n4839 <= gen1_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n17_cnot1_j : entity work.cnot port map (
    i => n4838_o,
    o => gen1_n17_cnot1_j_o);
  n4842_o <= gen1_n17_cnot1_j_n4839 (1);
  n4843_o <= gen1_n17_cnot1_j_n4839 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n4844_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n4845_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n4846_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n4847_o <= s1_a (17);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4848_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4849_o <= s2_mid (17);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4850_o <= n4848_o & n4849_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n17_cnot2_j_n4851 <= gen2_n17_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n17_cnot2_j : entity work.cnot port map (
    i => n4850_o,
    o => gen2_n17_cnot2_j_o);
  n4854_o <= gen2_n17_cnot2_j_n4851 (1);
  n4855_o <= gen2_n17_cnot2_j_n4851 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4856_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4857_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4858_o <= n4856_o & n4857_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n4859 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n4858_o,
    o => gen2_n16_cnot2_j_o);
  n4862_o <= gen2_n16_cnot2_j_n4859 (1);
  n4863_o <= gen2_n16_cnot2_j_n4859 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4864_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4865_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4866_o <= n4864_o & n4865_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n4867 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n4866_o,
    o => gen2_n15_cnot2_j_o);
  n4870_o <= gen2_n15_cnot2_j_n4867 (1);
  n4871_o <= gen2_n15_cnot2_j_n4867 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4872_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4873_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4874_o <= n4872_o & n4873_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n4875 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n4874_o,
    o => gen2_n14_cnot2_j_o);
  n4878_o <= gen2_n14_cnot2_j_n4875 (1);
  n4879_o <= gen2_n14_cnot2_j_n4875 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4880_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4881_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4882_o <= n4880_o & n4881_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n4883 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n4882_o,
    o => gen2_n13_cnot2_j_o);
  n4886_o <= gen2_n13_cnot2_j_n4883 (1);
  n4887_o <= gen2_n13_cnot2_j_n4883 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4888_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4889_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4890_o <= n4888_o & n4889_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n4891 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n4890_o,
    o => gen2_n12_cnot2_j_o);
  n4894_o <= gen2_n12_cnot2_j_n4891 (1);
  n4895_o <= gen2_n12_cnot2_j_n4891 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4896_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4897_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4898_o <= n4896_o & n4897_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n4899 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n4898_o,
    o => gen2_n11_cnot2_j_o);
  n4902_o <= gen2_n11_cnot2_j_n4899 (1);
  n4903_o <= gen2_n11_cnot2_j_n4899 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4904_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4905_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4906_o <= n4904_o & n4905_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n4907 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n4906_o,
    o => gen2_n10_cnot2_j_o);
  n4910_o <= gen2_n10_cnot2_j_n4907 (1);
  n4911_o <= gen2_n10_cnot2_j_n4907 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4912_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4913_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4914_o <= n4912_o & n4913_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n4915 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n4914_o,
    o => gen2_n9_cnot2_j_o);
  n4918_o <= gen2_n9_cnot2_j_n4915 (1);
  n4919_o <= gen2_n9_cnot2_j_n4915 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4920_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4921_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4922_o <= n4920_o & n4921_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n4923 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n4922_o,
    o => gen2_n8_cnot2_j_o);
  n4926_o <= gen2_n8_cnot2_j_n4923 (1);
  n4927_o <= gen2_n8_cnot2_j_n4923 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4928_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4929_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4930_o <= n4928_o & n4929_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n4931 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n4930_o,
    o => gen2_n7_cnot2_j_o);
  n4934_o <= gen2_n7_cnot2_j_n4931 (1);
  n4935_o <= gen2_n7_cnot2_j_n4931 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4936_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4937_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4938_o <= n4936_o & n4937_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n4939 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n4938_o,
    o => gen2_n6_cnot2_j_o);
  n4942_o <= gen2_n6_cnot2_j_n4939 (1);
  n4943_o <= gen2_n6_cnot2_j_n4939 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4944_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4945_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4946_o <= n4944_o & n4945_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n4947 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n4946_o,
    o => gen2_n5_cnot2_j_o);
  n4950_o <= gen2_n5_cnot2_j_n4947 (1);
  n4951_o <= gen2_n5_cnot2_j_n4947 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4952_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4953_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4954_o <= n4952_o & n4953_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n4955 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n4954_o,
    o => gen2_n4_cnot2_j_o);
  n4958_o <= gen2_n4_cnot2_j_n4955 (1);
  n4959_o <= gen2_n4_cnot2_j_n4955 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4960_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4961_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4962_o <= n4960_o & n4961_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n4963 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n4962_o,
    o => gen2_n3_cnot2_j_o);
  n4966_o <= gen2_n3_cnot2_j_n4963 (1);
  n4967_o <= gen2_n3_cnot2_j_n4963 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4968_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4969_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4970_o <= n4968_o & n4969_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n4971 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n4970_o,
    o => gen2_n2_cnot2_j_o);
  n4974_o <= gen2_n2_cnot2_j_n4971 (1);
  n4975_o <= gen2_n2_cnot2_j_n4971 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n4976_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n4977_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4978_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4979_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4980_o <= n4978_o & n4979_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4981_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4982_o <= n4980_o & n4981_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n4983 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n4982_o,
    o => gen3_n1_ccnot3_j_o);
  n4986_o <= gen3_n1_ccnot3_j_n4983 (2);
  n4987_o <= gen3_n1_ccnot3_j_n4983 (1);
  n4988_o <= gen3_n1_ccnot3_j_n4983 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4989_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4990_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4991_o <= n4989_o & n4990_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4992_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4993_o <= n4991_o & n4992_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n4994 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n4993_o,
    o => gen3_n2_ccnot3_j_o);
  n4997_o <= gen3_n2_ccnot3_j_n4994 (2);
  n4998_o <= gen3_n2_ccnot3_j_n4994 (1);
  n4999_o <= gen3_n2_ccnot3_j_n4994 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5000_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5001_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5002_o <= n5000_o & n5001_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5003_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5004_o <= n5002_o & n5003_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n5005 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n5004_o,
    o => gen3_n3_ccnot3_j_o);
  n5008_o <= gen3_n3_ccnot3_j_n5005 (2);
  n5009_o <= gen3_n3_ccnot3_j_n5005 (1);
  n5010_o <= gen3_n3_ccnot3_j_n5005 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5011_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5012_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5013_o <= n5011_o & n5012_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5014_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5015_o <= n5013_o & n5014_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n5016 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n5015_o,
    o => gen3_n4_ccnot3_j_o);
  n5019_o <= gen3_n4_ccnot3_j_n5016 (2);
  n5020_o <= gen3_n4_ccnot3_j_n5016 (1);
  n5021_o <= gen3_n4_ccnot3_j_n5016 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5022_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5023_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5024_o <= n5022_o & n5023_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5025_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5026_o <= n5024_o & n5025_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n5027 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n5026_o,
    o => gen3_n5_ccnot3_j_o);
  n5030_o <= gen3_n5_ccnot3_j_n5027 (2);
  n5031_o <= gen3_n5_ccnot3_j_n5027 (1);
  n5032_o <= gen3_n5_ccnot3_j_n5027 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5033_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5034_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5035_o <= n5033_o & n5034_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5036_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5037_o <= n5035_o & n5036_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n5038 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n5037_o,
    o => gen3_n6_ccnot3_j_o);
  n5041_o <= gen3_n6_ccnot3_j_n5038 (2);
  n5042_o <= gen3_n6_ccnot3_j_n5038 (1);
  n5043_o <= gen3_n6_ccnot3_j_n5038 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5044_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5045_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5046_o <= n5044_o & n5045_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5047_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5048_o <= n5046_o & n5047_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n5049 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n5048_o,
    o => gen3_n7_ccnot3_j_o);
  n5052_o <= gen3_n7_ccnot3_j_n5049 (2);
  n5053_o <= gen3_n7_ccnot3_j_n5049 (1);
  n5054_o <= gen3_n7_ccnot3_j_n5049 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5055_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5056_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5057_o <= n5055_o & n5056_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5058_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5059_o <= n5057_o & n5058_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n5060 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n5059_o,
    o => gen3_n8_ccnot3_j_o);
  n5063_o <= gen3_n8_ccnot3_j_n5060 (2);
  n5064_o <= gen3_n8_ccnot3_j_n5060 (1);
  n5065_o <= gen3_n8_ccnot3_j_n5060 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5066_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5067_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5068_o <= n5066_o & n5067_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5069_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5070_o <= n5068_o & n5069_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n5071 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n5070_o,
    o => gen3_n9_ccnot3_j_o);
  n5074_o <= gen3_n9_ccnot3_j_n5071 (2);
  n5075_o <= gen3_n9_ccnot3_j_n5071 (1);
  n5076_o <= gen3_n9_ccnot3_j_n5071 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5077_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5078_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5079_o <= n5077_o & n5078_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5080_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5081_o <= n5079_o & n5080_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n5082 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n5081_o,
    o => gen3_n10_ccnot3_j_o);
  n5085_o <= gen3_n10_ccnot3_j_n5082 (2);
  n5086_o <= gen3_n10_ccnot3_j_n5082 (1);
  n5087_o <= gen3_n10_ccnot3_j_n5082 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5088_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5089_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5090_o <= n5088_o & n5089_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5091_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5092_o <= n5090_o & n5091_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n5093 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n5092_o,
    o => gen3_n11_ccnot3_j_o);
  n5096_o <= gen3_n11_ccnot3_j_n5093 (2);
  n5097_o <= gen3_n11_ccnot3_j_n5093 (1);
  n5098_o <= gen3_n11_ccnot3_j_n5093 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5099_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5100_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5101_o <= n5099_o & n5100_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5102_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5103_o <= n5101_o & n5102_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n5104 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n5103_o,
    o => gen3_n12_ccnot3_j_o);
  n5107_o <= gen3_n12_ccnot3_j_n5104 (2);
  n5108_o <= gen3_n12_ccnot3_j_n5104 (1);
  n5109_o <= gen3_n12_ccnot3_j_n5104 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5110_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5111_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5112_o <= n5110_o & n5111_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5113_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5114_o <= n5112_o & n5113_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n5115 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n5114_o,
    o => gen3_n13_ccnot3_j_o);
  n5118_o <= gen3_n13_ccnot3_j_n5115 (2);
  n5119_o <= gen3_n13_ccnot3_j_n5115 (1);
  n5120_o <= gen3_n13_ccnot3_j_n5115 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5121_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5122_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5123_o <= n5121_o & n5122_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5124_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5125_o <= n5123_o & n5124_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n5126 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n5125_o,
    o => gen3_n14_ccnot3_j_o);
  n5129_o <= gen3_n14_ccnot3_j_n5126 (2);
  n5130_o <= gen3_n14_ccnot3_j_n5126 (1);
  n5131_o <= gen3_n14_ccnot3_j_n5126 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5132_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5133_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5134_o <= n5132_o & n5133_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5135_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5136_o <= n5134_o & n5135_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n5137 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n5136_o,
    o => gen3_n15_ccnot3_j_o);
  n5140_o <= gen3_n15_ccnot3_j_n5137 (2);
  n5141_o <= gen3_n15_ccnot3_j_n5137 (1);
  n5142_o <= gen3_n15_ccnot3_j_n5137 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5143_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5144_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5145_o <= n5143_o & n5144_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5146_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5147_o <= n5145_o & n5146_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n5148 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n5147_o,
    o => gen3_n16_ccnot3_j_o);
  n5151_o <= gen3_n16_ccnot3_j_n5148 (2);
  n5152_o <= gen3_n16_ccnot3_j_n5148 (1);
  n5153_o <= gen3_n16_ccnot3_j_n5148 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5154_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5155_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5156_o <= n5154_o & n5155_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5157_o <= s2_a (17);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5158_o <= n5156_o & n5157_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n17_ccnot3_j_n5159 <= gen3_n17_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n17_ccnot3_j : entity work.ccnot port map (
    i => n5158_o,
    o => gen3_n17_ccnot3_j_o);
  n5162_o <= gen3_n17_ccnot3_j_n5159 (2);
  n5163_o <= gen3_n17_ccnot3_j_n5159 (1);
  n5164_o <= gen3_n17_ccnot3_j_n5159 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n5165_o <= s3_mid (17);
  -- vhdl_source/add_in_place.vhdl:116:25
  n5166_o <= s2_b (17);
  -- vhdl_source/add_in_place.vhdl:119:41
  n5167_o <= s3_a (17);
  -- vhdl_source/add_in_place.vhdl:119:53
  n5168_o <= s3_b (17);
  -- vhdl_source/add_in_place.vhdl:119:47
  n5169_o <= n5167_o & n5168_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n5170 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n5169_o,
    o => cnot_4_o);
  n5173_o <= cnot_4_n5170 (1);
  n5174_o <= cnot_4_n5170 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5175_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5176_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5177_o <= n5175_o & n5176_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5178_o <= s4_mid (17);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5179_o <= n5177_o & n5178_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n16_peres4_j_n5180 <= gen4_n16_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n16_peres4_j : entity work.peres port map (
    i => n5179_o,
    o => gen4_n16_peres4_j_o);
  n5183_o <= gen4_n16_peres4_j_n5180 (2);
  n5184_o <= gen4_n16_peres4_j_n5180 (1);
  n5185_o <= gen4_n16_peres4_j_n5180 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5186_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5187_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5188_o <= n5186_o & n5187_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5189_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5190_o <= n5188_o & n5189_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n5191 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n5190_o,
    o => gen4_n15_peres4_j_o);
  n5194_o <= gen4_n15_peres4_j_n5191 (2);
  n5195_o <= gen4_n15_peres4_j_n5191 (1);
  n5196_o <= gen4_n15_peres4_j_n5191 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5197_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5198_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5199_o <= n5197_o & n5198_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5200_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5201_o <= n5199_o & n5200_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n5202 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n5201_o,
    o => gen4_n14_peres4_j_o);
  n5205_o <= gen4_n14_peres4_j_n5202 (2);
  n5206_o <= gen4_n14_peres4_j_n5202 (1);
  n5207_o <= gen4_n14_peres4_j_n5202 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5208_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5209_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5210_o <= n5208_o & n5209_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5211_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5212_o <= n5210_o & n5211_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n5213 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n5212_o,
    o => gen4_n13_peres4_j_o);
  n5216_o <= gen4_n13_peres4_j_n5213 (2);
  n5217_o <= gen4_n13_peres4_j_n5213 (1);
  n5218_o <= gen4_n13_peres4_j_n5213 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5219_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5220_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5221_o <= n5219_o & n5220_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5222_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5223_o <= n5221_o & n5222_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n5224 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n5223_o,
    o => gen4_n12_peres4_j_o);
  n5227_o <= gen4_n12_peres4_j_n5224 (2);
  n5228_o <= gen4_n12_peres4_j_n5224 (1);
  n5229_o <= gen4_n12_peres4_j_n5224 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5230_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5231_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5232_o <= n5230_o & n5231_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5233_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5234_o <= n5232_o & n5233_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n5235 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n5234_o,
    o => gen4_n11_peres4_j_o);
  n5238_o <= gen4_n11_peres4_j_n5235 (2);
  n5239_o <= gen4_n11_peres4_j_n5235 (1);
  n5240_o <= gen4_n11_peres4_j_n5235 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5241_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5242_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5243_o <= n5241_o & n5242_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5244_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5245_o <= n5243_o & n5244_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n5246 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n5245_o,
    o => gen4_n10_peres4_j_o);
  n5249_o <= gen4_n10_peres4_j_n5246 (2);
  n5250_o <= gen4_n10_peres4_j_n5246 (1);
  n5251_o <= gen4_n10_peres4_j_n5246 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5252_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5253_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5254_o <= n5252_o & n5253_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5255_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5256_o <= n5254_o & n5255_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n5257 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n5256_o,
    o => gen4_n9_peres4_j_o);
  n5260_o <= gen4_n9_peres4_j_n5257 (2);
  n5261_o <= gen4_n9_peres4_j_n5257 (1);
  n5262_o <= gen4_n9_peres4_j_n5257 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5263_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5264_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5265_o <= n5263_o & n5264_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5266_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5267_o <= n5265_o & n5266_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n5268 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n5267_o,
    o => gen4_n8_peres4_j_o);
  n5271_o <= gen4_n8_peres4_j_n5268 (2);
  n5272_o <= gen4_n8_peres4_j_n5268 (1);
  n5273_o <= gen4_n8_peres4_j_n5268 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5274_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5275_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5276_o <= n5274_o & n5275_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5277_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5278_o <= n5276_o & n5277_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n5279 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n5278_o,
    o => gen4_n7_peres4_j_o);
  n5282_o <= gen4_n7_peres4_j_n5279 (2);
  n5283_o <= gen4_n7_peres4_j_n5279 (1);
  n5284_o <= gen4_n7_peres4_j_n5279 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5285_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5286_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5287_o <= n5285_o & n5286_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5288_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5289_o <= n5287_o & n5288_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n5290 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n5289_o,
    o => gen4_n6_peres4_j_o);
  n5293_o <= gen4_n6_peres4_j_n5290 (2);
  n5294_o <= gen4_n6_peres4_j_n5290 (1);
  n5295_o <= gen4_n6_peres4_j_n5290 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5296_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5297_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5298_o <= n5296_o & n5297_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5299_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5300_o <= n5298_o & n5299_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n5301 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n5300_o,
    o => gen4_n5_peres4_j_o);
  n5304_o <= gen4_n5_peres4_j_n5301 (2);
  n5305_o <= gen4_n5_peres4_j_n5301 (1);
  n5306_o <= gen4_n5_peres4_j_n5301 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5307_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5308_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5309_o <= n5307_o & n5308_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5310_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5311_o <= n5309_o & n5310_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n5312 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n5311_o,
    o => gen4_n4_peres4_j_o);
  n5315_o <= gen4_n4_peres4_j_n5312 (2);
  n5316_o <= gen4_n4_peres4_j_n5312 (1);
  n5317_o <= gen4_n4_peres4_j_n5312 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5318_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5319_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5320_o <= n5318_o & n5319_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5321_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5322_o <= n5320_o & n5321_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n5323 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n5322_o,
    o => gen4_n3_peres4_j_o);
  n5326_o <= gen4_n3_peres4_j_n5323 (2);
  n5327_o <= gen4_n3_peres4_j_n5323 (1);
  n5328_o <= gen4_n3_peres4_j_n5323 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5329_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5330_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5331_o <= n5329_o & n5330_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5332_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5333_o <= n5331_o & n5332_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n5334 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n5333_o,
    o => gen4_n2_peres4_j_o);
  n5337_o <= gen4_n2_peres4_j_n5334 (2);
  n5338_o <= gen4_n2_peres4_j_n5334 (1);
  n5339_o <= gen4_n2_peres4_j_n5334 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5340_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5341_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5342_o <= n5340_o & n5341_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5343_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5344_o <= n5342_o & n5343_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n5345 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n5344_o,
    o => gen4_n1_peres4_j_o);
  n5348_o <= gen4_n1_peres4_j_n5345 (2);
  n5349_o <= gen4_n1_peres4_j_n5345 (1);
  n5350_o <= gen4_n1_peres4_j_n5345 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5351_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5352_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5353_o <= n5351_o & n5352_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5354_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5355_o <= n5353_o & n5354_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n5356 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n5355_o,
    o => gen4_n0_peres4_j_o);
  n5359_o <= gen4_n0_peres4_j_n5356 (2);
  n5360_o <= gen4_n0_peres4_j_n5356 (1);
  n5361_o <= gen4_n0_peres4_j_n5356 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n5362_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n5363_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5364_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5365_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5366_o <= n5364_o & n5365_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n5367 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n5366_o,
    o => gen5_n1_cnot5_j_o);
  n5370_o <= gen5_n1_cnot5_j_n5367 (1);
  n5371_o <= gen5_n1_cnot5_j_n5367 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5372_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5373_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5374_o <= n5372_o & n5373_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n5375 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n5374_o,
    o => gen5_n2_cnot5_j_o);
  n5378_o <= gen5_n2_cnot5_j_n5375 (1);
  n5379_o <= gen5_n2_cnot5_j_n5375 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5380_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5381_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5382_o <= n5380_o & n5381_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n5383 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n5382_o,
    o => gen5_n3_cnot5_j_o);
  n5386_o <= gen5_n3_cnot5_j_n5383 (1);
  n5387_o <= gen5_n3_cnot5_j_n5383 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5388_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5389_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5390_o <= n5388_o & n5389_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n5391 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n5390_o,
    o => gen5_n4_cnot5_j_o);
  n5394_o <= gen5_n4_cnot5_j_n5391 (1);
  n5395_o <= gen5_n4_cnot5_j_n5391 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5396_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5397_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5398_o <= n5396_o & n5397_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n5399 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n5398_o,
    o => gen5_n5_cnot5_j_o);
  n5402_o <= gen5_n5_cnot5_j_n5399 (1);
  n5403_o <= gen5_n5_cnot5_j_n5399 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5404_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5405_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5406_o <= n5404_o & n5405_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n5407 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n5406_o,
    o => gen5_n6_cnot5_j_o);
  n5410_o <= gen5_n6_cnot5_j_n5407 (1);
  n5411_o <= gen5_n6_cnot5_j_n5407 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5412_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5413_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5414_o <= n5412_o & n5413_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n5415 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n5414_o,
    o => gen5_n7_cnot5_j_o);
  n5418_o <= gen5_n7_cnot5_j_n5415 (1);
  n5419_o <= gen5_n7_cnot5_j_n5415 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5420_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5421_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5422_o <= n5420_o & n5421_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n5423 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n5422_o,
    o => gen5_n8_cnot5_j_o);
  n5426_o <= gen5_n8_cnot5_j_n5423 (1);
  n5427_o <= gen5_n8_cnot5_j_n5423 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5428_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5429_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5430_o <= n5428_o & n5429_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n5431 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n5430_o,
    o => gen5_n9_cnot5_j_o);
  n5434_o <= gen5_n9_cnot5_j_n5431 (1);
  n5435_o <= gen5_n9_cnot5_j_n5431 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5436_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5437_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5438_o <= n5436_o & n5437_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n5439 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n5438_o,
    o => gen5_n10_cnot5_j_o);
  n5442_o <= gen5_n10_cnot5_j_n5439 (1);
  n5443_o <= gen5_n10_cnot5_j_n5439 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5444_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5445_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5446_o <= n5444_o & n5445_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n5447 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n5446_o,
    o => gen5_n11_cnot5_j_o);
  n5450_o <= gen5_n11_cnot5_j_n5447 (1);
  n5451_o <= gen5_n11_cnot5_j_n5447 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5452_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5453_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5454_o <= n5452_o & n5453_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n5455 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n5454_o,
    o => gen5_n12_cnot5_j_o);
  n5458_o <= gen5_n12_cnot5_j_n5455 (1);
  n5459_o <= gen5_n12_cnot5_j_n5455 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5460_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5461_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5462_o <= n5460_o & n5461_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n5463 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n5462_o,
    o => gen5_n13_cnot5_j_o);
  n5466_o <= gen5_n13_cnot5_j_n5463 (1);
  n5467_o <= gen5_n13_cnot5_j_n5463 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5468_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5469_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5470_o <= n5468_o & n5469_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n5471 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n5470_o,
    o => gen5_n14_cnot5_j_o);
  n5474_o <= gen5_n14_cnot5_j_n5471 (1);
  n5475_o <= gen5_n14_cnot5_j_n5471 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5476_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5477_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5478_o <= n5476_o & n5477_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n5479 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n5478_o,
    o => gen5_n15_cnot5_j_o);
  n5482_o <= gen5_n15_cnot5_j_n5479 (1);
  n5483_o <= gen5_n15_cnot5_j_n5479 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5484_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5485_o <= s4_a (17);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5486_o <= n5484_o & n5485_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n16_cnot5_j_n5487 <= gen5_n16_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n16_cnot5_j : entity work.cnot port map (
    i => n5486_o,
    o => gen5_n16_cnot5_j_o);
  n5490_o <= gen5_n16_cnot5_j_n5487 (1);
  n5491_o <= gen5_n16_cnot5_j_n5487 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n5492_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n5493_o <= s5_mid (17);
  -- vhdl_source/add_in_place.vhdl:142:23
  n5494_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n5495_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5496_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5497_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5498_o <= n5496_o & n5497_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n5499 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n5498_o,
    o => gen6_n1_cnot1_j_o);
  n5502_o <= gen6_n1_cnot1_j_n5499 (1);
  n5503_o <= gen6_n1_cnot1_j_n5499 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5504_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5505_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5506_o <= n5504_o & n5505_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n5507 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n5506_o,
    o => gen6_n2_cnot1_j_o);
  n5510_o <= gen6_n2_cnot1_j_n5507 (1);
  n5511_o <= gen6_n2_cnot1_j_n5507 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5512_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5513_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5514_o <= n5512_o & n5513_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n5515 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n5514_o,
    o => gen6_n3_cnot1_j_o);
  n5518_o <= gen6_n3_cnot1_j_n5515 (1);
  n5519_o <= gen6_n3_cnot1_j_n5515 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5520_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5521_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5522_o <= n5520_o & n5521_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n5523 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n5522_o,
    o => gen6_n4_cnot1_j_o);
  n5526_o <= gen6_n4_cnot1_j_n5523 (1);
  n5527_o <= gen6_n4_cnot1_j_n5523 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5528_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5529_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5530_o <= n5528_o & n5529_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n5531 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n5530_o,
    o => gen6_n5_cnot1_j_o);
  n5534_o <= gen6_n5_cnot1_j_n5531 (1);
  n5535_o <= gen6_n5_cnot1_j_n5531 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5536_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5537_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5538_o <= n5536_o & n5537_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n5539 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n5538_o,
    o => gen6_n6_cnot1_j_o);
  n5542_o <= gen6_n6_cnot1_j_n5539 (1);
  n5543_o <= gen6_n6_cnot1_j_n5539 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5544_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5545_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5546_o <= n5544_o & n5545_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n5547 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n5546_o,
    o => gen6_n7_cnot1_j_o);
  n5550_o <= gen6_n7_cnot1_j_n5547 (1);
  n5551_o <= gen6_n7_cnot1_j_n5547 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5552_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5553_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5554_o <= n5552_o & n5553_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n5555 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n5554_o,
    o => gen6_n8_cnot1_j_o);
  n5558_o <= gen6_n8_cnot1_j_n5555 (1);
  n5559_o <= gen6_n8_cnot1_j_n5555 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5560_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5561_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5562_o <= n5560_o & n5561_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n5563 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n5562_o,
    o => gen6_n9_cnot1_j_o);
  n5566_o <= gen6_n9_cnot1_j_n5563 (1);
  n5567_o <= gen6_n9_cnot1_j_n5563 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5568_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5569_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5570_o <= n5568_o & n5569_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n5571 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n5570_o,
    o => gen6_n10_cnot1_j_o);
  n5574_o <= gen6_n10_cnot1_j_n5571 (1);
  n5575_o <= gen6_n10_cnot1_j_n5571 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5576_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5577_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5578_o <= n5576_o & n5577_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n5579 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n5578_o,
    o => gen6_n11_cnot1_j_o);
  n5582_o <= gen6_n11_cnot1_j_n5579 (1);
  n5583_o <= gen6_n11_cnot1_j_n5579 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5584_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5585_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5586_o <= n5584_o & n5585_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n5587 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n5586_o,
    o => gen6_n12_cnot1_j_o);
  n5590_o <= gen6_n12_cnot1_j_n5587 (1);
  n5591_o <= gen6_n12_cnot1_j_n5587 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5592_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5593_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5594_o <= n5592_o & n5593_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n5595 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n5594_o,
    o => gen6_n13_cnot1_j_o);
  n5598_o <= gen6_n13_cnot1_j_n5595 (1);
  n5599_o <= gen6_n13_cnot1_j_n5595 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5600_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5601_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5602_o <= n5600_o & n5601_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n5603 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n5602_o,
    o => gen6_n14_cnot1_j_o);
  n5606_o <= gen6_n14_cnot1_j_n5603 (1);
  n5607_o <= gen6_n14_cnot1_j_n5603 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5608_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5609_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5610_o <= n5608_o & n5609_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n5611 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n5610_o,
    o => gen6_n15_cnot1_j_o);
  n5614_o <= gen6_n15_cnot1_j_n5611 (1);
  n5615_o <= gen6_n15_cnot1_j_n5611 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5616_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5617_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5618_o <= n5616_o & n5617_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n5619 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n5618_o,
    o => gen6_n16_cnot1_j_o);
  n5622_o <= gen6_n16_cnot1_j_n5619 (1);
  n5623_o <= gen6_n16_cnot1_j_n5619 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5624_o <= s5_a (17);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5625_o <= s5_b (17);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5626_o <= n5624_o & n5625_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n17_cnot1_j_n5627 <= gen6_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n17_cnot1_j : entity work.cnot port map (
    i => n5626_o,
    o => gen6_n17_cnot1_j_o);
  n5630_o <= gen6_n17_cnot1_j_n5627 (1);
  n5631_o <= gen6_n17_cnot1_j_n5627 (0);
  n5632_o <= n4842_o & n4834_o & n4826_o & n4818_o & n4810_o & n4802_o & n4794_o & n4786_o & n4778_o & n4770_o & n4762_o & n4754_o & n4746_o & n4738_o & n4730_o & n4722_o & n4714_o & n4844_o;
  n5633_o <= n4843_o & n4835_o & n4827_o & n4819_o & n4811_o & n4803_o & n4795_o & n4787_o & n4779_o & n4771_o & n4763_o & n4755_o & n4747_o & n4739_o & n4731_o & n4723_o & n4715_o & n4845_o;
  n5634_o <= n4847_o & n4854_o & n4862_o & n4870_o & n4878_o & n4886_o & n4894_o & n4902_o & n4910_o & n4918_o & n4926_o & n4934_o & n4942_o & n4950_o & n4958_o & n4966_o & n4974_o & n4846_o;
  n5635_o <= n4855_o & n4863_o & n4871_o & n4879_o & n4887_o & n4895_o & n4903_o & n4911_o & n4919_o & n4927_o & n4935_o & n4943_o & n4951_o & n4959_o & n4967_o & n4975_o & n4976_o;
  n5636_o <= n5164_o & n5153_o & n5142_o & n5131_o & n5120_o & n5109_o & n5098_o & n5087_o & n5076_o & n5065_o & n5054_o & n5043_o & n5032_o & n5021_o & n5010_o & n4999_o & n4988_o & n4977_o;
  n5637_o <= n5165_o & n5163_o & n5152_o & n5141_o & n5130_o & n5119_o & n5108_o & n5097_o & n5086_o & n5075_o & n5064_o & n5053_o & n5042_o & n5031_o & n5020_o & n5009_o & n4998_o & n4987_o;
  n5638_o <= n5166_o & n5162_o & n5151_o & n5140_o & n5129_o & n5118_o & n5107_o & n5096_o & n5085_o & n5074_o & n5063_o & n5052_o & n5041_o & n5030_o & n5019_o & n5008_o & n4997_o & n4986_o;
  n5639_o <= n5173_o & n5183_o & n5194_o & n5205_o & n5216_o & n5227_o & n5238_o & n5249_o & n5260_o & n5271_o & n5282_o & n5293_o & n5304_o & n5315_o & n5326_o & n5337_o & n5348_o & n5359_o;
  n5640_o <= n5185_o & n5196_o & n5207_o & n5218_o & n5229_o & n5240_o & n5251_o & n5262_o & n5273_o & n5284_o & n5295_o & n5306_o & n5317_o & n5328_o & n5339_o & n5350_o & n5361_o & n5362_o;
  n5641_o <= n5174_o & n5184_o & n5195_o & n5206_o & n5217_o & n5228_o & n5239_o & n5250_o & n5261_o & n5272_o & n5283_o & n5294_o & n5305_o & n5316_o & n5327_o & n5338_o & n5349_o & n5360_o;
  n5642_o <= n5491_o & n5483_o & n5475_o & n5467_o & n5459_o & n5451_o & n5443_o & n5435_o & n5427_o & n5419_o & n5411_o & n5403_o & n5395_o & n5387_o & n5379_o & n5371_o & n5363_o;
  n5643_o <= n5493_o & n5490_o & n5482_o & n5474_o & n5466_o & n5458_o & n5450_o & n5442_o & n5434_o & n5426_o & n5418_o & n5410_o & n5402_o & n5394_o & n5386_o & n5378_o & n5370_o & n5492_o;
  n5644_o <= n5630_o & n5622_o & n5614_o & n5606_o & n5598_o & n5590_o & n5582_o & n5574_o & n5566_o & n5558_o & n5550_o & n5542_o & n5534_o & n5526_o & n5518_o & n5510_o & n5502_o & n5494_o;
  n5645_o <= n5631_o & n5623_o & n5615_o & n5607_o & n5599_o & n5591_o & n5583_o & n5575_o & n5567_o & n5559_o & n5551_o & n5543_o & n5535_o & n5527_o & n5519_o & n5511_o & n5503_o & n5495_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n4699_o : std_logic_vector (1 downto 0);
  signal n4700_o : std_logic;
  signal n4701_o : std_logic;
  signal n4702_o : std_logic;
  signal n4703_o : std_logic;
  signal n4704_o : std_logic;
  signal n4705_o : std_logic_vector (2 downto 0);
begin
  o <= n4705_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n4699_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n4700_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n4701_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n4702_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n4703_o <= n4701_o and n4702_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n4704_o <= n4700_o xor n4703_o;
  n4705_o <= n4699_o & n4704_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n4693_o : std_logic;
  signal n4694_o : std_logic;
  signal n4695_o : std_logic;
  signal n4696_o : std_logic;
  signal n4697_o : std_logic_vector (1 downto 0);
begin
  o <= n4697_o;
  -- vhdl_source/cnot.vhdl:24:17
  n4693_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n4694_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n4695_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n4696_o <= n4694_o xor n4695_o;
  n4697_o <= n4693_o & n4696_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_12 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_12;

architecture rtl of angleh_lookup_17_12 is
  signal n4673_o : std_logic;
  signal n4674_o : std_logic;
  signal n4675_o : std_logic;
  signal n4676_o : std_logic;
  signal n4677_o : std_logic;
  signal n4678_o : std_logic;
  signal n4679_o : std_logic;
  signal n4680_o : std_logic;
  signal n4681_o : std_logic;
  signal n4682_o : std_logic;
  signal n4683_o : std_logic;
  signal n4684_o : std_logic;
  signal n4685_o : std_logic;
  signal n4686_o : std_logic;
  signal n4687_o : std_logic;
  signal n4688_o : std_logic;
  signal n4689_o : std_logic;
  signal n4690_o : std_logic;
  signal n4691_o : std_logic_vector (16 downto 0);
begin
  o <= n4691_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4673_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4674_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4675_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4676_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4677_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4678_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4679_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4680_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4681_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4682_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4683_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4684_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4685_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4686_o <= not n4685_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4687_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4688_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4689_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4690_o <= i (0);
  n4691_o <= n4673_o & n4674_o & n4675_o & n4676_o & n4677_o & n4678_o & n4679_o & n4680_o & n4681_o & n4682_o & n4683_o & n4684_o & n4686_o & n4687_o & n4688_o & n4689_o & n4690_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_12 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (11 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (11 downto 0));
end entity cnot_reg_12;

architecture rtl of cnot_reg_12 is
  signal ctrl_prop : std_logic_vector (12 downto 0);
  signal n4573_o : std_logic;
  signal n4574_o : std_logic;
  signal n4575_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4576 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4579_o : std_logic;
  signal n4580_o : std_logic;
  signal n4581_o : std_logic;
  signal n4582_o : std_logic;
  signal n4583_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4584 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4587_o : std_logic;
  signal n4588_o : std_logic;
  signal n4589_o : std_logic;
  signal n4590_o : std_logic;
  signal n4591_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4592 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4595_o : std_logic;
  signal n4596_o : std_logic;
  signal n4597_o : std_logic;
  signal n4598_o : std_logic;
  signal n4599_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4600 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4603_o : std_logic;
  signal n4604_o : std_logic;
  signal n4605_o : std_logic;
  signal n4606_o : std_logic;
  signal n4607_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4608 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4611_o : std_logic;
  signal n4612_o : std_logic;
  signal n4613_o : std_logic;
  signal n4614_o : std_logic;
  signal n4615_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4616 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4619_o : std_logic;
  signal n4620_o : std_logic;
  signal n4621_o : std_logic;
  signal n4622_o : std_logic;
  signal n4623_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4624 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4627_o : std_logic;
  signal n4628_o : std_logic;
  signal n4629_o : std_logic;
  signal n4630_o : std_logic;
  signal n4631_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4632 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4635_o : std_logic;
  signal n4636_o : std_logic;
  signal n4637_o : std_logic;
  signal n4638_o : std_logic;
  signal n4639_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4640 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4643_o : std_logic;
  signal n4644_o : std_logic;
  signal n4645_o : std_logic;
  signal n4646_o : std_logic;
  signal n4647_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n4648 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n4651_o : std_logic;
  signal n4652_o : std_logic;
  signal n4653_o : std_logic;
  signal n4654_o : std_logic;
  signal n4655_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n4656 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n4659_o : std_logic;
  signal n4660_o : std_logic;
  signal n4661_o : std_logic;
  signal n4662_o : std_logic;
  signal n4663_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n4664 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n4667_o : std_logic;
  signal n4668_o : std_logic;
  signal n4669_o : std_logic;
  signal n4670_o : std_logic_vector (11 downto 0);
  signal n4671_o : std_logic_vector (12 downto 0);
begin
  ctrl_out <= n4669_o;
  o <= n4670_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4671_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4573_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4574_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4575_o <= n4573_o & n4574_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4576 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4575_o,
    o => gen1_n0_cnot0_o);
  n4579_o <= gen1_n0_cnot0_n4576 (1);
  n4580_o <= gen1_n0_cnot0_n4576 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4581_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4582_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4583_o <= n4581_o & n4582_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4584 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4583_o,
    o => gen1_n1_cnot0_o);
  n4587_o <= gen1_n1_cnot0_n4584 (1);
  n4588_o <= gen1_n1_cnot0_n4584 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4589_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4590_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4591_o <= n4589_o & n4590_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4592 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4591_o,
    o => gen1_n2_cnot0_o);
  n4595_o <= gen1_n2_cnot0_n4592 (1);
  n4596_o <= gen1_n2_cnot0_n4592 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4597_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4598_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4599_o <= n4597_o & n4598_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4600 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4599_o,
    o => gen1_n3_cnot0_o);
  n4603_o <= gen1_n3_cnot0_n4600 (1);
  n4604_o <= gen1_n3_cnot0_n4600 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4605_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4606_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4607_o <= n4605_o & n4606_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4608 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4607_o,
    o => gen1_n4_cnot0_o);
  n4611_o <= gen1_n4_cnot0_n4608 (1);
  n4612_o <= gen1_n4_cnot0_n4608 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4613_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4614_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4615_o <= n4613_o & n4614_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4616 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4615_o,
    o => gen1_n5_cnot0_o);
  n4619_o <= gen1_n5_cnot0_n4616 (1);
  n4620_o <= gen1_n5_cnot0_n4616 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4621_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4622_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4623_o <= n4621_o & n4622_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4624 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4623_o,
    o => gen1_n6_cnot0_o);
  n4627_o <= gen1_n6_cnot0_n4624 (1);
  n4628_o <= gen1_n6_cnot0_n4624 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4629_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4630_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4631_o <= n4629_o & n4630_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4632 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4631_o,
    o => gen1_n7_cnot0_o);
  n4635_o <= gen1_n7_cnot0_n4632 (1);
  n4636_o <= gen1_n7_cnot0_n4632 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4637_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4638_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4639_o <= n4637_o & n4638_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4640 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4639_o,
    o => gen1_n8_cnot0_o);
  n4643_o <= gen1_n8_cnot0_n4640 (1);
  n4644_o <= gen1_n8_cnot0_n4640 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4645_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4646_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4647_o <= n4645_o & n4646_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n4648 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n4647_o,
    o => gen1_n9_cnot0_o);
  n4651_o <= gen1_n9_cnot0_n4648 (1);
  n4652_o <= gen1_n9_cnot0_n4648 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4653_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4654_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4655_o <= n4653_o & n4654_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n4656 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n4655_o,
    o => gen1_n10_cnot0_o);
  n4659_o <= gen1_n10_cnot0_n4656 (1);
  n4660_o <= gen1_n10_cnot0_n4656 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4661_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4662_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4663_o <= n4661_o & n4662_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n4664 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n4663_o,
    o => gen1_n11_cnot0_o);
  n4667_o <= gen1_n11_cnot0_n4664 (1);
  n4668_o <= gen1_n11_cnot0_n4664 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4669_o <= ctrl_prop (12);
  n4670_o <= n4668_o & n4660_o & n4652_o & n4644_o & n4636_o & n4628_o & n4620_o & n4612_o & n4604_o & n4596_o & n4588_o & n4580_o;
  n4671_o <= n4667_o & n4659_o & n4651_o & n4643_o & n4635_o & n4627_o & n4619_o & n4611_o & n4603_o & n4595_o & n4587_o & n4579_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_11 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_11;

architecture rtl of angleh_lookup_17_11 is
  signal n4552_o : std_logic;
  signal n4553_o : std_logic;
  signal n4554_o : std_logic;
  signal n4555_o : std_logic;
  signal n4556_o : std_logic;
  signal n4557_o : std_logic;
  signal n4558_o : std_logic;
  signal n4559_o : std_logic;
  signal n4560_o : std_logic;
  signal n4561_o : std_logic;
  signal n4562_o : std_logic;
  signal n4563_o : std_logic;
  signal n4564_o : std_logic;
  signal n4565_o : std_logic;
  signal n4566_o : std_logic;
  signal n4567_o : std_logic;
  signal n4568_o : std_logic;
  signal n4569_o : std_logic;
  signal n4570_o : std_logic_vector (16 downto 0);
begin
  o <= n4570_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4552_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4553_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4554_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4555_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4556_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4557_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4558_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4559_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4560_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4561_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4562_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4563_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4564_o <= not n4563_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4565_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4566_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4567_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4568_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4569_o <= i (0);
  n4570_o <= n4552_o & n4553_o & n4554_o & n4555_o & n4556_o & n4557_o & n4558_o & n4559_o & n4560_o & n4561_o & n4562_o & n4564_o & n4565_o & n4566_o & n4567_o & n4568_o & n4569_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_11 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (10 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (10 downto 0));
end entity cnot_reg_11;

architecture rtl of cnot_reg_11 is
  signal ctrl_prop : std_logic_vector (11 downto 0);
  signal n4460_o : std_logic;
  signal n4461_o : std_logic;
  signal n4462_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4463 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4466_o : std_logic;
  signal n4467_o : std_logic;
  signal n4468_o : std_logic;
  signal n4469_o : std_logic;
  signal n4470_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4471 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4474_o : std_logic;
  signal n4475_o : std_logic;
  signal n4476_o : std_logic;
  signal n4477_o : std_logic;
  signal n4478_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4479 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4482_o : std_logic;
  signal n4483_o : std_logic;
  signal n4484_o : std_logic;
  signal n4485_o : std_logic;
  signal n4486_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4487 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4490_o : std_logic;
  signal n4491_o : std_logic;
  signal n4492_o : std_logic;
  signal n4493_o : std_logic;
  signal n4494_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4495 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4498_o : std_logic;
  signal n4499_o : std_logic;
  signal n4500_o : std_logic;
  signal n4501_o : std_logic;
  signal n4502_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4503 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4506_o : std_logic;
  signal n4507_o : std_logic;
  signal n4508_o : std_logic;
  signal n4509_o : std_logic;
  signal n4510_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4511 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4514_o : std_logic;
  signal n4515_o : std_logic;
  signal n4516_o : std_logic;
  signal n4517_o : std_logic;
  signal n4518_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4519 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4522_o : std_logic;
  signal n4523_o : std_logic;
  signal n4524_o : std_logic;
  signal n4525_o : std_logic;
  signal n4526_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4527 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4530_o : std_logic;
  signal n4531_o : std_logic;
  signal n4532_o : std_logic;
  signal n4533_o : std_logic;
  signal n4534_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n4535 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n4538_o : std_logic;
  signal n4539_o : std_logic;
  signal n4540_o : std_logic;
  signal n4541_o : std_logic;
  signal n4542_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n4543 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n4546_o : std_logic;
  signal n4547_o : std_logic;
  signal n4548_o : std_logic;
  signal n4549_o : std_logic_vector (10 downto 0);
  signal n4550_o : std_logic_vector (11 downto 0);
begin
  ctrl_out <= n4548_o;
  o <= n4549_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4550_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4460_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4461_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4462_o <= n4460_o & n4461_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4463 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4462_o,
    o => gen1_n0_cnot0_o);
  n4466_o <= gen1_n0_cnot0_n4463 (1);
  n4467_o <= gen1_n0_cnot0_n4463 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4468_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4469_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4470_o <= n4468_o & n4469_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4471 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4470_o,
    o => gen1_n1_cnot0_o);
  n4474_o <= gen1_n1_cnot0_n4471 (1);
  n4475_o <= gen1_n1_cnot0_n4471 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4476_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4477_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4478_o <= n4476_o & n4477_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4479 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4478_o,
    o => gen1_n2_cnot0_o);
  n4482_o <= gen1_n2_cnot0_n4479 (1);
  n4483_o <= gen1_n2_cnot0_n4479 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4484_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4485_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4486_o <= n4484_o & n4485_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4487 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4486_o,
    o => gen1_n3_cnot0_o);
  n4490_o <= gen1_n3_cnot0_n4487 (1);
  n4491_o <= gen1_n3_cnot0_n4487 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4492_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4493_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4494_o <= n4492_o & n4493_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4495 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4494_o,
    o => gen1_n4_cnot0_o);
  n4498_o <= gen1_n4_cnot0_n4495 (1);
  n4499_o <= gen1_n4_cnot0_n4495 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4500_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4501_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4502_o <= n4500_o & n4501_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4503 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4502_o,
    o => gen1_n5_cnot0_o);
  n4506_o <= gen1_n5_cnot0_n4503 (1);
  n4507_o <= gen1_n5_cnot0_n4503 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4508_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4509_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4510_o <= n4508_o & n4509_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4511 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4510_o,
    o => gen1_n6_cnot0_o);
  n4514_o <= gen1_n6_cnot0_n4511 (1);
  n4515_o <= gen1_n6_cnot0_n4511 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4516_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4517_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4518_o <= n4516_o & n4517_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4519 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4518_o,
    o => gen1_n7_cnot0_o);
  n4522_o <= gen1_n7_cnot0_n4519 (1);
  n4523_o <= gen1_n7_cnot0_n4519 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4524_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4525_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4526_o <= n4524_o & n4525_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4527 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4526_o,
    o => gen1_n8_cnot0_o);
  n4530_o <= gen1_n8_cnot0_n4527 (1);
  n4531_o <= gen1_n8_cnot0_n4527 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4532_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4533_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4534_o <= n4532_o & n4533_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n4535 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n4534_o,
    o => gen1_n9_cnot0_o);
  n4538_o <= gen1_n9_cnot0_n4535 (1);
  n4539_o <= gen1_n9_cnot0_n4535 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4540_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4541_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4542_o <= n4540_o & n4541_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n4543 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n4542_o,
    o => gen1_n10_cnot0_o);
  n4546_o <= gen1_n10_cnot0_n4543 (1);
  n4547_o <= gen1_n10_cnot0_n4543 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4548_o <= ctrl_prop (11);
  n4549_o <= n4547_o & n4539_o & n4531_o & n4523_o & n4515_o & n4507_o & n4499_o & n4491_o & n4483_o & n4475_o & n4467_o;
  n4550_o <= n4546_o & n4538_o & n4530_o & n4522_o & n4514_o & n4506_o & n4498_o & n4490_o & n4482_o & n4474_o & n4466_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_10 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_10;

architecture rtl of angleh_lookup_17_10 is
  signal n4439_o : std_logic;
  signal n4440_o : std_logic;
  signal n4441_o : std_logic;
  signal n4442_o : std_logic;
  signal n4443_o : std_logic;
  signal n4444_o : std_logic;
  signal n4445_o : std_logic;
  signal n4446_o : std_logic;
  signal n4447_o : std_logic;
  signal n4448_o : std_logic;
  signal n4449_o : std_logic;
  signal n4450_o : std_logic;
  signal n4451_o : std_logic;
  signal n4452_o : std_logic;
  signal n4453_o : std_logic;
  signal n4454_o : std_logic;
  signal n4455_o : std_logic;
  signal n4456_o : std_logic;
  signal n4457_o : std_logic_vector (16 downto 0);
begin
  o <= n4457_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4439_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4440_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4441_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4442_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4443_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4444_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4445_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4446_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4447_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4448_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4449_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4450_o <= not n4449_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4451_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4452_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4453_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4454_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4455_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4456_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n4457_o <= n4439_o & n4440_o & n4441_o & n4442_o & n4443_o & n4444_o & n4445_o & n4446_o & n4447_o & n4448_o & n4450_o & n4451_o & n4452_o & n4453_o & n4454_o & n4455_o & n4456_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_10 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (9 downto 0));
end entity cnot_reg_10;

architecture rtl of cnot_reg_10 is
  signal ctrl_prop : std_logic_vector (10 downto 0);
  signal n4355_o : std_logic;
  signal n4356_o : std_logic;
  signal n4357_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4358 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4361_o : std_logic;
  signal n4362_o : std_logic;
  signal n4363_o : std_logic;
  signal n4364_o : std_logic;
  signal n4365_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4366 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4369_o : std_logic;
  signal n4370_o : std_logic;
  signal n4371_o : std_logic;
  signal n4372_o : std_logic;
  signal n4373_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4374 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4377_o : std_logic;
  signal n4378_o : std_logic;
  signal n4379_o : std_logic;
  signal n4380_o : std_logic;
  signal n4381_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4382 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4385_o : std_logic;
  signal n4386_o : std_logic;
  signal n4387_o : std_logic;
  signal n4388_o : std_logic;
  signal n4389_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4390 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4393_o : std_logic;
  signal n4394_o : std_logic;
  signal n4395_o : std_logic;
  signal n4396_o : std_logic;
  signal n4397_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4398 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4401_o : std_logic;
  signal n4402_o : std_logic;
  signal n4403_o : std_logic;
  signal n4404_o : std_logic;
  signal n4405_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4406 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4409_o : std_logic;
  signal n4410_o : std_logic;
  signal n4411_o : std_logic;
  signal n4412_o : std_logic;
  signal n4413_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4414 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4417_o : std_logic;
  signal n4418_o : std_logic;
  signal n4419_o : std_logic;
  signal n4420_o : std_logic;
  signal n4421_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4422 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4425_o : std_logic;
  signal n4426_o : std_logic;
  signal n4427_o : std_logic;
  signal n4428_o : std_logic;
  signal n4429_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n4430 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n4433_o : std_logic;
  signal n4434_o : std_logic;
  signal n4435_o : std_logic;
  signal n4436_o : std_logic_vector (9 downto 0);
  signal n4437_o : std_logic_vector (10 downto 0);
begin
  ctrl_out <= n4435_o;
  o <= n4436_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4437_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4355_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4356_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4357_o <= n4355_o & n4356_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4358 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4357_o,
    o => gen1_n0_cnot0_o);
  n4361_o <= gen1_n0_cnot0_n4358 (1);
  n4362_o <= gen1_n0_cnot0_n4358 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4363_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4364_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4365_o <= n4363_o & n4364_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4366 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4365_o,
    o => gen1_n1_cnot0_o);
  n4369_o <= gen1_n1_cnot0_n4366 (1);
  n4370_o <= gen1_n1_cnot0_n4366 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4371_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4372_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4373_o <= n4371_o & n4372_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4374 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4373_o,
    o => gen1_n2_cnot0_o);
  n4377_o <= gen1_n2_cnot0_n4374 (1);
  n4378_o <= gen1_n2_cnot0_n4374 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4379_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4380_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4381_o <= n4379_o & n4380_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4382 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4381_o,
    o => gen1_n3_cnot0_o);
  n4385_o <= gen1_n3_cnot0_n4382 (1);
  n4386_o <= gen1_n3_cnot0_n4382 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4387_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4388_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4389_o <= n4387_o & n4388_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4390 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4389_o,
    o => gen1_n4_cnot0_o);
  n4393_o <= gen1_n4_cnot0_n4390 (1);
  n4394_o <= gen1_n4_cnot0_n4390 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4395_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4396_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4397_o <= n4395_o & n4396_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4398 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4397_o,
    o => gen1_n5_cnot0_o);
  n4401_o <= gen1_n5_cnot0_n4398 (1);
  n4402_o <= gen1_n5_cnot0_n4398 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4403_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4404_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4405_o <= n4403_o & n4404_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4406 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4405_o,
    o => gen1_n6_cnot0_o);
  n4409_o <= gen1_n6_cnot0_n4406 (1);
  n4410_o <= gen1_n6_cnot0_n4406 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4411_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4412_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4413_o <= n4411_o & n4412_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4414 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4413_o,
    o => gen1_n7_cnot0_o);
  n4417_o <= gen1_n7_cnot0_n4414 (1);
  n4418_o <= gen1_n7_cnot0_n4414 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4419_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4420_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4421_o <= n4419_o & n4420_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4422 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4421_o,
    o => gen1_n8_cnot0_o);
  n4425_o <= gen1_n8_cnot0_n4422 (1);
  n4426_o <= gen1_n8_cnot0_n4422 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4427_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4428_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4429_o <= n4427_o & n4428_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n4430 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n4429_o,
    o => gen1_n9_cnot0_o);
  n4433_o <= gen1_n9_cnot0_n4430 (1);
  n4434_o <= gen1_n9_cnot0_n4430 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4435_o <= ctrl_prop (10);
  n4436_o <= n4434_o & n4426_o & n4418_o & n4410_o & n4402_o & n4394_o & n4386_o & n4378_o & n4370_o & n4362_o;
  n4437_o <= n4433_o & n4425_o & n4417_o & n4409_o & n4401_o & n4393_o & n4385_o & n4377_o & n4369_o & n4361_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_9 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_9;

architecture rtl of angleh_lookup_17_9 is
  signal n4334_o : std_logic;
  signal n4335_o : std_logic;
  signal n4336_o : std_logic;
  signal n4337_o : std_logic;
  signal n4338_o : std_logic;
  signal n4339_o : std_logic;
  signal n4340_o : std_logic;
  signal n4341_o : std_logic;
  signal n4342_o : std_logic;
  signal n4343_o : std_logic;
  signal n4344_o : std_logic;
  signal n4345_o : std_logic;
  signal n4346_o : std_logic;
  signal n4347_o : std_logic;
  signal n4348_o : std_logic;
  signal n4349_o : std_logic;
  signal n4350_o : std_logic;
  signal n4351_o : std_logic;
  signal n4352_o : std_logic_vector (16 downto 0);
begin
  o <= n4352_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4334_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4335_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4336_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4337_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4338_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4339_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4340_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4341_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4342_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4343_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4344_o <= not n4343_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4345_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4346_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4347_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4348_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4349_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4350_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4351_o <= i (0);
  n4352_o <= n4334_o & n4335_o & n4336_o & n4337_o & n4338_o & n4339_o & n4340_o & n4341_o & n4342_o & n4344_o & n4345_o & n4346_o & n4347_o & n4348_o & n4349_o & n4350_o & n4351_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n4258_o : std_logic;
  signal n4259_o : std_logic;
  signal n4260_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4261 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4264_o : std_logic;
  signal n4265_o : std_logic;
  signal n4266_o : std_logic;
  signal n4267_o : std_logic;
  signal n4268_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4269 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4272_o : std_logic;
  signal n4273_o : std_logic;
  signal n4274_o : std_logic;
  signal n4275_o : std_logic;
  signal n4276_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4277 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4280_o : std_logic;
  signal n4281_o : std_logic;
  signal n4282_o : std_logic;
  signal n4283_o : std_logic;
  signal n4284_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4285 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4288_o : std_logic;
  signal n4289_o : std_logic;
  signal n4290_o : std_logic;
  signal n4291_o : std_logic;
  signal n4292_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4293 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4296_o : std_logic;
  signal n4297_o : std_logic;
  signal n4298_o : std_logic;
  signal n4299_o : std_logic;
  signal n4300_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4301 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4304_o : std_logic;
  signal n4305_o : std_logic;
  signal n4306_o : std_logic;
  signal n4307_o : std_logic;
  signal n4308_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4309 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4312_o : std_logic;
  signal n4313_o : std_logic;
  signal n4314_o : std_logic;
  signal n4315_o : std_logic;
  signal n4316_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4317 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4320_o : std_logic;
  signal n4321_o : std_logic;
  signal n4322_o : std_logic;
  signal n4323_o : std_logic;
  signal n4324_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4325 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4328_o : std_logic;
  signal n4329_o : std_logic;
  signal n4330_o : std_logic;
  signal n4331_o : std_logic_vector (8 downto 0);
  signal n4332_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n4330_o;
  o <= n4331_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4332_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4258_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4259_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4260_o <= n4258_o & n4259_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4261 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4260_o,
    o => gen1_n0_cnot0_o);
  n4264_o <= gen1_n0_cnot0_n4261 (1);
  n4265_o <= gen1_n0_cnot0_n4261 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4266_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4267_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4268_o <= n4266_o & n4267_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4269 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4268_o,
    o => gen1_n1_cnot0_o);
  n4272_o <= gen1_n1_cnot0_n4269 (1);
  n4273_o <= gen1_n1_cnot0_n4269 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4274_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4275_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4276_o <= n4274_o & n4275_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4277 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4276_o,
    o => gen1_n2_cnot0_o);
  n4280_o <= gen1_n2_cnot0_n4277 (1);
  n4281_o <= gen1_n2_cnot0_n4277 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4282_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4283_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4284_o <= n4282_o & n4283_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4285 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4284_o,
    o => gen1_n3_cnot0_o);
  n4288_o <= gen1_n3_cnot0_n4285 (1);
  n4289_o <= gen1_n3_cnot0_n4285 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4290_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4291_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4292_o <= n4290_o & n4291_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4293 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4292_o,
    o => gen1_n4_cnot0_o);
  n4296_o <= gen1_n4_cnot0_n4293 (1);
  n4297_o <= gen1_n4_cnot0_n4293 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4298_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4299_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4300_o <= n4298_o & n4299_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4301 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4300_o,
    o => gen1_n5_cnot0_o);
  n4304_o <= gen1_n5_cnot0_n4301 (1);
  n4305_o <= gen1_n5_cnot0_n4301 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4306_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4307_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4308_o <= n4306_o & n4307_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4309 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4308_o,
    o => gen1_n6_cnot0_o);
  n4312_o <= gen1_n6_cnot0_n4309 (1);
  n4313_o <= gen1_n6_cnot0_n4309 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4314_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4315_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4316_o <= n4314_o & n4315_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4317 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4316_o,
    o => gen1_n7_cnot0_o);
  n4320_o <= gen1_n7_cnot0_n4317 (1);
  n4321_o <= gen1_n7_cnot0_n4317 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4322_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4323_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4324_o <= n4322_o & n4323_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4325 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4324_o,
    o => gen1_n8_cnot0_o);
  n4328_o <= gen1_n8_cnot0_n4325 (1);
  n4329_o <= gen1_n8_cnot0_n4325 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4330_o <= ctrl_prop (9);
  n4331_o <= n4329_o & n4321_o & n4313_o & n4305_o & n4297_o & n4289_o & n4281_o & n4273_o & n4265_o;
  n4332_o <= n4328_o & n4320_o & n4312_o & n4304_o & n4296_o & n4288_o & n4280_o & n4272_o & n4264_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_8 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_8;

architecture rtl of angleh_lookup_17_8 is
  signal n4237_o : std_logic;
  signal n4238_o : std_logic;
  signal n4239_o : std_logic;
  signal n4240_o : std_logic;
  signal n4241_o : std_logic;
  signal n4242_o : std_logic;
  signal n4243_o : std_logic;
  signal n4244_o : std_logic;
  signal n4245_o : std_logic;
  signal n4246_o : std_logic;
  signal n4247_o : std_logic;
  signal n4248_o : std_logic;
  signal n4249_o : std_logic;
  signal n4250_o : std_logic;
  signal n4251_o : std_logic;
  signal n4252_o : std_logic;
  signal n4253_o : std_logic;
  signal n4254_o : std_logic;
  signal n4255_o : std_logic_vector (16 downto 0);
begin
  o <= n4255_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4237_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4238_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4239_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4240_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4241_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4242_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4243_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4244_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4245_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4246_o <= not n4245_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4247_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4248_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4249_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4250_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4251_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4252_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4253_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4254_o <= i (0);
  n4255_o <= n4237_o & n4238_o & n4239_o & n4240_o & n4241_o & n4242_o & n4243_o & n4244_o & n4246_o & n4247_o & n4248_o & n4249_o & n4250_o & n4251_o & n4252_o & n4253_o & n4254_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_8 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (7 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (7 downto 0));
end entity cnot_reg_8;

architecture rtl of cnot_reg_8 is
  signal ctrl_prop : std_logic_vector (8 downto 0);
  signal n4169_o : std_logic;
  signal n4170_o : std_logic;
  signal n4171_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4172 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4175_o : std_logic;
  signal n4176_o : std_logic;
  signal n4177_o : std_logic;
  signal n4178_o : std_logic;
  signal n4179_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4180 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4183_o : std_logic;
  signal n4184_o : std_logic;
  signal n4185_o : std_logic;
  signal n4186_o : std_logic;
  signal n4187_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4188 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4191_o : std_logic;
  signal n4192_o : std_logic;
  signal n4193_o : std_logic;
  signal n4194_o : std_logic;
  signal n4195_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4196 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4199_o : std_logic;
  signal n4200_o : std_logic;
  signal n4201_o : std_logic;
  signal n4202_o : std_logic;
  signal n4203_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4204 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4207_o : std_logic;
  signal n4208_o : std_logic;
  signal n4209_o : std_logic;
  signal n4210_o : std_logic;
  signal n4211_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4212 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4215_o : std_logic;
  signal n4216_o : std_logic;
  signal n4217_o : std_logic;
  signal n4218_o : std_logic;
  signal n4219_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4220 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4223_o : std_logic;
  signal n4224_o : std_logic;
  signal n4225_o : std_logic;
  signal n4226_o : std_logic;
  signal n4227_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4228 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4231_o : std_logic;
  signal n4232_o : std_logic;
  signal n4233_o : std_logic;
  signal n4234_o : std_logic_vector (7 downto 0);
  signal n4235_o : std_logic_vector (8 downto 0);
begin
  ctrl_out <= n4233_o;
  o <= n4234_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4235_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4169_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4170_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4171_o <= n4169_o & n4170_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4172 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4171_o,
    o => gen1_n0_cnot0_o);
  n4175_o <= gen1_n0_cnot0_n4172 (1);
  n4176_o <= gen1_n0_cnot0_n4172 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4177_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4178_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4179_o <= n4177_o & n4178_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4180 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4179_o,
    o => gen1_n1_cnot0_o);
  n4183_o <= gen1_n1_cnot0_n4180 (1);
  n4184_o <= gen1_n1_cnot0_n4180 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4185_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4186_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4187_o <= n4185_o & n4186_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4188 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4187_o,
    o => gen1_n2_cnot0_o);
  n4191_o <= gen1_n2_cnot0_n4188 (1);
  n4192_o <= gen1_n2_cnot0_n4188 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4193_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4194_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4195_o <= n4193_o & n4194_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4196 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4195_o,
    o => gen1_n3_cnot0_o);
  n4199_o <= gen1_n3_cnot0_n4196 (1);
  n4200_o <= gen1_n3_cnot0_n4196 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4201_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4202_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4203_o <= n4201_o & n4202_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4204 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4203_o,
    o => gen1_n4_cnot0_o);
  n4207_o <= gen1_n4_cnot0_n4204 (1);
  n4208_o <= gen1_n4_cnot0_n4204 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4209_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4210_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4211_o <= n4209_o & n4210_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4212 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4211_o,
    o => gen1_n5_cnot0_o);
  n4215_o <= gen1_n5_cnot0_n4212 (1);
  n4216_o <= gen1_n5_cnot0_n4212 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4217_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4218_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4219_o <= n4217_o & n4218_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4220 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4219_o,
    o => gen1_n6_cnot0_o);
  n4223_o <= gen1_n6_cnot0_n4220 (1);
  n4224_o <= gen1_n6_cnot0_n4220 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4225_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4226_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4227_o <= n4225_o & n4226_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4228 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4227_o,
    o => gen1_n7_cnot0_o);
  n4231_o <= gen1_n7_cnot0_n4228 (1);
  n4232_o <= gen1_n7_cnot0_n4228 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4233_o <= ctrl_prop (8);
  n4234_o <= n4232_o & n4224_o & n4216_o & n4208_o & n4200_o & n4192_o & n4184_o & n4176_o;
  n4235_o <= n4231_o & n4223_o & n4215_o & n4207_o & n4199_o & n4191_o & n4183_o & n4175_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_7 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_7;

architecture rtl of angleh_lookup_17_7 is
  signal n4148_o : std_logic;
  signal n4149_o : std_logic;
  signal n4150_o : std_logic;
  signal n4151_o : std_logic;
  signal n4152_o : std_logic;
  signal n4153_o : std_logic;
  signal n4154_o : std_logic;
  signal n4155_o : std_logic;
  signal n4156_o : std_logic;
  signal n4157_o : std_logic;
  signal n4158_o : std_logic;
  signal n4159_o : std_logic;
  signal n4160_o : std_logic;
  signal n4161_o : std_logic;
  signal n4162_o : std_logic;
  signal n4163_o : std_logic;
  signal n4164_o : std_logic;
  signal n4165_o : std_logic;
  signal n4166_o : std_logic_vector (16 downto 0);
begin
  o <= n4166_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4148_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4149_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4150_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4151_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4152_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4153_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4154_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4155_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4156_o <= not n4155_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4157_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4158_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4159_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4160_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4161_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4162_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4163_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4164_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4165_o <= i (0);
  n4166_o <= n4148_o & n4149_o & n4150_o & n4151_o & n4152_o & n4153_o & n4154_o & n4156_o & n4157_o & n4158_o & n4159_o & n4160_o & n4161_o & n4162_o & n4163_o & n4164_o & n4165_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_7 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (6 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (6 downto 0));
end entity cnot_reg_7;

architecture rtl of cnot_reg_7 is
  signal ctrl_prop : std_logic_vector (7 downto 0);
  signal n4088_o : std_logic;
  signal n4089_o : std_logic;
  signal n4090_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4091 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4094_o : std_logic;
  signal n4095_o : std_logic;
  signal n4096_o : std_logic;
  signal n4097_o : std_logic;
  signal n4098_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4099 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4102_o : std_logic;
  signal n4103_o : std_logic;
  signal n4104_o : std_logic;
  signal n4105_o : std_logic;
  signal n4106_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4107 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4110_o : std_logic;
  signal n4111_o : std_logic;
  signal n4112_o : std_logic;
  signal n4113_o : std_logic;
  signal n4114_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4115 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4118_o : std_logic;
  signal n4119_o : std_logic;
  signal n4120_o : std_logic;
  signal n4121_o : std_logic;
  signal n4122_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4123 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4126_o : std_logic;
  signal n4127_o : std_logic;
  signal n4128_o : std_logic;
  signal n4129_o : std_logic;
  signal n4130_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4131 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4134_o : std_logic;
  signal n4135_o : std_logic;
  signal n4136_o : std_logic;
  signal n4137_o : std_logic;
  signal n4138_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4139 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4142_o : std_logic;
  signal n4143_o : std_logic;
  signal n4144_o : std_logic;
  signal n4145_o : std_logic_vector (6 downto 0);
  signal n4146_o : std_logic_vector (7 downto 0);
begin
  ctrl_out <= n4144_o;
  o <= n4145_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4146_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4088_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4089_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4090_o <= n4088_o & n4089_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4091 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4090_o,
    o => gen1_n0_cnot0_o);
  n4094_o <= gen1_n0_cnot0_n4091 (1);
  n4095_o <= gen1_n0_cnot0_n4091 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4096_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4097_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4098_o <= n4096_o & n4097_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4099 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4098_o,
    o => gen1_n1_cnot0_o);
  n4102_o <= gen1_n1_cnot0_n4099 (1);
  n4103_o <= gen1_n1_cnot0_n4099 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4104_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4105_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4106_o <= n4104_o & n4105_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4107 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4106_o,
    o => gen1_n2_cnot0_o);
  n4110_o <= gen1_n2_cnot0_n4107 (1);
  n4111_o <= gen1_n2_cnot0_n4107 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4112_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4113_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4114_o <= n4112_o & n4113_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4115 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4114_o,
    o => gen1_n3_cnot0_o);
  n4118_o <= gen1_n3_cnot0_n4115 (1);
  n4119_o <= gen1_n3_cnot0_n4115 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4120_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4121_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4122_o <= n4120_o & n4121_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4123 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4122_o,
    o => gen1_n4_cnot0_o);
  n4126_o <= gen1_n4_cnot0_n4123 (1);
  n4127_o <= gen1_n4_cnot0_n4123 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4128_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4129_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4130_o <= n4128_o & n4129_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4131 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4130_o,
    o => gen1_n5_cnot0_o);
  n4134_o <= gen1_n5_cnot0_n4131 (1);
  n4135_o <= gen1_n5_cnot0_n4131 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4136_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4137_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4138_o <= n4136_o & n4137_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4139 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4138_o,
    o => gen1_n6_cnot0_o);
  n4142_o <= gen1_n6_cnot0_n4139 (1);
  n4143_o <= gen1_n6_cnot0_n4139 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4144_o <= ctrl_prop (7);
  n4145_o <= n4143_o & n4135_o & n4127_o & n4119_o & n4111_o & n4103_o & n4095_o;
  n4146_o <= n4142_o & n4134_o & n4126_o & n4118_o & n4110_o & n4102_o & n4094_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_6 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_6;

architecture rtl of angleh_lookup_17_6 is
  signal n4067_o : std_logic;
  signal n4068_o : std_logic;
  signal n4069_o : std_logic;
  signal n4070_o : std_logic;
  signal n4071_o : std_logic;
  signal n4072_o : std_logic;
  signal n4073_o : std_logic;
  signal n4074_o : std_logic;
  signal n4075_o : std_logic;
  signal n4076_o : std_logic;
  signal n4077_o : std_logic;
  signal n4078_o : std_logic;
  signal n4079_o : std_logic;
  signal n4080_o : std_logic;
  signal n4081_o : std_logic;
  signal n4082_o : std_logic;
  signal n4083_o : std_logic;
  signal n4084_o : std_logic;
  signal n4085_o : std_logic_vector (16 downto 0);
begin
  o <= n4085_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4067_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4068_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4069_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4070_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4071_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4072_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4073_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4074_o <= not n4073_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4075_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4076_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4077_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4078_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4079_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4080_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4081_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4082_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4083_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4084_o <= i (0);
  n4085_o <= n4067_o & n4068_o & n4069_o & n4070_o & n4071_o & n4072_o & n4074_o & n4075_o & n4076_o & n4077_o & n4078_o & n4079_o & n4080_o & n4081_o & n4082_o & n4083_o & n4084_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n4015_o : std_logic;
  signal n4016_o : std_logic;
  signal n4017_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4018 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4021_o : std_logic;
  signal n4022_o : std_logic;
  signal n4023_o : std_logic;
  signal n4024_o : std_logic;
  signal n4025_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4026 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4029_o : std_logic;
  signal n4030_o : std_logic;
  signal n4031_o : std_logic;
  signal n4032_o : std_logic;
  signal n4033_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4034 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4037_o : std_logic;
  signal n4038_o : std_logic;
  signal n4039_o : std_logic;
  signal n4040_o : std_logic;
  signal n4041_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4042 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4045_o : std_logic;
  signal n4046_o : std_logic;
  signal n4047_o : std_logic;
  signal n4048_o : std_logic;
  signal n4049_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4050 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4053_o : std_logic;
  signal n4054_o : std_logic;
  signal n4055_o : std_logic;
  signal n4056_o : std_logic;
  signal n4057_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4058 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4061_o : std_logic;
  signal n4062_o : std_logic;
  signal n4063_o : std_logic;
  signal n4064_o : std_logic_vector (5 downto 0);
  signal n4065_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n4063_o;
  o <= n4064_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4065_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4015_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4016_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4017_o <= n4015_o & n4016_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4018 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4017_o,
    o => gen1_n0_cnot0_o);
  n4021_o <= gen1_n0_cnot0_n4018 (1);
  n4022_o <= gen1_n0_cnot0_n4018 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4023_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4024_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4025_o <= n4023_o & n4024_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4026 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4025_o,
    o => gen1_n1_cnot0_o);
  n4029_o <= gen1_n1_cnot0_n4026 (1);
  n4030_o <= gen1_n1_cnot0_n4026 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4031_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4032_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4033_o <= n4031_o & n4032_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4034 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4033_o,
    o => gen1_n2_cnot0_o);
  n4037_o <= gen1_n2_cnot0_n4034 (1);
  n4038_o <= gen1_n2_cnot0_n4034 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4039_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4040_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4041_o <= n4039_o & n4040_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4042 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4041_o,
    o => gen1_n3_cnot0_o);
  n4045_o <= gen1_n3_cnot0_n4042 (1);
  n4046_o <= gen1_n3_cnot0_n4042 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4047_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4048_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4049_o <= n4047_o & n4048_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4050 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4049_o,
    o => gen1_n4_cnot0_o);
  n4053_o <= gen1_n4_cnot0_n4050 (1);
  n4054_o <= gen1_n4_cnot0_n4050 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4055_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4056_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4057_o <= n4055_o & n4056_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4058 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4057_o,
    o => gen1_n5_cnot0_o);
  n4061_o <= gen1_n5_cnot0_n4058 (1);
  n4062_o <= gen1_n5_cnot0_n4058 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4063_o <= ctrl_prop (6);
  n4064_o <= n4062_o & n4054_o & n4046_o & n4038_o & n4030_o & n4022_o;
  n4065_o <= n4061_o & n4053_o & n4045_o & n4037_o & n4029_o & n4021_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_5 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_5;

architecture rtl of angleh_lookup_17_5 is
  signal n3994_o : std_logic;
  signal n3995_o : std_logic;
  signal n3996_o : std_logic;
  signal n3997_o : std_logic;
  signal n3998_o : std_logic;
  signal n3999_o : std_logic;
  signal n4000_o : std_logic;
  signal n4001_o : std_logic;
  signal n4002_o : std_logic;
  signal n4003_o : std_logic;
  signal n4004_o : std_logic;
  signal n4005_o : std_logic;
  signal n4006_o : std_logic;
  signal n4007_o : std_logic;
  signal n4008_o : std_logic;
  signal n4009_o : std_logic;
  signal n4010_o : std_logic;
  signal n4011_o : std_logic;
  signal n4012_o : std_logic_vector (16 downto 0);
begin
  o <= n4012_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3994_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3995_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3996_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3997_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3998_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3999_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4000_o <= not n3999_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4001_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4002_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4003_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4004_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4005_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4006_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4007_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4008_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4009_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4010_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4011_o <= i (0);
  n4012_o <= n3994_o & n3995_o & n3996_o & n3997_o & n3998_o & n4000_o & n4001_o & n4002_o & n4003_o & n4004_o & n4005_o & n4006_o & n4007_o & n4008_o & n4009_o & n4010_o & n4011_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n3950_o : std_logic;
  signal n3951_o : std_logic;
  signal n3952_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3953 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3956_o : std_logic;
  signal n3957_o : std_logic;
  signal n3958_o : std_logic;
  signal n3959_o : std_logic;
  signal n3960_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3961 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3964_o : std_logic;
  signal n3965_o : std_logic;
  signal n3966_o : std_logic;
  signal n3967_o : std_logic;
  signal n3968_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3969 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3972_o : std_logic;
  signal n3973_o : std_logic;
  signal n3974_o : std_logic;
  signal n3975_o : std_logic;
  signal n3976_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3977 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3980_o : std_logic;
  signal n3981_o : std_logic;
  signal n3982_o : std_logic;
  signal n3983_o : std_logic;
  signal n3984_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3985 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3988_o : std_logic;
  signal n3989_o : std_logic;
  signal n3990_o : std_logic;
  signal n3991_o : std_logic_vector (4 downto 0);
  signal n3992_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n3990_o;
  o <= n3991_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3992_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3950_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3951_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3952_o <= n3950_o & n3951_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3953 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3952_o,
    o => gen1_n0_cnot0_o);
  n3956_o <= gen1_n0_cnot0_n3953 (1);
  n3957_o <= gen1_n0_cnot0_n3953 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3958_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3959_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3960_o <= n3958_o & n3959_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3961 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3960_o,
    o => gen1_n1_cnot0_o);
  n3964_o <= gen1_n1_cnot0_n3961 (1);
  n3965_o <= gen1_n1_cnot0_n3961 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3966_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3967_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3968_o <= n3966_o & n3967_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3969 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3968_o,
    o => gen1_n2_cnot0_o);
  n3972_o <= gen1_n2_cnot0_n3969 (1);
  n3973_o <= gen1_n2_cnot0_n3969 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3974_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3975_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3976_o <= n3974_o & n3975_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3977 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3976_o,
    o => gen1_n3_cnot0_o);
  n3980_o <= gen1_n3_cnot0_n3977 (1);
  n3981_o <= gen1_n3_cnot0_n3977 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3982_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3983_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3984_o <= n3982_o & n3983_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3985 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3984_o,
    o => gen1_n4_cnot0_o);
  n3988_o <= gen1_n4_cnot0_n3985 (1);
  n3989_o <= gen1_n4_cnot0_n3985 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3990_o <= ctrl_prop (5);
  n3991_o <= n3989_o & n3981_o & n3973_o & n3965_o & n3957_o;
  n3992_o <= n3988_o & n3980_o & n3972_o & n3964_o & n3956_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_4 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_4;

architecture rtl of angleh_lookup_17_4 is
  signal n3927_o : std_logic;
  signal n3928_o : std_logic;
  signal n3929_o : std_logic;
  signal n3930_o : std_logic;
  signal n3931_o : std_logic;
  signal n3932_o : std_logic;
  signal n3933_o : std_logic;
  signal n3934_o : std_logic;
  signal n3935_o : std_logic;
  signal n3936_o : std_logic;
  signal n3937_o : std_logic;
  signal n3938_o : std_logic;
  signal n3939_o : std_logic;
  signal n3940_o : std_logic;
  signal n3941_o : std_logic;
  signal n3942_o : std_logic;
  signal n3943_o : std_logic;
  signal n3944_o : std_logic;
  signal n3945_o : std_logic;
  signal n3946_o : std_logic;
  signal n3947_o : std_logic_vector (16 downto 0);
begin
  o <= n3947_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3927_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3928_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3929_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3930_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3931_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3932_o <= not n3931_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3933_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3934_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3935_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3936_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3937_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3938_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3939_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3940_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3941_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3942_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3943_o <= not n3942_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3944_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3945_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3946_o <= not n3945_o;
  n3947_o <= n3927_o & n3928_o & n3929_o & n3930_o & n3932_o & n3933_o & n3934_o & n3935_o & n3936_o & n3937_o & n3938_o & n3939_o & n3940_o & n3941_o & n3943_o & n3944_o & n3946_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n3891_o : std_logic;
  signal n3892_o : std_logic;
  signal n3893_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3894 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3897_o : std_logic;
  signal n3898_o : std_logic;
  signal n3899_o : std_logic;
  signal n3900_o : std_logic;
  signal n3901_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3902 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3905_o : std_logic;
  signal n3906_o : std_logic;
  signal n3907_o : std_logic;
  signal n3908_o : std_logic;
  signal n3909_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3910 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3913_o : std_logic;
  signal n3914_o : std_logic;
  signal n3915_o : std_logic;
  signal n3916_o : std_logic;
  signal n3917_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3918 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3921_o : std_logic;
  signal n3922_o : std_logic;
  signal n3923_o : std_logic;
  signal n3924_o : std_logic_vector (3 downto 0);
  signal n3925_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n3923_o;
  o <= n3924_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3925_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3891_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3892_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3893_o <= n3891_o & n3892_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3894 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3893_o,
    o => gen1_n0_cnot0_o);
  n3897_o <= gen1_n0_cnot0_n3894 (1);
  n3898_o <= gen1_n0_cnot0_n3894 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3899_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3900_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3901_o <= n3899_o & n3900_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3902 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3901_o,
    o => gen1_n1_cnot0_o);
  n3905_o <= gen1_n1_cnot0_n3902 (1);
  n3906_o <= gen1_n1_cnot0_n3902 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3907_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3908_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3909_o <= n3907_o & n3908_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3910 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3909_o,
    o => gen1_n2_cnot0_o);
  n3913_o <= gen1_n2_cnot0_n3910 (1);
  n3914_o <= gen1_n2_cnot0_n3910 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3915_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3916_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3917_o <= n3915_o & n3916_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3918 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3917_o,
    o => gen1_n3_cnot0_o);
  n3921_o <= gen1_n3_cnot0_n3918 (1);
  n3922_o <= gen1_n3_cnot0_n3918 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3923_o <= ctrl_prop (4);
  n3924_o <= n3922_o & n3914_o & n3906_o & n3898_o;
  n3925_o <= n3921_o & n3913_o & n3905_o & n3897_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_3 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_3;

architecture rtl of angleh_lookup_17_3 is
  signal n3866_o : std_logic;
  signal n3867_o : std_logic;
  signal n3868_o : std_logic;
  signal n3869_o : std_logic;
  signal n3870_o : std_logic;
  signal n3871_o : std_logic;
  signal n3872_o : std_logic;
  signal n3873_o : std_logic;
  signal n3874_o : std_logic;
  signal n3875_o : std_logic;
  signal n3876_o : std_logic;
  signal n3877_o : std_logic;
  signal n3878_o : std_logic;
  signal n3879_o : std_logic;
  signal n3880_o : std_logic;
  signal n3881_o : std_logic;
  signal n3882_o : std_logic;
  signal n3883_o : std_logic;
  signal n3884_o : std_logic;
  signal n3885_o : std_logic;
  signal n3886_o : std_logic;
  signal n3887_o : std_logic;
  signal n3888_o : std_logic_vector (16 downto 0);
begin
  o <= n3888_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3866_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3867_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3868_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3869_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3870_o <= not n3869_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3871_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3872_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3873_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3874_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3875_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3876_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3877_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3878_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3879_o <= not n3878_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3880_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3881_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3882_o <= not n3881_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3883_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3884_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3885_o <= not n3884_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3886_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3887_o <= not n3886_o;
  n3888_o <= n3866_o & n3867_o & n3868_o & n3870_o & n3871_o & n3872_o & n3873_o & n3874_o & n3875_o & n3876_o & n3877_o & n3879_o & n3880_o & n3882_o & n3883_o & n3885_o & n3887_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n3838_o : std_logic;
  signal n3839_o : std_logic;
  signal n3840_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3841 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3844_o : std_logic;
  signal n3845_o : std_logic;
  signal n3846_o : std_logic;
  signal n3847_o : std_logic;
  signal n3848_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3849 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3852_o : std_logic;
  signal n3853_o : std_logic;
  signal n3854_o : std_logic;
  signal n3855_o : std_logic;
  signal n3856_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3857 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3860_o : std_logic;
  signal n3861_o : std_logic;
  signal n3862_o : std_logic;
  signal n3863_o : std_logic_vector (2 downto 0);
  signal n3864_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n3862_o;
  o <= n3863_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3864_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3838_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3839_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3840_o <= n3838_o & n3839_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3841 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3840_o,
    o => gen1_n0_cnot0_o);
  n3844_o <= gen1_n0_cnot0_n3841 (1);
  n3845_o <= gen1_n0_cnot0_n3841 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3846_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3847_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3848_o <= n3846_o & n3847_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3849 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3848_o,
    o => gen1_n1_cnot0_o);
  n3852_o <= gen1_n1_cnot0_n3849 (1);
  n3853_o <= gen1_n1_cnot0_n3849 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3854_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3855_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3856_o <= n3854_o & n3855_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3857 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3856_o,
    o => gen1_n2_cnot0_o);
  n3860_o <= gen1_n2_cnot0_n3857 (1);
  n3861_o <= gen1_n2_cnot0_n3857 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3862_o <= ctrl_prop (3);
  n3863_o <= n3861_o & n3853_o & n3845_o;
  n3864_o <= n3860_o & n3852_o & n3844_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_2 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_2;

architecture rtl of angleh_lookup_17_2 is
  signal n3813_o : std_logic;
  signal n3814_o : std_logic;
  signal n3815_o : std_logic;
  signal n3816_o : std_logic;
  signal n3817_o : std_logic;
  signal n3818_o : std_logic;
  signal n3819_o : std_logic;
  signal n3820_o : std_logic;
  signal n3821_o : std_logic;
  signal n3822_o : std_logic;
  signal n3823_o : std_logic;
  signal n3824_o : std_logic;
  signal n3825_o : std_logic;
  signal n3826_o : std_logic;
  signal n3827_o : std_logic;
  signal n3828_o : std_logic;
  signal n3829_o : std_logic;
  signal n3830_o : std_logic;
  signal n3831_o : std_logic;
  signal n3832_o : std_logic;
  signal n3833_o : std_logic;
  signal n3834_o : std_logic;
  signal n3835_o : std_logic_vector (16 downto 0);
begin
  o <= n3835_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3813_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3814_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3815_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3816_o <= not n3815_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3817_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3818_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3819_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3820_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3821_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3822_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3823_o <= not n3822_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3824_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3825_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3826_o <= not n3825_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3827_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3828_o <= not n3827_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3829_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3830_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3831_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3832_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3833_o <= not n3832_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3834_o <= i (0);
  n3835_o <= n3813_o & n3814_o & n3816_o & n3817_o & n3818_o & n3819_o & n3820_o & n3821_o & n3823_o & n3824_o & n3826_o & n3828_o & n3829_o & n3830_o & n3831_o & n3833_o & n3834_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n3793_o : std_logic;
  signal n3794_o : std_logic;
  signal n3795_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3796 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3799_o : std_logic;
  signal n3800_o : std_logic;
  signal n3801_o : std_logic;
  signal n3802_o : std_logic;
  signal n3803_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3804 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3807_o : std_logic;
  signal n3808_o : std_logic;
  signal n3809_o : std_logic;
  signal n3810_o : std_logic_vector (1 downto 0);
  signal n3811_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n3809_o;
  o <= n3810_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3811_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3793_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3794_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3795_o <= n3793_o & n3794_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3796 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3795_o,
    o => gen1_n0_cnot0_o);
  n3799_o <= gen1_n0_cnot0_n3796 (1);
  n3800_o <= gen1_n0_cnot0_n3796 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3801_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3802_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3803_o <= n3801_o & n3802_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3804 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3803_o,
    o => gen1_n1_cnot0_o);
  n3807_o <= gen1_n1_cnot0_n3804 (1);
  n3808_o <= gen1_n1_cnot0_n3804 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3809_o <= ctrl_prop (2);
  n3810_o <= n3808_o & n3800_o;
  n3811_o <= n3807_o & n3799_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_1 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_1;

architecture rtl of angleh_lookup_17_1 is
  signal n3764_o : std_logic;
  signal n3765_o : std_logic;
  signal n3766_o : std_logic;
  signal n3767_o : std_logic;
  signal n3768_o : std_logic;
  signal n3769_o : std_logic;
  signal n3770_o : std_logic;
  signal n3771_o : std_logic;
  signal n3772_o : std_logic;
  signal n3773_o : std_logic;
  signal n3774_o : std_logic;
  signal n3775_o : std_logic;
  signal n3776_o : std_logic;
  signal n3777_o : std_logic;
  signal n3778_o : std_logic;
  signal n3779_o : std_logic;
  signal n3780_o : std_logic;
  signal n3781_o : std_logic;
  signal n3782_o : std_logic;
  signal n3783_o : std_logic;
  signal n3784_o : std_logic;
  signal n3785_o : std_logic;
  signal n3786_o : std_logic;
  signal n3787_o : std_logic;
  signal n3788_o : std_logic;
  signal n3789_o : std_logic;
  signal n3790_o : std_logic_vector (16 downto 0);
begin
  o <= n3790_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3764_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3765_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3766_o <= not n3765_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3767_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3768_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3769_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3770_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3771_o <= not n3770_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3772_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3773_o <= not n3772_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3774_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3775_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3776_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3777_o <= not n3776_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3778_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3779_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3780_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3781_o <= not n3780_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3782_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3783_o <= not n3782_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3784_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3785_o <= not n3784_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3786_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3787_o <= not n3786_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3788_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3789_o <= not n3788_o;
  n3790_o <= n3764_o & n3766_o & n3767_o & n3768_o & n3769_o & n3771_o & n3773_o & n3774_o & n3775_o & n3777_o & n3778_o & n3779_o & n3781_o & n3783_o & n3785_o & n3787_o & n3789_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_16 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (15 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (15 downto 0));
end entity cnot_reg_16;

architecture rtl of cnot_reg_16 is
  signal ctrl_prop : std_logic_vector (16 downto 0);
  signal n3632_o : std_logic;
  signal n3633_o : std_logic;
  signal n3634_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3635 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3638_o : std_logic;
  signal n3639_o : std_logic;
  signal n3640_o : std_logic;
  signal n3641_o : std_logic;
  signal n3642_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3643 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3646_o : std_logic;
  signal n3647_o : std_logic;
  signal n3648_o : std_logic;
  signal n3649_o : std_logic;
  signal n3650_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3651 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3654_o : std_logic;
  signal n3655_o : std_logic;
  signal n3656_o : std_logic;
  signal n3657_o : std_logic;
  signal n3658_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3659 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3662_o : std_logic;
  signal n3663_o : std_logic;
  signal n3664_o : std_logic;
  signal n3665_o : std_logic;
  signal n3666_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3667 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3670_o : std_logic;
  signal n3671_o : std_logic;
  signal n3672_o : std_logic;
  signal n3673_o : std_logic;
  signal n3674_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3675 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3678_o : std_logic;
  signal n3679_o : std_logic;
  signal n3680_o : std_logic;
  signal n3681_o : std_logic;
  signal n3682_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3683 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3686_o : std_logic;
  signal n3687_o : std_logic;
  signal n3688_o : std_logic;
  signal n3689_o : std_logic;
  signal n3690_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3691 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3694_o : std_logic;
  signal n3695_o : std_logic;
  signal n3696_o : std_logic;
  signal n3697_o : std_logic;
  signal n3698_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n3699 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n3702_o : std_logic;
  signal n3703_o : std_logic;
  signal n3704_o : std_logic;
  signal n3705_o : std_logic;
  signal n3706_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n3707 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n3710_o : std_logic;
  signal n3711_o : std_logic;
  signal n3712_o : std_logic;
  signal n3713_o : std_logic;
  signal n3714_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n3715 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n3718_o : std_logic;
  signal n3719_o : std_logic;
  signal n3720_o : std_logic;
  signal n3721_o : std_logic;
  signal n3722_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n3723 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n3726_o : std_logic;
  signal n3727_o : std_logic;
  signal n3728_o : std_logic;
  signal n3729_o : std_logic;
  signal n3730_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n3731 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n3734_o : std_logic;
  signal n3735_o : std_logic;
  signal n3736_o : std_logic;
  signal n3737_o : std_logic;
  signal n3738_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n3739 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n3742_o : std_logic;
  signal n3743_o : std_logic;
  signal n3744_o : std_logic;
  signal n3745_o : std_logic;
  signal n3746_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n3747 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n3750_o : std_logic;
  signal n3751_o : std_logic;
  signal n3752_o : std_logic;
  signal n3753_o : std_logic;
  signal n3754_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n3755 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n3758_o : std_logic;
  signal n3759_o : std_logic;
  signal n3760_o : std_logic;
  signal n3761_o : std_logic_vector (15 downto 0);
  signal n3762_o : std_logic_vector (16 downto 0);
begin
  ctrl_out <= n3760_o;
  o <= n3761_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3762_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3632_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3633_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3634_o <= n3632_o & n3633_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3635 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3634_o,
    o => gen1_n0_cnot0_o);
  n3638_o <= gen1_n0_cnot0_n3635 (1);
  n3639_o <= gen1_n0_cnot0_n3635 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3640_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3641_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3642_o <= n3640_o & n3641_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3643 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3642_o,
    o => gen1_n1_cnot0_o);
  n3646_o <= gen1_n1_cnot0_n3643 (1);
  n3647_o <= gen1_n1_cnot0_n3643 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3648_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3649_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3650_o <= n3648_o & n3649_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3651 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3650_o,
    o => gen1_n2_cnot0_o);
  n3654_o <= gen1_n2_cnot0_n3651 (1);
  n3655_o <= gen1_n2_cnot0_n3651 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3656_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3657_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3658_o <= n3656_o & n3657_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3659 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3658_o,
    o => gen1_n3_cnot0_o);
  n3662_o <= gen1_n3_cnot0_n3659 (1);
  n3663_o <= gen1_n3_cnot0_n3659 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3664_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3665_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3666_o <= n3664_o & n3665_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3667 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3666_o,
    o => gen1_n4_cnot0_o);
  n3670_o <= gen1_n4_cnot0_n3667 (1);
  n3671_o <= gen1_n4_cnot0_n3667 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3672_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3673_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3674_o <= n3672_o & n3673_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3675 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3674_o,
    o => gen1_n5_cnot0_o);
  n3678_o <= gen1_n5_cnot0_n3675 (1);
  n3679_o <= gen1_n5_cnot0_n3675 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3680_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3681_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3682_o <= n3680_o & n3681_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3683 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3682_o,
    o => gen1_n6_cnot0_o);
  -- vhdl_source/add_sub_in_place.vhdl:17:16
  n3686_o <= gen1_n6_cnot0_n3683 (1);
  -- vhdl_source/add_in_place.vhdl:29:23
  n3687_o <= gen1_n6_cnot0_n3683 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3688_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3689_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3690_o <= n3688_o & n3689_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3691 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3690_o,
    o => gen1_n7_cnot0_o);
  n3694_o <= gen1_n7_cnot0_n3691 (1);
  n3695_o <= gen1_n7_cnot0_n3691 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3696_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3697_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3698_o <= n3696_o & n3697_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n3699 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n3698_o,
    o => gen1_n8_cnot0_o);
  n3702_o <= gen1_n8_cnot0_n3699 (1);
  n3703_o <= gen1_n8_cnot0_n3699 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3704_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3705_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3706_o <= n3704_o & n3705_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n3707 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n3706_o,
    o => gen1_n9_cnot0_o);
  n3710_o <= gen1_n9_cnot0_n3707 (1);
  n3711_o <= gen1_n9_cnot0_n3707 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3712_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3713_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3714_o <= n3712_o & n3713_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n3715 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n3714_o,
    o => gen1_n10_cnot0_o);
  n3718_o <= gen1_n10_cnot0_n3715 (1);
  n3719_o <= gen1_n10_cnot0_n3715 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3720_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3721_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3722_o <= n3720_o & n3721_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n3723 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n3722_o,
    o => gen1_n11_cnot0_o);
  n3726_o <= gen1_n11_cnot0_n3723 (1);
  n3727_o <= gen1_n11_cnot0_n3723 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3728_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3729_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3730_o <= n3728_o & n3729_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n3731 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n3730_o,
    o => gen1_n12_cnot0_o);
  n3734_o <= gen1_n12_cnot0_n3731 (1);
  n3735_o <= gen1_n12_cnot0_n3731 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3736_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3737_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3738_o <= n3736_o & n3737_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n3739 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n3738_o,
    o => gen1_n13_cnot0_o);
  n3742_o <= gen1_n13_cnot0_n3739 (1);
  n3743_o <= gen1_n13_cnot0_n3739 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3744_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3745_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3746_o <= n3744_o & n3745_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n3747 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n3746_o,
    o => gen1_n14_cnot0_o);
  n3750_o <= gen1_n14_cnot0_n3747 (1);
  n3751_o <= gen1_n14_cnot0_n3747 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3752_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3753_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3754_o <= n3752_o & n3753_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n3755 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n3754_o,
    o => gen1_n15_cnot0_o);
  n3758_o <= gen1_n15_cnot0_n3755 (1);
  n3759_o <= gen1_n15_cnot0_n3755 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3760_o <= ctrl_prop (16);
  n3761_o <= n3759_o & n3751_o & n3743_o & n3735_o & n3727_o & n3719_o & n3711_o & n3703_o & n3695_o & n3687_o & n3679_o & n3671_o & n3663_o & n3655_o & n3647_o & n3639_o;
  n3762_o <= n3758_o & n3750_o & n3742_o & n3734_o & n3726_o & n3718_o & n3710_o & n3702_o & n3694_o & n3686_o & n3678_o & n3670_o & n3662_o & n3654_o & n3646_o & n3638_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n3491_o : std_logic;
  signal n3492_o : std_logic;
  signal n3493_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3494 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3497_o : std_logic;
  signal n3498_o : std_logic;
  signal n3499_o : std_logic;
  signal n3500_o : std_logic;
  signal n3501_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3502 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3505_o : std_logic;
  signal n3506_o : std_logic;
  signal n3507_o : std_logic;
  signal n3508_o : std_logic;
  signal n3509_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3510 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3513_o : std_logic;
  signal n3514_o : std_logic;
  signal n3515_o : std_logic;
  signal n3516_o : std_logic;
  signal n3517_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3518 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3521_o : std_logic;
  signal n3522_o : std_logic;
  signal n3523_o : std_logic;
  signal n3524_o : std_logic;
  signal n3525_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3526 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3529_o : std_logic;
  signal n3530_o : std_logic;
  signal n3531_o : std_logic;
  signal n3532_o : std_logic;
  signal n3533_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3534 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3537_o : std_logic;
  signal n3538_o : std_logic;
  signal n3539_o : std_logic;
  signal n3540_o : std_logic;
  signal n3541_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3542 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3545_o : std_logic;
  signal n3546_o : std_logic;
  signal n3547_o : std_logic;
  signal n3548_o : std_logic;
  signal n3549_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3550 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3553_o : std_logic;
  signal n3554_o : std_logic;
  signal n3555_o : std_logic;
  signal n3556_o : std_logic;
  signal n3557_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n3558 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n3561_o : std_logic;
  signal n3562_o : std_logic;
  signal n3563_o : std_logic;
  signal n3564_o : std_logic;
  signal n3565_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n3566 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n3569_o : std_logic;
  signal n3570_o : std_logic;
  signal n3571_o : std_logic;
  signal n3572_o : std_logic;
  signal n3573_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n3574 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n3577_o : std_logic;
  signal n3578_o : std_logic;
  signal n3579_o : std_logic;
  signal n3580_o : std_logic;
  signal n3581_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n3582 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n3585_o : std_logic;
  signal n3586_o : std_logic;
  signal n3587_o : std_logic;
  signal n3588_o : std_logic;
  signal n3589_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n3590 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n3593_o : std_logic;
  signal n3594_o : std_logic;
  signal n3595_o : std_logic;
  signal n3596_o : std_logic;
  signal n3597_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n3598 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n3601_o : std_logic;
  signal n3602_o : std_logic;
  signal n3603_o : std_logic;
  signal n3604_o : std_logic;
  signal n3605_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n3606 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n3609_o : std_logic;
  signal n3610_o : std_logic;
  signal n3611_o : std_logic;
  signal n3612_o : std_logic;
  signal n3613_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n3614 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n3617_o : std_logic;
  signal n3618_o : std_logic;
  signal n3619_o : std_logic;
  signal n3620_o : std_logic;
  signal n3621_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n3622 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n3625_o : std_logic;
  signal n3626_o : std_logic;
  signal n3627_o : std_logic;
  signal n3628_o : std_logic_vector (16 downto 0);
  signal n3629_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n3627_o;
  o <= n3628_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3629_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3491_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3492_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3493_o <= n3491_o & n3492_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3494 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3493_o,
    o => gen1_n0_cnot0_o);
  n3497_o <= gen1_n0_cnot0_n3494 (1);
  n3498_o <= gen1_n0_cnot0_n3494 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3499_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3500_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3501_o <= n3499_o & n3500_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3502 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3501_o,
    o => gen1_n1_cnot0_o);
  n3505_o <= gen1_n1_cnot0_n3502 (1);
  n3506_o <= gen1_n1_cnot0_n3502 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3507_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3508_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3509_o <= n3507_o & n3508_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3510 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3509_o,
    o => gen1_n2_cnot0_o);
  n3513_o <= gen1_n2_cnot0_n3510 (1);
  n3514_o <= gen1_n2_cnot0_n3510 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3515_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3516_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3517_o <= n3515_o & n3516_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3518 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3517_o,
    o => gen1_n3_cnot0_o);
  n3521_o <= gen1_n3_cnot0_n3518 (1);
  n3522_o <= gen1_n3_cnot0_n3518 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3523_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3524_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3525_o <= n3523_o & n3524_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3526 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3525_o,
    o => gen1_n4_cnot0_o);
  n3529_o <= gen1_n4_cnot0_n3526 (1);
  n3530_o <= gen1_n4_cnot0_n3526 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3531_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3532_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3533_o <= n3531_o & n3532_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3534 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3533_o,
    o => gen1_n5_cnot0_o);
  n3537_o <= gen1_n5_cnot0_n3534 (1);
  n3538_o <= gen1_n5_cnot0_n3534 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3539_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3540_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3541_o <= n3539_o & n3540_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3542 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3541_o,
    o => gen1_n6_cnot0_o);
  n3545_o <= gen1_n6_cnot0_n3542 (1);
  n3546_o <= gen1_n6_cnot0_n3542 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3547_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3548_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3549_o <= n3547_o & n3548_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3550 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3549_o,
    o => gen1_n7_cnot0_o);
  n3553_o <= gen1_n7_cnot0_n3550 (1);
  n3554_o <= gen1_n7_cnot0_n3550 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3555_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3556_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3557_o <= n3555_o & n3556_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n3558 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n3557_o,
    o => gen1_n8_cnot0_o);
  n3561_o <= gen1_n8_cnot0_n3558 (1);
  n3562_o <= gen1_n8_cnot0_n3558 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3563_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3564_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3565_o <= n3563_o & n3564_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n3566 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n3565_o,
    o => gen1_n9_cnot0_o);
  n3569_o <= gen1_n9_cnot0_n3566 (1);
  n3570_o <= gen1_n9_cnot0_n3566 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3571_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3572_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3573_o <= n3571_o & n3572_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n3574 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n3573_o,
    o => gen1_n10_cnot0_o);
  n3577_o <= gen1_n10_cnot0_n3574 (1);
  n3578_o <= gen1_n10_cnot0_n3574 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3579_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3580_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3581_o <= n3579_o & n3580_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n3582 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n3581_o,
    o => gen1_n11_cnot0_o);
  n3585_o <= gen1_n11_cnot0_n3582 (1);
  n3586_o <= gen1_n11_cnot0_n3582 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3587_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3588_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3589_o <= n3587_o & n3588_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n3590 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n3589_o,
    o => gen1_n12_cnot0_o);
  n3593_o <= gen1_n12_cnot0_n3590 (1);
  n3594_o <= gen1_n12_cnot0_n3590 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3595_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3596_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3597_o <= n3595_o & n3596_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n3598 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n3597_o,
    o => gen1_n13_cnot0_o);
  n3601_o <= gen1_n13_cnot0_n3598 (1);
  n3602_o <= gen1_n13_cnot0_n3598 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3603_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3604_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3605_o <= n3603_o & n3604_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n3606 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n3605_o,
    o => gen1_n14_cnot0_o);
  n3609_o <= gen1_n14_cnot0_n3606 (1);
  n3610_o <= gen1_n14_cnot0_n3606 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3611_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3612_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3613_o <= n3611_o & n3612_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n3614 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n3613_o,
    o => gen1_n15_cnot0_o);
  n3617_o <= gen1_n15_cnot0_n3614 (1);
  n3618_o <= gen1_n15_cnot0_n3614 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3619_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3620_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3621_o <= n3619_o & n3620_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n3622 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n3621_o,
    o => gen1_n16_cnot0_o);
  n3625_o <= gen1_n16_cnot0_n3622 (1);
  n3626_o <= gen1_n16_cnot0_n3622 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3627_o <= ctrl_prop (17);
  n3628_o <= n3626_o & n3618_o & n3610_o & n3602_o & n3594_o & n3586_o & n3578_o & n3570_o & n3562_o & n3554_o & n3546_o & n3538_o & n3530_o & n3522_o & n3514_o & n3506_o & n3498_o;
  n3629_o <= n3625_o & n3617_o & n3609_o & n3601_o & n3593_o & n3585_o & n3577_o & n3569_o & n3561_o & n3553_o & n3545_o & n3537_o & n3529_o & n3521_o & n3513_o & n3505_o & n3497_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n2605_o : std_logic;
  signal n2606_o : std_logic;
  signal n2607_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2608 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2611_o : std_logic;
  signal n2612_o : std_logic;
  signal n2613_o : std_logic;
  signal n2614_o : std_logic;
  signal n2615_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2616 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2619_o : std_logic;
  signal n2620_o : std_logic;
  signal n2621_o : std_logic;
  signal n2622_o : std_logic;
  signal n2623_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2624 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2627_o : std_logic;
  signal n2628_o : std_logic;
  signal n2629_o : std_logic;
  signal n2630_o : std_logic;
  signal n2631_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2632 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2635_o : std_logic;
  signal n2636_o : std_logic;
  signal n2637_o : std_logic;
  signal n2638_o : std_logic;
  signal n2639_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2640 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2643_o : std_logic;
  signal n2644_o : std_logic;
  signal n2645_o : std_logic;
  signal n2646_o : std_logic;
  signal n2647_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2648 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2651_o : std_logic;
  signal n2652_o : std_logic;
  signal n2653_o : std_logic;
  signal n2654_o : std_logic;
  signal n2655_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2656 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2659_o : std_logic;
  signal n2660_o : std_logic;
  signal n2661_o : std_logic;
  signal n2662_o : std_logic;
  signal n2663_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2664 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2667_o : std_logic;
  signal n2668_o : std_logic;
  signal n2669_o : std_logic;
  signal n2670_o : std_logic;
  signal n2671_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2672 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2675_o : std_logic;
  signal n2676_o : std_logic;
  signal n2677_o : std_logic;
  signal n2678_o : std_logic;
  signal n2679_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n2680 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2683_o : std_logic;
  signal n2684_o : std_logic;
  signal n2685_o : std_logic;
  signal n2686_o : std_logic;
  signal n2687_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n2688 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2691_o : std_logic;
  signal n2692_o : std_logic;
  signal n2693_o : std_logic;
  signal n2694_o : std_logic;
  signal n2695_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n2696 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2699_o : std_logic;
  signal n2700_o : std_logic;
  signal n2701_o : std_logic;
  signal n2702_o : std_logic;
  signal n2703_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n2704 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2707_o : std_logic;
  signal n2708_o : std_logic;
  signal n2709_o : std_logic;
  signal n2710_o : std_logic;
  signal n2711_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n2712 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2715_o : std_logic;
  signal n2716_o : std_logic;
  signal n2717_o : std_logic;
  signal n2718_o : std_logic;
  signal n2719_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n2720 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2723_o : std_logic;
  signal n2724_o : std_logic;
  signal n2725_o : std_logic;
  signal n2726_o : std_logic;
  signal n2727_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n2728 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2731_o : std_logic;
  signal n2732_o : std_logic;
  signal n2733_o : std_logic;
  signal n2734_o : std_logic;
  signal n2735_o : std_logic;
  signal n2736_o : std_logic;
  signal n2737_o : std_logic;
  signal n2738_o : std_logic;
  signal n2739_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n2740 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2743_o : std_logic;
  signal n2744_o : std_logic;
  signal n2745_o : std_logic;
  signal n2746_o : std_logic;
  signal n2747_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n2748 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2751_o : std_logic;
  signal n2752_o : std_logic;
  signal n2753_o : std_logic;
  signal n2754_o : std_logic;
  signal n2755_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n2756 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2759_o : std_logic;
  signal n2760_o : std_logic;
  signal n2761_o : std_logic;
  signal n2762_o : std_logic;
  signal n2763_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n2764 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2767_o : std_logic;
  signal n2768_o : std_logic;
  signal n2769_o : std_logic;
  signal n2770_o : std_logic;
  signal n2771_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n2772 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2775_o : std_logic;
  signal n2776_o : std_logic;
  signal n2777_o : std_logic;
  signal n2778_o : std_logic;
  signal n2779_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n2780 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2783_o : std_logic;
  signal n2784_o : std_logic;
  signal n2785_o : std_logic;
  signal n2786_o : std_logic;
  signal n2787_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n2788 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2791_o : std_logic;
  signal n2792_o : std_logic;
  signal n2793_o : std_logic;
  signal n2794_o : std_logic;
  signal n2795_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2796 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2799_o : std_logic;
  signal n2800_o : std_logic;
  signal n2801_o : std_logic;
  signal n2802_o : std_logic;
  signal n2803_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2804 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2807_o : std_logic;
  signal n2808_o : std_logic;
  signal n2809_o : std_logic;
  signal n2810_o : std_logic;
  signal n2811_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2812 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2815_o : std_logic;
  signal n2816_o : std_logic;
  signal n2817_o : std_logic;
  signal n2818_o : std_logic;
  signal n2819_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2820 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2823_o : std_logic;
  signal n2824_o : std_logic;
  signal n2825_o : std_logic;
  signal n2826_o : std_logic;
  signal n2827_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2828 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2831_o : std_logic;
  signal n2832_o : std_logic;
  signal n2833_o : std_logic;
  signal n2834_o : std_logic;
  signal n2835_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2836 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2839_o : std_logic;
  signal n2840_o : std_logic;
  signal n2841_o : std_logic;
  signal n2842_o : std_logic;
  signal n2843_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2844 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2847_o : std_logic;
  signal n2848_o : std_logic;
  signal n2849_o : std_logic;
  signal n2850_o : std_logic;
  signal n2851_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2852 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2855_o : std_logic;
  signal n2856_o : std_logic;
  signal n2857_o : std_logic_vector (1 downto 0);
  signal n2858_o : std_logic;
  signal n2859_o : std_logic;
  signal n2860_o : std_logic;
  signal n2861_o : std_logic_vector (1 downto 0);
  signal n2862_o : std_logic;
  signal n2863_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2864 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2867_o : std_logic;
  signal n2868_o : std_logic;
  signal n2869_o : std_logic;
  signal n2870_o : std_logic;
  signal n2871_o : std_logic;
  signal n2872_o : std_logic_vector (1 downto 0);
  signal n2873_o : std_logic;
  signal n2874_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2875 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2878_o : std_logic;
  signal n2879_o : std_logic;
  signal n2880_o : std_logic;
  signal n2881_o : std_logic;
  signal n2882_o : std_logic;
  signal n2883_o : std_logic_vector (1 downto 0);
  signal n2884_o : std_logic;
  signal n2885_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2886 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2889_o : std_logic;
  signal n2890_o : std_logic;
  signal n2891_o : std_logic;
  signal n2892_o : std_logic;
  signal n2893_o : std_logic;
  signal n2894_o : std_logic_vector (1 downto 0);
  signal n2895_o : std_logic;
  signal n2896_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2897 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2900_o : std_logic;
  signal n2901_o : std_logic;
  signal n2902_o : std_logic;
  signal n2903_o : std_logic;
  signal n2904_o : std_logic;
  signal n2905_o : std_logic_vector (1 downto 0);
  signal n2906_o : std_logic;
  signal n2907_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2908 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2911_o : std_logic;
  signal n2912_o : std_logic;
  signal n2913_o : std_logic;
  signal n2914_o : std_logic;
  signal n2915_o : std_logic;
  signal n2916_o : std_logic_vector (1 downto 0);
  signal n2917_o : std_logic;
  signal n2918_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2919 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2922_o : std_logic;
  signal n2923_o : std_logic;
  signal n2924_o : std_logic;
  signal n2925_o : std_logic;
  signal n2926_o : std_logic;
  signal n2927_o : std_logic_vector (1 downto 0);
  signal n2928_o : std_logic;
  signal n2929_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2930 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2933_o : std_logic;
  signal n2934_o : std_logic;
  signal n2935_o : std_logic;
  signal n2936_o : std_logic;
  signal n2937_o : std_logic;
  signal n2938_o : std_logic_vector (1 downto 0);
  signal n2939_o : std_logic;
  signal n2940_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2941 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2944_o : std_logic;
  signal n2945_o : std_logic;
  signal n2946_o : std_logic;
  signal n2947_o : std_logic;
  signal n2948_o : std_logic;
  signal n2949_o : std_logic_vector (1 downto 0);
  signal n2950_o : std_logic;
  signal n2951_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2952 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2955_o : std_logic;
  signal n2956_o : std_logic;
  signal n2957_o : std_logic;
  signal n2958_o : std_logic;
  signal n2959_o : std_logic;
  signal n2960_o : std_logic_vector (1 downto 0);
  signal n2961_o : std_logic;
  signal n2962_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n2963 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2966_o : std_logic;
  signal n2967_o : std_logic;
  signal n2968_o : std_logic;
  signal n2969_o : std_logic;
  signal n2970_o : std_logic;
  signal n2971_o : std_logic_vector (1 downto 0);
  signal n2972_o : std_logic;
  signal n2973_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n2974 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2977_o : std_logic;
  signal n2978_o : std_logic;
  signal n2979_o : std_logic;
  signal n2980_o : std_logic;
  signal n2981_o : std_logic;
  signal n2982_o : std_logic_vector (1 downto 0);
  signal n2983_o : std_logic;
  signal n2984_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n2985 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2988_o : std_logic;
  signal n2989_o : std_logic;
  signal n2990_o : std_logic;
  signal n2991_o : std_logic;
  signal n2992_o : std_logic;
  signal n2993_o : std_logic_vector (1 downto 0);
  signal n2994_o : std_logic;
  signal n2995_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n2996 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2999_o : std_logic;
  signal n3000_o : std_logic;
  signal n3001_o : std_logic;
  signal n3002_o : std_logic;
  signal n3003_o : std_logic;
  signal n3004_o : std_logic_vector (1 downto 0);
  signal n3005_o : std_logic;
  signal n3006_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n3007 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3010_o : std_logic;
  signal n3011_o : std_logic;
  signal n3012_o : std_logic;
  signal n3013_o : std_logic;
  signal n3014_o : std_logic;
  signal n3015_o : std_logic_vector (1 downto 0);
  signal n3016_o : std_logic;
  signal n3017_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n3018 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3021_o : std_logic;
  signal n3022_o : std_logic;
  signal n3023_o : std_logic;
  signal n3024_o : std_logic;
  signal n3025_o : std_logic;
  signal n3026_o : std_logic_vector (1 downto 0);
  signal n3027_o : std_logic;
  signal n3028_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n3029 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3032_o : std_logic;
  signal n3033_o : std_logic;
  signal n3034_o : std_logic;
  signal n3035_o : std_logic;
  signal n3036_o : std_logic;
  signal n3037_o : std_logic;
  signal n3038_o : std_logic;
  signal n3039_o : std_logic_vector (1 downto 0);
  signal cnot_4_n3040 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n3043_o : std_logic;
  signal n3044_o : std_logic;
  signal n3045_o : std_logic;
  signal n3046_o : std_logic;
  signal n3047_o : std_logic_vector (1 downto 0);
  signal n3048_o : std_logic;
  signal n3049_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n3050 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3053_o : std_logic;
  signal n3054_o : std_logic;
  signal n3055_o : std_logic;
  signal n3056_o : std_logic;
  signal n3057_o : std_logic;
  signal n3058_o : std_logic_vector (1 downto 0);
  signal n3059_o : std_logic;
  signal n3060_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n3061 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3064_o : std_logic;
  signal n3065_o : std_logic;
  signal n3066_o : std_logic;
  signal n3067_o : std_logic;
  signal n3068_o : std_logic;
  signal n3069_o : std_logic_vector (1 downto 0);
  signal n3070_o : std_logic;
  signal n3071_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n3072 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3075_o : std_logic;
  signal n3076_o : std_logic;
  signal n3077_o : std_logic;
  signal n3078_o : std_logic;
  signal n3079_o : std_logic;
  signal n3080_o : std_logic_vector (1 downto 0);
  signal n3081_o : std_logic;
  signal n3082_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n3083 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3086_o : std_logic;
  signal n3087_o : std_logic;
  signal n3088_o : std_logic;
  signal n3089_o : std_logic;
  signal n3090_o : std_logic;
  signal n3091_o : std_logic_vector (1 downto 0);
  signal n3092_o : std_logic;
  signal n3093_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n3094 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3097_o : std_logic;
  signal n3098_o : std_logic;
  signal n3099_o : std_logic;
  signal n3100_o : std_logic;
  signal n3101_o : std_logic;
  signal n3102_o : std_logic_vector (1 downto 0);
  signal n3103_o : std_logic;
  signal n3104_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n3105 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3108_o : std_logic;
  signal n3109_o : std_logic;
  signal n3110_o : std_logic;
  signal n3111_o : std_logic;
  signal n3112_o : std_logic;
  signal n3113_o : std_logic_vector (1 downto 0);
  signal n3114_o : std_logic;
  signal n3115_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n3116 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3119_o : std_logic;
  signal n3120_o : std_logic;
  signal n3121_o : std_logic;
  signal n3122_o : std_logic;
  signal n3123_o : std_logic;
  signal n3124_o : std_logic_vector (1 downto 0);
  signal n3125_o : std_logic;
  signal n3126_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n3127 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3130_o : std_logic;
  signal n3131_o : std_logic;
  signal n3132_o : std_logic;
  signal n3133_o : std_logic;
  signal n3134_o : std_logic;
  signal n3135_o : std_logic_vector (1 downto 0);
  signal n3136_o : std_logic;
  signal n3137_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n3138 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3141_o : std_logic;
  signal n3142_o : std_logic;
  signal n3143_o : std_logic;
  signal n3144_o : std_logic;
  signal n3145_o : std_logic;
  signal n3146_o : std_logic_vector (1 downto 0);
  signal n3147_o : std_logic;
  signal n3148_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n3149 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3152_o : std_logic;
  signal n3153_o : std_logic;
  signal n3154_o : std_logic;
  signal n3155_o : std_logic;
  signal n3156_o : std_logic;
  signal n3157_o : std_logic_vector (1 downto 0);
  signal n3158_o : std_logic;
  signal n3159_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n3160 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3163_o : std_logic;
  signal n3164_o : std_logic;
  signal n3165_o : std_logic;
  signal n3166_o : std_logic;
  signal n3167_o : std_logic;
  signal n3168_o : std_logic_vector (1 downto 0);
  signal n3169_o : std_logic;
  signal n3170_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n3171 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3174_o : std_logic;
  signal n3175_o : std_logic;
  signal n3176_o : std_logic;
  signal n3177_o : std_logic;
  signal n3178_o : std_logic;
  signal n3179_o : std_logic_vector (1 downto 0);
  signal n3180_o : std_logic;
  signal n3181_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n3182 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3185_o : std_logic;
  signal n3186_o : std_logic;
  signal n3187_o : std_logic;
  signal n3188_o : std_logic;
  signal n3189_o : std_logic;
  signal n3190_o : std_logic_vector (1 downto 0);
  signal n3191_o : std_logic;
  signal n3192_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n3193 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3196_o : std_logic;
  signal n3197_o : std_logic;
  signal n3198_o : std_logic;
  signal n3199_o : std_logic;
  signal n3200_o : std_logic;
  signal n3201_o : std_logic_vector (1 downto 0);
  signal n3202_o : std_logic;
  signal n3203_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n3204 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3207_o : std_logic;
  signal n3208_o : std_logic;
  signal n3209_o : std_logic;
  signal n3210_o : std_logic;
  signal n3211_o : std_logic;
  signal n3212_o : std_logic_vector (1 downto 0);
  signal n3213_o : std_logic;
  signal n3214_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n3215 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3218_o : std_logic;
  signal n3219_o : std_logic;
  signal n3220_o : std_logic;
  signal n3221_o : std_logic;
  signal n3222_o : std_logic_vector (1 downto 0);
  signal n3223_o : std_logic;
  signal n3224_o : std_logic;
  signal n3225_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n3226 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3229_o : std_logic;
  signal n3230_o : std_logic;
  signal n3231_o : std_logic;
  signal n3232_o : std_logic;
  signal n3233_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n3234 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3237_o : std_logic;
  signal n3238_o : std_logic;
  signal n3239_o : std_logic;
  signal n3240_o : std_logic;
  signal n3241_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n3242 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3245_o : std_logic;
  signal n3246_o : std_logic;
  signal n3247_o : std_logic;
  signal n3248_o : std_logic;
  signal n3249_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n3250 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3253_o : std_logic;
  signal n3254_o : std_logic;
  signal n3255_o : std_logic;
  signal n3256_o : std_logic;
  signal n3257_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n3258 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3261_o : std_logic;
  signal n3262_o : std_logic;
  signal n3263_o : std_logic;
  signal n3264_o : std_logic;
  signal n3265_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n3266 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3269_o : std_logic;
  signal n3270_o : std_logic;
  signal n3271_o : std_logic;
  signal n3272_o : std_logic;
  signal n3273_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n3274 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3277_o : std_logic;
  signal n3278_o : std_logic;
  signal n3279_o : std_logic;
  signal n3280_o : std_logic;
  signal n3281_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n3282 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3285_o : std_logic;
  signal n3286_o : std_logic;
  signal n3287_o : std_logic;
  signal n3288_o : std_logic;
  signal n3289_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n3290 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3293_o : std_logic;
  signal n3294_o : std_logic;
  signal n3295_o : std_logic;
  signal n3296_o : std_logic;
  signal n3297_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n3298 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3301_o : std_logic;
  signal n3302_o : std_logic;
  signal n3303_o : std_logic;
  signal n3304_o : std_logic;
  signal n3305_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n3306 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3309_o : std_logic;
  signal n3310_o : std_logic;
  signal n3311_o : std_logic;
  signal n3312_o : std_logic;
  signal n3313_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n3314 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3317_o : std_logic;
  signal n3318_o : std_logic;
  signal n3319_o : std_logic;
  signal n3320_o : std_logic;
  signal n3321_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n3322 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3325_o : std_logic;
  signal n3326_o : std_logic;
  signal n3327_o : std_logic;
  signal n3328_o : std_logic;
  signal n3329_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n3330 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3333_o : std_logic;
  signal n3334_o : std_logic;
  signal n3335_o : std_logic;
  signal n3336_o : std_logic;
  signal n3337_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n3338 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3341_o : std_logic;
  signal n3342_o : std_logic;
  signal n3343_o : std_logic;
  signal n3344_o : std_logic;
  signal n3345_o : std_logic;
  signal n3346_o : std_logic;
  signal n3347_o : std_logic;
  signal n3348_o : std_logic;
  signal n3349_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n3350 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3353_o : std_logic;
  signal n3354_o : std_logic;
  signal n3355_o : std_logic;
  signal n3356_o : std_logic;
  signal n3357_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n3358 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3361_o : std_logic;
  signal n3362_o : std_logic;
  signal n3363_o : std_logic;
  signal n3364_o : std_logic;
  signal n3365_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n3366 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3369_o : std_logic;
  signal n3370_o : std_logic;
  signal n3371_o : std_logic;
  signal n3372_o : std_logic;
  signal n3373_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n3374 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3377_o : std_logic;
  signal n3378_o : std_logic;
  signal n3379_o : std_logic;
  signal n3380_o : std_logic;
  signal n3381_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n3382 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3385_o : std_logic;
  signal n3386_o : std_logic;
  signal n3387_o : std_logic;
  signal n3388_o : std_logic;
  signal n3389_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n3390 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3393_o : std_logic;
  signal n3394_o : std_logic;
  signal n3395_o : std_logic;
  signal n3396_o : std_logic;
  signal n3397_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n3398 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3401_o : std_logic;
  signal n3402_o : std_logic;
  signal n3403_o : std_logic;
  signal n3404_o : std_logic;
  signal n3405_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n3406 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3409_o : std_logic;
  signal n3410_o : std_logic;
  signal n3411_o : std_logic;
  signal n3412_o : std_logic;
  signal n3413_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n3414 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3417_o : std_logic;
  signal n3418_o : std_logic;
  signal n3419_o : std_logic;
  signal n3420_o : std_logic;
  signal n3421_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n3422 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3425_o : std_logic;
  signal n3426_o : std_logic;
  signal n3427_o : std_logic;
  signal n3428_o : std_logic;
  signal n3429_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n3430 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3433_o : std_logic;
  signal n3434_o : std_logic;
  signal n3435_o : std_logic;
  signal n3436_o : std_logic;
  signal n3437_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n3438 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3441_o : std_logic;
  signal n3442_o : std_logic;
  signal n3443_o : std_logic;
  signal n3444_o : std_logic;
  signal n3445_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n3446 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3449_o : std_logic;
  signal n3450_o : std_logic;
  signal n3451_o : std_logic;
  signal n3452_o : std_logic;
  signal n3453_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n3454 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3457_o : std_logic;
  signal n3458_o : std_logic;
  signal n3459_o : std_logic;
  signal n3460_o : std_logic;
  signal n3461_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n3462 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3465_o : std_logic;
  signal n3466_o : std_logic;
  signal n3467_o : std_logic;
  signal n3468_o : std_logic;
  signal n3469_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n3470 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3473_o : std_logic;
  signal n3474_o : std_logic;
  signal n3475_o : std_logic_vector (16 downto 0);
  signal n3476_o : std_logic_vector (16 downto 0);
  signal n3477_o : std_logic_vector (16 downto 0);
  signal n3478_o : std_logic_vector (16 downto 0);
  signal n3479_o : std_logic_vector (16 downto 0);
  signal n3480_o : std_logic_vector (16 downto 0);
  signal n3481_o : std_logic_vector (16 downto 0);
  signal n3482_o : std_logic_vector (16 downto 0);
  signal n3483_o : std_logic_vector (16 downto 0);
  signal n3484_o : std_logic_vector (16 downto 0);
  signal n3485_o : std_logic_vector (16 downto 0);
  signal n3486_o : std_logic_vector (16 downto 0);
  signal n3487_o : std_logic_vector (16 downto 0);
  signal n3488_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n3475_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n3476_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n3477_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n3478_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n3479_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n3480_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n3481_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n3482_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n3483_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n3484_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n3485_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n3486_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n3487_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n3488_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2605_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2606_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2607_o <= n2605_o & n2606_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2608 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2607_o,
    o => gen1_n1_cnot1_j_o);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n2611_o <= gen1_n1_cnot1_j_n2608 (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n2612_o <= gen1_n1_cnot1_j_n2608 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2613_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2614_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2615_o <= n2613_o & n2614_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2616 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2615_o,
    o => gen1_n2_cnot1_j_o);
  n2619_o <= gen1_n2_cnot1_j_n2616 (1);
  n2620_o <= gen1_n2_cnot1_j_n2616 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2621_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2622_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2623_o <= n2621_o & n2622_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2624 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2623_o,
    o => gen1_n3_cnot1_j_o);
  n2627_o <= gen1_n3_cnot1_j_n2624 (1);
  n2628_o <= gen1_n3_cnot1_j_n2624 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2629_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2630_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2631_o <= n2629_o & n2630_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2632 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2631_o,
    o => gen1_n4_cnot1_j_o);
  n2635_o <= gen1_n4_cnot1_j_n2632 (1);
  n2636_o <= gen1_n4_cnot1_j_n2632 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2637_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2638_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2639_o <= n2637_o & n2638_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2640 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2639_o,
    o => gen1_n5_cnot1_j_o);
  n2643_o <= gen1_n5_cnot1_j_n2640 (1);
  n2644_o <= gen1_n5_cnot1_j_n2640 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2645_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2646_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2647_o <= n2645_o & n2646_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2648 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2647_o,
    o => gen1_n6_cnot1_j_o);
  n2651_o <= gen1_n6_cnot1_j_n2648 (1);
  n2652_o <= gen1_n6_cnot1_j_n2648 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2653_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2654_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2655_o <= n2653_o & n2654_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2656 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2655_o,
    o => gen1_n7_cnot1_j_o);
  n2659_o <= gen1_n7_cnot1_j_n2656 (1);
  n2660_o <= gen1_n7_cnot1_j_n2656 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2661_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2662_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2663_o <= n2661_o & n2662_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2664 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2663_o,
    o => gen1_n8_cnot1_j_o);
  n2667_o <= gen1_n8_cnot1_j_n2664 (1);
  n2668_o <= gen1_n8_cnot1_j_n2664 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2669_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2670_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2671_o <= n2669_o & n2670_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2672 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2671_o,
    o => gen1_n9_cnot1_j_o);
  n2675_o <= gen1_n9_cnot1_j_n2672 (1);
  n2676_o <= gen1_n9_cnot1_j_n2672 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2677_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2678_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2679_o <= n2677_o & n2678_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n2680 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n2679_o,
    o => gen1_n10_cnot1_j_o);
  n2683_o <= gen1_n10_cnot1_j_n2680 (1);
  n2684_o <= gen1_n10_cnot1_j_n2680 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2685_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2686_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2687_o <= n2685_o & n2686_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n2688 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n2687_o,
    o => gen1_n11_cnot1_j_o);
  n2691_o <= gen1_n11_cnot1_j_n2688 (1);
  n2692_o <= gen1_n11_cnot1_j_n2688 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2693_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2694_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2695_o <= n2693_o & n2694_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n2696 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n2695_o,
    o => gen1_n12_cnot1_j_o);
  n2699_o <= gen1_n12_cnot1_j_n2696 (1);
  n2700_o <= gen1_n12_cnot1_j_n2696 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2701_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2702_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2703_o <= n2701_o & n2702_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n2704 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n2703_o,
    o => gen1_n13_cnot1_j_o);
  n2707_o <= gen1_n13_cnot1_j_n2704 (1);
  n2708_o <= gen1_n13_cnot1_j_n2704 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2709_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2710_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2711_o <= n2709_o & n2710_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n2712 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n2711_o,
    o => gen1_n14_cnot1_j_o);
  n2715_o <= gen1_n14_cnot1_j_n2712 (1);
  n2716_o <= gen1_n14_cnot1_j_n2712 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2717_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2718_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2719_o <= n2717_o & n2718_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n2720 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n2719_o,
    o => gen1_n15_cnot1_j_o);
  n2723_o <= gen1_n15_cnot1_j_n2720 (1);
  n2724_o <= gen1_n15_cnot1_j_n2720 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2725_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2726_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2727_o <= n2725_o & n2726_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n2728 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n2727_o,
    o => gen1_n16_cnot1_j_o);
  n2731_o <= gen1_n16_cnot1_j_n2728 (1);
  n2732_o <= gen1_n16_cnot1_j_n2728 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2733_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2734_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2735_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2736_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2737_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2738_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2739_o <= n2737_o & n2738_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n2740 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n2739_o,
    o => gen2_n16_cnot2_j_o);
  n2743_o <= gen2_n16_cnot2_j_n2740 (1);
  n2744_o <= gen2_n16_cnot2_j_n2740 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2745_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2746_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2747_o <= n2745_o & n2746_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n2748 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n2747_o,
    o => gen2_n15_cnot2_j_o);
  n2751_o <= gen2_n15_cnot2_j_n2748 (1);
  n2752_o <= gen2_n15_cnot2_j_n2748 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2753_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2754_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2755_o <= n2753_o & n2754_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n2756 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n2755_o,
    o => gen2_n14_cnot2_j_o);
  n2759_o <= gen2_n14_cnot2_j_n2756 (1);
  n2760_o <= gen2_n14_cnot2_j_n2756 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2761_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2762_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2763_o <= n2761_o & n2762_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n2764 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n2763_o,
    o => gen2_n13_cnot2_j_o);
  n2767_o <= gen2_n13_cnot2_j_n2764 (1);
  n2768_o <= gen2_n13_cnot2_j_n2764 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2769_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2770_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2771_o <= n2769_o & n2770_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n2772 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n2771_o,
    o => gen2_n12_cnot2_j_o);
  n2775_o <= gen2_n12_cnot2_j_n2772 (1);
  n2776_o <= gen2_n12_cnot2_j_n2772 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2777_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2778_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2779_o <= n2777_o & n2778_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n2780 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n2779_o,
    o => gen2_n11_cnot2_j_o);
  n2783_o <= gen2_n11_cnot2_j_n2780 (1);
  n2784_o <= gen2_n11_cnot2_j_n2780 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2785_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2786_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2787_o <= n2785_o & n2786_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n2788 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n2787_o,
    o => gen2_n10_cnot2_j_o);
  n2791_o <= gen2_n10_cnot2_j_n2788 (1);
  n2792_o <= gen2_n10_cnot2_j_n2788 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2793_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2794_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2795_o <= n2793_o & n2794_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2796 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2795_o,
    o => gen2_n9_cnot2_j_o);
  n2799_o <= gen2_n9_cnot2_j_n2796 (1);
  n2800_o <= gen2_n9_cnot2_j_n2796 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2801_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2802_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2803_o <= n2801_o & n2802_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2804 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2803_o,
    o => gen2_n8_cnot2_j_o);
  n2807_o <= gen2_n8_cnot2_j_n2804 (1);
  n2808_o <= gen2_n8_cnot2_j_n2804 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2809_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2810_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2811_o <= n2809_o & n2810_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2812 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2811_o,
    o => gen2_n7_cnot2_j_o);
  n2815_o <= gen2_n7_cnot2_j_n2812 (1);
  n2816_o <= gen2_n7_cnot2_j_n2812 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2817_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2818_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2819_o <= n2817_o & n2818_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2820 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2819_o,
    o => gen2_n6_cnot2_j_o);
  n2823_o <= gen2_n6_cnot2_j_n2820 (1);
  n2824_o <= gen2_n6_cnot2_j_n2820 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2825_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2826_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2827_o <= n2825_o & n2826_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2828 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2827_o,
    o => gen2_n5_cnot2_j_o);
  n2831_o <= gen2_n5_cnot2_j_n2828 (1);
  n2832_o <= gen2_n5_cnot2_j_n2828 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2833_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2834_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2835_o <= n2833_o & n2834_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2836 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2835_o,
    o => gen2_n4_cnot2_j_o);
  n2839_o <= gen2_n4_cnot2_j_n2836 (1);
  n2840_o <= gen2_n4_cnot2_j_n2836 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2841_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2842_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2843_o <= n2841_o & n2842_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2844 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2843_o,
    o => gen2_n3_cnot2_j_o);
  n2847_o <= gen2_n3_cnot2_j_n2844 (1);
  n2848_o <= gen2_n3_cnot2_j_n2844 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2849_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2850_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2851_o <= n2849_o & n2850_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2852 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2851_o,
    o => gen2_n2_cnot2_j_o);
  n2855_o <= gen2_n2_cnot2_j_n2852 (1);
  n2856_o <= gen2_n2_cnot2_j_n2852 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2857_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2858_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2859_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2860_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2861_o <= n2859_o & n2860_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2862_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2863_o <= n2861_o & n2862_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2864 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2863_o,
    o => gen3_n1_ccnot3_j_o);
  n2867_o <= gen3_n1_ccnot3_j_n2864 (2);
  n2868_o <= gen3_n1_ccnot3_j_n2864 (1);
  n2869_o <= gen3_n1_ccnot3_j_n2864 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2870_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2871_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2872_o <= n2870_o & n2871_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2873_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2874_o <= n2872_o & n2873_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2875 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2874_o,
    o => gen3_n2_ccnot3_j_o);
  n2878_o <= gen3_n2_ccnot3_j_n2875 (2);
  n2879_o <= gen3_n2_ccnot3_j_n2875 (1);
  n2880_o <= gen3_n2_ccnot3_j_n2875 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2881_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2882_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2883_o <= n2881_o & n2882_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2884_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2885_o <= n2883_o & n2884_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2886 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2885_o,
    o => gen3_n3_ccnot3_j_o);
  n2889_o <= gen3_n3_ccnot3_j_n2886 (2);
  n2890_o <= gen3_n3_ccnot3_j_n2886 (1);
  n2891_o <= gen3_n3_ccnot3_j_n2886 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2892_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2893_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2894_o <= n2892_o & n2893_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2895_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2896_o <= n2894_o & n2895_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2897 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2896_o,
    o => gen3_n4_ccnot3_j_o);
  n2900_o <= gen3_n4_ccnot3_j_n2897 (2);
  n2901_o <= gen3_n4_ccnot3_j_n2897 (1);
  n2902_o <= gen3_n4_ccnot3_j_n2897 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2903_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2904_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2905_o <= n2903_o & n2904_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2906_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2907_o <= n2905_o & n2906_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2908 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2907_o,
    o => gen3_n5_ccnot3_j_o);
  n2911_o <= gen3_n5_ccnot3_j_n2908 (2);
  n2912_o <= gen3_n5_ccnot3_j_n2908 (1);
  n2913_o <= gen3_n5_ccnot3_j_n2908 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2914_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2915_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2916_o <= n2914_o & n2915_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2917_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2918_o <= n2916_o & n2917_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2919 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2918_o,
    o => gen3_n6_ccnot3_j_o);
  n2922_o <= gen3_n6_ccnot3_j_n2919 (2);
  n2923_o <= gen3_n6_ccnot3_j_n2919 (1);
  n2924_o <= gen3_n6_ccnot3_j_n2919 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2925_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2926_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2927_o <= n2925_o & n2926_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2928_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2929_o <= n2927_o & n2928_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2930 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2929_o,
    o => gen3_n7_ccnot3_j_o);
  n2933_o <= gen3_n7_ccnot3_j_n2930 (2);
  n2934_o <= gen3_n7_ccnot3_j_n2930 (1);
  n2935_o <= gen3_n7_ccnot3_j_n2930 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2936_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2937_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2938_o <= n2936_o & n2937_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2939_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2940_o <= n2938_o & n2939_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2941 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2940_o,
    o => gen3_n8_ccnot3_j_o);
  n2944_o <= gen3_n8_ccnot3_j_n2941 (2);
  n2945_o <= gen3_n8_ccnot3_j_n2941 (1);
  n2946_o <= gen3_n8_ccnot3_j_n2941 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2947_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2948_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2949_o <= n2947_o & n2948_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2950_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2951_o <= n2949_o & n2950_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2952 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2951_o,
    o => gen3_n9_ccnot3_j_o);
  n2955_o <= gen3_n9_ccnot3_j_n2952 (2);
  n2956_o <= gen3_n9_ccnot3_j_n2952 (1);
  n2957_o <= gen3_n9_ccnot3_j_n2952 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2958_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2959_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2960_o <= n2958_o & n2959_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2961_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2962_o <= n2960_o & n2961_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n2963 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n2962_o,
    o => gen3_n10_ccnot3_j_o);
  n2966_o <= gen3_n10_ccnot3_j_n2963 (2);
  n2967_o <= gen3_n10_ccnot3_j_n2963 (1);
  n2968_o <= gen3_n10_ccnot3_j_n2963 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2969_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2970_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2971_o <= n2969_o & n2970_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2972_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2973_o <= n2971_o & n2972_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n2974 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n2973_o,
    o => gen3_n11_ccnot3_j_o);
  n2977_o <= gen3_n11_ccnot3_j_n2974 (2);
  n2978_o <= gen3_n11_ccnot3_j_n2974 (1);
  n2979_o <= gen3_n11_ccnot3_j_n2974 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2980_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2981_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2982_o <= n2980_o & n2981_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2983_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2984_o <= n2982_o & n2983_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n2985 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n2984_o,
    o => gen3_n12_ccnot3_j_o);
  n2988_o <= gen3_n12_ccnot3_j_n2985 (2);
  n2989_o <= gen3_n12_ccnot3_j_n2985 (1);
  n2990_o <= gen3_n12_ccnot3_j_n2985 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2991_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2992_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2993_o <= n2991_o & n2992_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2994_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2995_o <= n2993_o & n2994_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n2996 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n2995_o,
    o => gen3_n13_ccnot3_j_o);
  n2999_o <= gen3_n13_ccnot3_j_n2996 (2);
  n3000_o <= gen3_n13_ccnot3_j_n2996 (1);
  n3001_o <= gen3_n13_ccnot3_j_n2996 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3002_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3003_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3004_o <= n3002_o & n3003_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3005_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3006_o <= n3004_o & n3005_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n3007 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n3006_o,
    o => gen3_n14_ccnot3_j_o);
  n3010_o <= gen3_n14_ccnot3_j_n3007 (2);
  n3011_o <= gen3_n14_ccnot3_j_n3007 (1);
  n3012_o <= gen3_n14_ccnot3_j_n3007 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3013_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3014_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3015_o <= n3013_o & n3014_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3016_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3017_o <= n3015_o & n3016_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n3018 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n3017_o,
    o => gen3_n15_ccnot3_j_o);
  n3021_o <= gen3_n15_ccnot3_j_n3018 (2);
  n3022_o <= gen3_n15_ccnot3_j_n3018 (1);
  n3023_o <= gen3_n15_ccnot3_j_n3018 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3024_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3025_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3026_o <= n3024_o & n3025_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3027_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3028_o <= n3026_o & n3027_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n3029 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n3028_o,
    o => gen3_n16_ccnot3_j_o);
  n3032_o <= gen3_n16_ccnot3_j_n3029 (2);
  n3033_o <= gen3_n16_ccnot3_j_n3029 (1);
  n3034_o <= gen3_n16_ccnot3_j_n3029 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n3035_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n3036_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n3037_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n3038_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n3039_o <= n3037_o & n3038_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n3040 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n3039_o,
    o => cnot_4_o);
  n3043_o <= cnot_4_n3040 (1);
  n3044_o <= cnot_4_n3040 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3045_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3046_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3047_o <= n3045_o & n3046_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3048_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3049_o <= n3047_o & n3048_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n3050 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n3049_o,
    o => gen4_n15_peres4_j_o);
  n3053_o <= gen4_n15_peres4_j_n3050 (2);
  n3054_o <= gen4_n15_peres4_j_n3050 (1);
  n3055_o <= gen4_n15_peres4_j_n3050 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3056_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3057_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3058_o <= n3056_o & n3057_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3059_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3060_o <= n3058_o & n3059_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n3061 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n3060_o,
    o => gen4_n14_peres4_j_o);
  n3064_o <= gen4_n14_peres4_j_n3061 (2);
  n3065_o <= gen4_n14_peres4_j_n3061 (1);
  n3066_o <= gen4_n14_peres4_j_n3061 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3067_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3068_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3069_o <= n3067_o & n3068_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3070_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3071_o <= n3069_o & n3070_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n3072 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n3071_o,
    o => gen4_n13_peres4_j_o);
  n3075_o <= gen4_n13_peres4_j_n3072 (2);
  n3076_o <= gen4_n13_peres4_j_n3072 (1);
  n3077_o <= gen4_n13_peres4_j_n3072 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3078_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3079_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3080_o <= n3078_o & n3079_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3081_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3082_o <= n3080_o & n3081_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n3083 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n3082_o,
    o => gen4_n12_peres4_j_o);
  n3086_o <= gen4_n12_peres4_j_n3083 (2);
  n3087_o <= gen4_n12_peres4_j_n3083 (1);
  n3088_o <= gen4_n12_peres4_j_n3083 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3089_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3090_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3091_o <= n3089_o & n3090_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3092_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3093_o <= n3091_o & n3092_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n3094 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n3093_o,
    o => gen4_n11_peres4_j_o);
  n3097_o <= gen4_n11_peres4_j_n3094 (2);
  n3098_o <= gen4_n11_peres4_j_n3094 (1);
  n3099_o <= gen4_n11_peres4_j_n3094 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3100_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3101_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3102_o <= n3100_o & n3101_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3103_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3104_o <= n3102_o & n3103_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n3105 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n3104_o,
    o => gen4_n10_peres4_j_o);
  n3108_o <= gen4_n10_peres4_j_n3105 (2);
  n3109_o <= gen4_n10_peres4_j_n3105 (1);
  n3110_o <= gen4_n10_peres4_j_n3105 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3111_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3112_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3113_o <= n3111_o & n3112_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3114_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3115_o <= n3113_o & n3114_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n3116 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n3115_o,
    o => gen4_n9_peres4_j_o);
  n3119_o <= gen4_n9_peres4_j_n3116 (2);
  n3120_o <= gen4_n9_peres4_j_n3116 (1);
  n3121_o <= gen4_n9_peres4_j_n3116 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3122_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3123_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3124_o <= n3122_o & n3123_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3125_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3126_o <= n3124_o & n3125_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n3127 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n3126_o,
    o => gen4_n8_peres4_j_o);
  n3130_o <= gen4_n8_peres4_j_n3127 (2);
  n3131_o <= gen4_n8_peres4_j_n3127 (1);
  n3132_o <= gen4_n8_peres4_j_n3127 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3133_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3134_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3135_o <= n3133_o & n3134_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3136_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3137_o <= n3135_o & n3136_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n3138 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n3137_o,
    o => gen4_n7_peres4_j_o);
  n3141_o <= gen4_n7_peres4_j_n3138 (2);
  n3142_o <= gen4_n7_peres4_j_n3138 (1);
  n3143_o <= gen4_n7_peres4_j_n3138 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3144_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3145_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3146_o <= n3144_o & n3145_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3147_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3148_o <= n3146_o & n3147_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n3149 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n3148_o,
    o => gen4_n6_peres4_j_o);
  n3152_o <= gen4_n6_peres4_j_n3149 (2);
  n3153_o <= gen4_n6_peres4_j_n3149 (1);
  n3154_o <= gen4_n6_peres4_j_n3149 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3155_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3156_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3157_o <= n3155_o & n3156_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3158_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3159_o <= n3157_o & n3158_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n3160 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n3159_o,
    o => gen4_n5_peres4_j_o);
  n3163_o <= gen4_n5_peres4_j_n3160 (2);
  n3164_o <= gen4_n5_peres4_j_n3160 (1);
  n3165_o <= gen4_n5_peres4_j_n3160 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3166_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3167_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3168_o <= n3166_o & n3167_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3169_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3170_o <= n3168_o & n3169_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n3171 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n3170_o,
    o => gen4_n4_peres4_j_o);
  n3174_o <= gen4_n4_peres4_j_n3171 (2);
  n3175_o <= gen4_n4_peres4_j_n3171 (1);
  n3176_o <= gen4_n4_peres4_j_n3171 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3177_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3178_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3179_o <= n3177_o & n3178_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3180_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3181_o <= n3179_o & n3180_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n3182 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n3181_o,
    o => gen4_n3_peres4_j_o);
  n3185_o <= gen4_n3_peres4_j_n3182 (2);
  n3186_o <= gen4_n3_peres4_j_n3182 (1);
  n3187_o <= gen4_n3_peres4_j_n3182 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3188_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3189_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3190_o <= n3188_o & n3189_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3191_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3192_o <= n3190_o & n3191_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n3193 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n3192_o,
    o => gen4_n2_peres4_j_o);
  n3196_o <= gen4_n2_peres4_j_n3193 (2);
  n3197_o <= gen4_n2_peres4_j_n3193 (1);
  n3198_o <= gen4_n2_peres4_j_n3193 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3199_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3200_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3201_o <= n3199_o & n3200_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3202_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3203_o <= n3201_o & n3202_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n3204 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n3203_o,
    o => gen4_n1_peres4_j_o);
  n3207_o <= gen4_n1_peres4_j_n3204 (2);
  n3208_o <= gen4_n1_peres4_j_n3204 (1);
  n3209_o <= gen4_n1_peres4_j_n3204 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3210_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3211_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3212_o <= n3210_o & n3211_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3213_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3214_o <= n3212_o & n3213_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n3215 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n3214_o,
    o => gen4_n0_peres4_j_o);
  n3218_o <= gen4_n0_peres4_j_n3215 (2);
  n3219_o <= gen4_n0_peres4_j_n3215 (1);
  n3220_o <= gen4_n0_peres4_j_n3215 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n3221_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n3222_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3223_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3224_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3225_o <= n3223_o & n3224_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n3226 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n3225_o,
    o => gen5_n1_cnot5_j_o);
  n3229_o <= gen5_n1_cnot5_j_n3226 (1);
  n3230_o <= gen5_n1_cnot5_j_n3226 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3231_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3232_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3233_o <= n3231_o & n3232_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n3234 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n3233_o,
    o => gen5_n2_cnot5_j_o);
  n3237_o <= gen5_n2_cnot5_j_n3234 (1);
  n3238_o <= gen5_n2_cnot5_j_n3234 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3239_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3240_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3241_o <= n3239_o & n3240_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n3242 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n3241_o,
    o => gen5_n3_cnot5_j_o);
  n3245_o <= gen5_n3_cnot5_j_n3242 (1);
  n3246_o <= gen5_n3_cnot5_j_n3242 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3247_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3248_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3249_o <= n3247_o & n3248_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n3250 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n3249_o,
    o => gen5_n4_cnot5_j_o);
  n3253_o <= gen5_n4_cnot5_j_n3250 (1);
  n3254_o <= gen5_n4_cnot5_j_n3250 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3255_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3256_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3257_o <= n3255_o & n3256_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n3258 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n3257_o,
    o => gen5_n5_cnot5_j_o);
  n3261_o <= gen5_n5_cnot5_j_n3258 (1);
  n3262_o <= gen5_n5_cnot5_j_n3258 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3263_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3264_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3265_o <= n3263_o & n3264_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n3266 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n3265_o,
    o => gen5_n6_cnot5_j_o);
  n3269_o <= gen5_n6_cnot5_j_n3266 (1);
  n3270_o <= gen5_n6_cnot5_j_n3266 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3271_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3272_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3273_o <= n3271_o & n3272_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n3274 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n3273_o,
    o => gen5_n7_cnot5_j_o);
  n3277_o <= gen5_n7_cnot5_j_n3274 (1);
  n3278_o <= gen5_n7_cnot5_j_n3274 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3279_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3280_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3281_o <= n3279_o & n3280_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n3282 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n3281_o,
    o => gen5_n8_cnot5_j_o);
  n3285_o <= gen5_n8_cnot5_j_n3282 (1);
  n3286_o <= gen5_n8_cnot5_j_n3282 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3287_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3288_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3289_o <= n3287_o & n3288_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n3290 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n3289_o,
    o => gen5_n9_cnot5_j_o);
  n3293_o <= gen5_n9_cnot5_j_n3290 (1);
  n3294_o <= gen5_n9_cnot5_j_n3290 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3295_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3296_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3297_o <= n3295_o & n3296_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n3298 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n3297_o,
    o => gen5_n10_cnot5_j_o);
  n3301_o <= gen5_n10_cnot5_j_n3298 (1);
  n3302_o <= gen5_n10_cnot5_j_n3298 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3303_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3304_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3305_o <= n3303_o & n3304_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n3306 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n3305_o,
    o => gen5_n11_cnot5_j_o);
  n3309_o <= gen5_n11_cnot5_j_n3306 (1);
  n3310_o <= gen5_n11_cnot5_j_n3306 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3311_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3312_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3313_o <= n3311_o & n3312_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n3314 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n3313_o,
    o => gen5_n12_cnot5_j_o);
  n3317_o <= gen5_n12_cnot5_j_n3314 (1);
  n3318_o <= gen5_n12_cnot5_j_n3314 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3319_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3320_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3321_o <= n3319_o & n3320_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n3322 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n3321_o,
    o => gen5_n13_cnot5_j_o);
  n3325_o <= gen5_n13_cnot5_j_n3322 (1);
  n3326_o <= gen5_n13_cnot5_j_n3322 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3327_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3328_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3329_o <= n3327_o & n3328_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n3330 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n3329_o,
    o => gen5_n14_cnot5_j_o);
  n3333_o <= gen5_n14_cnot5_j_n3330 (1);
  n3334_o <= gen5_n14_cnot5_j_n3330 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3335_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3336_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3337_o <= n3335_o & n3336_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n3338 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n3337_o,
    o => gen5_n15_cnot5_j_o);
  n3341_o <= gen5_n15_cnot5_j_n3338 (1);
  n3342_o <= gen5_n15_cnot5_j_n3338 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n3343_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n3344_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n3345_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n3346_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3347_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3348_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3349_o <= n3347_o & n3348_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n3350 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n3349_o,
    o => gen6_n1_cnot1_j_o);
  n3353_o <= gen6_n1_cnot1_j_n3350 (1);
  n3354_o <= gen6_n1_cnot1_j_n3350 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3355_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3356_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3357_o <= n3355_o & n3356_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n3358 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n3357_o,
    o => gen6_n2_cnot1_j_o);
  n3361_o <= gen6_n2_cnot1_j_n3358 (1);
  n3362_o <= gen6_n2_cnot1_j_n3358 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3363_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3364_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3365_o <= n3363_o & n3364_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n3366 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n3365_o,
    o => gen6_n3_cnot1_j_o);
  n3369_o <= gen6_n3_cnot1_j_n3366 (1);
  n3370_o <= gen6_n3_cnot1_j_n3366 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3371_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3372_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3373_o <= n3371_o & n3372_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n3374 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n3373_o,
    o => gen6_n4_cnot1_j_o);
  n3377_o <= gen6_n4_cnot1_j_n3374 (1);
  n3378_o <= gen6_n4_cnot1_j_n3374 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3379_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3380_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3381_o <= n3379_o & n3380_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n3382 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n3381_o,
    o => gen6_n5_cnot1_j_o);
  n3385_o <= gen6_n5_cnot1_j_n3382 (1);
  n3386_o <= gen6_n5_cnot1_j_n3382 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3387_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3388_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3389_o <= n3387_o & n3388_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n3390 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n3389_o,
    o => gen6_n6_cnot1_j_o);
  n3393_o <= gen6_n6_cnot1_j_n3390 (1);
  n3394_o <= gen6_n6_cnot1_j_n3390 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3395_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3396_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3397_o <= n3395_o & n3396_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n3398 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n3397_o,
    o => gen6_n7_cnot1_j_o);
  n3401_o <= gen6_n7_cnot1_j_n3398 (1);
  n3402_o <= gen6_n7_cnot1_j_n3398 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3403_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3404_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3405_o <= n3403_o & n3404_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n3406 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n3405_o,
    o => gen6_n8_cnot1_j_o);
  n3409_o <= gen6_n8_cnot1_j_n3406 (1);
  n3410_o <= gen6_n8_cnot1_j_n3406 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3411_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3412_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3413_o <= n3411_o & n3412_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n3414 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n3413_o,
    o => gen6_n9_cnot1_j_o);
  n3417_o <= gen6_n9_cnot1_j_n3414 (1);
  n3418_o <= gen6_n9_cnot1_j_n3414 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3419_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3420_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3421_o <= n3419_o & n3420_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n3422 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n3421_o,
    o => gen6_n10_cnot1_j_o);
  n3425_o <= gen6_n10_cnot1_j_n3422 (1);
  n3426_o <= gen6_n10_cnot1_j_n3422 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3427_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3428_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3429_o <= n3427_o & n3428_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n3430 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n3429_o,
    o => gen6_n11_cnot1_j_o);
  n3433_o <= gen6_n11_cnot1_j_n3430 (1);
  n3434_o <= gen6_n11_cnot1_j_n3430 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3435_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3436_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3437_o <= n3435_o & n3436_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n3438 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n3437_o,
    o => gen6_n12_cnot1_j_o);
  n3441_o <= gen6_n12_cnot1_j_n3438 (1);
  n3442_o <= gen6_n12_cnot1_j_n3438 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3443_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3444_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3445_o <= n3443_o & n3444_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n3446 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n3445_o,
    o => gen6_n13_cnot1_j_o);
  n3449_o <= gen6_n13_cnot1_j_n3446 (1);
  n3450_o <= gen6_n13_cnot1_j_n3446 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3451_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3452_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3453_o <= n3451_o & n3452_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n3454 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n3453_o,
    o => gen6_n14_cnot1_j_o);
  n3457_o <= gen6_n14_cnot1_j_n3454 (1);
  n3458_o <= gen6_n14_cnot1_j_n3454 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3459_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3460_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3461_o <= n3459_o & n3460_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n3462 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n3461_o,
    o => gen6_n15_cnot1_j_o);
  n3465_o <= gen6_n15_cnot1_j_n3462 (1);
  n3466_o <= gen6_n15_cnot1_j_n3462 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3467_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3468_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3469_o <= n3467_o & n3468_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n3470 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n3469_o,
    o => gen6_n16_cnot1_j_o);
  n3473_o <= gen6_n16_cnot1_j_n3470 (1);
  n3474_o <= gen6_n16_cnot1_j_n3470 (0);
  n3475_o <= n2731_o & n2723_o & n2715_o & n2707_o & n2699_o & n2691_o & n2683_o & n2675_o & n2667_o & n2659_o & n2651_o & n2643_o & n2635_o & n2627_o & n2619_o & n2611_o & n2733_o;
  n3476_o <= n2732_o & n2724_o & n2716_o & n2708_o & n2700_o & n2692_o & n2684_o & n2676_o & n2668_o & n2660_o & n2652_o & n2644_o & n2636_o & n2628_o & n2620_o & n2612_o & n2734_o;
  n3477_o <= n2736_o & n2743_o & n2751_o & n2759_o & n2767_o & n2775_o & n2783_o & n2791_o & n2799_o & n2807_o & n2815_o & n2823_o & n2831_o & n2839_o & n2847_o & n2855_o & n2735_o;
  n3478_o <= n2744_o & n2752_o & n2760_o & n2768_o & n2776_o & n2784_o & n2792_o & n2800_o & n2808_o & n2816_o & n2824_o & n2832_o & n2840_o & n2848_o & n2856_o & n2857_o;
  n3479_o <= n3034_o & n3023_o & n3012_o & n3001_o & n2990_o & n2979_o & n2968_o & n2957_o & n2946_o & n2935_o & n2924_o & n2913_o & n2902_o & n2891_o & n2880_o & n2869_o & n2858_o;
  n3480_o <= n3035_o & n3033_o & n3022_o & n3011_o & n3000_o & n2989_o & n2978_o & n2967_o & n2956_o & n2945_o & n2934_o & n2923_o & n2912_o & n2901_o & n2890_o & n2879_o & n2868_o;
  n3481_o <= n3036_o & n3032_o & n3021_o & n3010_o & n2999_o & n2988_o & n2977_o & n2966_o & n2955_o & n2944_o & n2933_o & n2922_o & n2911_o & n2900_o & n2889_o & n2878_o & n2867_o;
  n3482_o <= n3043_o & n3053_o & n3064_o & n3075_o & n3086_o & n3097_o & n3108_o & n3119_o & n3130_o & n3141_o & n3152_o & n3163_o & n3174_o & n3185_o & n3196_o & n3207_o & n3218_o;
  n3483_o <= n3055_o & n3066_o & n3077_o & n3088_o & n3099_o & n3110_o & n3121_o & n3132_o & n3143_o & n3154_o & n3165_o & n3176_o & n3187_o & n3198_o & n3209_o & n3220_o & n3221_o;
  n3484_o <= n3044_o & n3054_o & n3065_o & n3076_o & n3087_o & n3098_o & n3109_o & n3120_o & n3131_o & n3142_o & n3153_o & n3164_o & n3175_o & n3186_o & n3197_o & n3208_o & n3219_o;
  n3485_o <= n3342_o & n3334_o & n3326_o & n3318_o & n3310_o & n3302_o & n3294_o & n3286_o & n3278_o & n3270_o & n3262_o & n3254_o & n3246_o & n3238_o & n3230_o & n3222_o;
  n3486_o <= n3344_o & n3341_o & n3333_o & n3325_o & n3317_o & n3309_o & n3301_o & n3293_o & n3285_o & n3277_o & n3269_o & n3261_o & n3253_o & n3245_o & n3237_o & n3229_o & n3343_o;
  n3487_o <= n3473_o & n3465_o & n3457_o & n3449_o & n3441_o & n3433_o & n3425_o & n3417_o & n3409_o & n3401_o & n3393_o & n3385_o & n3377_o & n3369_o & n3361_o & n3353_o & n3345_o;
  n3488_o <= n3474_o & n3466_o & n3458_o & n3450_o & n3442_o & n3434_o & n3426_o & n3418_o & n3410_o & n3402_o & n3394_o & n3386_o & n3378_o & n3370_o & n3362_o & n3354_o & n3346_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n2594_o : std_logic;
  signal n2595_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2596 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2599_o : std_logic;
  signal n2600_o : std_logic;
  signal n2601_o : std_logic;
  signal n2602_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n2601_o;
  o <= n2600_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2602_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2594_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2595_o <= n2594_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2596 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2595_o,
    o => gen1_n0_cnot0_o);
  n2599_o <= gen1_n0_cnot0_n2596 (1);
  n2600_o <= gen1_n0_cnot0_n2596 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2601_o <= ctrl_prop (1);
  n2602_o <= n2599_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_18 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (17 downto 0));
end entity cnot_reg_18;

architecture rtl of cnot_reg_18 is
  signal ctrl_prop : std_logic_vector (18 downto 0);
  signal n2445_o : std_logic;
  signal n2446_o : std_logic;
  signal n2447_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2448 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2451_o : std_logic;
  signal n2452_o : std_logic;
  signal n2453_o : std_logic;
  signal n2454_o : std_logic;
  signal n2455_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2456 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2459_o : std_logic;
  signal n2460_o : std_logic;
  signal n2461_o : std_logic;
  signal n2462_o : std_logic;
  signal n2463_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2464 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2467_o : std_logic;
  signal n2468_o : std_logic;
  signal n2469_o : std_logic;
  signal n2470_o : std_logic;
  signal n2471_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2472 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2475_o : std_logic;
  signal n2476_o : std_logic;
  signal n2477_o : std_logic;
  signal n2478_o : std_logic;
  signal n2479_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2480 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2483_o : std_logic;
  signal n2484_o : std_logic;
  signal n2485_o : std_logic;
  signal n2486_o : std_logic;
  signal n2487_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2488 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2491_o : std_logic;
  signal n2492_o : std_logic;
  signal n2493_o : std_logic;
  signal n2494_o : std_logic;
  signal n2495_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2496 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2499_o : std_logic;
  signal n2500_o : std_logic;
  signal n2501_o : std_logic;
  signal n2502_o : std_logic;
  signal n2503_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2504 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2507_o : std_logic;
  signal n2508_o : std_logic;
  signal n2509_o : std_logic;
  signal n2510_o : std_logic;
  signal n2511_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2512 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2515_o : std_logic;
  signal n2516_o : std_logic;
  signal n2517_o : std_logic;
  signal n2518_o : std_logic;
  signal n2519_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2520 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2523_o : std_logic;
  signal n2524_o : std_logic;
  signal n2525_o : std_logic;
  signal n2526_o : std_logic;
  signal n2527_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2528 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2531_o : std_logic;
  signal n2532_o : std_logic;
  signal n2533_o : std_logic;
  signal n2534_o : std_logic;
  signal n2535_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2536 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2539_o : std_logic;
  signal n2540_o : std_logic;
  signal n2541_o : std_logic;
  signal n2542_o : std_logic;
  signal n2543_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2544 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2547_o : std_logic;
  signal n2548_o : std_logic;
  signal n2549_o : std_logic;
  signal n2550_o : std_logic;
  signal n2551_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2552 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2555_o : std_logic;
  signal n2556_o : std_logic;
  signal n2557_o : std_logic;
  signal n2558_o : std_logic;
  signal n2559_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2560 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2563_o : std_logic;
  signal n2564_o : std_logic;
  signal n2565_o : std_logic;
  signal n2566_o : std_logic;
  signal n2567_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2568 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2571_o : std_logic;
  signal n2572_o : std_logic;
  signal n2573_o : std_logic;
  signal n2574_o : std_logic;
  signal n2575_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n2576 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n2579_o : std_logic;
  signal n2580_o : std_logic;
  signal n2581_o : std_logic;
  signal n2582_o : std_logic;
  signal n2583_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_n2584 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_o : std_logic_vector (1 downto 0);
  signal n2587_o : std_logic;
  signal n2588_o : std_logic;
  signal n2589_o : std_logic;
  signal n2590_o : std_logic_vector (17 downto 0);
  signal n2591_o : std_logic_vector (18 downto 0);
begin
  ctrl_out <= n2589_o;
  o <= n2590_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2591_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2445_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2446_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2447_o <= n2445_o & n2446_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2448 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2447_o,
    o => gen1_n0_cnot0_o);
  n2451_o <= gen1_n0_cnot0_n2448 (1);
  n2452_o <= gen1_n0_cnot0_n2448 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2453_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2454_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2455_o <= n2453_o & n2454_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2456 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2455_o,
    o => gen1_n1_cnot0_o);
  n2459_o <= gen1_n1_cnot0_n2456 (1);
  n2460_o <= gen1_n1_cnot0_n2456 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2461_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2462_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2463_o <= n2461_o & n2462_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2464 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2463_o,
    o => gen1_n2_cnot0_o);
  n2467_o <= gen1_n2_cnot0_n2464 (1);
  n2468_o <= gen1_n2_cnot0_n2464 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2469_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2470_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2471_o <= n2469_o & n2470_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2472 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2471_o,
    o => gen1_n3_cnot0_o);
  n2475_o <= gen1_n3_cnot0_n2472 (1);
  n2476_o <= gen1_n3_cnot0_n2472 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2477_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2478_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2479_o <= n2477_o & n2478_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2480 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2479_o,
    o => gen1_n4_cnot0_o);
  n2483_o <= gen1_n4_cnot0_n2480 (1);
  n2484_o <= gen1_n4_cnot0_n2480 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2485_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2486_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2487_o <= n2485_o & n2486_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2488 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2487_o,
    o => gen1_n5_cnot0_o);
  n2491_o <= gen1_n5_cnot0_n2488 (1);
  n2492_o <= gen1_n5_cnot0_n2488 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2493_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2494_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2495_o <= n2493_o & n2494_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2496 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2495_o,
    o => gen1_n6_cnot0_o);
  n2499_o <= gen1_n6_cnot0_n2496 (1);
  n2500_o <= gen1_n6_cnot0_n2496 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2501_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2502_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2503_o <= n2501_o & n2502_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2504 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2503_o,
    o => gen1_n7_cnot0_o);
  n2507_o <= gen1_n7_cnot0_n2504 (1);
  n2508_o <= gen1_n7_cnot0_n2504 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2509_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2510_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2511_o <= n2509_o & n2510_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2512 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2511_o,
    o => gen1_n8_cnot0_o);
  n2515_o <= gen1_n8_cnot0_n2512 (1);
  n2516_o <= gen1_n8_cnot0_n2512 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2517_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2518_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2519_o <= n2517_o & n2518_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2520 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2519_o,
    o => gen1_n9_cnot0_o);
  n2523_o <= gen1_n9_cnot0_n2520 (1);
  n2524_o <= gen1_n9_cnot0_n2520 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2525_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2526_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2527_o <= n2525_o & n2526_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2528 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2527_o,
    o => gen1_n10_cnot0_o);
  n2531_o <= gen1_n10_cnot0_n2528 (1);
  n2532_o <= gen1_n10_cnot0_n2528 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2533_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2534_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2535_o <= n2533_o & n2534_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2536 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2535_o,
    o => gen1_n11_cnot0_o);
  n2539_o <= gen1_n11_cnot0_n2536 (1);
  n2540_o <= gen1_n11_cnot0_n2536 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2541_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2542_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2543_o <= n2541_o & n2542_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2544 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2543_o,
    o => gen1_n12_cnot0_o);
  n2547_o <= gen1_n12_cnot0_n2544 (1);
  n2548_o <= gen1_n12_cnot0_n2544 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2549_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2550_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2551_o <= n2549_o & n2550_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2552 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2551_o,
    o => gen1_n13_cnot0_o);
  n2555_o <= gen1_n13_cnot0_n2552 (1);
  n2556_o <= gen1_n13_cnot0_n2552 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2557_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2558_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2559_o <= n2557_o & n2558_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2560 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2559_o,
    o => gen1_n14_cnot0_o);
  n2563_o <= gen1_n14_cnot0_n2560 (1);
  n2564_o <= gen1_n14_cnot0_n2560 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2565_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2566_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2567_o <= n2565_o & n2566_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2568 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2567_o,
    o => gen1_n15_cnot0_o);
  n2571_o <= gen1_n15_cnot0_n2568 (1);
  n2572_o <= gen1_n15_cnot0_n2568 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2573_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2574_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2575_o <= n2573_o & n2574_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n2576 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n2575_o,
    o => gen1_n16_cnot0_o);
  n2579_o <= gen1_n16_cnot0_n2576 (1);
  n2580_o <= gen1_n16_cnot0_n2576 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2581_o <= ctrl_prop (17);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2582_o <= i (17);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2583_o <= n2581_o & n2582_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n17_cnot0_n2584 <= gen1_n17_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n17_cnot0 : entity work.cnot port map (
    i => n2583_o,
    o => gen1_n17_cnot0_o);
  n2587_o <= gen1_n17_cnot0_n2584 (1);
  n2588_o <= gen1_n17_cnot0_n2584 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2589_o <= ctrl_prop (18);
  n2590_o <= n2588_o & n2580_o & n2572_o & n2564_o & n2556_o & n2548_o & n2540_o & n2532_o & n2524_o & n2516_o & n2508_o & n2500_o & n2492_o & n2484_o & n2476_o & n2468_o & n2460_o & n2452_o;
  n2591_o <= n2587_o & n2579_o & n2571_o & n2563_o & n2555_o & n2547_o & n2539_o & n2531_o & n2523_o & n2515_o & n2507_o & n2499_o & n2491_o & n2483_o & n2475_o & n2467_o & n2459_o & n2451_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_18 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_sub_in_place_18;

architecture rtl of add_sub_in_place_18 is
  signal b_cnot : std_logic_vector (17 downto 0);
  signal cnotr_n2431 : std_logic;
  signal cnotr_n2432 : std_logic_vector (17 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (17 downto 0);
  signal add_n2437 : std_logic_vector (17 downto 0);
  signal add_n2438 : std_logic_vector (17 downto 0);
  signal add_a_out : std_logic_vector (17 downto 0);
  signal add_s : std_logic_vector (17 downto 0);
begin
  ctrl_out <= cnotr_n2431;
  a_out <= add_n2437;
  s <= add_n2438;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n2432; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n2431 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n2432 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_18 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n2437 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n2438 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_18 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    w : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    b_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_scratch_18;

architecture rtl of add_scratch_18 is
  signal a_s : std_logic_vector (16 downto 0);
  signal b_s : std_logic_vector (16 downto 0);
  signal s_s : std_logic_vector (16 downto 0);
  signal c_s : std_logic_vector (16 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n1630_o : std_logic;
  signal n1631_o : std_logic;
  signal n1632_o : std_logic_vector (1 downto 0);
  signal cnota_n1633 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n1636_o : std_logic;
  signal n1637_o : std_logic;
  signal n1638_o : std_logic;
  signal n1639_o : std_logic_vector (1 downto 0);
  signal cnotb_n1640 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n1643_o : std_logic;
  signal n1644_o : std_logic;
  signal n1645_o : std_logic_vector (1 downto 0);
  signal n1646_o : std_logic;
  signal n1647_o : std_logic_vector (2 downto 0);
  signal ccnotc_n1648 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n1651_o : std_logic;
  signal n1652_o : std_logic;
  signal n1653_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n1654_o : std_logic;
  signal n1655_o : std_logic;
  signal n1656_o : std_logic_vector (1 downto 0);
  signal n1657_o : std_logic;
  signal n1658_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n1659 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1662_o : std_logic;
  signal n1663_o : std_logic;
  signal n1664_o : std_logic;
  signal n1665_o : std_logic;
  signal n1666_o : std_logic;
  signal n1667_o : std_logic;
  signal n1668_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n1669 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n1672_o : std_logic;
  signal n1673_o : std_logic;
  signal n1674_o : std_logic;
  signal n1675_o : std_logic;
  signal n1676_o : std_logic;
  signal n1677_o : std_logic;
  signal n1678_o : std_logic_vector (1 downto 0);
  signal n1679_o : std_logic;
  signal n1680_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n1681 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1684_o : std_logic;
  signal n1685_o : std_logic;
  signal n1686_o : std_logic;
  signal n1687_o : std_logic;
  signal n1688_o : std_logic;
  signal n1689_o : std_logic;
  signal n1690_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n1691 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n1694_o : std_logic;
  signal n1695_o : std_logic;
  signal n1696_o : std_logic;
  signal n1697_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n1698_o : std_logic;
  signal n1699_o : std_logic;
  signal n1700_o : std_logic_vector (1 downto 0);
  signal n1701_o : std_logic;
  signal n1702_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n1703 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1706_o : std_logic;
  signal n1707_o : std_logic;
  signal n1708_o : std_logic;
  signal n1709_o : std_logic;
  signal n1710_o : std_logic;
  signal n1711_o : std_logic;
  signal n1712_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n1713 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n1716_o : std_logic;
  signal n1717_o : std_logic;
  signal n1718_o : std_logic;
  signal n1719_o : std_logic;
  signal n1720_o : std_logic;
  signal n1721_o : std_logic;
  signal n1722_o : std_logic_vector (1 downto 0);
  signal n1723_o : std_logic;
  signal n1724_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n1725 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1728_o : std_logic;
  signal n1729_o : std_logic;
  signal n1730_o : std_logic;
  signal n1731_o : std_logic;
  signal n1732_o : std_logic;
  signal n1733_o : std_logic;
  signal n1734_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n1735 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n1738_o : std_logic;
  signal n1739_o : std_logic;
  signal n1740_o : std_logic;
  signal n1741_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n1742_o : std_logic;
  signal n1743_o : std_logic;
  signal n1744_o : std_logic_vector (1 downto 0);
  signal n1745_o : std_logic;
  signal n1746_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n1747 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1750_o : std_logic;
  signal n1751_o : std_logic;
  signal n1752_o : std_logic;
  signal n1753_o : std_logic;
  signal n1754_o : std_logic;
  signal n1755_o : std_logic;
  signal n1756_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n1757 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n1760_o : std_logic;
  signal n1761_o : std_logic;
  signal n1762_o : std_logic;
  signal n1763_o : std_logic;
  signal n1764_o : std_logic;
  signal n1765_o : std_logic;
  signal n1766_o : std_logic_vector (1 downto 0);
  signal n1767_o : std_logic;
  signal n1768_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n1769 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1772_o : std_logic;
  signal n1773_o : std_logic;
  signal n1774_o : std_logic;
  signal n1775_o : std_logic;
  signal n1776_o : std_logic;
  signal n1777_o : std_logic;
  signal n1778_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n1779 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n1782_o : std_logic;
  signal n1783_o : std_logic;
  signal n1784_o : std_logic;
  signal n1785_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n1786_o : std_logic;
  signal n1787_o : std_logic;
  signal n1788_o : std_logic_vector (1 downto 0);
  signal n1789_o : std_logic;
  signal n1790_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n1791 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1794_o : std_logic;
  signal n1795_o : std_logic;
  signal n1796_o : std_logic;
  signal n1797_o : std_logic;
  signal n1798_o : std_logic;
  signal n1799_o : std_logic;
  signal n1800_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n1801 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n1804_o : std_logic;
  signal n1805_o : std_logic;
  signal n1806_o : std_logic;
  signal n1807_o : std_logic;
  signal n1808_o : std_logic;
  signal n1809_o : std_logic;
  signal n1810_o : std_logic_vector (1 downto 0);
  signal n1811_o : std_logic;
  signal n1812_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n1813 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1816_o : std_logic;
  signal n1817_o : std_logic;
  signal n1818_o : std_logic;
  signal n1819_o : std_logic;
  signal n1820_o : std_logic;
  signal n1821_o : std_logic;
  signal n1822_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n1823 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n1826_o : std_logic;
  signal n1827_o : std_logic;
  signal n1828_o : std_logic;
  signal n1829_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n1830_o : std_logic;
  signal n1831_o : std_logic;
  signal n1832_o : std_logic_vector (1 downto 0);
  signal n1833_o : std_logic;
  signal n1834_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n1835 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1838_o : std_logic;
  signal n1839_o : std_logic;
  signal n1840_o : std_logic;
  signal n1841_o : std_logic;
  signal n1842_o : std_logic;
  signal n1843_o : std_logic;
  signal n1844_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n1845 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n1848_o : std_logic;
  signal n1849_o : std_logic;
  signal n1850_o : std_logic;
  signal n1851_o : std_logic;
  signal n1852_o : std_logic;
  signal n1853_o : std_logic;
  signal n1854_o : std_logic_vector (1 downto 0);
  signal n1855_o : std_logic;
  signal n1856_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n1857 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1860_o : std_logic;
  signal n1861_o : std_logic;
  signal n1862_o : std_logic;
  signal n1863_o : std_logic;
  signal n1864_o : std_logic;
  signal n1865_o : std_logic;
  signal n1866_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n1867 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n1870_o : std_logic;
  signal n1871_o : std_logic;
  signal n1872_o : std_logic;
  signal n1873_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n1874_o : std_logic;
  signal n1875_o : std_logic;
  signal n1876_o : std_logic_vector (1 downto 0);
  signal n1877_o : std_logic;
  signal n1878_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n1879 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1882_o : std_logic;
  signal n1883_o : std_logic;
  signal n1884_o : std_logic;
  signal n1885_o : std_logic;
  signal n1886_o : std_logic;
  signal n1887_o : std_logic;
  signal n1888_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n1889 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n1892_o : std_logic;
  signal n1893_o : std_logic;
  signal n1894_o : std_logic;
  signal n1895_o : std_logic;
  signal n1896_o : std_logic;
  signal n1897_o : std_logic;
  signal n1898_o : std_logic_vector (1 downto 0);
  signal n1899_o : std_logic;
  signal n1900_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n1901 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1904_o : std_logic;
  signal n1905_o : std_logic;
  signal n1906_o : std_logic;
  signal n1907_o : std_logic;
  signal n1908_o : std_logic;
  signal n1909_o : std_logic;
  signal n1910_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n1911 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n1914_o : std_logic;
  signal n1915_o : std_logic;
  signal n1916_o : std_logic;
  signal n1917_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n1918_o : std_logic;
  signal n1919_o : std_logic;
  signal n1920_o : std_logic_vector (1 downto 0);
  signal n1921_o : std_logic;
  signal n1922_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n1923 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1926_o : std_logic;
  signal n1927_o : std_logic;
  signal n1928_o : std_logic;
  signal n1929_o : std_logic;
  signal n1930_o : std_logic;
  signal n1931_o : std_logic;
  signal n1932_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1933 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1936_o : std_logic;
  signal n1937_o : std_logic;
  signal n1938_o : std_logic;
  signal n1939_o : std_logic;
  signal n1940_o : std_logic;
  signal n1941_o : std_logic;
  signal n1942_o : std_logic_vector (1 downto 0);
  signal n1943_o : std_logic;
  signal n1944_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1945 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1948_o : std_logic;
  signal n1949_o : std_logic;
  signal n1950_o : std_logic;
  signal n1951_o : std_logic;
  signal n1952_o : std_logic;
  signal n1953_o : std_logic;
  signal n1954_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1955 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1958_o : std_logic;
  signal n1959_o : std_logic;
  signal n1960_o : std_logic;
  signal n1961_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n1962_o : std_logic;
  signal n1963_o : std_logic;
  signal n1964_o : std_logic_vector (1 downto 0);
  signal n1965_o : std_logic;
  signal n1966_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n1967 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1970_o : std_logic;
  signal n1971_o : std_logic;
  signal n1972_o : std_logic;
  signal n1973_o : std_logic;
  signal n1974_o : std_logic;
  signal n1975_o : std_logic;
  signal n1976_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n1977 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n1980_o : std_logic;
  signal n1981_o : std_logic;
  signal n1982_o : std_logic;
  signal n1983_o : std_logic;
  signal n1984_o : std_logic;
  signal n1985_o : std_logic;
  signal n1986_o : std_logic_vector (1 downto 0);
  signal n1987_o : std_logic;
  signal n1988_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n1989 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1992_o : std_logic;
  signal n1993_o : std_logic;
  signal n1994_o : std_logic;
  signal n1995_o : std_logic;
  signal n1996_o : std_logic;
  signal n1997_o : std_logic;
  signal n1998_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n1999 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n2002_o : std_logic;
  signal n2003_o : std_logic;
  signal n2004_o : std_logic;
  signal n2005_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n2006_o : std_logic;
  signal n2007_o : std_logic;
  signal n2008_o : std_logic_vector (1 downto 0);
  signal n2009_o : std_logic;
  signal n2010_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n2011 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2014_o : std_logic;
  signal n2015_o : std_logic;
  signal n2016_o : std_logic;
  signal n2017_o : std_logic;
  signal n2018_o : std_logic;
  signal n2019_o : std_logic;
  signal n2020_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n2021 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n2024_o : std_logic;
  signal n2025_o : std_logic;
  signal n2026_o : std_logic;
  signal n2027_o : std_logic;
  signal n2028_o : std_logic;
  signal n2029_o : std_logic;
  signal n2030_o : std_logic_vector (1 downto 0);
  signal n2031_o : std_logic;
  signal n2032_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n2033 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2036_o : std_logic;
  signal n2037_o : std_logic;
  signal n2038_o : std_logic;
  signal n2039_o : std_logic;
  signal n2040_o : std_logic;
  signal n2041_o : std_logic;
  signal n2042_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n2043 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n2046_o : std_logic;
  signal n2047_o : std_logic;
  signal n2048_o : std_logic;
  signal n2049_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n2050_o : std_logic;
  signal n2051_o : std_logic;
  signal n2052_o : std_logic_vector (1 downto 0);
  signal n2053_o : std_logic;
  signal n2054_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n2055 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2058_o : std_logic;
  signal n2059_o : std_logic;
  signal n2060_o : std_logic;
  signal n2061_o : std_logic;
  signal n2062_o : std_logic;
  signal n2063_o : std_logic;
  signal n2064_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n2065 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n2068_o : std_logic;
  signal n2069_o : std_logic;
  signal n2070_o : std_logic;
  signal n2071_o : std_logic;
  signal n2072_o : std_logic;
  signal n2073_o : std_logic;
  signal n2074_o : std_logic_vector (1 downto 0);
  signal n2075_o : std_logic;
  signal n2076_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n2077 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2080_o : std_logic;
  signal n2081_o : std_logic;
  signal n2082_o : std_logic;
  signal n2083_o : std_logic;
  signal n2084_o : std_logic;
  signal n2085_o : std_logic;
  signal n2086_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n2087 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n2090_o : std_logic;
  signal n2091_o : std_logic;
  signal n2092_o : std_logic;
  signal n2093_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n2094_o : std_logic;
  signal n2095_o : std_logic;
  signal n2096_o : std_logic_vector (1 downto 0);
  signal n2097_o : std_logic;
  signal n2098_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n2099 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2102_o : std_logic;
  signal n2103_o : std_logic;
  signal n2104_o : std_logic;
  signal n2105_o : std_logic;
  signal n2106_o : std_logic;
  signal n2107_o : std_logic;
  signal n2108_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n2109 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n2112_o : std_logic;
  signal n2113_o : std_logic;
  signal n2114_o : std_logic;
  signal n2115_o : std_logic;
  signal n2116_o : std_logic;
  signal n2117_o : std_logic;
  signal n2118_o : std_logic_vector (1 downto 0);
  signal n2119_o : std_logic;
  signal n2120_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n2121 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2124_o : std_logic;
  signal n2125_o : std_logic;
  signal n2126_o : std_logic;
  signal n2127_o : std_logic;
  signal n2128_o : std_logic;
  signal n2129_o : std_logic;
  signal n2130_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n2131 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n2134_o : std_logic;
  signal n2135_o : std_logic;
  signal n2136_o : std_logic;
  signal n2137_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n2138_o : std_logic;
  signal n2139_o : std_logic;
  signal n2140_o : std_logic_vector (1 downto 0);
  signal n2141_o : std_logic;
  signal n2142_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n2143 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2146_o : std_logic;
  signal n2147_o : std_logic;
  signal n2148_o : std_logic;
  signal n2149_o : std_logic;
  signal n2150_o : std_logic;
  signal n2151_o : std_logic;
  signal n2152_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n2153 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n2156_o : std_logic;
  signal n2157_o : std_logic;
  signal n2158_o : std_logic;
  signal n2159_o : std_logic;
  signal n2160_o : std_logic;
  signal n2161_o : std_logic;
  signal n2162_o : std_logic_vector (1 downto 0);
  signal n2163_o : std_logic;
  signal n2164_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n2165 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2168_o : std_logic;
  signal n2169_o : std_logic;
  signal n2170_o : std_logic;
  signal n2171_o : std_logic;
  signal n2172_o : std_logic;
  signal n2173_o : std_logic;
  signal n2174_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n2175 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n2178_o : std_logic;
  signal n2179_o : std_logic;
  signal n2180_o : std_logic;
  signal n2181_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n2182_o : std_logic;
  signal n2183_o : std_logic;
  signal n2184_o : std_logic_vector (1 downto 0);
  signal n2185_o : std_logic;
  signal n2186_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n2187 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2190_o : std_logic;
  signal n2191_o : std_logic;
  signal n2192_o : std_logic;
  signal n2193_o : std_logic;
  signal n2194_o : std_logic;
  signal n2195_o : std_logic;
  signal n2196_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n2197 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n2200_o : std_logic;
  signal n2201_o : std_logic;
  signal n2202_o : std_logic;
  signal n2203_o : std_logic;
  signal n2204_o : std_logic;
  signal n2205_o : std_logic;
  signal n2206_o : std_logic_vector (1 downto 0);
  signal n2207_o : std_logic;
  signal n2208_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n2209 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2212_o : std_logic;
  signal n2213_o : std_logic;
  signal n2214_o : std_logic;
  signal n2215_o : std_logic;
  signal n2216_o : std_logic;
  signal n2217_o : std_logic;
  signal n2218_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n2219 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n2222_o : std_logic;
  signal n2223_o : std_logic;
  signal n2224_o : std_logic;
  signal n2225_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n2226_o : std_logic;
  signal n2227_o : std_logic;
  signal n2228_o : std_logic_vector (1 downto 0);
  signal n2229_o : std_logic;
  signal n2230_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n2231 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2234_o : std_logic;
  signal n2235_o : std_logic;
  signal n2236_o : std_logic;
  signal n2237_o : std_logic;
  signal n2238_o : std_logic;
  signal n2239_o : std_logic;
  signal n2240_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n2241 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n2244_o : std_logic;
  signal n2245_o : std_logic;
  signal n2246_o : std_logic;
  signal n2247_o : std_logic;
  signal n2248_o : std_logic;
  signal n2249_o : std_logic;
  signal n2250_o : std_logic_vector (1 downto 0);
  signal n2251_o : std_logic;
  signal n2252_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n2253 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2256_o : std_logic;
  signal n2257_o : std_logic;
  signal n2258_o : std_logic;
  signal n2259_o : std_logic;
  signal n2260_o : std_logic;
  signal n2261_o : std_logic;
  signal n2262_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n2263 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n2266_o : std_logic;
  signal n2267_o : std_logic;
  signal n2268_o : std_logic;
  signal n2269_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n2270_o : std_logic;
  signal n2271_o : std_logic;
  signal n2272_o : std_logic_vector (1 downto 0);
  signal n2273_o : std_logic;
  signal n2274_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n2275 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2278_o : std_logic;
  signal n2279_o : std_logic;
  signal n2280_o : std_logic;
  signal n2281_o : std_logic;
  signal n2282_o : std_logic;
  signal n2283_o : std_logic;
  signal n2284_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n2285 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n2288_o : std_logic;
  signal n2289_o : std_logic;
  signal n2290_o : std_logic;
  signal n2291_o : std_logic;
  signal n2292_o : std_logic;
  signal n2293_o : std_logic;
  signal n2294_o : std_logic_vector (1 downto 0);
  signal n2295_o : std_logic;
  signal n2296_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n2297 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2300_o : std_logic;
  signal n2301_o : std_logic;
  signal n2302_o : std_logic;
  signal n2303_o : std_logic;
  signal n2304_o : std_logic;
  signal n2305_o : std_logic;
  signal n2306_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n2307 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n2310_o : std_logic;
  signal n2311_o : std_logic;
  signal n2312_o : std_logic;
  signal n2313_o : std_logic;
  signal gen1_n16_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid3 : std_logic_vector (3 downto 0);
  signal n2314_o : std_logic;
  signal n2315_o : std_logic;
  signal n2316_o : std_logic_vector (1 downto 0);
  signal n2317_o : std_logic;
  signal n2318_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_n2319 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2322_o : std_logic;
  signal n2323_o : std_logic;
  signal n2324_o : std_logic;
  signal n2325_o : std_logic;
  signal n2326_o : std_logic;
  signal n2327_o : std_logic;
  signal n2328_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_n2329 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_o : std_logic_vector (1 downto 0);
  signal n2332_o : std_logic;
  signal n2333_o : std_logic;
  signal n2334_o : std_logic;
  signal n2335_o : std_logic;
  signal n2336_o : std_logic;
  signal n2337_o : std_logic;
  signal n2338_o : std_logic_vector (1 downto 0);
  signal n2339_o : std_logic;
  signal n2340_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_n2341 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2344_o : std_logic;
  signal n2345_o : std_logic;
  signal n2346_o : std_logic;
  signal n2347_o : std_logic;
  signal n2348_o : std_logic;
  signal n2349_o : std_logic;
  signal n2350_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_n2351 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_o : std_logic_vector (1 downto 0);
  signal n2354_o : std_logic;
  signal n2355_o : std_logic;
  signal n2356_o : std_logic;
  signal n2357_o : std_logic;
  signal n2358_o : std_logic;
  signal n2359_o : std_logic;
  signal n2360_o : std_logic_vector (1 downto 0);
  signal cnoteb_n2361 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n2364_o : std_logic;
  signal n2365_o : std_logic;
  signal n2366_o : std_logic;
  signal n2367_o : std_logic_vector (1 downto 0);
  signal cnotea_n2368 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n2371_o : std_logic;
  signal n2372_o : std_logic;
  signal n2373_o : std_logic_vector (17 downto 0);
  signal n2374_o : std_logic_vector (17 downto 0);
  signal n2375_o : std_logic_vector (17 downto 0);
  signal n2376_o : std_logic_vector (16 downto 0);
  signal n2377_o : std_logic_vector (16 downto 0);
  signal n2378_o : std_logic_vector (16 downto 0);
  signal n2379_o : std_logic_vector (16 downto 0);
  signal n2380_o : std_logic_vector (3 downto 0);
  signal n2381_o : std_logic_vector (3 downto 0);
  signal n2382_o : std_logic_vector (3 downto 0);
  signal n2383_o : std_logic_vector (3 downto 0);
  signal n2384_o : std_logic_vector (3 downto 0);
  signal n2385_o : std_logic_vector (3 downto 0);
  signal n2386_o : std_logic_vector (3 downto 0);
  signal n2387_o : std_logic_vector (3 downto 0);
  signal n2388_o : std_logic_vector (3 downto 0);
  signal n2389_o : std_logic_vector (3 downto 0);
  signal n2390_o : std_logic_vector (3 downto 0);
  signal n2391_o : std_logic_vector (3 downto 0);
  signal n2392_o : std_logic_vector (3 downto 0);
  signal n2393_o : std_logic_vector (3 downto 0);
  signal n2394_o : std_logic_vector (3 downto 0);
  signal n2395_o : std_logic_vector (3 downto 0);
  signal n2396_o : std_logic_vector (3 downto 0);
  signal n2397_o : std_logic_vector (3 downto 0);
  signal n2398_o : std_logic_vector (3 downto 0);
  signal n2399_o : std_logic_vector (3 downto 0);
  signal n2400_o : std_logic_vector (3 downto 0);
  signal n2401_o : std_logic_vector (3 downto 0);
  signal n2402_o : std_logic_vector (3 downto 0);
  signal n2403_o : std_logic_vector (3 downto 0);
  signal n2404_o : std_logic_vector (3 downto 0);
  signal n2405_o : std_logic_vector (3 downto 0);
  signal n2406_o : std_logic_vector (3 downto 0);
  signal n2407_o : std_logic_vector (3 downto 0);
  signal n2408_o : std_logic_vector (3 downto 0);
  signal n2409_o : std_logic_vector (3 downto 0);
  signal n2410_o : std_logic_vector (3 downto 0);
  signal n2411_o : std_logic_vector (3 downto 0);
  signal n2412_o : std_logic_vector (3 downto 0);
  signal n2413_o : std_logic_vector (3 downto 0);
  signal n2414_o : std_logic_vector (3 downto 0);
  signal n2415_o : std_logic_vector (3 downto 0);
  signal n2416_o : std_logic_vector (3 downto 0);
  signal n2417_o : std_logic_vector (3 downto 0);
  signal n2418_o : std_logic_vector (3 downto 0);
  signal n2419_o : std_logic_vector (3 downto 0);
  signal n2420_o : std_logic_vector (3 downto 0);
  signal n2421_o : std_logic_vector (3 downto 0);
  signal n2422_o : std_logic_vector (3 downto 0);
  signal n2423_o : std_logic_vector (3 downto 0);
  signal n2424_o : std_logic_vector (3 downto 0);
  signal n2425_o : std_logic_vector (3 downto 0);
  signal n2426_o : std_logic_vector (3 downto 0);
  signal n2427_o : std_logic_vector (3 downto 0);
begin
  a_out <= n2373_o;
  b_out <= n2374_o;
  s <= n2375_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n2376_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n2377_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n2378_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n2379_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n1636_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n1643_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n1637_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n2365_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n1630_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n1631_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n1632_o <= n1630_o & n1631_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n1633 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n1632_o,
    o => cnota_o);
  n1636_o <= cnota_n1633 (1);
  n1637_o <= cnota_n1633 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n1638_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n1639_o <= n1638_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n1640 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n1639_o,
    o => cnotb_o);
  n1643_o <= cnotb_n1640 (1);
  n1644_o <= cnotb_n1640 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n1645_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n1646_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n1647_o <= n1645_o & n1646_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n1648 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n1647_o,
    o => ccnotc_o);
  n1651_o <= ccnotc_n1648 (2);
  n1652_o <= ccnotc_n1648 (1);
  n1653_o <= ccnotc_n1648 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n2380_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n2381_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n2382_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1654_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1655_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1656_o <= n1654_o & n1655_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1657_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1658_o <= n1656_o & n1657_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n1659 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n1658_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n1662_o <= gen1_n1_ccnot1_n1659 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n1663_o <= gen1_n1_ccnot1_n1659 (1);
  n1664_o <= gen1_n1_ccnot1_n1659 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1665_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1666_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1667_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1668_o <= n1666_o & n1667_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n1669 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n1668_o,
    o => gen1_n1_cnot1_o);
  n1672_o <= gen1_n1_cnot1_n1669 (1);
  n1673_o <= gen1_n1_cnot1_n1669 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1674_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1675_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1676_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1677_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1678_o <= n1676_o & n1677_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1679_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1680_o <= n1678_o & n1679_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n1681 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n1680_o,
    o => gen1_n1_ccnot2_o);
  n1684_o <= gen1_n1_ccnot2_n1681 (2);
  n1685_o <= gen1_n1_ccnot2_n1681 (1);
  n1686_o <= gen1_n1_ccnot2_n1681 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1687_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1688_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1689_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1690_o <= n1688_o & n1689_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n1691 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n1690_o,
    o => gen1_n1_cnot2_o);
  n1694_o <= gen1_n1_cnot2_n1691 (1);
  n1695_o <= gen1_n1_cnot2_n1691 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1696_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1697_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n2383_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n2384_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n2385_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1698_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1699_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1700_o <= n1698_o & n1699_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1701_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1702_o <= n1700_o & n1701_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n1703 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n1702_o,
    o => gen1_n2_ccnot1_o);
  n1706_o <= gen1_n2_ccnot1_n1703 (2);
  n1707_o <= gen1_n2_ccnot1_n1703 (1);
  n1708_o <= gen1_n2_ccnot1_n1703 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1709_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1710_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1711_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1712_o <= n1710_o & n1711_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n1713 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n1712_o,
    o => gen1_n2_cnot1_o);
  n1716_o <= gen1_n2_cnot1_n1713 (1);
  n1717_o <= gen1_n2_cnot1_n1713 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1718_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1719_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1720_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1721_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1722_o <= n1720_o & n1721_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1723_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1724_o <= n1722_o & n1723_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n1725 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n1724_o,
    o => gen1_n2_ccnot2_o);
  n1728_o <= gen1_n2_ccnot2_n1725 (2);
  n1729_o <= gen1_n2_ccnot2_n1725 (1);
  n1730_o <= gen1_n2_ccnot2_n1725 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1731_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1732_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1733_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1734_o <= n1732_o & n1733_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n1735 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n1734_o,
    o => gen1_n2_cnot2_o);
  n1738_o <= gen1_n2_cnot2_n1735 (1);
  n1739_o <= gen1_n2_cnot2_n1735 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1740_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1741_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n2386_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n2387_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n2388_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1742_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1743_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1744_o <= n1742_o & n1743_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1745_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1746_o <= n1744_o & n1745_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n1747 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n1746_o,
    o => gen1_n3_ccnot1_o);
  n1750_o <= gen1_n3_ccnot1_n1747 (2);
  n1751_o <= gen1_n3_ccnot1_n1747 (1);
  n1752_o <= gen1_n3_ccnot1_n1747 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1753_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1754_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1755_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1756_o <= n1754_o & n1755_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n1757 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n1756_o,
    o => gen1_n3_cnot1_o);
  n1760_o <= gen1_n3_cnot1_n1757 (1);
  n1761_o <= gen1_n3_cnot1_n1757 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1762_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1763_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1764_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1765_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1766_o <= n1764_o & n1765_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1767_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1768_o <= n1766_o & n1767_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n1769 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n1768_o,
    o => gen1_n3_ccnot2_o);
  n1772_o <= gen1_n3_ccnot2_n1769 (2);
  n1773_o <= gen1_n3_ccnot2_n1769 (1);
  n1774_o <= gen1_n3_ccnot2_n1769 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1775_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1776_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1777_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1778_o <= n1776_o & n1777_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n1779 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n1778_o,
    o => gen1_n3_cnot2_o);
  n1782_o <= gen1_n3_cnot2_n1779 (1);
  n1783_o <= gen1_n3_cnot2_n1779 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1784_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1785_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n2389_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n2390_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n2391_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1786_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1787_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1788_o <= n1786_o & n1787_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1789_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1790_o <= n1788_o & n1789_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n1791 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n1790_o,
    o => gen1_n4_ccnot1_o);
  n1794_o <= gen1_n4_ccnot1_n1791 (2);
  n1795_o <= gen1_n4_ccnot1_n1791 (1);
  n1796_o <= gen1_n4_ccnot1_n1791 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1797_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1798_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1799_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1800_o <= n1798_o & n1799_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n1801 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n1800_o,
    o => gen1_n4_cnot1_o);
  n1804_o <= gen1_n4_cnot1_n1801 (1);
  n1805_o <= gen1_n4_cnot1_n1801 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1806_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1807_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1808_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1809_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1810_o <= n1808_o & n1809_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1811_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1812_o <= n1810_o & n1811_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n1813 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n1812_o,
    o => gen1_n4_ccnot2_o);
  n1816_o <= gen1_n4_ccnot2_n1813 (2);
  n1817_o <= gen1_n4_ccnot2_n1813 (1);
  n1818_o <= gen1_n4_ccnot2_n1813 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1819_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1820_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1821_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1822_o <= n1820_o & n1821_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n1823 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n1822_o,
    o => gen1_n4_cnot2_o);
  n1826_o <= gen1_n4_cnot2_n1823 (1);
  n1827_o <= gen1_n4_cnot2_n1823 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1828_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1829_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n2392_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n2393_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n2394_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1830_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1831_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1832_o <= n1830_o & n1831_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1833_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1834_o <= n1832_o & n1833_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n1835 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n1834_o,
    o => gen1_n5_ccnot1_o);
  n1838_o <= gen1_n5_ccnot1_n1835 (2);
  n1839_o <= gen1_n5_ccnot1_n1835 (1);
  n1840_o <= gen1_n5_ccnot1_n1835 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1841_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1842_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1843_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1844_o <= n1842_o & n1843_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n1845 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n1844_o,
    o => gen1_n5_cnot1_o);
  n1848_o <= gen1_n5_cnot1_n1845 (1);
  n1849_o <= gen1_n5_cnot1_n1845 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1850_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1851_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1852_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1853_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1854_o <= n1852_o & n1853_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1855_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1856_o <= n1854_o & n1855_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n1857 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n1856_o,
    o => gen1_n5_ccnot2_o);
  n1860_o <= gen1_n5_ccnot2_n1857 (2);
  n1861_o <= gen1_n5_ccnot2_n1857 (1);
  n1862_o <= gen1_n5_ccnot2_n1857 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1863_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1864_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1865_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1866_o <= n1864_o & n1865_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n1867 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n1866_o,
    o => gen1_n5_cnot2_o);
  n1870_o <= gen1_n5_cnot2_n1867 (1);
  n1871_o <= gen1_n5_cnot2_n1867 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1872_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1873_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n2395_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n2396_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n2397_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1874_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1875_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1876_o <= n1874_o & n1875_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1877_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1878_o <= n1876_o & n1877_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n1879 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n1878_o,
    o => gen1_n6_ccnot1_o);
  n1882_o <= gen1_n6_ccnot1_n1879 (2);
  n1883_o <= gen1_n6_ccnot1_n1879 (1);
  n1884_o <= gen1_n6_ccnot1_n1879 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1885_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1886_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1887_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1888_o <= n1886_o & n1887_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n1889 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n1888_o,
    o => gen1_n6_cnot1_o);
  n1892_o <= gen1_n6_cnot1_n1889 (1);
  n1893_o <= gen1_n6_cnot1_n1889 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1894_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1895_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1896_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1897_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1898_o <= n1896_o & n1897_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1899_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1900_o <= n1898_o & n1899_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n1901 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n1900_o,
    o => gen1_n6_ccnot2_o);
  n1904_o <= gen1_n6_ccnot2_n1901 (2);
  n1905_o <= gen1_n6_ccnot2_n1901 (1);
  n1906_o <= gen1_n6_ccnot2_n1901 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1907_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1908_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1909_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1910_o <= n1908_o & n1909_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n1911 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n1910_o,
    o => gen1_n6_cnot2_o);
  n1914_o <= gen1_n6_cnot2_n1911 (1);
  n1915_o <= gen1_n6_cnot2_n1911 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1916_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1917_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n2398_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n2399_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n2400_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1918_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1919_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1920_o <= n1918_o & n1919_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1921_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1922_o <= n1920_o & n1921_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n1923 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n1922_o,
    o => gen1_n7_ccnot1_o);
  n1926_o <= gen1_n7_ccnot1_n1923 (2);
  n1927_o <= gen1_n7_ccnot1_n1923 (1);
  n1928_o <= gen1_n7_ccnot1_n1923 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1929_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1930_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1931_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1932_o <= n1930_o & n1931_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1933 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n1932_o,
    o => gen1_n7_cnot1_o);
  n1936_o <= gen1_n7_cnot1_n1933 (1);
  n1937_o <= gen1_n7_cnot1_n1933 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1938_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1939_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1940_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1941_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1942_o <= n1940_o & n1941_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1943_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1944_o <= n1942_o & n1943_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1945 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1944_o,
    o => gen1_n7_ccnot2_o);
  n1948_o <= gen1_n7_ccnot2_n1945 (2);
  n1949_o <= gen1_n7_ccnot2_n1945 (1);
  n1950_o <= gen1_n7_ccnot2_n1945 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1951_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1952_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1953_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1954_o <= n1952_o & n1953_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1955 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1954_o,
    o => gen1_n7_cnot2_o);
  n1958_o <= gen1_n7_cnot2_n1955 (1);
  n1959_o <= gen1_n7_cnot2_n1955 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1960_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1961_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n2401_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n2402_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n2403_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1962_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1963_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1964_o <= n1962_o & n1963_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1965_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1966_o <= n1964_o & n1965_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n1967 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n1966_o,
    o => gen1_n8_ccnot1_o);
  n1970_o <= gen1_n8_ccnot1_n1967 (2);
  n1971_o <= gen1_n8_ccnot1_n1967 (1);
  n1972_o <= gen1_n8_ccnot1_n1967 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1973_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1974_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1975_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1976_o <= n1974_o & n1975_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n1977 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n1976_o,
    o => gen1_n8_cnot1_o);
  n1980_o <= gen1_n8_cnot1_n1977 (1);
  n1981_o <= gen1_n8_cnot1_n1977 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1982_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1983_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1984_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1985_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1986_o <= n1984_o & n1985_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1987_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1988_o <= n1986_o & n1987_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n1989 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n1988_o,
    o => gen1_n8_ccnot2_o);
  n1992_o <= gen1_n8_ccnot2_n1989 (2);
  n1993_o <= gen1_n8_ccnot2_n1989 (1);
  n1994_o <= gen1_n8_ccnot2_n1989 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1995_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1996_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1997_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1998_o <= n1996_o & n1997_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n1999 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n1998_o,
    o => gen1_n8_cnot2_o);
  n2002_o <= gen1_n8_cnot2_n1999 (1);
  n2003_o <= gen1_n8_cnot2_n1999 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2004_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2005_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n2404_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n2405_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n2406_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2006_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2007_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2008_o <= n2006_o & n2007_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2009_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2010_o <= n2008_o & n2009_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n2011 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n2010_o,
    o => gen1_n9_ccnot1_o);
  n2014_o <= gen1_n9_ccnot1_n2011 (2);
  n2015_o <= gen1_n9_ccnot1_n2011 (1);
  n2016_o <= gen1_n9_ccnot1_n2011 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2017_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2018_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2019_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2020_o <= n2018_o & n2019_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n2021 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n2020_o,
    o => gen1_n9_cnot1_o);
  n2024_o <= gen1_n9_cnot1_n2021 (1);
  n2025_o <= gen1_n9_cnot1_n2021 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2026_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2027_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2028_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2029_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2030_o <= n2028_o & n2029_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2031_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2032_o <= n2030_o & n2031_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n2033 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n2032_o,
    o => gen1_n9_ccnot2_o);
  n2036_o <= gen1_n9_ccnot2_n2033 (2);
  n2037_o <= gen1_n9_ccnot2_n2033 (1);
  n2038_o <= gen1_n9_ccnot2_n2033 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2039_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2040_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2041_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2042_o <= n2040_o & n2041_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n2043 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n2042_o,
    o => gen1_n9_cnot2_o);
  n2046_o <= gen1_n9_cnot2_n2043 (1);
  n2047_o <= gen1_n9_cnot2_n2043 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2048_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2049_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n2407_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n2408_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n2409_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2050_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2051_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2052_o <= n2050_o & n2051_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2053_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2054_o <= n2052_o & n2053_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n2055 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n2054_o,
    o => gen1_n10_ccnot1_o);
  n2058_o <= gen1_n10_ccnot1_n2055 (2);
  n2059_o <= gen1_n10_ccnot1_n2055 (1);
  n2060_o <= gen1_n10_ccnot1_n2055 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2061_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2062_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2063_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2064_o <= n2062_o & n2063_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n2065 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n2064_o,
    o => gen1_n10_cnot1_o);
  n2068_o <= gen1_n10_cnot1_n2065 (1);
  n2069_o <= gen1_n10_cnot1_n2065 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2070_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2071_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2072_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2073_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2074_o <= n2072_o & n2073_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2075_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2076_o <= n2074_o & n2075_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n2077 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n2076_o,
    o => gen1_n10_ccnot2_o);
  n2080_o <= gen1_n10_ccnot2_n2077 (2);
  n2081_o <= gen1_n10_ccnot2_n2077 (1);
  n2082_o <= gen1_n10_ccnot2_n2077 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2083_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2084_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2085_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2086_o <= n2084_o & n2085_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n2087 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n2086_o,
    o => gen1_n10_cnot2_o);
  n2090_o <= gen1_n10_cnot2_n2087 (1);
  n2091_o <= gen1_n10_cnot2_n2087 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2092_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2093_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n2410_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n2411_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n2412_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2094_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2095_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2096_o <= n2094_o & n2095_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2097_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2098_o <= n2096_o & n2097_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n2099 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n2098_o,
    o => gen1_n11_ccnot1_o);
  n2102_o <= gen1_n11_ccnot1_n2099 (2);
  n2103_o <= gen1_n11_ccnot1_n2099 (1);
  n2104_o <= gen1_n11_ccnot1_n2099 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2105_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2106_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2107_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2108_o <= n2106_o & n2107_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n2109 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n2108_o,
    o => gen1_n11_cnot1_o);
  n2112_o <= gen1_n11_cnot1_n2109 (1);
  n2113_o <= gen1_n11_cnot1_n2109 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2114_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2115_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2116_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2117_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2118_o <= n2116_o & n2117_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2119_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2120_o <= n2118_o & n2119_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n2121 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n2120_o,
    o => gen1_n11_ccnot2_o);
  n2124_o <= gen1_n11_ccnot2_n2121 (2);
  n2125_o <= gen1_n11_ccnot2_n2121 (1);
  n2126_o <= gen1_n11_ccnot2_n2121 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2127_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2128_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2129_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2130_o <= n2128_o & n2129_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n2131 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n2130_o,
    o => gen1_n11_cnot2_o);
  n2134_o <= gen1_n11_cnot2_n2131 (1);
  n2135_o <= gen1_n11_cnot2_n2131 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2136_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2137_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n2413_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n2414_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n2415_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2138_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2139_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2140_o <= n2138_o & n2139_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2141_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2142_o <= n2140_o & n2141_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n2143 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n2142_o,
    o => gen1_n12_ccnot1_o);
  n2146_o <= gen1_n12_ccnot1_n2143 (2);
  n2147_o <= gen1_n12_ccnot1_n2143 (1);
  n2148_o <= gen1_n12_ccnot1_n2143 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2149_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2150_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2151_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2152_o <= n2150_o & n2151_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n2153 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n2152_o,
    o => gen1_n12_cnot1_o);
  n2156_o <= gen1_n12_cnot1_n2153 (1);
  n2157_o <= gen1_n12_cnot1_n2153 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2158_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2159_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2160_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2161_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2162_o <= n2160_o & n2161_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2163_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2164_o <= n2162_o & n2163_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n2165 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n2164_o,
    o => gen1_n12_ccnot2_o);
  n2168_o <= gen1_n12_ccnot2_n2165 (2);
  n2169_o <= gen1_n12_ccnot2_n2165 (1);
  n2170_o <= gen1_n12_ccnot2_n2165 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2171_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2172_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2173_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2174_o <= n2172_o & n2173_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n2175 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n2174_o,
    o => gen1_n12_cnot2_o);
  n2178_o <= gen1_n12_cnot2_n2175 (1);
  n2179_o <= gen1_n12_cnot2_n2175 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2180_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2181_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n2416_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n2417_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n2418_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2182_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2183_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2184_o <= n2182_o & n2183_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2185_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2186_o <= n2184_o & n2185_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n2187 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n2186_o,
    o => gen1_n13_ccnot1_o);
  n2190_o <= gen1_n13_ccnot1_n2187 (2);
  n2191_o <= gen1_n13_ccnot1_n2187 (1);
  n2192_o <= gen1_n13_ccnot1_n2187 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2193_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2194_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2195_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2196_o <= n2194_o & n2195_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n2197 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n2196_o,
    o => gen1_n13_cnot1_o);
  n2200_o <= gen1_n13_cnot1_n2197 (1);
  n2201_o <= gen1_n13_cnot1_n2197 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2202_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2203_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2204_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2205_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2206_o <= n2204_o & n2205_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2207_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2208_o <= n2206_o & n2207_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n2209 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n2208_o,
    o => gen1_n13_ccnot2_o);
  n2212_o <= gen1_n13_ccnot2_n2209 (2);
  n2213_o <= gen1_n13_ccnot2_n2209 (1);
  n2214_o <= gen1_n13_ccnot2_n2209 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2215_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2216_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2217_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2218_o <= n2216_o & n2217_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n2219 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n2218_o,
    o => gen1_n13_cnot2_o);
  n2222_o <= gen1_n13_cnot2_n2219 (1);
  n2223_o <= gen1_n13_cnot2_n2219 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2224_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2225_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n2419_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n2420_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n2421_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2226_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2227_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2228_o <= n2226_o & n2227_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2229_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2230_o <= n2228_o & n2229_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n2231 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n2230_o,
    o => gen1_n14_ccnot1_o);
  n2234_o <= gen1_n14_ccnot1_n2231 (2);
  n2235_o <= gen1_n14_ccnot1_n2231 (1);
  n2236_o <= gen1_n14_ccnot1_n2231 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2237_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2238_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2239_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2240_o <= n2238_o & n2239_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n2241 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n2240_o,
    o => gen1_n14_cnot1_o);
  n2244_o <= gen1_n14_cnot1_n2241 (1);
  n2245_o <= gen1_n14_cnot1_n2241 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2246_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2247_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2248_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2249_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2250_o <= n2248_o & n2249_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2251_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2252_o <= n2250_o & n2251_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n2253 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n2252_o,
    o => gen1_n14_ccnot2_o);
  n2256_o <= gen1_n14_ccnot2_n2253 (2);
  n2257_o <= gen1_n14_ccnot2_n2253 (1);
  n2258_o <= gen1_n14_ccnot2_n2253 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2259_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2260_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2261_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2262_o <= n2260_o & n2261_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n2263 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n2262_o,
    o => gen1_n14_cnot2_o);
  n2266_o <= gen1_n14_cnot2_n2263 (1);
  n2267_o <= gen1_n14_cnot2_n2263 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2268_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2269_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n2422_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n2423_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n2424_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2270_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2271_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2272_o <= n2270_o & n2271_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2273_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2274_o <= n2272_o & n2273_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n2275 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n2274_o,
    o => gen1_n15_ccnot1_o);
  n2278_o <= gen1_n15_ccnot1_n2275 (2);
  n2279_o <= gen1_n15_ccnot1_n2275 (1);
  n2280_o <= gen1_n15_ccnot1_n2275 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2281_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2282_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2283_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2284_o <= n2282_o & n2283_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n2285 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n2284_o,
    o => gen1_n15_cnot1_o);
  n2288_o <= gen1_n15_cnot1_n2285 (1);
  n2289_o <= gen1_n15_cnot1_n2285 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2290_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2291_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2292_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2293_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2294_o <= n2292_o & n2293_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2295_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2296_o <= n2294_o & n2295_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n2297 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n2296_o,
    o => gen1_n15_ccnot2_o);
  n2300_o <= gen1_n15_ccnot2_n2297 (2);
  n2301_o <= gen1_n15_ccnot2_n2297 (1);
  n2302_o <= gen1_n15_ccnot2_n2297 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2303_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2304_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2305_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2306_o <= n2304_o & n2305_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n2307 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n2306_o,
    o => gen1_n15_cnot2_o);
  n2310_o <= gen1_n15_cnot2_n2307 (1);
  n2311_o <= gen1_n15_cnot2_n2307 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2312_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2313_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n16_mid1 <= n2425_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n16_mid2 <= n2426_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n16_mid3 <= n2427_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2314_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2315_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2316_o <= n2314_o & n2315_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2317_o <= w (17);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2318_o <= n2316_o & n2317_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n16_ccnot1_n2319 <= gen1_n16_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n16_ccnot1 : entity work.ccnot port map (
    i => n2318_o,
    o => gen1_n16_ccnot1_o);
  n2322_o <= gen1_n16_ccnot1_n2319 (2);
  n2323_o <= gen1_n16_ccnot1_n2319 (1);
  n2324_o <= gen1_n16_ccnot1_n2319 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2325_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2326_o <= gen1_n16_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2327_o <= gen1_n16_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2328_o <= n2326_o & n2327_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n16_cnot1_n2329 <= gen1_n16_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n16_cnot1 : entity work.cnot port map (
    i => n2328_o,
    o => gen1_n16_cnot1_o);
  n2332_o <= gen1_n16_cnot1_n2329 (1);
  n2333_o <= gen1_n16_cnot1_n2329 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2334_o <= gen1_n16_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2335_o <= gen1_n16_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2336_o <= gen1_n16_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2337_o <= gen1_n16_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2338_o <= n2336_o & n2337_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2339_o <= gen1_n16_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2340_o <= n2338_o & n2339_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n16_ccnot2_n2341 <= gen1_n16_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n16_ccnot2 : entity work.ccnot port map (
    i => n2340_o,
    o => gen1_n16_ccnot2_o);
  n2344_o <= gen1_n16_ccnot2_n2341 (2);
  n2345_o <= gen1_n16_ccnot2_n2341 (1);
  n2346_o <= gen1_n16_ccnot2_n2341 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2347_o <= gen1_n16_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2348_o <= gen1_n16_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2349_o <= gen1_n16_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2350_o <= n2348_o & n2349_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n16_cnot2_n2351 <= gen1_n16_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n16_cnot2 : entity work.cnot port map (
    i => n2350_o,
    o => gen1_n16_cnot2_o);
  n2354_o <= gen1_n16_cnot2_n2351 (1);
  n2355_o <= gen1_n16_cnot2_n2351 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2356_o <= gen1_n16_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2357_o <= gen1_n16_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n2358_o <= b (17);
  -- vhdl_source/add_scratch.vhdl:101:49
  n2359_o <= c_s (16);
  -- vhdl_source/add_scratch.vhdl:101:44
  n2360_o <= n2358_o & n2359_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n2361 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n2360_o,
    o => cnoteb_o);
  n2364_o <= cnoteb_n2361 (1);
  n2365_o <= cnoteb_n2361 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n2366_o <= a (17);
  -- vhdl_source/add_scratch.vhdl:105:44
  n2367_o <= n2366_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n2368 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n2367_o,
    o => cnotea_o);
  n2371_o <= cnotea_n2368 (1);
  n2372_o <= cnotea_n2368 (0);
  n2373_o <= n2371_o & a_s;
  n2374_o <= n2364_o & b_s;
  n2375_o <= n2372_o & s_s;
  n2376_o <= n2354_o & n2310_o & n2266_o & n2222_o & n2178_o & n2134_o & n2090_o & n2046_o & n2002_o & n1958_o & n1914_o & n1870_o & n1826_o & n1782_o & n1738_o & n1694_o & n1651_o;
  n2377_o <= n2356_o & n2312_o & n2268_o & n2224_o & n2180_o & n2136_o & n2092_o & n2048_o & n2004_o & n1960_o & n1916_o & n1872_o & n1828_o & n1784_o & n1740_o & n1696_o & n1652_o;
  n2378_o <= n2355_o & n2311_o & n2267_o & n2223_o & n2179_o & n2135_o & n2091_o & n2047_o & n2003_o & n1959_o & n1915_o & n1871_o & n1827_o & n1783_o & n1739_o & n1695_o & n1644_o;
  n2379_o <= n2357_o & n2313_o & n2269_o & n2225_o & n2181_o & n2137_o & n2093_o & n2049_o & n2005_o & n1961_o & n1917_o & n1873_o & n1829_o & n1785_o & n1741_o & n1697_o & n1653_o;
  n2380_o <= n1664_o & n1663_o & n1662_o & n1665_o;
  n2381_o <= n1675_o & n1673_o & n1672_o & n1674_o;
  n2382_o <= n1686_o & n1685_o & n1687_o & n1684_o;
  n2383_o <= n1708_o & n1707_o & n1706_o & n1709_o;
  n2384_o <= n1719_o & n1717_o & n1716_o & n1718_o;
  n2385_o <= n1730_o & n1729_o & n1731_o & n1728_o;
  n2386_o <= n1752_o & n1751_o & n1750_o & n1753_o;
  n2387_o <= n1763_o & n1761_o & n1760_o & n1762_o;
  n2388_o <= n1774_o & n1773_o & n1775_o & n1772_o;
  n2389_o <= n1796_o & n1795_o & n1794_o & n1797_o;
  n2390_o <= n1807_o & n1805_o & n1804_o & n1806_o;
  n2391_o <= n1818_o & n1817_o & n1819_o & n1816_o;
  n2392_o <= n1840_o & n1839_o & n1838_o & n1841_o;
  n2393_o <= n1851_o & n1849_o & n1848_o & n1850_o;
  n2394_o <= n1862_o & n1861_o & n1863_o & n1860_o;
  n2395_o <= n1884_o & n1883_o & n1882_o & n1885_o;
  n2396_o <= n1895_o & n1893_o & n1892_o & n1894_o;
  n2397_o <= n1906_o & n1905_o & n1907_o & n1904_o;
  n2398_o <= n1928_o & n1927_o & n1926_o & n1929_o;
  n2399_o <= n1939_o & n1937_o & n1936_o & n1938_o;
  n2400_o <= n1950_o & n1949_o & n1951_o & n1948_o;
  n2401_o <= n1972_o & n1971_o & n1970_o & n1973_o;
  n2402_o <= n1983_o & n1981_o & n1980_o & n1982_o;
  n2403_o <= n1994_o & n1993_o & n1995_o & n1992_o;
  n2404_o <= n2016_o & n2015_o & n2014_o & n2017_o;
  n2405_o <= n2027_o & n2025_o & n2024_o & n2026_o;
  n2406_o <= n2038_o & n2037_o & n2039_o & n2036_o;
  n2407_o <= n2060_o & n2059_o & n2058_o & n2061_o;
  n2408_o <= n2071_o & n2069_o & n2068_o & n2070_o;
  n2409_o <= n2082_o & n2081_o & n2083_o & n2080_o;
  n2410_o <= n2104_o & n2103_o & n2102_o & n2105_o;
  n2411_o <= n2115_o & n2113_o & n2112_o & n2114_o;
  n2412_o <= n2126_o & n2125_o & n2127_o & n2124_o;
  n2413_o <= n2148_o & n2147_o & n2146_o & n2149_o;
  n2414_o <= n2159_o & n2157_o & n2156_o & n2158_o;
  n2415_o <= n2170_o & n2169_o & n2171_o & n2168_o;
  n2416_o <= n2192_o & n2191_o & n2190_o & n2193_o;
  n2417_o <= n2203_o & n2201_o & n2200_o & n2202_o;
  n2418_o <= n2214_o & n2213_o & n2215_o & n2212_o;
  n2419_o <= n2236_o & n2235_o & n2234_o & n2237_o;
  n2420_o <= n2247_o & n2245_o & n2244_o & n2246_o;
  n2421_o <= n2258_o & n2257_o & n2259_o & n2256_o;
  n2422_o <= n2280_o & n2279_o & n2278_o & n2281_o;
  n2423_o <= n2291_o & n2289_o & n2288_o & n2290_o;
  n2424_o <= n2302_o & n2301_o & n2303_o & n2300_o;
  n2425_o <= n2324_o & n2323_o & n2322_o & n2325_o;
  n2426_o <= n2335_o & n2333_o & n2332_o & n2334_o;
  n2427_o <= n2346_o & n2345_o & n2347_o & n2344_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_12 is
  port (
    w : in std_logic_vector (30 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (30 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_12;

architecture rtl of cordich_stage_16_12 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (11 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1522_o : std_logic_vector (17 downto 0);
  signal add1_n1523 : std_logic_vector (17 downto 0);
  signal add1_n1524 : std_logic_vector (17 downto 0);
  signal add1_n1525 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1532_o : std_logic;
  signal addsub_n1533 : std_logic;
  signal addsub_n1534 : std_logic_vector (17 downto 0);
  signal addsub_n1535 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1542_o : std_logic;
  signal cnotr1_n1543 : std_logic;
  signal cnotr1_n1544 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1549_o : std_logic;
  signal cnotr2_n1550 : std_logic;
  signal cnotr2_n1551 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1556_o : std_logic;
  signal n1557_o : std_logic_vector (11 downto 0);
  signal gen0_cnotr3_n1558 : std_logic;
  signal gen0_cnotr3_n1559 : std_logic_vector (11 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (11 downto 0);
  signal n1564_o : std_logic_vector (4 downto 0);
  signal n1565_o : std_logic;
  signal n1566_o : std_logic_vector (11 downto 0);
  signal gen0_cnotr4_n1567 : std_logic;
  signal gen0_cnotr4_n1568 : std_logic_vector (11 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (11 downto 0);
  signal n1573_o : std_logic_vector (4 downto 0);
  signal n1574_o : std_logic_vector (11 downto 0);
  signal n1575_o : std_logic_vector (16 downto 0);
  signal n1576_o : std_logic;
  signal gen0_cnotr5_n1577 : std_logic;
  signal gen0_cnotr5_n1578 : std_logic_vector (11 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (11 downto 0);
  signal n1583_o : std_logic_vector (4 downto 0);
  signal n1584_o : std_logic_vector (11 downto 0);
  signal n1585_o : std_logic;
  signal n1586_o : std_logic_vector (15 downto 0);
  signal n1587_o : std_logic_vector (16 downto 0);
  signal add2_n1588 : std_logic_vector (16 downto 0);
  signal add2_n1589 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1594_o : std_logic;
  signal n1595_o : std_logic;
  signal n1596_o : std_logic;
  signal n1597_o : std_logic;
  signal n1598_o : std_logic;
  signal cnotr6_n1599 : std_logic;
  signal cnotr6_n1600 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1605_o : std_logic;
  signal n1606_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1607 : std_logic;
  signal cnotr7_n1608 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1613_o : std_logic;
  signal alut1_n1614 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1617 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1620_o : std_logic_vector (30 downto 0);
  signal n1621_o : std_logic_vector (16 downto 0);
  signal n1622_o : std_logic_vector (17 downto 0);
  signal n1623_o : std_logic_vector (17 downto 0);
  signal n1624_o : std_logic_vector (17 downto 0);
  signal n1625_o : std_logic_vector (5 downto 0);
begin
  g <= n1620_o;
  a_out <= add2_n1589;
  c_out <= n1621_o;
  x_out <= add1_n1525;
  y_out <= addsub_n1535;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1523; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1622_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1623_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1544; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1524; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1551; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1624_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1625_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1614; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1600; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1588; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1617; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1568; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1587_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1522_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1523 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1524 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1525 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1522_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1532_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1533 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1534 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1535 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1532_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1542_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1543 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1544 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1542_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1549_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1550 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1551 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1549_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n1556_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n1557_o <= w (30 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n1558 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n1559 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_12 port map (
    ctrl => n1556_o,
    i => n1557_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n1564_o <= y (16 downto 12);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n1565_o <= y_4 (5);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n1566_o <= y_4 (17 downto 6);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n1567 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n1568 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_12 port map (
    ctrl => n1565_o,
    i => n1566_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n1573_o <= y_4 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n1574_o <= y (11 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n1575_o <= n1573_o & n1574_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n1576_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n1577 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n1578 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_12 port map (
    ctrl => n1576_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n1583_o <= x_1 (16 downto 12);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n1584_o <= x_1 (11 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n1585_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n1586_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n1587_o <= n1585_o & n1586_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n1588 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n1589 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n1594_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n1595_o <= not n1594_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n1596_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n1597_o <= not n1596_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n1598_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n1599 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n1600 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1598_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n1605_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n1606_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n1607 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n1608 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1605_o,
    i => n1606_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n1613_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n1614 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_12 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n1617 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_12 port map (
    i => c_3,
    o => alut2_o);
  n1620_o <= n1584_o & addsub_n1534 & cnotr7_n1607;
  n1621_o <= cnotr7_n1608 & n1613_o;
  n1622_o <= gen0_cnotr5_n1578 & gen0_cnotr5_n1577 & n1583_o;
  n1623_o <= gen0_cnotr3_n1559 & gen0_cnotr3_n1558 & n1564_o;
  n1624_o <= gen0_cnotr4_n1567 & n1575_o;
  n1625_o <= n1597_o & addsub_n1533 & cnotr6_n1599 & cnotr2_n1550 & cnotr1_n1543 & n1595_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_11 is
  port (
    w : in std_logic_vector (29 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (29 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_11;

architecture rtl of cordich_stage_16_11 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (10 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1412_o : std_logic_vector (17 downto 0);
  signal add1_n1413 : std_logic_vector (17 downto 0);
  signal add1_n1414 : std_logic_vector (17 downto 0);
  signal add1_n1415 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1422_o : std_logic;
  signal addsub_n1423 : std_logic;
  signal addsub_n1424 : std_logic_vector (17 downto 0);
  signal addsub_n1425 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1432_o : std_logic;
  signal cnotr1_n1433 : std_logic;
  signal cnotr1_n1434 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1439_o : std_logic;
  signal cnotr2_n1440 : std_logic;
  signal cnotr2_n1441 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1446_o : std_logic;
  signal n1447_o : std_logic_vector (10 downto 0);
  signal gen0_cnotr3_n1448 : std_logic;
  signal gen0_cnotr3_n1449 : std_logic_vector (10 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (10 downto 0);
  signal n1454_o : std_logic_vector (5 downto 0);
  signal n1455_o : std_logic;
  signal n1456_o : std_logic_vector (10 downto 0);
  signal gen0_cnotr4_n1457 : std_logic;
  signal gen0_cnotr4_n1458 : std_logic_vector (10 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (10 downto 0);
  signal n1463_o : std_logic_vector (5 downto 0);
  signal n1464_o : std_logic_vector (10 downto 0);
  signal n1465_o : std_logic_vector (16 downto 0);
  signal n1466_o : std_logic;
  signal gen0_cnotr5_n1467 : std_logic;
  signal gen0_cnotr5_n1468 : std_logic_vector (10 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (10 downto 0);
  signal n1473_o : std_logic_vector (5 downto 0);
  signal n1474_o : std_logic_vector (10 downto 0);
  signal n1475_o : std_logic;
  signal n1476_o : std_logic_vector (15 downto 0);
  signal n1477_o : std_logic_vector (16 downto 0);
  signal add2_n1478 : std_logic_vector (16 downto 0);
  signal add2_n1479 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1484_o : std_logic;
  signal n1485_o : std_logic;
  signal n1486_o : std_logic;
  signal n1487_o : std_logic;
  signal n1488_o : std_logic;
  signal cnotr6_n1489 : std_logic;
  signal cnotr6_n1490 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1495_o : std_logic;
  signal n1496_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1497 : std_logic;
  signal cnotr7_n1498 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1503_o : std_logic;
  signal alut1_n1504 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1507 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1510_o : std_logic_vector (29 downto 0);
  signal n1511_o : std_logic_vector (16 downto 0);
  signal n1512_o : std_logic_vector (17 downto 0);
  signal n1513_o : std_logic_vector (17 downto 0);
  signal n1514_o : std_logic_vector (17 downto 0);
  signal n1515_o : std_logic_vector (5 downto 0);
begin
  g <= n1510_o;
  a_out <= add2_n1479;
  c_out <= n1511_o;
  x_out <= add1_n1415;
  y_out <= addsub_n1425;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1413; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1512_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1513_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1434; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1414; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1441; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1514_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1515_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1504; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1490; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1478; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1507; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1458; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1477_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1412_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1413 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1414 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1415 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1412_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1422_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1423 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1424 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1425 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1422_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1432_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1433 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1434 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1432_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1439_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1440 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1441 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1439_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n1446_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n1447_o <= w (29 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n1448 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n1449 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_11 port map (
    ctrl => n1446_o,
    i => n1447_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n1454_o <= y (16 downto 11);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n1455_o <= y_4 (6);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n1456_o <= y_4 (17 downto 7);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n1457 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n1458 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_11 port map (
    ctrl => n1455_o,
    i => n1456_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n1463_o <= y_4 (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n1464_o <= y (10 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n1465_o <= n1463_o & n1464_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n1466_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n1467 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n1468 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_11 port map (
    ctrl => n1466_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n1473_o <= x_1 (16 downto 11);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n1474_o <= x_1 (10 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n1475_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n1476_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n1477_o <= n1475_o & n1476_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n1478 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n1479 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n1484_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n1485_o <= not n1484_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n1486_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n1487_o <= not n1486_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n1488_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n1489 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n1490 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1488_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n1495_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n1496_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n1497 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n1498 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1495_o,
    i => n1496_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n1503_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n1504 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_11 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n1507 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_11 port map (
    i => c_3,
    o => alut2_o);
  n1510_o <= n1474_o & addsub_n1424 & cnotr7_n1497;
  n1511_o <= cnotr7_n1498 & n1503_o;
  n1512_o <= gen0_cnotr5_n1468 & gen0_cnotr5_n1467 & n1473_o;
  n1513_o <= gen0_cnotr3_n1449 & gen0_cnotr3_n1448 & n1454_o;
  n1514_o <= gen0_cnotr4_n1457 & n1465_o;
  n1515_o <= n1487_o & addsub_n1423 & cnotr6_n1489 & cnotr2_n1440 & cnotr1_n1433 & n1485_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_10 is
  port (
    w : in std_logic_vector (28 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (28 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_10;

architecture rtl of cordich_stage_16_10 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (9 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1302_o : std_logic_vector (17 downto 0);
  signal add1_n1303 : std_logic_vector (17 downto 0);
  signal add1_n1304 : std_logic_vector (17 downto 0);
  signal add1_n1305 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1312_o : std_logic;
  signal addsub_n1313 : std_logic;
  signal addsub_n1314 : std_logic_vector (17 downto 0);
  signal addsub_n1315 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1322_o : std_logic;
  signal cnotr1_n1323 : std_logic;
  signal cnotr1_n1324 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1329_o : std_logic;
  signal cnotr2_n1330 : std_logic;
  signal cnotr2_n1331 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1336_o : std_logic;
  signal n1337_o : std_logic_vector (9 downto 0);
  signal gen0_cnotr3_n1338 : std_logic;
  signal gen0_cnotr3_n1339 : std_logic_vector (9 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (9 downto 0);
  signal n1344_o : std_logic_vector (6 downto 0);
  signal n1345_o : std_logic;
  signal n1346_o : std_logic_vector (9 downto 0);
  signal gen0_cnotr4_n1347 : std_logic;
  signal gen0_cnotr4_n1348 : std_logic_vector (9 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (9 downto 0);
  signal n1353_o : std_logic_vector (6 downto 0);
  signal n1354_o : std_logic_vector (9 downto 0);
  signal n1355_o : std_logic_vector (16 downto 0);
  signal n1356_o : std_logic;
  signal gen0_cnotr5_n1357 : std_logic;
  signal gen0_cnotr5_n1358 : std_logic_vector (9 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (9 downto 0);
  signal n1363_o : std_logic_vector (6 downto 0);
  signal n1364_o : std_logic_vector (9 downto 0);
  signal n1365_o : std_logic;
  signal n1366_o : std_logic_vector (15 downto 0);
  signal n1367_o : std_logic_vector (16 downto 0);
  signal add2_n1368 : std_logic_vector (16 downto 0);
  signal add2_n1369 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1374_o : std_logic;
  signal n1375_o : std_logic;
  signal n1376_o : std_logic;
  signal n1377_o : std_logic;
  signal n1378_o : std_logic;
  signal cnotr6_n1379 : std_logic;
  signal cnotr6_n1380 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1385_o : std_logic;
  signal n1386_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1387 : std_logic;
  signal cnotr7_n1388 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1393_o : std_logic;
  signal alut1_n1394 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1397 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1400_o : std_logic_vector (28 downto 0);
  signal n1401_o : std_logic_vector (16 downto 0);
  signal n1402_o : std_logic_vector (17 downto 0);
  signal n1403_o : std_logic_vector (17 downto 0);
  signal n1404_o : std_logic_vector (17 downto 0);
  signal n1405_o : std_logic_vector (5 downto 0);
begin
  g <= n1400_o;
  a_out <= add2_n1369;
  c_out <= n1401_o;
  x_out <= add1_n1305;
  y_out <= addsub_n1315;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1303; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1402_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1403_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1324; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1304; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1331; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1404_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1405_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1394; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1380; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1368; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1397; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1348; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1367_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1302_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1303 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1304 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1305 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1302_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1312_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1313 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1314 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1315 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1312_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1322_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1323 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1324 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1322_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1329_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1330 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1331 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1329_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n1336_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n1337_o <= w (28 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n1338 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n1339 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_10 port map (
    ctrl => n1336_o,
    i => n1337_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n1344_o <= y (16 downto 10);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n1345_o <= y_4 (7);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n1346_o <= y_4 (17 downto 8);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n1347 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n1348 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_10 port map (
    ctrl => n1345_o,
    i => n1346_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n1353_o <= y_4 (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n1354_o <= y (9 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n1355_o <= n1353_o & n1354_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n1356_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n1357 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n1358 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_10 port map (
    ctrl => n1356_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n1363_o <= x_1 (16 downto 10);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n1364_o <= x_1 (9 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n1365_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n1366_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n1367_o <= n1365_o & n1366_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n1368 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n1369 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n1374_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n1375_o <= not n1374_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n1376_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n1377_o <= not n1376_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n1378_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n1379 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n1380 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1378_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n1385_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n1386_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n1387 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n1388 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1385_o,
    i => n1386_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n1393_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n1394 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_10 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n1397 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_10 port map (
    i => c_3,
    o => alut2_o);
  n1400_o <= n1364_o & addsub_n1314 & cnotr7_n1387;
  n1401_o <= cnotr7_n1388 & n1393_o;
  n1402_o <= gen0_cnotr5_n1358 & gen0_cnotr5_n1357 & n1363_o;
  n1403_o <= gen0_cnotr3_n1339 & gen0_cnotr3_n1338 & n1344_o;
  n1404_o <= gen0_cnotr4_n1347 & n1355_o;
  n1405_o <= n1377_o & addsub_n1313 & cnotr6_n1379 & cnotr2_n1330 & cnotr1_n1323 & n1375_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_9 is
  port (
    w : in std_logic_vector (27 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (27 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_9;

architecture rtl of cordich_stage_16_9 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (8 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1192_o : std_logic_vector (17 downto 0);
  signal add1_n1193 : std_logic_vector (17 downto 0);
  signal add1_n1194 : std_logic_vector (17 downto 0);
  signal add1_n1195 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1202_o : std_logic;
  signal addsub_n1203 : std_logic;
  signal addsub_n1204 : std_logic_vector (17 downto 0);
  signal addsub_n1205 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1212_o : std_logic;
  signal cnotr1_n1213 : std_logic;
  signal cnotr1_n1214 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1219_o : std_logic;
  signal cnotr2_n1220 : std_logic;
  signal cnotr2_n1221 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1226_o : std_logic;
  signal n1227_o : std_logic_vector (8 downto 0);
  signal gen0_cnotr3_n1228 : std_logic;
  signal gen0_cnotr3_n1229 : std_logic_vector (8 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (8 downto 0);
  signal n1234_o : std_logic_vector (7 downto 0);
  signal n1235_o : std_logic;
  signal n1236_o : std_logic_vector (8 downto 0);
  signal gen0_cnotr4_n1237 : std_logic;
  signal gen0_cnotr4_n1238 : std_logic_vector (8 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (8 downto 0);
  signal n1243_o : std_logic_vector (7 downto 0);
  signal n1244_o : std_logic_vector (8 downto 0);
  signal n1245_o : std_logic_vector (16 downto 0);
  signal n1246_o : std_logic;
  signal gen0_cnotr5_n1247 : std_logic;
  signal gen0_cnotr5_n1248 : std_logic_vector (8 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (8 downto 0);
  signal n1253_o : std_logic_vector (7 downto 0);
  signal n1254_o : std_logic_vector (8 downto 0);
  signal n1255_o : std_logic;
  signal n1256_o : std_logic_vector (15 downto 0);
  signal n1257_o : std_logic_vector (16 downto 0);
  signal add2_n1258 : std_logic_vector (16 downto 0);
  signal add2_n1259 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1264_o : std_logic;
  signal n1265_o : std_logic;
  signal n1266_o : std_logic;
  signal n1267_o : std_logic;
  signal n1268_o : std_logic;
  signal cnotr6_n1269 : std_logic;
  signal cnotr6_n1270 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1275_o : std_logic;
  signal n1276_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1277 : std_logic;
  signal cnotr7_n1278 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1283_o : std_logic;
  signal alut1_n1284 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1287 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1290_o : std_logic_vector (27 downto 0);
  signal n1291_o : std_logic_vector (16 downto 0);
  signal n1292_o : std_logic_vector (17 downto 0);
  signal n1293_o : std_logic_vector (17 downto 0);
  signal n1294_o : std_logic_vector (17 downto 0);
  signal n1295_o : std_logic_vector (5 downto 0);
begin
  g <= n1290_o;
  a_out <= add2_n1259;
  c_out <= n1291_o;
  x_out <= add1_n1195;
  y_out <= addsub_n1205;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1193; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1292_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1293_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1214; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1194; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1221; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1294_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1295_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1284; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1270; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1258; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1287; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1238; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1257_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1192_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1193 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1194 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1195 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1192_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1202_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1203 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1204 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1205 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1202_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1212_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1213 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1214 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1212_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1219_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1220 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1221 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1219_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n1226_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n1227_o <= w (27 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n1228 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n1229 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_9 port map (
    ctrl => n1226_o,
    i => n1227_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n1234_o <= y (16 downto 9);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n1235_o <= y_4 (8);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n1236_o <= y_4 (17 downto 9);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n1237 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n1238 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_9 port map (
    ctrl => n1235_o,
    i => n1236_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n1243_o <= y_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n1244_o <= y (8 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n1245_o <= n1243_o & n1244_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n1246_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n1247 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n1248 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_9 port map (
    ctrl => n1246_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n1253_o <= x_1 (16 downto 9);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n1254_o <= x_1 (8 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n1255_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n1256_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n1257_o <= n1255_o & n1256_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n1258 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n1259 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n1264_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n1265_o <= not n1264_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n1266_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n1267_o <= not n1266_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n1268_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n1269 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n1270 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1268_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n1275_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n1276_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n1277 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n1278 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1275_o,
    i => n1276_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n1283_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n1284 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_9 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n1287 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_9 port map (
    i => c_3,
    o => alut2_o);
  n1290_o <= n1254_o & addsub_n1204 & cnotr7_n1277;
  n1291_o <= cnotr7_n1278 & n1283_o;
  n1292_o <= gen0_cnotr5_n1248 & gen0_cnotr5_n1247 & n1253_o;
  n1293_o <= gen0_cnotr3_n1229 & gen0_cnotr3_n1228 & n1234_o;
  n1294_o <= gen0_cnotr4_n1237 & n1245_o;
  n1295_o <= n1267_o & addsub_n1203 & cnotr6_n1269 & cnotr2_n1220 & cnotr1_n1213 & n1265_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_8 is
  port (
    w : in std_logic_vector (26 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (26 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_8;

architecture rtl of cordich_stage_16_8 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (7 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1082_o : std_logic_vector (17 downto 0);
  signal add1_n1083 : std_logic_vector (17 downto 0);
  signal add1_n1084 : std_logic_vector (17 downto 0);
  signal add1_n1085 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1092_o : std_logic;
  signal addsub_n1093 : std_logic;
  signal addsub_n1094 : std_logic_vector (17 downto 0);
  signal addsub_n1095 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1102_o : std_logic;
  signal cnotr1_n1103 : std_logic;
  signal cnotr1_n1104 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1109_o : std_logic;
  signal cnotr2_n1110 : std_logic;
  signal cnotr2_n1111 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1116_o : std_logic;
  signal n1117_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_n1118 : std_logic;
  signal gen0_cnotr3_n1119 : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (7 downto 0);
  signal n1124_o : std_logic_vector (8 downto 0);
  signal n1125_o : std_logic;
  signal n1126_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_n1127 : std_logic;
  signal gen0_cnotr4_n1128 : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (7 downto 0);
  signal n1133_o : std_logic_vector (8 downto 0);
  signal n1134_o : std_logic_vector (7 downto 0);
  signal n1135_o : std_logic_vector (16 downto 0);
  signal n1136_o : std_logic;
  signal gen0_cnotr5_n1137 : std_logic;
  signal gen0_cnotr5_n1138 : std_logic_vector (7 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (7 downto 0);
  signal n1143_o : std_logic_vector (8 downto 0);
  signal n1144_o : std_logic_vector (7 downto 0);
  signal n1145_o : std_logic;
  signal n1146_o : std_logic_vector (15 downto 0);
  signal n1147_o : std_logic_vector (16 downto 0);
  signal add2_n1148 : std_logic_vector (16 downto 0);
  signal add2_n1149 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1154_o : std_logic;
  signal n1155_o : std_logic;
  signal n1156_o : std_logic;
  signal n1157_o : std_logic;
  signal n1158_o : std_logic;
  signal cnotr6_n1159 : std_logic;
  signal cnotr6_n1160 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1165_o : std_logic;
  signal n1166_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1167 : std_logic;
  signal cnotr7_n1168 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1173_o : std_logic;
  signal alut1_n1174 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1177 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1180_o : std_logic_vector (26 downto 0);
  signal n1181_o : std_logic_vector (16 downto 0);
  signal n1182_o : std_logic_vector (17 downto 0);
  signal n1183_o : std_logic_vector (17 downto 0);
  signal n1184_o : std_logic_vector (17 downto 0);
  signal n1185_o : std_logic_vector (5 downto 0);
begin
  g <= n1180_o;
  a_out <= add2_n1149;
  c_out <= n1181_o;
  x_out <= add1_n1085;
  y_out <= addsub_n1095;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1083; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1182_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1183_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1104; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1084; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1111; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1184_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1185_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1174; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1160; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1148; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1177; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1128; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1147_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1082_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1083 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1084 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1085 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1082_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1092_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1093 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1094 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1095 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1092_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1102_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1103 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1104 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1102_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1109_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1110 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1111 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1109_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n1116_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n1117_o <= w (26 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n1118 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n1119 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_8 port map (
    ctrl => n1116_o,
    i => n1117_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n1124_o <= y (16 downto 8);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n1125_o <= y_4 (9);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n1126_o <= y_4 (17 downto 10);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n1127 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n1128 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_8 port map (
    ctrl => n1125_o,
    i => n1126_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n1133_o <= y_4 (8 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n1134_o <= y (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n1135_o <= n1133_o & n1134_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n1136_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n1137 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n1138 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_8 port map (
    ctrl => n1136_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n1143_o <= x_1 (16 downto 8);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n1144_o <= x_1 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n1145_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n1146_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n1147_o <= n1145_o & n1146_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n1148 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n1149 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n1154_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n1155_o <= not n1154_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n1156_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n1157_o <= not n1156_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n1158_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n1159 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n1160 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1158_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n1165_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n1166_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n1167 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n1168 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1165_o,
    i => n1166_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n1173_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n1174 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_8 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n1177 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_8 port map (
    i => c_3,
    o => alut2_o);
  n1180_o <= n1144_o & addsub_n1094 & cnotr7_n1167;
  n1181_o <= cnotr7_n1168 & n1173_o;
  n1182_o <= gen0_cnotr5_n1138 & gen0_cnotr5_n1137 & n1143_o;
  n1183_o <= gen0_cnotr3_n1119 & gen0_cnotr3_n1118 & n1124_o;
  n1184_o <= gen0_cnotr4_n1127 & n1135_o;
  n1185_o <= n1157_o & addsub_n1093 & cnotr6_n1159 & cnotr2_n1110 & cnotr1_n1103 & n1155_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_7 is
  port (
    w : in std_logic_vector (25 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (25 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_7;

architecture rtl of cordich_stage_16_7 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n972_o : std_logic_vector (17 downto 0);
  signal add1_n973 : std_logic_vector (17 downto 0);
  signal add1_n974 : std_logic_vector (17 downto 0);
  signal add1_n975 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n982_o : std_logic;
  signal addsub_n983 : std_logic;
  signal addsub_n984 : std_logic_vector (17 downto 0);
  signal addsub_n985 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n992_o : std_logic;
  signal cnotr1_n993 : std_logic;
  signal cnotr1_n994 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n999_o : std_logic;
  signal cnotr2_n1000 : std_logic;
  signal cnotr2_n1001 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1006_o : std_logic;
  signal n1007_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_n1008 : std_logic;
  signal gen0_cnotr3_n1009 : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (6 downto 0);
  signal n1014_o : std_logic_vector (9 downto 0);
  signal n1015_o : std_logic;
  signal n1016_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_n1017 : std_logic;
  signal gen0_cnotr4_n1018 : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (6 downto 0);
  signal n1023_o : std_logic_vector (9 downto 0);
  signal n1024_o : std_logic_vector (6 downto 0);
  signal n1025_o : std_logic_vector (16 downto 0);
  signal n1026_o : std_logic;
  signal gen0_cnotr5_n1027 : std_logic;
  signal gen0_cnotr5_n1028 : std_logic_vector (6 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (6 downto 0);
  signal n1033_o : std_logic_vector (9 downto 0);
  signal n1034_o : std_logic_vector (6 downto 0);
  signal n1035_o : std_logic;
  signal n1036_o : std_logic_vector (15 downto 0);
  signal n1037_o : std_logic_vector (16 downto 0);
  signal add2_n1038 : std_logic_vector (16 downto 0);
  signal add2_n1039 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1044_o : std_logic;
  signal n1045_o : std_logic;
  signal n1046_o : std_logic;
  signal n1047_o : std_logic;
  signal n1048_o : std_logic;
  signal cnotr6_n1049 : std_logic;
  signal cnotr6_n1050 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1055_o : std_logic;
  signal n1056_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1057 : std_logic;
  signal cnotr7_n1058 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1063_o : std_logic;
  signal alut1_n1064 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1067 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1070_o : std_logic_vector (25 downto 0);
  signal n1071_o : std_logic_vector (16 downto 0);
  signal n1072_o : std_logic_vector (17 downto 0);
  signal n1073_o : std_logic_vector (17 downto 0);
  signal n1074_o : std_logic_vector (17 downto 0);
  signal n1075_o : std_logic_vector (5 downto 0);
begin
  g <= n1070_o;
  a_out <= add2_n1039;
  c_out <= n1071_o;
  x_out <= add1_n975;
  y_out <= addsub_n985;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n973; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1072_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1073_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n994; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n974; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1001; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1074_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1075_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1064; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1050; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1038; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1067; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1018; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1037_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n972_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n973 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n974 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n975 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n972_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n982_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n983 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n984 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n985 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n982_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n992_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n993 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n994 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n992_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n999_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1000 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1001 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n999_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n1006_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n1007_o <= w (25 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n1008 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n1009 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_7 port map (
    ctrl => n1006_o,
    i => n1007_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n1014_o <= y (16 downto 7);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n1015_o <= y_4 (10);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n1016_o <= y_4 (17 downto 11);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n1017 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n1018 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_7 port map (
    ctrl => n1015_o,
    i => n1016_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n1023_o <= y_4 (9 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n1024_o <= y (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n1025_o <= n1023_o & n1024_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n1026_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n1027 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n1028 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_7 port map (
    ctrl => n1026_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n1033_o <= x_1 (16 downto 7);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n1034_o <= x_1 (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n1035_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n1036_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n1037_o <= n1035_o & n1036_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n1038 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n1039 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n1044_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n1045_o <= not n1044_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n1046_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n1047_o <= not n1046_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n1048_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n1049 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n1050 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1048_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n1055_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n1056_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n1057 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n1058 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1055_o,
    i => n1056_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n1063_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n1064 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_7 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n1067 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_7 port map (
    i => c_3,
    o => alut2_o);
  n1070_o <= n1034_o & addsub_n984 & cnotr7_n1057;
  n1071_o <= cnotr7_n1058 & n1063_o;
  n1072_o <= gen0_cnotr5_n1028 & gen0_cnotr5_n1027 & n1033_o;
  n1073_o <= gen0_cnotr3_n1009 & gen0_cnotr3_n1008 & n1014_o;
  n1074_o <= gen0_cnotr4_n1017 & n1025_o;
  n1075_o <= n1047_o & addsub_n983 & cnotr6_n1049 & cnotr2_n1000 & cnotr1_n993 & n1045_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_6 is
  port (
    w : in std_logic_vector (24 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (24 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_6;

architecture rtl of cordich_stage_16_6 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (5 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n862_o : std_logic_vector (17 downto 0);
  signal add1_n863 : std_logic_vector (17 downto 0);
  signal add1_n864 : std_logic_vector (17 downto 0);
  signal add1_n865 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n872_o : std_logic;
  signal addsub_n873 : std_logic;
  signal addsub_n874 : std_logic_vector (17 downto 0);
  signal addsub_n875 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n882_o : std_logic;
  signal cnotr1_n883 : std_logic;
  signal cnotr1_n884 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n889_o : std_logic;
  signal cnotr2_n890 : std_logic;
  signal cnotr2_n891 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n896_o : std_logic;
  signal n897_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_n898 : std_logic;
  signal gen0_cnotr3_n899 : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (5 downto 0);
  signal n904_o : std_logic_vector (10 downto 0);
  signal n905_o : std_logic;
  signal n906_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_n907 : std_logic;
  signal gen0_cnotr4_n908 : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (5 downto 0);
  signal n913_o : std_logic_vector (10 downto 0);
  signal n914_o : std_logic_vector (5 downto 0);
  signal n915_o : std_logic_vector (16 downto 0);
  signal n916_o : std_logic;
  signal gen0_cnotr5_n917 : std_logic;
  signal gen0_cnotr5_n918 : std_logic_vector (5 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (5 downto 0);
  signal n923_o : std_logic_vector (10 downto 0);
  signal n924_o : std_logic_vector (5 downto 0);
  signal n925_o : std_logic;
  signal n926_o : std_logic_vector (15 downto 0);
  signal n927_o : std_logic_vector (16 downto 0);
  signal add2_n928 : std_logic_vector (16 downto 0);
  signal add2_n929 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n934_o : std_logic;
  signal n935_o : std_logic;
  signal n936_o : std_logic;
  signal n937_o : std_logic;
  signal n938_o : std_logic;
  signal cnotr6_n939 : std_logic;
  signal cnotr6_n940 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n945_o : std_logic;
  signal n946_o : std_logic_vector (15 downto 0);
  signal cnotr7_n947 : std_logic;
  signal cnotr7_n948 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n953_o : std_logic;
  signal alut1_n954 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n957 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n960_o : std_logic_vector (24 downto 0);
  signal n961_o : std_logic_vector (16 downto 0);
  signal n962_o : std_logic_vector (17 downto 0);
  signal n963_o : std_logic_vector (17 downto 0);
  signal n964_o : std_logic_vector (17 downto 0);
  signal n965_o : std_logic_vector (5 downto 0);
begin
  g <= n960_o;
  a_out <= add2_n929;
  c_out <= n961_o;
  x_out <= add1_n865;
  y_out <= addsub_n875;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n863; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n962_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n963_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n884; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n864; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n891; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n964_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n965_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n954; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n940; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n928; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n957; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n908; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n927_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n862_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n863 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n864 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n865 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n862_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n872_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n873 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n874 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n875 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n872_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n882_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n883 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n884 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n882_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n889_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n890 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n891 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n889_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n896_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n897_o <= w (24 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n898 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n899 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_6 port map (
    ctrl => n896_o,
    i => n897_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n904_o <= y (16 downto 6);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n905_o <= y_4 (11);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n906_o <= y_4 (17 downto 12);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n907 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n908 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_6 port map (
    ctrl => n905_o,
    i => n906_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n913_o <= y_4 (10 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n914_o <= y (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n915_o <= n913_o & n914_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n916_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n917 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n918 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_6 port map (
    ctrl => n916_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n923_o <= x_1 (16 downto 6);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n924_o <= x_1 (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n925_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n926_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n927_o <= n925_o & n926_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n928 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n929 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n934_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n935_o <= not n934_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n936_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n937_o <= not n936_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n938_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n939 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n940 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n938_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n945_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n946_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n947 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n948 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n945_o,
    i => n946_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n953_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n954 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_6 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n957 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_6 port map (
    i => c_3,
    o => alut2_o);
  n960_o <= n924_o & addsub_n874 & cnotr7_n947;
  n961_o <= cnotr7_n948 & n953_o;
  n962_o <= gen0_cnotr5_n918 & gen0_cnotr5_n917 & n923_o;
  n963_o <= gen0_cnotr3_n899 & gen0_cnotr3_n898 & n904_o;
  n964_o <= gen0_cnotr4_n907 & n915_o;
  n965_o <= n937_o & addsub_n873 & cnotr6_n939 & cnotr2_n890 & cnotr1_n883 & n935_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_5 is
  port (
    w : in std_logic_vector (23 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (23 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_5;

architecture rtl of cordich_stage_16_5 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n752_o : std_logic_vector (17 downto 0);
  signal add1_n753 : std_logic_vector (17 downto 0);
  signal add1_n754 : std_logic_vector (17 downto 0);
  signal add1_n755 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n762_o : std_logic;
  signal addsub_n763 : std_logic;
  signal addsub_n764 : std_logic_vector (17 downto 0);
  signal addsub_n765 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n772_o : std_logic;
  signal cnotr1_n773 : std_logic;
  signal cnotr1_n774 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n779_o : std_logic;
  signal cnotr2_n780 : std_logic;
  signal cnotr2_n781 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n786_o : std_logic;
  signal n787_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n788 : std_logic;
  signal gen0_cnotr3_n789 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n794_o : std_logic_vector (11 downto 0);
  signal n795_o : std_logic;
  signal n796_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n797 : std_logic;
  signal gen0_cnotr4_n798 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n803_o : std_logic_vector (11 downto 0);
  signal n804_o : std_logic_vector (4 downto 0);
  signal n805_o : std_logic_vector (16 downto 0);
  signal n806_o : std_logic;
  signal gen0_cnotr5_n807 : std_logic;
  signal gen0_cnotr5_n808 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n813_o : std_logic_vector (11 downto 0);
  signal n814_o : std_logic_vector (4 downto 0);
  signal n815_o : std_logic;
  signal n816_o : std_logic_vector (15 downto 0);
  signal n817_o : std_logic_vector (16 downto 0);
  signal add2_n818 : std_logic_vector (16 downto 0);
  signal add2_n819 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n824_o : std_logic;
  signal n825_o : std_logic;
  signal n826_o : std_logic;
  signal n827_o : std_logic;
  signal n828_o : std_logic;
  signal cnotr6_n829 : std_logic;
  signal cnotr6_n830 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n835_o : std_logic;
  signal n836_o : std_logic_vector (15 downto 0);
  signal cnotr7_n837 : std_logic;
  signal cnotr7_n838 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n843_o : std_logic;
  signal alut1_n844 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n847 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n850_o : std_logic_vector (23 downto 0);
  signal n851_o : std_logic_vector (16 downto 0);
  signal n852_o : std_logic_vector (17 downto 0);
  signal n853_o : std_logic_vector (17 downto 0);
  signal n854_o : std_logic_vector (17 downto 0);
  signal n855_o : std_logic_vector (5 downto 0);
begin
  g <= n850_o;
  a_out <= add2_n819;
  c_out <= n851_o;
  x_out <= add1_n755;
  y_out <= addsub_n765;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n753; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n852_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n853_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n774; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n754; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n781; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n854_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n855_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n844; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n830; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n818; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n847; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n798; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n817_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n752_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n753 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n754 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n755 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n752_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n762_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n763 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n764 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n765 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n762_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n772_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n773 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n774 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n772_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n779_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n780 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n781 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n779_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n786_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n787_o <= w (23 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n788 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n789 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n786_o,
    i => n787_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n794_o <= y (16 downto 5);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n795_o <= y_4 (12);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n796_o <= y_4 (17 downto 13);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n797 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n798 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n795_o,
    i => n796_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n803_o <= y_4 (11 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n804_o <= y (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n805_o <= n803_o & n804_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n806_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n807 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n808 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n806_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n813_o <= x_1 (16 downto 5);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n814_o <= x_1 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n815_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n816_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n817_o <= n815_o & n816_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n818 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n819 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n824_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n825_o <= not n824_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n826_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n827_o <= not n826_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n828_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n829 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n830 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n828_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n835_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n836_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n837 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n838 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n835_o,
    i => n836_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n843_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n844 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n847 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_5 port map (
    i => c_3,
    o => alut2_o);
  n850_o <= n814_o & addsub_n764 & cnotr7_n837;
  n851_o <= cnotr7_n838 & n843_o;
  n852_o <= gen0_cnotr5_n808 & gen0_cnotr5_n807 & n813_o;
  n853_o <= gen0_cnotr3_n789 & gen0_cnotr3_n788 & n794_o;
  n854_o <= gen0_cnotr4_n797 & n805_o;
  n855_o <= n827_o & addsub_n763 & cnotr6_n829 & cnotr2_n780 & cnotr1_n773 & n825_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_4 is
  port (
    w : in std_logic_vector (22 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (22 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_4;

architecture rtl of cordich_stage_16_4 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n642_o : std_logic_vector (17 downto 0);
  signal add1_n643 : std_logic_vector (17 downto 0);
  signal add1_n644 : std_logic_vector (17 downto 0);
  signal add1_n645 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n652_o : std_logic;
  signal addsub_n653 : std_logic;
  signal addsub_n654 : std_logic_vector (17 downto 0);
  signal addsub_n655 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n662_o : std_logic;
  signal cnotr1_n663 : std_logic;
  signal cnotr1_n664 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n669_o : std_logic;
  signal cnotr2_n670 : std_logic;
  signal cnotr2_n671 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n676_o : std_logic;
  signal n677_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n678 : std_logic;
  signal gen0_cnotr3_n679 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n684_o : std_logic_vector (12 downto 0);
  signal n685_o : std_logic;
  signal n686_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n687 : std_logic;
  signal gen0_cnotr4_n688 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n693_o : std_logic_vector (12 downto 0);
  signal n694_o : std_logic_vector (3 downto 0);
  signal n695_o : std_logic_vector (16 downto 0);
  signal n696_o : std_logic;
  signal gen0_cnotr5_n697 : std_logic;
  signal gen0_cnotr5_n698 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n703_o : std_logic_vector (12 downto 0);
  signal n704_o : std_logic_vector (3 downto 0);
  signal n705_o : std_logic;
  signal n706_o : std_logic_vector (15 downto 0);
  signal n707_o : std_logic_vector (16 downto 0);
  signal add2_n708 : std_logic_vector (16 downto 0);
  signal add2_n709 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n714_o : std_logic;
  signal n715_o : std_logic;
  signal n716_o : std_logic;
  signal n717_o : std_logic;
  signal n718_o : std_logic;
  signal cnotr6_n719 : std_logic;
  signal cnotr6_n720 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n725_o : std_logic;
  signal n726_o : std_logic_vector (15 downto 0);
  signal cnotr7_n727 : std_logic;
  signal cnotr7_n728 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n733_o : std_logic;
  signal alut1_n734 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n737 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n740_o : std_logic_vector (22 downto 0);
  signal n741_o : std_logic_vector (16 downto 0);
  signal n742_o : std_logic_vector (17 downto 0);
  signal n743_o : std_logic_vector (17 downto 0);
  signal n744_o : std_logic_vector (17 downto 0);
  signal n745_o : std_logic_vector (5 downto 0);
begin
  g <= n740_o;
  a_out <= add2_n709;
  c_out <= n741_o;
  x_out <= add1_n645;
  y_out <= addsub_n655;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n643; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n742_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n743_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n664; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n644; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n671; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n744_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n745_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n734; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n720; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n708; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n737; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n688; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n707_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n642_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n643 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n644 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n645 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n642_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n652_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n653 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n654 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n655 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n652_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n662_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n663 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n664 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n662_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n669_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n670 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n671 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n669_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n676_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n677_o <= w (22 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n678 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n679 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n676_o,
    i => n677_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n684_o <= y (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n685_o <= y_4 (13);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n686_o <= y_4 (17 downto 14);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n687 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n688 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n685_o,
    i => n686_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n693_o <= y_4 (12 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n694_o <= y (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n695_o <= n693_o & n694_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n696_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n697 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n698 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n696_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n703_o <= x_1 (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n704_o <= x_1 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n705_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n706_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n707_o <= n705_o & n706_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n708 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n709 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n714_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n715_o <= not n714_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n716_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n717_o <= not n716_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n718_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n719 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n720 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n718_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n725_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n726_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n727 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n728 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n725_o,
    i => n726_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n733_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n734 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n737 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_4 port map (
    i => c_3,
    o => alut2_o);
  n740_o <= n704_o & addsub_n654 & cnotr7_n727;
  n741_o <= cnotr7_n728 & n733_o;
  n742_o <= gen0_cnotr5_n698 & gen0_cnotr5_n697 & n703_o;
  n743_o <= gen0_cnotr3_n679 & gen0_cnotr3_n678 & n684_o;
  n744_o <= gen0_cnotr4_n687 & n695_o;
  n745_o <= n717_o & addsub_n653 & cnotr6_n719 & cnotr2_n670 & cnotr1_n663 & n715_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_3 is
  port (
    w : in std_logic_vector (21 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (21 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_3;

architecture rtl of cordich_stage_16_3 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n532_o : std_logic_vector (17 downto 0);
  signal add1_n533 : std_logic_vector (17 downto 0);
  signal add1_n534 : std_logic_vector (17 downto 0);
  signal add1_n535 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n542_o : std_logic;
  signal addsub_n543 : std_logic;
  signal addsub_n544 : std_logic_vector (17 downto 0);
  signal addsub_n545 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n552_o : std_logic;
  signal cnotr1_n553 : std_logic;
  signal cnotr1_n554 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n559_o : std_logic;
  signal cnotr2_n560 : std_logic;
  signal cnotr2_n561 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n566_o : std_logic;
  signal n567_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n568 : std_logic;
  signal gen0_cnotr3_n569 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n574_o : std_logic_vector (13 downto 0);
  signal n575_o : std_logic;
  signal n576_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n577 : std_logic;
  signal gen0_cnotr4_n578 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n583_o : std_logic_vector (13 downto 0);
  signal n584_o : std_logic_vector (2 downto 0);
  signal n585_o : std_logic_vector (16 downto 0);
  signal n586_o : std_logic;
  signal gen0_cnotr5_n587 : std_logic;
  signal gen0_cnotr5_n588 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n593_o : std_logic_vector (13 downto 0);
  signal n594_o : std_logic_vector (2 downto 0);
  signal n595_o : std_logic;
  signal n596_o : std_logic_vector (15 downto 0);
  signal n597_o : std_logic_vector (16 downto 0);
  signal add2_n598 : std_logic_vector (16 downto 0);
  signal add2_n599 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n604_o : std_logic;
  signal n605_o : std_logic;
  signal n606_o : std_logic;
  signal n607_o : std_logic;
  signal n608_o : std_logic;
  signal cnotr6_n609 : std_logic;
  signal cnotr6_n610 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n615_o : std_logic;
  signal n616_o : std_logic_vector (15 downto 0);
  signal cnotr7_n617 : std_logic;
  signal cnotr7_n618 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n623_o : std_logic;
  signal alut1_n624 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n627 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n630_o : std_logic_vector (21 downto 0);
  signal n631_o : std_logic_vector (16 downto 0);
  signal n632_o : std_logic_vector (17 downto 0);
  signal n633_o : std_logic_vector (17 downto 0);
  signal n634_o : std_logic_vector (17 downto 0);
  signal n635_o : std_logic_vector (5 downto 0);
begin
  g <= n630_o;
  a_out <= add2_n599;
  c_out <= n631_o;
  x_out <= add1_n535;
  y_out <= addsub_n545;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n533; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n632_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n633_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n554; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n534; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n561; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n634_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n635_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n624; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n610; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n598; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n627; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n578; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n597_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n532_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n533 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n534 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n535 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n532_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n542_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n543 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n544 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n545 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n542_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n552_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n553 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n554 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n552_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n559_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n560 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n561 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n559_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n566_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n567_o <= w (21 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n568 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n569 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n566_o,
    i => n567_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n574_o <= y (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n575_o <= y_4 (14);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n576_o <= y_4 (17 downto 15);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n577 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n578 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n575_o,
    i => n576_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n583_o <= y_4 (13 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n584_o <= y (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n585_o <= n583_o & n584_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n586_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n587 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n588 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n586_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n593_o <= x_1 (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n594_o <= x_1 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n595_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n596_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n597_o <= n595_o & n596_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n598 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n599 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n604_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n605_o <= not n604_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n606_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n607_o <= not n606_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n608_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n609 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n610 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n608_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n615_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n616_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n617 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n618 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n615_o,
    i => n616_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n623_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n624 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n627 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_3 port map (
    i => c_3,
    o => alut2_o);
  n630_o <= n594_o & addsub_n544 & cnotr7_n617;
  n631_o <= cnotr7_n618 & n623_o;
  n632_o <= gen0_cnotr5_n588 & gen0_cnotr5_n587 & n593_o;
  n633_o <= gen0_cnotr3_n569 & gen0_cnotr3_n568 & n574_o;
  n634_o <= gen0_cnotr4_n577 & n585_o;
  n635_o <= n607_o & addsub_n543 & cnotr6_n609 & cnotr2_n560 & cnotr1_n553 & n605_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_2 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_2;

architecture rtl of cordich_stage_16_2 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n422_o : std_logic_vector (17 downto 0);
  signal add1_n423 : std_logic_vector (17 downto 0);
  signal add1_n424 : std_logic_vector (17 downto 0);
  signal add1_n425 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n432_o : std_logic;
  signal addsub_n433 : std_logic;
  signal addsub_n434 : std_logic_vector (17 downto 0);
  signal addsub_n435 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n442_o : std_logic;
  signal cnotr1_n443 : std_logic;
  signal cnotr1_n444 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n449_o : std_logic;
  signal cnotr2_n450 : std_logic;
  signal cnotr2_n451 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n456_o : std_logic;
  signal n457_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n458 : std_logic;
  signal gen0_cnotr3_n459 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n464_o : std_logic_vector (14 downto 0);
  signal n465_o : std_logic;
  signal n466_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n467 : std_logic;
  signal gen0_cnotr4_n468 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n473_o : std_logic_vector (14 downto 0);
  signal n474_o : std_logic_vector (1 downto 0);
  signal n475_o : std_logic_vector (16 downto 0);
  signal n476_o : std_logic;
  signal gen0_cnotr5_n477 : std_logic;
  signal gen0_cnotr5_n478 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n483_o : std_logic_vector (14 downto 0);
  signal n484_o : std_logic_vector (1 downto 0);
  signal n485_o : std_logic;
  signal n486_o : std_logic_vector (15 downto 0);
  signal n487_o : std_logic_vector (16 downto 0);
  signal add2_n488 : std_logic_vector (16 downto 0);
  signal add2_n489 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n494_o : std_logic;
  signal n495_o : std_logic;
  signal n496_o : std_logic;
  signal n497_o : std_logic;
  signal n498_o : std_logic;
  signal cnotr6_n499 : std_logic;
  signal cnotr6_n500 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n505_o : std_logic;
  signal n506_o : std_logic_vector (15 downto 0);
  signal cnotr7_n507 : std_logic;
  signal cnotr7_n508 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n513_o : std_logic;
  signal alut1_n514 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n517 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n520_o : std_logic_vector (20 downto 0);
  signal n521_o : std_logic_vector (16 downto 0);
  signal n522_o : std_logic_vector (17 downto 0);
  signal n523_o : std_logic_vector (17 downto 0);
  signal n524_o : std_logic_vector (17 downto 0);
  signal n525_o : std_logic_vector (5 downto 0);
begin
  g <= n520_o;
  a_out <= add2_n489;
  c_out <= n521_o;
  x_out <= add1_n425;
  y_out <= addsub_n435;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n423; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n522_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n523_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n444; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n424; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n451; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n524_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n525_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n514; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n500; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n488; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n517; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n468; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n487_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n422_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n423 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n424 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n425 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n422_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n432_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n433 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n434 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n435 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n432_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n442_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n443 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n444 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n442_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n449_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n450 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n451 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n449_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n456_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n457_o <= w (20 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n458 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n459 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n456_o,
    i => n457_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n464_o <= y (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n465_o <= y_4 (15);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n466_o <= y_4 (17 downto 16);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n467 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n468 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n465_o,
    i => n466_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n473_o <= y_4 (14 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n474_o <= y (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n475_o <= n473_o & n474_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n476_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n477 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n478 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n476_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n483_o <= x_1 (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n484_o <= x_1 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n485_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n486_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n487_o <= n485_o & n486_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n488 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n489 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n494_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n495_o <= not n494_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n496_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n497_o <= not n496_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n498_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n499 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n500 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n498_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n505_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n506_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n507 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n508 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n505_o,
    i => n506_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n513_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n514 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n517 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_2 port map (
    i => c_3,
    o => alut2_o);
  n520_o <= n484_o & addsub_n434 & cnotr7_n507;
  n521_o <= cnotr7_n508 & n513_o;
  n522_o <= gen0_cnotr5_n478 & gen0_cnotr5_n477 & n483_o;
  n523_o <= gen0_cnotr3_n459 & gen0_cnotr3_n458 & n464_o;
  n524_o <= gen0_cnotr4_n467 & n475_o;
  n525_o <= n497_o & addsub_n433 & cnotr6_n499 & cnotr2_n450 & cnotr1_n443 & n495_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_1 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_1;

architecture rtl of cordich_stage_16_1 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n312_o : std_logic_vector (17 downto 0);
  signal add1_n313 : std_logic_vector (17 downto 0);
  signal add1_n314 : std_logic_vector (17 downto 0);
  signal add1_n315 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n322_o : std_logic;
  signal addsub_n323 : std_logic;
  signal addsub_n324 : std_logic_vector (17 downto 0);
  signal addsub_n325 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n332_o : std_logic;
  signal cnotr1_n333 : std_logic;
  signal cnotr1_n334 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n339_o : std_logic;
  signal cnotr2_n340 : std_logic;
  signal cnotr2_n341 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n346_o : std_logic;
  signal n347_o : std_logic;
  signal gen0_cnotr3_n348 : std_logic;
  signal gen0_cnotr3_n349 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n354_o : std_logic_vector (15 downto 0);
  signal n355_o : std_logic;
  signal n356_o : std_logic;
  signal gen0_cnotr4_n357 : std_logic;
  signal gen0_cnotr4_n358 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n363_o : std_logic_vector (15 downto 0);
  signal n364_o : std_logic;
  signal n365_o : std_logic_vector (16 downto 0);
  signal n366_o : std_logic;
  signal gen0_cnotr5_n367 : std_logic;
  signal gen0_cnotr5_n368 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n373_o : std_logic_vector (15 downto 0);
  signal n374_o : std_logic;
  signal n375_o : std_logic;
  signal n376_o : std_logic_vector (15 downto 0);
  signal n377_o : std_logic_vector (16 downto 0);
  signal add2_n378 : std_logic_vector (16 downto 0);
  signal add2_n379 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n384_o : std_logic;
  signal n385_o : std_logic;
  signal n386_o : std_logic;
  signal n387_o : std_logic;
  signal n388_o : std_logic;
  signal cnotr6_n389 : std_logic;
  signal cnotr6_n390 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n395_o : std_logic;
  signal n396_o : std_logic_vector (15 downto 0);
  signal cnotr7_n397 : std_logic;
  signal cnotr7_n398 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n403_o : std_logic;
  signal alut1_n404 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n407 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n410_o : std_logic_vector (19 downto 0);
  signal n411_o : std_logic_vector (16 downto 0);
  signal n412_o : std_logic_vector (17 downto 0);
  signal n413_o : std_logic_vector (17 downto 0);
  signal n414_o : std_logic_vector (17 downto 0);
  signal n415_o : std_logic_vector (5 downto 0);
begin
  g <= n410_o;
  a_out <= add2_n379;
  c_out <= n411_o;
  x_out <= add1_n315;
  y_out <= addsub_n325;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n313; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n412_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n413_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n334; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n314; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n341; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n414_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n415_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n404; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n390; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n378; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n407; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n358; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n377_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n312_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n313 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n314 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n315 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n312_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n322_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n323 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n324 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n325 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n322_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n332_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n333 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n334 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n332_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n339_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n340 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n341 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n339_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n346_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n347_o <= w (19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n348 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n349 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n346_o,
    i => n347_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n354_o <= y (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n355_o <= y_4 (16);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n356_o <= y_4 (17);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n357 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n358 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n355_o,
    i => n356_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n363_o <= y_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n364_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n365_o <= n363_o & n364_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n366_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n367 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n368 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n366_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n373_o <= x_1 (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n374_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n375_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n376_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n377_o <= n375_o & n376_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n378 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n379 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n384_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n385_o <= not n384_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n386_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n387_o <= not n386_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n388_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n389 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n390 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n388_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n395_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n396_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n397 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n398 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n395_o,
    i => n396_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n403_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n404 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n407 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_1 port map (
    i => c_3,
    o => alut2_o);
  n410_o <= n374_o & addsub_n324 & cnotr7_n397;
  n411_o <= cnotr7_n398 & n403_o;
  n412_o <= gen0_cnotr5_n368 & gen0_cnotr5_n367 & n373_o;
  n413_o <= gen0_cnotr3_n349 & gen0_cnotr3_n348 & n354_o;
  n414_o <= gen0_cnotr4_n357 & n365_o;
  n415_o <= n387_o & addsub_n323 & cnotr6_n389 & cnotr2_n340 & cnotr1_n333 & n385_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_17_13 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity inith_lookup_17_13;

architecture rtl of inith_lookup_17_13 is
  signal n282_o : std_logic;
  signal n283_o : std_logic;
  signal n284_o : std_logic;
  signal n285_o : std_logic;
  signal n286_o : std_logic;
  signal n287_o : std_logic;
  signal n288_o : std_logic;
  signal n289_o : std_logic;
  signal n290_o : std_logic;
  signal n291_o : std_logic;
  signal n292_o : std_logic;
  signal n293_o : std_logic;
  signal n294_o : std_logic;
  signal n295_o : std_logic;
  signal n296_o : std_logic;
  signal n297_o : std_logic;
  signal n298_o : std_logic;
  signal n299_o : std_logic;
  signal n300_o : std_logic;
  signal n301_o : std_logic;
  signal n302_o : std_logic;
  signal n303_o : std_logic;
  signal n304_o : std_logic;
  signal n305_o : std_logic;
  signal n306_o : std_logic_vector (16 downto 0);
begin
  o <= n306_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n282_o <= i (16);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n283_o <= not n282_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n284_o <= i (15);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n285_o <= i (14);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n286_o <= i (13);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n287_o <= not n286_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n288_o <= i (12);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n289_o <= not n288_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n290_o <= i (11);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n291_o <= i (10);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n292_o <= not n291_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n293_o <= i (9);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n294_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n295_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n296_o <= not n295_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n297_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n298_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n299_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n300_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n301_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n302_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n303_o <= not n302_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n304_o <= i (0);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n305_o <= not n304_o;
  n306_o <= n283_o & n284_o & n285_o & n287_o & n289_o & n290_o & n292_o & n293_o & n294_o & n296_o & n297_o & n298_o & n299_o & n300_o & n301_o & n303_o & n305_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (357 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (16 downto 0);
  signal wrap_X: std_logic_vector (17 downto 0);
  signal wrap_Y: std_logic_vector (17 downto 0);
  signal wrap_G: std_logic_vector (357 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (16 downto 0);
  signal wrap_X_OUT: std_logic_vector (17 downto 0);
  signal wrap_Y_OUT: std_logic_vector (17 downto 0);
  signal cs : std_logic_vector (237 downto 0);
  signal as : std_logic_vector (237 downto 0);
  signal xs : std_logic_vector (251 downto 0);
  signal ys : std_logic_vector (251 downto 0);
  signal n5_o : std_logic_vector (16 downto 0);
  signal initx_n6 : std_logic_vector (16 downto 0);
  signal initx_o : std_logic_vector (16 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (16 downto 0);
  signal n11_o : std_logic_vector (16 downto 0);
  signal n12_o : std_logic_vector (16 downto 0);
  signal n13_o : std_logic_vector (17 downto 0);
  signal n14_o : std_logic_vector (17 downto 0);
  signal n15_o : std_logic_vector (19 downto 0);
  signal n16_o : std_logic_vector (16 downto 0);
  signal n17_o : std_logic_vector (16 downto 0);
  signal n18_o : std_logic_vector (17 downto 0);
  signal n19_o : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n20 : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_n21 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n22 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n23 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n24 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (17 downto 0);
  signal n35_o : std_logic_vector (20 downto 0);
  signal n36_o : std_logic_vector (16 downto 0);
  signal n37_o : std_logic_vector (16 downto 0);
  signal n38_o : std_logic_vector (17 downto 0);
  signal n39_o : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n40 : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_n41 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n42 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n43 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n44 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (17 downto 0);
  signal n55_o : std_logic_vector (21 downto 0);
  signal n56_o : std_logic_vector (16 downto 0);
  signal n57_o : std_logic_vector (16 downto 0);
  signal n58_o : std_logic_vector (17 downto 0);
  signal n59_o : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n60 : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_n61 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n62 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n63 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n64 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (17 downto 0);
  signal n75_o : std_logic_vector (22 downto 0);
  signal n76_o : std_logic_vector (16 downto 0);
  signal n77_o : std_logic_vector (16 downto 0);
  signal n78_o : std_logic_vector (17 downto 0);
  signal n79_o : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n80 : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_n81 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n82 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n83 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n84 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (17 downto 0);
  signal n95_o : std_logic_vector (22 downto 0);
  signal n96_o : std_logic_vector (16 downto 0);
  signal n97_o : std_logic_vector (16 downto 0);
  signal n98_o : std_logic_vector (17 downto 0);
  signal n99_o : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n100 : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_n101 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n102 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n103 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n104 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (17 downto 0);
  signal n115_o : std_logic_vector (23 downto 0);
  signal n116_o : std_logic_vector (16 downto 0);
  signal n117_o : std_logic_vector (16 downto 0);
  signal n118_o : std_logic_vector (17 downto 0);
  signal n119_o : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_n120 : std_logic_vector (23 downto 0);
  signal gen1_n5_stagex_n121 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n122 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n123 : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_n124 : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (23 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (17 downto 0);
  signal n135_o : std_logic_vector (24 downto 0);
  signal n136_o : std_logic_vector (16 downto 0);
  signal n137_o : std_logic_vector (16 downto 0);
  signal n138_o : std_logic_vector (17 downto 0);
  signal n139_o : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_n140 : std_logic_vector (24 downto 0);
  signal gen1_n6_stagex_n141 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n142 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n143 : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_n144 : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_g : std_logic_vector (24 downto 0);
  signal gen1_n6_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_y_out : std_logic_vector (17 downto 0);
  signal n155_o : std_logic_vector (25 downto 0);
  signal n156_o : std_logic_vector (16 downto 0);
  signal n157_o : std_logic_vector (16 downto 0);
  signal n158_o : std_logic_vector (17 downto 0);
  signal n159_o : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_n160 : std_logic_vector (25 downto 0);
  signal gen1_n7_stagex_n161 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n162 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n163 : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_n164 : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_g : std_logic_vector (25 downto 0);
  signal gen1_n7_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_y_out : std_logic_vector (17 downto 0);
  signal n175_o : std_logic_vector (26 downto 0);
  signal n176_o : std_logic_vector (16 downto 0);
  signal n177_o : std_logic_vector (16 downto 0);
  signal n178_o : std_logic_vector (17 downto 0);
  signal n179_o : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_n180 : std_logic_vector (26 downto 0);
  signal gen1_n8_stagex_n181 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n182 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n183 : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_n184 : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_g : std_logic_vector (26 downto 0);
  signal gen1_n8_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_y_out : std_logic_vector (17 downto 0);
  signal n195_o : std_logic_vector (27 downto 0);
  signal n196_o : std_logic_vector (16 downto 0);
  signal n197_o : std_logic_vector (16 downto 0);
  signal n198_o : std_logic_vector (17 downto 0);
  signal n199_o : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_n200 : std_logic_vector (27 downto 0);
  signal gen1_n9_stagex_n201 : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_n202 : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_n203 : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_n204 : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_g : std_logic_vector (27 downto 0);
  signal gen1_n9_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_y_out : std_logic_vector (17 downto 0);
  signal n215_o : std_logic_vector (28 downto 0);
  signal n216_o : std_logic_vector (16 downto 0);
  signal n217_o : std_logic_vector (16 downto 0);
  signal n218_o : std_logic_vector (17 downto 0);
  signal n219_o : std_logic_vector (17 downto 0);
  signal gen1_n10_stagex_n220 : std_logic_vector (28 downto 0);
  signal gen1_n10_stagex_n221 : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_n222 : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_n223 : std_logic_vector (17 downto 0);
  signal gen1_n10_stagex_n224 : std_logic_vector (17 downto 0);
  signal gen1_n10_stagex_g : std_logic_vector (28 downto 0);
  signal gen1_n10_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n10_stagex_y_out : std_logic_vector (17 downto 0);
  signal n235_o : std_logic_vector (29 downto 0);
  signal n236_o : std_logic_vector (16 downto 0);
  signal n237_o : std_logic_vector (16 downto 0);
  signal n238_o : std_logic_vector (17 downto 0);
  signal n239_o : std_logic_vector (17 downto 0);
  signal gen1_n11_stagex_n240 : std_logic_vector (29 downto 0);
  signal gen1_n11_stagex_n241 : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_n242 : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_n243 : std_logic_vector (17 downto 0);
  signal gen1_n11_stagex_n244 : std_logic_vector (17 downto 0);
  signal gen1_n11_stagex_g : std_logic_vector (29 downto 0);
  signal gen1_n11_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n11_stagex_y_out : std_logic_vector (17 downto 0);
  signal n255_o : std_logic_vector (30 downto 0);
  signal n256_o : std_logic_vector (16 downto 0);
  signal n257_o : std_logic_vector (16 downto 0);
  signal n258_o : std_logic_vector (17 downto 0);
  signal n259_o : std_logic_vector (17 downto 0);
  signal gen1_n12_stagex_n260 : std_logic_vector (30 downto 0);
  signal gen1_n12_stagex_n261 : std_logic_vector (16 downto 0);
  signal gen1_n12_stagex_n262 : std_logic_vector (16 downto 0);
  signal gen1_n12_stagex_n263 : std_logic_vector (17 downto 0);
  signal gen1_n12_stagex_n264 : std_logic_vector (17 downto 0);
  signal gen1_n12_stagex_g : std_logic_vector (30 downto 0);
  signal gen1_n12_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n12_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n12_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n12_stagex_y_out : std_logic_vector (17 downto 0);
  signal n276_o : std_logic_vector (357 downto 0);
  signal n277_o : std_logic_vector (237 downto 0);
  signal n278_o : std_logic_vector (237 downto 0);
  signal n279_o : std_logic_vector (251 downto 0);
  signal n280_o : std_logic_vector (251 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n276_o;
  wrap_A_OUT <= n11_o;
  wrap_C_OUT <= n12_o;
  wrap_X_OUT <= n13_o;
  wrap_Y_OUT <= n14_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n277_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n278_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n279_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n280_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (16 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_17_13 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (17);
  -- vhdl_source/cordich.vhdl:108:17
  n10_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:109:19
  n11_o <= as (237 downto 221);
  -- vhdl_source/cordich.vhdl:110:19
  n12_o <= cs (237 downto 221);
  -- vhdl_source/cordich.vhdl:111:19
  n13_o <= xs (251 downto 234);
  -- vhdl_source/cordich.vhdl:112:19
  n14_o <= ys (251 downto 234);
  -- vhdl_source/cordich.vhdl:117:71
  n15_o <= wrap_W (19 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n16_o <= as (16 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n17_o <= cs (16 downto 0);
  -- vhdl_source/cordich.vhdl:119:71
  n18_o <= xs (17 downto 0);
  -- vhdl_source/cordich.vhdl:119:83
  n19_o <= ys (17 downto 0);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n0_stagex_n20 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n21 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n22 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n0_stagex_n23 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n0_stagex_n24 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n0_stagex : entity work.cordich_stage_16_1 port map (
    w => n15_o,
    a => n16_o,
    c => n17_o,
    x => n18_o,
    y => n19_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n35_o <= wrap_W (40 downto 20);
  -- vhdl_source/cordich.vhdl:118:71
  n36_o <= as (33 downto 17);
  -- vhdl_source/cordich.vhdl:118:83
  n37_o <= cs (33 downto 17);
  -- vhdl_source/cordich.vhdl:119:71
  n38_o <= xs (35 downto 18);
  -- vhdl_source/cordich.vhdl:119:83
  n39_o <= ys (35 downto 18);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n1_stagex_n40 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n1_stagex_n41 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n1_stagex_n42 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n1_stagex_n43 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n1_stagex_n44 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n1_stagex : entity work.cordich_stage_16_2 port map (
    w => n35_o,
    a => n36_o,
    c => n37_o,
    x => n38_o,
    y => n39_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n55_o <= wrap_W (62 downto 41);
  -- vhdl_source/cordich.vhdl:118:71
  n56_o <= as (50 downto 34);
  -- vhdl_source/cordich.vhdl:118:83
  n57_o <= cs (50 downto 34);
  -- vhdl_source/cordich.vhdl:119:71
  n58_o <= xs (53 downto 36);
  -- vhdl_source/cordich.vhdl:119:83
  n59_o <= ys (53 downto 36);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n2_stagex_n60 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n2_stagex_n61 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n2_stagex_n62 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n2_stagex_n63 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n2_stagex_n64 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n2_stagex : entity work.cordich_stage_16_3 port map (
    w => n55_o,
    a => n56_o,
    c => n57_o,
    x => n58_o,
    y => n59_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n75_o <= wrap_W (85 downto 63);
  -- vhdl_source/cordich.vhdl:118:71
  n76_o <= as (67 downto 51);
  -- vhdl_source/cordich.vhdl:118:83
  n77_o <= cs (67 downto 51);
  -- vhdl_source/cordich.vhdl:119:71
  n78_o <= xs (71 downto 54);
  -- vhdl_source/cordich.vhdl:119:83
  n79_o <= ys (71 downto 54);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n3_stagex_n80 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n3_stagex_n81 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n3_stagex_n82 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n3_stagex_n83 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n3_stagex_n84 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n3_stagex : entity work.cordich_stage_16_4 port map (
    w => n75_o,
    a => n76_o,
    c => n77_o,
    x => n78_o,
    y => n79_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n95_o <= wrap_W (108 downto 86);
  -- vhdl_source/cordich.vhdl:118:71
  n96_o <= as (84 downto 68);
  -- vhdl_source/cordich.vhdl:118:83
  n97_o <= cs (84 downto 68);
  -- vhdl_source/cordich.vhdl:119:71
  n98_o <= xs (89 downto 72);
  -- vhdl_source/cordich.vhdl:119:83
  n99_o <= ys (89 downto 72);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n4_stagex_n100 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n4_stagex_n101 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n4_stagex_n102 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n4_stagex_n103 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n4_stagex_n104 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n4_stagex : entity work.cordich_stage_16_4 port map (
    w => n95_o,
    a => n96_o,
    c => n97_o,
    x => n98_o,
    y => n99_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n115_o <= wrap_W (132 downto 109);
  -- vhdl_source/cordich.vhdl:118:71
  n116_o <= as (101 downto 85);
  -- vhdl_source/cordich.vhdl:118:83
  n117_o <= cs (101 downto 85);
  -- vhdl_source/cordich.vhdl:119:71
  n118_o <= xs (107 downto 90);
  -- vhdl_source/cordich.vhdl:119:83
  n119_o <= ys (107 downto 90);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n5_stagex_n120 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n5_stagex_n121 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n5_stagex_n122 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n5_stagex_n123 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n5_stagex_n124 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n5_stagex : entity work.cordich_stage_16_5 port map (
    w => n115_o,
    a => n116_o,
    c => n117_o,
    x => n118_o,
    y => n119_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n135_o <= wrap_W (157 downto 133);
  -- vhdl_source/cordich.vhdl:118:71
  n136_o <= as (118 downto 102);
  -- vhdl_source/cordich.vhdl:118:83
  n137_o <= cs (118 downto 102);
  -- vhdl_source/cordich.vhdl:119:71
  n138_o <= xs (125 downto 108);
  -- vhdl_source/cordich.vhdl:119:83
  n139_o <= ys (125 downto 108);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n6_stagex_n140 <= gen1_n6_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n6_stagex_n141 <= gen1_n6_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n6_stagex_n142 <= gen1_n6_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n6_stagex_n143 <= gen1_n6_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n6_stagex_n144 <= gen1_n6_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n6_stagex : entity work.cordich_stage_16_6 port map (
    w => n135_o,
    a => n136_o,
    c => n137_o,
    x => n138_o,
    y => n139_o,
    g => gen1_n6_stagex_g,
    a_out => gen1_n6_stagex_a_out,
    c_out => gen1_n6_stagex_c_out,
    x_out => gen1_n6_stagex_x_out,
    y_out => gen1_n6_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n155_o <= wrap_W (183 downto 158);
  -- vhdl_source/cordich.vhdl:118:71
  n156_o <= as (135 downto 119);
  -- vhdl_source/cordich.vhdl:118:83
  n157_o <= cs (135 downto 119);
  -- vhdl_source/cordich.vhdl:119:71
  n158_o <= xs (143 downto 126);
  -- vhdl_source/cordich.vhdl:119:83
  n159_o <= ys (143 downto 126);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n7_stagex_n160 <= gen1_n7_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n7_stagex_n161 <= gen1_n7_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n7_stagex_n162 <= gen1_n7_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n7_stagex_n163 <= gen1_n7_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n7_stagex_n164 <= gen1_n7_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n7_stagex : entity work.cordich_stage_16_7 port map (
    w => n155_o,
    a => n156_o,
    c => n157_o,
    x => n158_o,
    y => n159_o,
    g => gen1_n7_stagex_g,
    a_out => gen1_n7_stagex_a_out,
    c_out => gen1_n7_stagex_c_out,
    x_out => gen1_n7_stagex_x_out,
    y_out => gen1_n7_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n175_o <= wrap_W (210 downto 184);
  -- vhdl_source/cordich.vhdl:118:71
  n176_o <= as (152 downto 136);
  -- vhdl_source/cordich.vhdl:118:83
  n177_o <= cs (152 downto 136);
  -- vhdl_source/cordich.vhdl:119:71
  n178_o <= xs (161 downto 144);
  -- vhdl_source/cordich.vhdl:119:83
  n179_o <= ys (161 downto 144);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n8_stagex_n180 <= gen1_n8_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n8_stagex_n181 <= gen1_n8_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n8_stagex_n182 <= gen1_n8_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n8_stagex_n183 <= gen1_n8_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n8_stagex_n184 <= gen1_n8_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n8_stagex : entity work.cordich_stage_16_8 port map (
    w => n175_o,
    a => n176_o,
    c => n177_o,
    x => n178_o,
    y => n179_o,
    g => gen1_n8_stagex_g,
    a_out => gen1_n8_stagex_a_out,
    c_out => gen1_n8_stagex_c_out,
    x_out => gen1_n8_stagex_x_out,
    y_out => gen1_n8_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n195_o <= wrap_W (238 downto 211);
  -- vhdl_source/cordich.vhdl:118:71
  n196_o <= as (169 downto 153);
  -- vhdl_source/cordich.vhdl:118:83
  n197_o <= cs (169 downto 153);
  -- vhdl_source/cordich.vhdl:119:71
  n198_o <= xs (179 downto 162);
  -- vhdl_source/cordich.vhdl:119:83
  n199_o <= ys (179 downto 162);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n9_stagex_n200 <= gen1_n9_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n9_stagex_n201 <= gen1_n9_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n9_stagex_n202 <= gen1_n9_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n9_stagex_n203 <= gen1_n9_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n9_stagex_n204 <= gen1_n9_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n9_stagex : entity work.cordich_stage_16_9 port map (
    w => n195_o,
    a => n196_o,
    c => n197_o,
    x => n198_o,
    y => n199_o,
    g => gen1_n9_stagex_g,
    a_out => gen1_n9_stagex_a_out,
    c_out => gen1_n9_stagex_c_out,
    x_out => gen1_n9_stagex_x_out,
    y_out => gen1_n9_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n215_o <= wrap_W (267 downto 239);
  -- vhdl_source/cordich.vhdl:118:71
  n216_o <= as (186 downto 170);
  -- vhdl_source/cordich.vhdl:118:83
  n217_o <= cs (186 downto 170);
  -- vhdl_source/cordich.vhdl:119:71
  n218_o <= xs (197 downto 180);
  -- vhdl_source/cordich.vhdl:119:83
  n219_o <= ys (197 downto 180);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n10_stagex_n220 <= gen1_n10_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n10_stagex_n221 <= gen1_n10_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n10_stagex_n222 <= gen1_n10_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n10_stagex_n223 <= gen1_n10_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n10_stagex_n224 <= gen1_n10_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n10_stagex : entity work.cordich_stage_16_10 port map (
    w => n215_o,
    a => n216_o,
    c => n217_o,
    x => n218_o,
    y => n219_o,
    g => gen1_n10_stagex_g,
    a_out => gen1_n10_stagex_a_out,
    c_out => gen1_n10_stagex_c_out,
    x_out => gen1_n10_stagex_x_out,
    y_out => gen1_n10_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n235_o <= wrap_W (297 downto 268);
  -- vhdl_source/cordich.vhdl:118:71
  n236_o <= as (203 downto 187);
  -- vhdl_source/cordich.vhdl:118:83
  n237_o <= cs (203 downto 187);
  -- vhdl_source/cordich.vhdl:119:71
  n238_o <= xs (215 downto 198);
  -- vhdl_source/cordich.vhdl:119:83
  n239_o <= ys (215 downto 198);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n11_stagex_n240 <= gen1_n11_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n11_stagex_n241 <= gen1_n11_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n11_stagex_n242 <= gen1_n11_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n11_stagex_n243 <= gen1_n11_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n11_stagex_n244 <= gen1_n11_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n11_stagex : entity work.cordich_stage_16_11 port map (
    w => n235_o,
    a => n236_o,
    c => n237_o,
    x => n238_o,
    y => n239_o,
    g => gen1_n11_stagex_g,
    a_out => gen1_n11_stagex_a_out,
    c_out => gen1_n11_stagex_c_out,
    x_out => gen1_n11_stagex_x_out,
    y_out => gen1_n11_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n255_o <= wrap_W (328 downto 298);
  -- vhdl_source/cordich.vhdl:118:71
  n256_o <= as (220 downto 204);
  -- vhdl_source/cordich.vhdl:118:83
  n257_o <= cs (220 downto 204);
  -- vhdl_source/cordich.vhdl:119:71
  n258_o <= xs (233 downto 216);
  -- vhdl_source/cordich.vhdl:119:83
  n259_o <= ys (233 downto 216);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n12_stagex_n260 <= gen1_n12_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n12_stagex_n261 <= gen1_n12_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n12_stagex_n262 <= gen1_n12_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n12_stagex_n263 <= gen1_n12_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n12_stagex_n264 <= gen1_n12_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n12_stagex : entity work.cordich_stage_16_12 port map (
    w => n255_o,
    a => n256_o,
    c => n257_o,
    x => n258_o,
    y => n259_o,
    g => gen1_n12_stagex_g,
    a_out => gen1_n12_stagex_a_out,
    c_out => gen1_n12_stagex_c_out,
    x_out => gen1_n12_stagex_x_out,
    y_out => gen1_n12_stagex_y_out);
  n276_o <= (28 downto 0 => 'Z') & gen1_n12_stagex_n260 & gen1_n11_stagex_n240 & gen1_n10_stagex_n220 & gen1_n9_stagex_n200 & gen1_n8_stagex_n180 & gen1_n7_stagex_n160 & gen1_n6_stagex_n140 & gen1_n5_stagex_n120 & gen1_n4_stagex_n100 & gen1_n3_stagex_n80 & gen1_n2_stagex_n60 & gen1_n1_stagex_n40 & gen1_n0_stagex_n20;
  n277_o <= gen1_n12_stagex_n262 & gen1_n11_stagex_n242 & gen1_n10_stagex_n222 & gen1_n9_stagex_n202 & gen1_n8_stagex_n182 & gen1_n7_stagex_n162 & gen1_n6_stagex_n142 & gen1_n5_stagex_n122 & gen1_n4_stagex_n102 & gen1_n3_stagex_n82 & gen1_n2_stagex_n62 & gen1_n1_stagex_n42 & gen1_n0_stagex_n22 & wrap_C;
  n278_o <= gen1_n12_stagex_n261 & gen1_n11_stagex_n241 & gen1_n10_stagex_n221 & gen1_n9_stagex_n201 & gen1_n8_stagex_n181 & gen1_n7_stagex_n161 & gen1_n6_stagex_n141 & gen1_n5_stagex_n121 & gen1_n4_stagex_n101 & gen1_n3_stagex_n81 & gen1_n2_stagex_n61 & gen1_n1_stagex_n41 & gen1_n0_stagex_n21 & n10_o;
  n279_o <= gen1_n12_stagex_n263 & gen1_n11_stagex_n243 & gen1_n10_stagex_n223 & gen1_n9_stagex_n203 & gen1_n8_stagex_n183 & gen1_n7_stagex_n163 & gen1_n6_stagex_n143 & gen1_n5_stagex_n123 & gen1_n4_stagex_n103 & gen1_n3_stagex_n83 & gen1_n2_stagex_n63 & gen1_n1_stagex_n43 & gen1_n0_stagex_n23 & n9_o & initx_n6;
  n280_o <= gen1_n12_stagex_n264 & gen1_n11_stagex_n244 & gen1_n10_stagex_n224 & gen1_n9_stagex_n204 & gen1_n8_stagex_n184 & gen1_n7_stagex_n164 & gen1_n6_stagex_n144 & gen1_n5_stagex_n124 & gen1_n4_stagex_n104 & gen1_n3_stagex_n84 & gen1_n2_stagex_n64 & gen1_n1_stagex_n44 & gen1_n0_stagex_n24 & wrap_Y;
end rtl;
