<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4796" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4796{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4796{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4796{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4796{left:189px;bottom:979px;}
#t5_4796{left:526px;bottom:979px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6_4796{left:526px;bottom:958px;letter-spacing:-0.11px;}
#t7_4796{left:526px;bottom:941px;letter-spacing:-0.11px;}
#t8_4796{left:526px;bottom:924px;letter-spacing:-0.13px;}
#t9_4796{left:189px;bottom:900px;}
#ta_4796{left:526px;bottom:900px;letter-spacing:-0.12px;}
#tb_4796{left:526px;bottom:878px;letter-spacing:-0.12px;}
#tc_4796{left:526px;bottom:862px;letter-spacing:-0.12px;}
#td_4796{left:189px;bottom:837px;}
#te_4796{left:526px;bottom:837px;letter-spacing:-0.13px;}
#tf_4796{left:526px;bottom:816px;letter-spacing:-0.12px;}
#tg_4796{left:526px;bottom:799px;letter-spacing:-0.12px;}
#th_4796{left:189px;bottom:774px;}
#ti_4796{left:526px;bottom:774px;}
#tj_4796{left:534px;bottom:774px;letter-spacing:-0.11px;}
#tk_4796{left:526px;bottom:753px;letter-spacing:-0.12px;}
#tl_4796{left:526px;bottom:736px;letter-spacing:-0.12px;}
#tm_4796{left:189px;bottom:712px;}
#tn_4796{left:526px;bottom:712px;letter-spacing:-0.14px;}
#to_4796{left:189px;bottom:687px;}
#tp_4796{left:526px;bottom:687px;letter-spacing:-0.12px;}
#tq_4796{left:526px;bottom:671px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tr_4796{left:526px;bottom:649px;letter-spacing:-0.12px;}
#ts_4796{left:526px;bottom:632px;letter-spacing:-0.12px;}
#tt_4796{left:526px;bottom:616px;letter-spacing:-0.1px;}
#tu_4796{left:189px;bottom:591px;}
#tv_4796{left:526px;bottom:591px;letter-spacing:-0.12px;}
#tw_4796{left:526px;bottom:570px;letter-spacing:-0.12px;}
#tx_4796{left:526px;bottom:553px;letter-spacing:-0.11px;word-spacing:-0.61px;}
#ty_4796{left:526px;bottom:536px;letter-spacing:-0.11px;}
#tz_4796{left:189px;bottom:512px;}
#t10_4796{left:526px;bottom:512px;letter-spacing:-0.14px;}
#t11_4796{left:189px;bottom:487px;}
#t12_4796{left:526px;bottom:487px;letter-spacing:-0.11px;}
#t13_4796{left:526px;bottom:466px;letter-spacing:-0.12px;}
#t14_4796{left:526px;bottom:449px;letter-spacing:-0.11px;}
#t15_4796{left:526px;bottom:432px;letter-spacing:-0.11px;}
#t16_4796{left:526px;bottom:415px;letter-spacing:-0.12px;}
#t17_4796{left:189px;bottom:391px;}
#t18_4796{left:526px;bottom:391px;letter-spacing:-0.14px;}
#t19_4796{left:189px;bottom:367px;letter-spacing:-0.16px;}
#t1a_4796{left:526px;bottom:367px;letter-spacing:-0.11px;}
#t1b_4796{left:526px;bottom:345px;letter-spacing:-0.12px;}
#t1c_4796{left:526px;bottom:328px;letter-spacing:-0.12px;}
#t1d_4796{left:189px;bottom:304px;letter-spacing:-0.14px;}
#t1e_4796{left:526px;bottom:304px;letter-spacing:-0.14px;}
#t1f_4796{left:189px;bottom:279px;letter-spacing:-0.13px;}
#t1g_4796{left:526px;bottom:279px;letter-spacing:-0.12px;}
#t1h_4796{left:526px;bottom:258px;letter-spacing:-0.12px;}
#t1i_4796{left:526px;bottom:241px;letter-spacing:-0.12px;}
#t1j_4796{left:189px;bottom:217px;letter-spacing:-0.13px;}
#t1k_4796{left:526px;bottom:217px;letter-spacing:-0.12px;word-spacing:-0.13px;}
#t1l_4796{left:526px;bottom:195px;letter-spacing:-0.12px;}
#t1m_4796{left:526px;bottom:179px;letter-spacing:-0.12px;}
#t1n_4796{left:189px;bottom:154px;letter-spacing:-0.13px;}
#t1o_4796{left:526px;bottom:154px;letter-spacing:-0.11px;}
#t1p_4796{left:526px;bottom:133px;letter-spacing:-0.12px;}
#t1q_4796{left:526px;bottom:116px;letter-spacing:-0.12px;}
#t1r_4796{left:69px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.16px;}
#t1s_4796{left:155px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.18px;}
#t1t_4796{left:300px;bottom:1068px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1u_4796{left:568px;bottom:1068px;letter-spacing:0.13px;}
#t1v_4796{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t1w_4796{left:101px;bottom:1028px;letter-spacing:-0.13px;}
#t1x_4796{left:224px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1y_4796{left:455px;bottom:1028px;letter-spacing:-0.16px;}
#t1z_4796{left:641px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t20_4796{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t21_4796{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4796{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4796{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4796{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4796{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;-webkit-text-stroke:0.3px #000;text-stroke:0.3px #000;}
.s5_4796{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4796{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4796" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4796Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4796" style="-webkit-user-select: none;"><object width="935" height="1210" data="4796/4796.svg" type="image/svg+xml" id="pdf4796" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4796" class="t s1_4796">2-274 </span><span id="t2_4796" class="t s1_4796">Vol. 4 </span>
<span id="t3_4796" class="t s2_4796">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4796" class="t s3_4796">0 </span><span id="t5_4796" class="t s3_4796">PROCHOT Status (R0) </span>
<span id="t6_4796" class="t s3_4796">When set, processor core frequency is reduced below </span>
<span id="t7_4796" class="t s3_4796">the operating system request due to assertion of </span>
<span id="t8_4796" class="t s3_4796">external PROCHOT. </span>
<span id="t9_4796" class="t s3_4796">1 </span><span id="ta_4796" class="t s3_4796">Thermal Status (R0) </span>
<span id="tb_4796" class="t s3_4796">When set, frequency is reduced below the operating </span>
<span id="tc_4796" class="t s3_4796">system request due to a thermal event. </span>
<span id="td_4796" class="t s3_4796">2 </span><span id="te_4796" class="t s3_4796">Power Budget Management Status (R0) </span>
<span id="tf_4796" class="t s3_4796">When set, frequency is reduced below the operating </span>
<span id="tg_4796" class="t s3_4796">system request due to PBM limit. </span>
<span id="th_4796" class="t s3_4796">3 </span><span id="ti_4796" class="t s4_4796">P</span><span id="tj_4796" class="t s3_4796">latform Configuration Services Status (R0) </span>
<span id="tk_4796" class="t s3_4796">When set, frequency is reduced below the operating </span>
<span id="tl_4796" class="t s3_4796">system request due to PCS limit. </span>
<span id="tm_4796" class="t s3_4796">4 </span><span id="tn_4796" class="t s3_4796">Reserved </span>
<span id="to_4796" class="t s3_4796">5 </span><span id="tp_4796" class="t s3_4796">Autonomous Utilization-Based Frequency Control </span>
<span id="tq_4796" class="t s3_4796">Status (R0) </span>
<span id="tr_4796" class="t s3_4796">When set, frequency is reduced below the operating </span>
<span id="ts_4796" class="t s3_4796">system request because the processor has detected </span>
<span id="tt_4796" class="t s3_4796">that utilization is low. </span>
<span id="tu_4796" class="t s3_4796">6 </span><span id="tv_4796" class="t s3_4796">VR Therm Alert Status (R0) </span>
<span id="tw_4796" class="t s3_4796">When set, frequency is reduced below the operating </span>
<span id="tx_4796" class="t s3_4796">system request due to a thermal alert from the Voltage </span>
<span id="ty_4796" class="t s3_4796">Regulator. </span>
<span id="tz_4796" class="t s3_4796">7 </span><span id="t10_4796" class="t s3_4796">Reserved </span>
<span id="t11_4796" class="t s3_4796">8 </span><span id="t12_4796" class="t s3_4796">Electrical Design Point Status (R0) </span>
<span id="t13_4796" class="t s3_4796">When set, frequency is reduced below the operating </span>
<span id="t14_4796" class="t s3_4796">system request due to electrical design point </span>
<span id="t15_4796" class="t s3_4796">constraints (e.g., maximum electrical current </span>
<span id="t16_4796" class="t s3_4796">consumption). </span>
<span id="t17_4796" class="t s3_4796">9 </span><span id="t18_4796" class="t s3_4796">Reserved </span>
<span id="t19_4796" class="t s3_4796">10 </span><span id="t1a_4796" class="t s3_4796">Multi-Core Turbo Status (R0) </span>
<span id="t1b_4796" class="t s3_4796">When set, frequency is reduced below the operating </span>
<span id="t1c_4796" class="t s3_4796">system request due to Multi-Core Turbo limits. </span>
<span id="t1d_4796" class="t s3_4796">12:11 </span><span id="t1e_4796" class="t s3_4796">Reserved </span>
<span id="t1f_4796" class="t s3_4796">13 </span><span id="t1g_4796" class="t s3_4796">Core Frequency P1 Status (R0) </span>
<span id="t1h_4796" class="t s3_4796">When set, frequency is reduced below max non-turbo </span>
<span id="t1i_4796" class="t s3_4796">P1. </span>
<span id="t1j_4796" class="t s3_4796">14 </span><span id="t1k_4796" class="t s3_4796">Core Max N-Core Turbo Frequency Limiting Status (R0) </span>
<span id="t1l_4796" class="t s3_4796">When set, frequency is reduced below max n-core </span>
<span id="t1m_4796" class="t s3_4796">turbo frequency. </span>
<span id="t1n_4796" class="t s3_4796">15 </span><span id="t1o_4796" class="t s3_4796">Core Frequency Limiting Status (R0) </span>
<span id="t1p_4796" class="t s3_4796">When set, frequency is reduced below the operating </span>
<span id="t1q_4796" class="t s3_4796">system request. </span>
<span id="t1r_4796" class="t s5_4796">Table 2-36. </span><span id="t1s_4796" class="t s5_4796">Additional MSRs Common to the Intel® Xeon® Processor D and the Intel® Xeon® Processor E5 v4 Family </span>
<span id="t1t_4796" class="t s5_4796">Based on Broadwell Microarchitecture </span><span id="t1u_4796" class="t s5_4796">(Contd.) </span>
<span id="t1v_4796" class="t s6_4796">Register </span>
<span id="t1w_4796" class="t s6_4796">Address </span><span id="t1x_4796" class="t s6_4796">Register Name / Bit Fields </span><span id="t1y_4796" class="t s6_4796">Scope </span><span id="t1z_4796" class="t s6_4796">Bit Description </span>
<span id="t20_4796" class="t s6_4796">Hex </span><span id="t21_4796" class="t s6_4796">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
