{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684165303515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684165303515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 11:41:43 2023 " "Processing started: Mon May 15 11:41:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684165303515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684165303515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off signalCaptureBlock -c signalCaptureBlock " "Command: quartus_map --read_settings_files=on --write_settings_files=off signalCaptureBlock -c signalCaptureBlock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684165303515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684165303776 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684165303776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalCaptureBlock.sv 2 2 " "Found 2 design units, including 2 entities, in source file signalCaptureBlock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signalCaptureBlock " "Found entity 1: signalCaptureBlock" {  } { { "signalCaptureBlock.sv" "" { Text "/home/vishwa/ADC/signalCaptureBlock.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684165309459 ""} { "Info" "ISGN_ENTITY_NAME" "2 clockGenerator " "Found entity 2: clockGenerator" {  } { { "signalCaptureBlock.sv" "" { Text "/home/vishwa/ADC/signalCaptureBlock.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684165309459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684165309459 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "SW signalCaptureBlock.sv(23) " "Verilog HDL error at signalCaptureBlock.sv(23): can't index object \"SW\" with zero packed or unpacked array dimensions" {  } { { "signalCaptureBlock.sv" "" { Text "/home/vishwa/ADC/signalCaptureBlock.sv" 23 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1684165309459 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "SW signalCaptureBlock.sv(31) " "Verilog HDL error at signalCaptureBlock.sv(31): can't index object \"SW\" with zero packed or unpacked array dimensions" {  } { { "signalCaptureBlock.sv" "" { Text "/home/vishwa/ADC/signalCaptureBlock.sv" 31 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1684165309459 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "sclkCounter packed signalCaptureBlock.sv(52) " "Verilog HDL Port Declaration warning at signalCaptureBlock.sv(52): data type declaration for \"sclkCounter\" declares packed dimensions but the port declaration declaration does not" {  } { { "signalCaptureBlock.sv" "" { Text "/home/vishwa/ADC/signalCaptureBlock.sv" 52 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1684165309460 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "sclkCounter signalCaptureBlock.sv(47) " "HDL info at signalCaptureBlock.sv(47): see declaration for object \"sclkCounter\"" {  } { { "signalCaptureBlock.sv" "" { Text "/home/vishwa/ADC/signalCaptureBlock.sv" 47 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684165309460 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "608 " "Peak virtual memory: 608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684165309509 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 15 11:41:49 2023 " "Processing ended: Mon May 15 11:41:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684165309509 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684165309509 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684165309509 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684165309509 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684165310175 ""}
