// Seed: 3002266282
module module_0 (
    output wand id_0,
    input supply0 id_1,
    output tri id_2
);
  assign id_0 = (id_1) == 1'h0;
  assign id_0 = (id_1);
  assign id_2 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    output supply0 id_2,
    output wire id_3,
    inout tri1 id_4,
    input supply0 id_5,
    output wire id_6,
    input supply1 id_7,
    input uwire id_8,
    output supply1 id_9,
    input wand id_10,
    output tri1 id_11,
    input uwire id_12,
    input wire id_13,
    input uwire id_14,
    input wand id_15,
    input wor id_16,
    input wor id_17,
    input wire id_18,
    input tri id_19,
    output supply1 id_20,
    input wand id_21,
    output tri0 id_22,
    output tri1 id_23,
    output tri1 id_24,
    input tri0 id_25,
    input tri id_26,
    output tri id_27,
    output wire id_28,
    output wire id_29,
    output wand id_30,
    output wand id_31,
    input wand id_32,
    input supply0 id_33,
    output supply1 id_34,
    output wand id_35,
    input wand id_36,
    output tri id_37,
    output tri id_38
);
  wire id_40;
  assign id_31 = 1;
  wire id_41;
  module_0(
      id_35, id_7, id_28
  );
  assign id_3  = id_25;
  assign id_38 = 1;
endmodule
