# -i2c-communication-protocol
A full IÂ²C protocol implementation in Verilog HDL featuring both master and slave modules. Includes START/STOP generation, 7-bit addressing, ACK/NACK logic, SDA tri-state control, SCL timing generation, and complete read/write data sequencing. The project also contains a comprehensive testbench and simulation waveforms verifying protocol accuracy.
