// Seed: 3752685424
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35
);
  inout id_35;
  input id_34;
  input id_33;
  inout id_32;
  output id_31;
  input id_30;
  input id_29;
  input id_28;
  input id_27;
  inout id_26;
  inout id_25;
  output id_24;
  output id_23;
  output id_22;
  output id_21;
  input id_20;
  input id_19;
  output id_18;
  output id_17;
  inout id_16;
  output id_15;
  output id_14;
  input id_13;
  input id_12;
  output id_11;
  input id_10;
  inout id_9;
  input id_8;
  inout id_7;
  inout id_6;
  input id_5;
  input id_4;
  inout id_3;
  output id_2;
  inout id_1;
  initial begin
    if (id_13) begin
      if (1) begin
        id_21 <= id_5;
        if (id_26)
          if (1'd0)
            if ((1)) begin
              id_2 <= 1;
              id_9 <= id_35;
              id_23 = id_26;
              id_24 <= 1;
              id_7  <= 1;
              id_9 = id_30;
              @(posedge 1) id_25 = id_12;
              id_24 <= 1;
              id_26 = "" ? id_19 : 1;
            end
      end
    end
    if (id_1) begin
      id_11 <= #id_35 1'b0;
    end
  end
  reg id_35;
  assign id_3 = 1;
  logic id_36 = 1 - 1'b0;
  assign id_16[1] = id_25;
  type_39 id_37 (
      .id_0(1),
      .id_1(1 == id_27),
      .id_2(id_15),
      .id_3(id_25),
      .id_4(id_12)
  );
endmodule
