/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu Feb 20 15:33:52 2014
 *                 Full Compile MD5 Checksum 1766fea499add5f6ee91330ef96d35c5
 *                   (minus title and desc)
 *                 MD5 Checksum              4c358fb5b94802f03aec82d8df2c9afa
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 *
 ***************************************************************************/



/****************************************************************************
 ***************************************************************************/

#ifndef BCHP_SDS_DSEC_1_H__
#define BCHP_SDS_DSEC_1_H__

/***************************************************************************
 *SDS_DSEC_1 - SDS DSEC Register Set
 ***************************************************************************/
#define BCHP_SDS_DSEC_1_DSRST                    0x07500000 /* DiSEqC Reset Control */
#define BCHP_SDS_DSEC_1_DSCGDIV                  0x07500004 /* DiSEqC Clock Divider Control */
#define BCHP_SDS_DSEC_1_DSCTL00                  0x07500010 /* DiSEqC Control 00 (Formerly, DSCTL4,DSCTL3,DSCTL2,DSCTL1) */
#define BCHP_SDS_DSEC_1_DSCTL01                  0x07500014 /* DiSEqC Control 01 (Formerly, DSCTL8,DSCTL7,DSCTL6,DSCTL5) */
#define BCHP_SDS_DSEC_1_DSCTL02                  0x07500018 /* DiSEqC Control 02 (Formerly, DSCTL11,DSCTL10,7'b0,DSCTL9[8:0]) */
#define BCHP_SDS_DSEC_1_DSCTL03                  0x0750001c /* DiSEqC Control 03 (Formerly, DSCTL14,DSCTL13,DSCTL12) */
#define BCHP_SDS_DSEC_1_DSCMD                    0x07500020 /* DiSEqC Command Data */
#define BCHP_SDS_DSEC_1_DSRPLY                   0x07500024 /* DiSEqC Receive Data */
#define BCHP_SDS_DSEC_1_DSCMEMADR                0x07500028 /* DiSEqC FIR Filter Coefficient Memory Start Address */
#define BCHP_SDS_DSEC_1_DSCMEMDAT                0x0750002c /* DiSEqC FIR Filter Coefficient Register */
#define BCHP_SDS_DSEC_1_DSFIRCTL                 0x07500030 /* DiSEqC FIR Filter Control Register */
#define BCHP_SDS_DSEC_1_DS_MISC_CONTROL          0x07500034 /* DiSEqC Misc. Control */
#define BCHP_SDS_DSEC_1_DS_PARITY                0x07500038 /* DiSEqC Misc. Control */
#define BCHP_SDS_DSEC_1_ADCTL                    0x07500040 /* RX A/D Control. */
#define BCHP_SDS_DSEC_1_Q15T                     0x07500044 /* Quiet 15ms and auto control word timing */
#define BCHP_SDS_DSEC_1_Q15T_TB                  0x07500048 /* Quiet 15ms for ToneBurst */
#define BCHP_SDS_DSEC_1_TB_LENGTH                0x0750004c /* ToneBurst Length */
#define BCHP_SDS_DSEC_1_TPWC                     0x07500050 /* Tone absent timing, TX PWK period and one/zero on counts */
#define BCHP_SDS_DSEC_1_RXBT                     0x07500054 /* RX bit max/min timing */
#define BCHP_SDS_DSEC_1_RXRT                     0x07500058 /* RX max cycle and reply timing */
#define BCHP_SDS_DSEC_1_RBDT                     0x0750005c /* RX low duty min and bit timing */
#define BCHP_SDS_DSEC_1_SLEW                     0x07500060 /* Slew rate control and TOA to TOD timing */
#define BCHP_SDS_DSEC_1_RERT                     0x07500064 /* RX end reply timing and voltage top/bottom levels */
#define BCHP_SDS_DSEC_1_DSCT                     0x07500068 /* misc diseqc controls */
#define BCHP_SDS_DSEC_1_DTCT                     0x0750006c /* voltage count and the TX frequency control word */
#define BCHP_SDS_DSEC_1_DDIO                     0x07500070 /* diseqc general purpose I/O control */
#define BCHP_SDS_DSEC_1_RTDC1                    0x07500074 /* RX clip thresholds and testport control */
#define BCHP_SDS_DSEC_1_RTDC2                    0x07500078 /* RX noise integration control */
#define BCHP_SDS_DSEC_1_TCTL                     0x0750007c /* TOA/TOD control */
#define BCHP_SDS_DSEC_1_CICC                     0x07500080 /* CIC length */
#define BCHP_SDS_DSEC_1_FCIC                     0x07500084 /* CIC1 threshold and majority vote control */
#define BCHP_SDS_DSEC_1_SCIC                     0x07500088 /* CIC2 threshold and majority vote control */
#define BCHP_SDS_DSEC_1_TSTM                     0x0750008c /* TOA/TOD or testport status */
#define BCHP_SDS_DSEC_1_DST1                     0x07500090 /* diseqc status 1 */
#define BCHP_SDS_DSEC_1_DST2                     0x07500094 /* diseqc status 2 */
#define BCHP_SDS_DSEC_1_DS_SAR_THRSH             0x075000a0 /* DiSEqC SAR Status Thresh Control */
#define BCHP_SDS_DSEC_1_DS_SAR_DATA_OUT          0x075000a4 /* DiSEqC SAR Data Output */
#define BCHP_SDS_DSEC_1_DS_SAR_DC_OFFSET         0x075000a8 /* DiSEqC SAR DC Offset Calibration */
#define BCHP_SDS_DSEC_1_DS_SAR_LPF_INT           0x075000ac /* DiSEqC SAR Low-pass Filter Integrator */
#define BCHP_SDS_DSEC_1_DS_SAR_CONTROL           0x075000b0 /* DiSEqC SAR Control */
#define BCHP_SDS_DSEC_1_DS_COMMON_CONTROL        0x075000b4 /* DiSEqC Common Control */
#define BCHP_SDS_DSEC_1_DSTMRCTL                 0x075000c0 /* DiSEqC Timer Control */
#define BCHP_SDS_DSEC_1_DSGENTMR1                0x075000c4 /* DiSEqC General Timer 1 */
#define BCHP_SDS_DSEC_1_DSGENTMR2                0x075000c8 /* DiSEqC General Timer 2 */
#define BCHP_SDS_DSEC_1_DS_IDLE_TIMEOUT_CTL      0x075000cc /* DiSEqC Idle Timeout Control */
#define BCHP_SDS_DSEC_1_DS_IDLE_TIMEOUT_STS      0x075000d0 /* DiSEqC Idle Timeout Status */
#define BCHP_SDS_DSEC_1_DS_LOCK                  0x075000d4 /* DiSEqC Register Lock */

#endif /* #ifndef BCHP_SDS_DSEC_1_H__ */

/* End of File */
