name: TIM15
description: General purpose timers
groupName: TIM
baseAddress: 1073823744
registers:
- name: CR1
  displayName: CR1
  description: control register 1
  addressOffset: 0
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: CEN
    description: "Counter enable\nNote: External clock and gated mode can work only\
      \ if the CEN bit has been previously set by software. However trigger mode can\
      \ set the CEN bit automatically by hardware."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Counter disabled
      value: 0
    - name: B_0x1
      description: Counter enabled
      value: 1
  - name: UDIS
    description: "Update disable\nThis bit is set and cleared by software to enable/disable\
      \ UEV event generation.\nCounter overflow/underflow\nSetting the UG bit\nUpdate\
      \ generation through the slave mode controller\nBuffered registers are then\
      \ loaded with their preload values."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'UEV enabled. The Update (UEV) event is generated by one of the
        following events:'
      value: 0
    - name: B_0x1
      description: UEV disabled. The Update event is not generated, shadow registers
        keep their value (ARR, PSC, CCRx). However the counter and the prescaler are
        reinitialized if the UG bit is set or if a hardware reset is received from
        the slave mode controller.
      value: 1
  - name: URS
    description: "Update request source\nThis bit is set and cleared by software to\
      \ select the UEV event sources.\nCounter overflow/underflow\nSetting the UG\
      \ bit\nUpdate generation through the slave mode controller"
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'Any of the following events generate an update interrupt if enabled.
        These events can be:'
      value: 0
    - name: B_0x1
      description: Only counter overflow/underflow generates an update interrupt if
        enabled
      value: 1
  - name: OPM
    description: One-pulse mode
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Counter is not stopped at update event
      value: 0
    - name: B_0x1
      description: Counter stops counting at the next update event (clearing the bit
        CEN)
      value: 1
  - name: ARPE
    description: Auto-reload preload enable
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TIMx_ARR register is not buffered
      value: 0
    - name: B_0x1
      description: TIMx_ARR register is buffered
      value: 1
  - name: CKD
    description: "Clock division\nThis bitfield indicates the division ratio between\
      \ the timer clock (CK_INT) frequency and the dead-time and sampling clock (tDTS)\
      \ used by the dead-time generators and the digital filters (TIx)"
    bitOffset: 8
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: tDTS = tCK_INT
      value: 0
    - name: B_0x1
      description: tDTS = 2*tCK_INT
      value: 1
    - name: B_0x2
      description: tDTS = 4*tCK_INT
      value: 2
    - name: B_0x3
      description: Reserved, do not program this value
      value: 3
  - name: UIFREMAP
    description: UIF status bit remapping
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No remapping. UIF status bit is not copied to TIMx_CNT register
        bit 31.
      value: 0
    - name: B_0x1
      description: Remapping enabled. UIF status bit is copied to TIMx_CNT register
        bit 31.
      value: 1
- name: CR2
  displayName: CR2
  description: control register 2
  addressOffset: 4
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: CCPC
    description: "Capture/compare preloaded control\nNote: This bit acts only on channels\
      \ that have a complementary output."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: CCxE, CCxNE and OCxM bits are not preloaded
      value: 0
    - name: B_0x1
      description: CCxE, CCxNE and OCxM bits are preloaded, after having been written,
        they are updated only when a commutation event (COM) occurs (COMG bit set
        or rising edge detected on TRGI, depending on the CCUS bit).
      value: 1
  - name: CCUS
    description: "Capture/compare control update selection\nNote: This bit acts only\
      \ on channels that have a complementary output."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: When capture/compare control bits are preloaded (CCPC=1), they
        are updated by setting the COMG bit only.
      value: 0
    - name: B_0x1
      description: When capture/compare control bits are preloaded (CCPC=1), they
        are updated by setting the COMG bit or when an rising edge occurs on TRGI.
      value: 1
  - name: CCDS
    description: Capture/compare DMA selection
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: CCx DMA request sent when CCx event occurs
      value: 0
    - name: B_0x1
      description: CCx DMA requests sent when update event occurs
      value: 1
  - name: MMS
    description: "Master mode selection\nThese bits allow to select the information\
      \ to be sent in master mode to slave timers for synchronization (TRGO). The\
      \ combination is as follows:"
    bitOffset: 4
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Reset - the UG bit from the TIMx_EGR register is used as trigger
        output (TRGO). If the reset is generated by the trigger input (slave mode
        controller configured in reset mode) then the signal on TRGO is delayed compared
        to the actual reset.
      value: 0
    - name: B_0x1
      description: Enable - the Counter Enable signal CNT_EN is used as trigger output
        (TRGO). It is useful to start several timers at the same time or to control
        a window in which a slave timer is enable. The Counter Enable signal is generated
        by a logic AND between CEN control bit and the trigger input when configured
        in gated mode. When the Counter Enable signal is controlled by the trigger
        input, there is a delay on TRGO, except if the master/slave mode is selected
        (see the MSM bit description in TIMx_SMCR register).
      value: 1
    - name: B_0x2
      description: Update - The update event is selected as trigger output (TRGO).
        For instance a master timer can then be used as a prescaler for a slave timer.
      value: 2
    - name: B_0x3
      description: Compare Pulse - The trigger output send a positive pulse when the
        CC1IF flag is to be set (even if it was already high), as soon as a capture
        or a compare match occurred. (TRGO).
      value: 3
    - name: B_0x4
      description: Compare - OC1REFC signal is used as trigger output (TRGO).
      value: 4
    - name: B_0x5
      description: Compare - OC2REFC signal is used as trigger output (TRGO).
      value: 5
  - name: TI1S
    description: TI1 selection
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: The TIMx_CH1 pin is connected to TI1 input
      value: 0
    - name: B_0x1
      description: The TIMx_CH1, CH2 pins are connected to the TI1 input (XOR combination)
      value: 1
  - name: OIS1
    description: "Output Idle state 1 (OC1 output)\nNote: This bit can not be modified\
      \ as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIM15_BDTR\
      \ register)."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: OC1=0 (after a dead-time if OC1N is implemented) when MOE=0
      value: 0
    - name: B_0x1
      description: OC1=1 (after a dead-time if OC1N is implemented) when MOE=0
      value: 1
  - name: OIS1N
    description: "Output Idle state 1 (OC1N output)\nNote: This bit can not be modified\
      \ as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIM15_BDTR\
      \ register)."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: OC1N=0 after a dead-time when MOE=0
      value: 0
    - name: B_0x1
      description: OC1N=1 after a dead-time when MOE=0
      value: 1
  - name: OIS2
    description: "Output idle state 2 (OC2 output)\nNote: This bit cannot be modified\
      \ as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in the TIM15_BDTR\
      \ register)."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: OC2=0 when MOE=0
      value: 0
    - name: B_0x1
      description: OC2=1 when MOE=0
      value: 1
- name: SMCR
  displayName: SMCR
  description: slave mode control register
  addressOffset: 8
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SMS1
    description: "Slave mode selection\nWhen external signals are selected the active\
      \ edge of the trigger signal (TRGI) is linked to the polarity selected on the\
      \ external input (see Input Control register and Control Register description.\n\
      Other codes: reserved.\nNote: The gated mode must not be used if TI1F_ED is\
      \ selected as the trigger input (TS='00100'). Indeed, TI1F_ED outputs 1 pulse\
      \ for each transition on TI1F, whereas the gated mode checks the level of the\
      \ trigger signal.\nNote: The clock of the slave peripherals (timer, ADC, ...)\
      \ receiving the TRGO or the TRGO2 signals must be enabled prior to receive events\
      \ from the master timer, and the clock frequency (prescaler) must not be changed\
      \ on-the-fly while triggers are received from the master timer."
    bitOffset: 0
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Slave mode disabled - if CEN = '1' then the prescaler is clocked
        directly by the internal clock.
      value: 0
    - name: B_0x4
      description: Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes
        the counter and generates an update of the registers.
      value: 4
    - name: B_0x5
      description: Gated Mode - The counter clock is enabled when the trigger input
        (TRGI) is high. The counter stops (but is not reset) as soon as the trigger
        becomes low. Both start and stop of the counter are controlled.
      value: 5
    - name: B_0x6
      description: Trigger Mode - The counter starts at a rising edge of the trigger
        TRGI (but it is not reset). Only the start of the counter is controlled.
      value: 6
    - name: B_0x7
      description: External Clock Mode 1 - Rising edges of the selected trigger (TRGI)
        clock the counter.
      value: 7
  - name: TS1
    description: "Trigger selection\nThis bit field selects the trigger input to be\
      \ used to synchronize the counter.\nOther: Reserved\nSee  for more details on\
      \ ITRx meaning for each Timer.\nNote: These bits must be changed only when they\
      \ are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition."
    bitOffset: 4
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Internal Trigger 0 (ITR0)
      value: 0
    - name: B_0x1
      description: Internal Trigger 1 (ITR1)
      value: 1
    - name: B_0x2
      description: Internal Trigger 2 (ITR2)
      value: 2
    - name: B_0x3
      description: Internal Trigger 3 (ITR3)
      value: 3
    - name: B_0x4
      description: TI1 Edge Detector (TI1F_ED)
      value: 4
    - name: B_0x5
      description: Filtered Timer Input 1 (TI1FP1)
      value: 5
    - name: B_0x6
      description: Filtered Timer Input 2 (TI2FP2)
      value: 6
  - name: MSM
    description: Master/slave mode
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No action
      value: 0
    - name: B_0x1
      description: The effect of an event on the trigger input (TRGI) is delayed to
        allow a perfect synchronization between the current timer and its slaves (through
        TRGO). It is useful if we want to synchronize several timers on a single external
        event.
      value: 1
  - name: SMS2
    description: "Slave mode selection\nWhen external signals are selected the active\
      \ edge of the trigger signal (TRGI) is linked to the polarity selected on the\
      \ external input (see Input Control register and Control Register description.\n\
      Other codes: reserved.\nNote: The gated mode must not be used if TI1F_ED is\
      \ selected as the trigger input (TS='00100'). Indeed, TI1F_ED outputs 1 pulse\
      \ for each transition on TI1F, whereas the gated mode checks the level of the\
      \ trigger signal.\nNote: The clock of the slave peripherals (timer, ADC, ...)\
      \ receiving the TRGO or the TRGO2 signals must be enabled prior to receive events\
      \ from the master timer, and the clock frequency (prescaler) must not be changed\
      \ on-the-fly while triggers are received from the master timer."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Slave mode disabled - if CEN = '1' then the prescaler is clocked
        directly by the internal clock.
      value: 0
  - name: TS2
    description: "Trigger selection\nThis bit field selects the trigger input to be\
      \ used to synchronize the counter.\nOther: Reserved\nSee  for more details on\
      \ ITRx meaning for each Timer.\nNote: These bits must be changed only when they\
      \ are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition."
    bitOffset: 20
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Internal Trigger 0 (ITR0)
      value: 0
    - name: B_0x1
      description: Internal Trigger 1 (ITR1)
      value: 1
    - name: B_0x2
      description: Internal Trigger 2 (ITR2)
      value: 2
    - name: B_0x3
      description: Internal Trigger 3 (ITR3)
      value: 3
- name: DIER
  displayName: DIER
  description: DMA/Interrupt enable register
  addressOffset: 12
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: UIE
    description: Update interrupt enable
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Update interrupt disabled
      value: 0
    - name: B_0x1
      description: Update interrupt enabled
      value: 1
  - name: CC1IE
    description: Capture/Compare 1 interrupt enable
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: CC1 interrupt disabled
      value: 0
    - name: B_0x1
      description: CC1 interrupt enabled
      value: 1
  - name: CC2IE
    description: Capture/Compare 2 interrupt enable
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: CC2 interrupt disabled
      value: 0
    - name: B_0x1
      description: CC2 interrupt enabled
      value: 1
  - name: COMIE
    description: COM interrupt enable
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: COM interrupt disabled
      value: 0
    - name: B_0x1
      description: COM interrupt enabled
      value: 1
  - name: TIE
    description: Trigger interrupt enable
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Trigger interrupt disabled
      value: 0
    - name: B_0x1
      description: Trigger interrupt enabled
      value: 1
  - name: BIE
    description: Break interrupt enable
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Break interrupt disabled
      value: 0
    - name: B_0x1
      description: Break interrupt enabled
      value: 1
  - name: UDE
    description: Update DMA request enable
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Update DMA request disabled
      value: 0
    - name: B_0x1
      description: Update DMA request enabled
      value: 1
  - name: CC1DE
    description: Capture/Compare 1 DMA request enable
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: CC1 DMA request disabled
      value: 0
    - name: B_0x1
      description: CC1 DMA request enabled
      value: 1
  - name: CC2DE
    description: Capture/Compare 2 DMA request enable
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: CC2 DMA request disabled
      value: 0
    - name: B_0x1
      description: CC2 DMA request enabled
      value: 1
  - name: COMDE
    description: COM DMA request enable
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: COM DMA request disabled
      value: 0
    - name: B_0x1
      description: COM DMA request enabled
      value: 1
  - name: TDE
    description: Trigger DMA request enable
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Trigger DMA request disabled
      value: 0
    - name: B_0x1
      description: Trigger DMA request enabled
      value: 1
- name: SR
  displayName: SR
  description: status register
  addressOffset: 16
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: UIF
    description: "Update interrupt flag\nThis bit is set by hardware on an update\
      \ event. It is cleared by software.\nAt overflow regarding the repetition counter\
      \ value (update if repetition counter = 0) and if the UDIS=0 in the TIMx_CR1\
      \ register.\nWhen CNT is reinitialized by software using the UG bit in TIMx_EGR\
      \ register, if URS=0 and UDIS=0 in the TIMx_CR1 register.\nWhen CNT is reinitialized\
      \ by a trigger event (refer to control register (TIM15_SMCR)), if URS=0 and\
      \ UDIS=0 in the TIMx_CR1 register."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No update occurred.
      value: 0
    - name: B_0x1
      description: 'Update interrupt pending. This bit is set by hardware when the
        registers are updated:'
      value: 1
  - name: CC1IF
    description: "Capture/Compare 1 interrupt flag\nThis flag is set by hardware.\
      \ It is cleared by software (input capture or output compare mode) or by reading\
      \ the TIMx_CCR1 register (input capture mode only).\nIf channel CC1 is configured\
      \ as output: this flag is set when the content of the counter TIMx_CNT matches\
      \ the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater\
      \ than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow\
      \ (in up-counting and up/down-counting modes) or underflow (in down-counting\
      \ mode). There are 3 possible options for flag setting in center-aligned mode,\
      \ refer to the CMS bits in the TIMx_CR1 register for the full description.\n\
      If channel CC1 is configured as input: this bit is set when counter value has\
      \ been captured in TIMx_CCR1 register (an edge has been detected on IC1, as\
      \ per the edge sensitivity defined with the CC1P and CC1NP bits setting, in\
      \ TIMx_CCER)."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No compare match / No input capture occurred
      value: 0
    - name: B_0x1
      description: A compare match or an input capture occurred
      value: 1
  - name: CC2IF
    description: "Capture/Compare 2 interrupt flag\nrefer to CC1IF description"
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: COMIF
    description: COM interrupt flag
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No COM event occurred
      value: 0
    - name: B_0x1
      description: COM interrupt pending
      value: 1
  - name: TIF
    description: "Trigger interrupt flag\nThis flag is set by hardware on the TRG\
      \ trigger event (active edge detected on TRGI input when the slave mode controller\
      \ is enabled in all modes but gated mode, both edges in case gated mode is selected).\
      \ It is set when the counter starts or stops when gated mode is selected. It\
      \ is cleared by software."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No trigger event occurred
      value: 0
    - name: B_0x1
      description: Trigger interrupt pending
      value: 1
  - name: BIF
    description: "Break interrupt flag\nThis flag is set by hardware as soon as the\
      \ break input goes active. It can be cleared by software if the break input\
      \ is not active."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No break event occurred
      value: 0
    - name: B_0x1
      description: An active level has been detected on the break input
      value: 1
  - name: CC1OF
    description: "Capture/Compare 1 overcapture flag\nThis flag is set by hardware\
      \ only when the corresponding channel is configured in input capture mode. It\
      \ is cleared by software by writing it to '0'."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No overcapture has been detected
      value: 0
    - name: B_0x1
      description: The counter value has been captured in TIMx_CCR1 register while
        CC1IF flag was already set
      value: 1
  - name: CC2OF
    description: "Capture/Compare 2 overcapture flag\nRefer to CC1OF description"
    bitOffset: 10
    bitWidth: 1
    access: read-write
- name: EGR
  displayName: EGR
  description: event generation register
  addressOffset: 20
  size: 32
  access: write-only
  resetValue: 0
  fields:
  - name: UG
    description: "Update generation\nThis bit can be set by software, it is automatically\
      \ cleared by hardware."
    bitOffset: 0
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: No action
      value: 0
    - name: B_0x1
      description: Reinitialize the counter and generates an update of the registers.
        Note that the prescaler counter is cleared too (anyway the prescaler ratio
        is not affected).
      value: 1
  - name: CC1G
    description: "Capture/Compare 1 generation\nThis bit is set by software in order\
      \ to generate an event, it is automatically cleared by hardware.\nIf channel\
      \ CC1 is configured as output:\nCC1IF flag is set, Corresponding interrupt or\
      \ DMA request is sent if enabled.\nIf channel CC1 is configured as input:\n\
      The current value of the counter is captured in TIMx_CCR1 register. The CC1IF\
      \ flag is set, the corresponding interrupt or DMA request is sent if enabled.\
      \ The CC1OF flag is set if the CC1IF flag was already high."
    bitOffset: 1
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: No action
      value: 0
    - name: B_0x1
      description: 'A capture/compare event is generated on channel 1:'
      value: 1
  - name: CC2G
    description: "Capture/Compare 2 generation\nRefer to CC1G description"
    bitOffset: 2
    bitWidth: 1
    access: write-only
  - name: COMG
    description: "Capture/Compare control update generation\nThis bit can be set by\
      \ software, it is automatically cleared by hardware.\nNote: This bit acts only\
      \ on channels that have a complementary output."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No action
      value: 0
    - name: B_0x1
      description: When the CCPC bit is set, it is possible to update the CCxE, CCxNE
        and OCxM bits
      value: 1
  - name: TG
    description: "Trigger generation\nThis bit is set by software in order to generate\
      \ an event, it is automatically cleared by hardware."
    bitOffset: 6
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: No action
      value: 0
    - name: B_0x1
      description: The TIF flag is set in TIMx_SR register. Related interrupt or DMA
        transfer can occur if enabled
      value: 1
  - name: BG
    description: "Break generation\nThis bit is set by software in order to generate\
      \ an event, it is automatically cleared by hardware."
    bitOffset: 7
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: No action
      value: 0
    - name: B_0x1
      description: A break event is generated. MOE bit is cleared and BIF flag is
        set. Related interrupt or DMA transfer can occur if enabled.
      value: 1
- name: CCMR1_Output
  displayName: CCMR1_Output
  description: "capture/compare mode register (output\n          mode)"
  addressOffset: 24
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: CC1S
    description: "Capture/Compare 1 selection\nThis bit-field defines the direction\
      \ of the channel (input/output) as well as the used input.\nNote: CC1S bits\
      \ are writable only when the channel is OFF (CC1E = '0' in TIMx_CCER)."
    bitOffset: 0
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: CC1 channel is configured as output.
      value: 0
    - name: B_0x1
      description: CC1 channel is configured as input, IC1 is mapped on TI1.
      value: 1
    - name: B_0x2
      description: CC1 channel is configured as input, IC1 is mapped on TI2.
      value: 2
    - name: B_0x3
      description: CC1 channel is configured as input, IC1 is mapped on TRC. This
        mode is working only if an internal trigger input is selected through TS bit
        (TIMx_SMCR register)
      value: 3
  - name: OC1FE
    description: "Output Compare 1 fast enable\nThis bit decreases the latency between\
      \ a trigger event and a transition on the timer output. It must be used in one-pulse\
      \ mode (OPM bit set in TIMx_CR1 register), to have the output pulse starting\
      \ as soon as possible after the starting trigger."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: CC1 behaves normally depending on counter and CCR1 values even
        when the trigger is ON. The minimum delay to activate CC1 output when an edge
        occurs on the trigger input is 5 clock cycles.
      value: 0
    - name: B_0x1
      description: An active edge on the trigger input acts like a compare match on
        CC1 output. Then, OC is set to the compare level independently of the result
        of the comparison. Delay to sample the trigger input and to activate CC1 output
        is reduced to 3 clock cycles. OCFE acts only if the channel is configured
        in PWM1 or PWM2 mode.
      value: 1
  - name: OC1PE
    description: "Output Compare 1 preload enable\nNote: These bits can not be modified\
      \ as long as LOCK level 3 has been programmed (LOCK bits in TIMx_BDTR register)\
      \ and CC1S='00' (the channel is configured in output).\nThe PWM mode can be\
      \ used without validating the preload register only in one pulse mode (OPM bit\
      \ set in TIMx_CR1 register). Else the behavior is not guaranteed."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Preload register on TIMx_CCR1 disabled. TIMx_CCR1 can be written
        at anytime, the new value is taken in account immediately.
      value: 0
    - name: B_0x1
      description: Preload register on TIMx_CCR1 enabled. Read/Write operations access
        the preload register. TIMx_CCR1 preload value is loaded in the active register
        at each update event.
      value: 1
  - name: OC1M1
    description: "Output Compare 1 mode\nThese bits define the behavior of the output\
      \ reference signal OC1REF from which OC1 and OC1N are derived. OC1REF is active\
      \ high whereas OC1 and OC1N active level depends on CC1P and CC1NP bits.\nNote:\
      \ These bits can not be modified as long as LOCK level 3 has been programmed\
      \ (LOCK bits in TIMx_BDTR register) and CC1S='00' (the channel is configured\
      \ in output).\nIn PWM mode, the OCREF level changes only when the result of\
      \ the comparison changes or when the output compare mode switches from frozen\
      \ mode to PWM mode.\nOn channels that have a complementary output, this bit\
      \ field is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the\
      \ OC1M active bits take the new value from the preloaded bits only when a COM\
      \ event is generated.\nThe OC1M[3] bit is not contiguous, located in bit 16."
    bitOffset: 4
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Frozen - The comparison between the output compare register TIMx_CCR1
        and the counter TIMx_CNT has no effect on the outputs.
      value: 0
    - name: B_0x1
      description: Set channel 1 to active level on match. OC1REF signal is forced
        high when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).
      value: 1
  - name: CC2S
    description: "Capture/Compare 2 selection\nThis bit-field defines the direction\
      \ of the channel (input/output) as well as the used input.\nNote: CC2S bits\
      \ are writable only when the channel is OFF (CC2E = '0' in TIMx_CCER)."
    bitOffset: 8
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: CC2 channel is configured as output.
      value: 0
    - name: B_0x1
      description: CC2 channel is configured as input, IC2 is mapped on TI2.
      value: 1
    - name: B_0x2
      description: CC2 channel is configured as input, IC2 is mapped on TI1.
      value: 2
    - name: B_0x3
      description: CC2 channel is configured as input, IC2 is mapped on TRC. This
        mode is working only if an internal trigger input is selected through the
        TS bit (TIMx_SMCR register)
      value: 3
  - name: OC2FE
    description: Output Compare 2 fast enable
    bitOffset: 10
    bitWidth: 1
    access: read-write
  - name: OC2PE
    description: Output Compare 2 preload enable
    bitOffset: 11
    bitWidth: 1
    access: read-write
  - name: OC2M1
    description: Output Compare 2 mode
    bitOffset: 12
    bitWidth: 3
    access: read-write
  - name: OC1M2
    description: "Output Compare 1 mode\nThese bits define the behavior of the output\
      \ reference signal OC1REF from which OC1 and OC1N are derived. OC1REF is active\
      \ high whereas OC1 and OC1N active level depends on CC1P and CC1NP bits.\nNote:\
      \ These bits can not be modified as long as LOCK level 3 has been programmed\
      \ (LOCK bits in TIMx_BDTR register) and CC1S='00' (the channel is configured\
      \ in output).\nIn PWM mode, the OCREF level changes only when the result of\
      \ the comparison changes or when the output compare mode switches from frozen\
      \ mode to PWM mode.\nOn channels that have a complementary output, this bit\
      \ field is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the\
      \ OC1M active bits take the new value from the preloaded bits only when a COM\
      \ event is generated.\nThe OC1M[3] bit is not contiguous, located in bit 16."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Frozen - The comparison between the output compare register TIMx_CCR1
        and the counter TIMx_CNT has no effect on the outputs.
      value: 0
    - name: B_0x1
      description: Set channel 1 to active level on match. OC1REF signal is forced
        high when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).
      value: 1
  - name: OC2M2
    description: Output Compare 2 mode
    bitOffset: 24
    bitWidth: 1
    access: read-write
- name: CCMR1_Input
  displayName: CCMR1_Input
  description: "capture/compare mode register 1 (input\n          mode)"
  alternateRegister: CCMR1_Output
  addressOffset: 24
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: CC1S
    description: "Capture/Compare 1 Selection\nThis bit-field defines the direction\
      \ of the channel (input/output) as well as the used input.\nNote: CC1S bits\
      \ are writable only when the channel is OFF (CC1E = '0' in TIMx_CCER)."
    bitOffset: 0
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: CC1 channel is configured as output
      value: 0
    - name: B_0x1
      description: CC1 channel is configured as input, IC1 is mapped on TI1
      value: 1
    - name: B_0x2
      description: CC1 channel is configured as input, IC1 is mapped on TI2
      value: 2
    - name: B_0x3
      description: CC1 channel is configured as input, IC1 is mapped on TRC. This
        mode is working only if an internal trigger input is selected through TS bit
        (TIMx_SMCR register)
      value: 3
  - name: IC1PSC
    description: "Input capture 1 prescaler\nThis bit-field defines the ratio of the\
      \ prescaler acting on CC1 input (IC1). The prescaler is reset as soon as CC1E='0'\
      \ (TIMx_CCER register)."
    bitOffset: 2
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no prescaler, capture is done each time an edge is detected on
        the capture input
      value: 0
    - name: B_0x1
      description: capture is done once every 2 events
      value: 1
    - name: B_0x2
      description: capture is done once every 4 events
      value: 2
    - name: B_0x3
      description: capture is done once every 8 events
      value: 3
  - name: IC1F
    description: "Input capture 1 filter\nThis bit-field defines the frequency used\
      \ to sample TI1 input and the length of the digital filter applied to TI1. The\
      \ digital filter is made of an event counter in which N consecutive events are\
      \ needed to validate a transition on the output:"
    bitOffset: 4
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No filter, sampling is done at fDTS
      value: 0
    - name: B_0x1
      description: fSAMPLING=fCK_INT, N=2
      value: 1
    - name: B_0x2
      description: fSAMPLING=fCK_INT, N=4
      value: 2
    - name: B_0x3
      description: fSAMPLING=fCK_INT, N=8
      value: 3
    - name: B_0x4
      description: fSAMPLING=fDTS/2, N=6
      value: 4
    - name: B_0x5
      description: fSAMPLING=fDTS/2, N=8
      value: 5
    - name: B_0x6
      description: fSAMPLING=fDTS/4, N=6
      value: 6
    - name: B_0x7
      description: fSAMPLING=fDTS/4, N=8
      value: 7
    - name: B_0x8
      description: fSAMPLING=fDTS/8, N=6
      value: 8
    - name: B_0x9
      description: fSAMPLING=fDTS/8, N=8
      value: 9
    - name: B_0xA
      description: fSAMPLING=fDTS/16, N=5
      value: 10
    - name: B_0xB
      description: fSAMPLING=fDTS/16, N=6
      value: 11
    - name: B_0xC
      description: fSAMPLING=fDTS/16, N=8
      value: 12
    - name: B_0xD
      description: fSAMPLING=fDTS/32, N=5
      value: 13
    - name: B_0xE
      description: fSAMPLING=fDTS/32, N=6
      value: 14
    - name: B_0xF
      description: fSAMPLING=fDTS/32, N=8
      value: 15
  - name: CC2S
    description: "Capture/Compare 2 selection\nThis bit-field defines the direction\
      \ of the channel (input/output) as well as the used input.\nNote: CC2S bits\
      \ are writable only when the channel is OFF (CC2E = '0' in TIMx_CCER)."
    bitOffset: 8
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: CC2 channel is configured as output
      value: 0
    - name: B_0x1
      description: CC2 channel is configured as input, IC2 is mapped on TI2
      value: 1
    - name: B_0x2
      description: CC2 channel is configured as input, IC2 is mapped on TI1
      value: 2
    - name: B_0x3
      description: CC2 channel is configured as input, IC2 is mapped on TRC. This
        mode is working only if an internal trigger input is selected through TS bit
        (TIMx_SMCR register)
      value: 3
  - name: IC2PSC
    description: Input capture 2 prescaler
    bitOffset: 10
    bitWidth: 2
    access: read-write
  - name: IC2F
    description: Input capture 2 filter
    bitOffset: 12
    bitWidth: 4
    access: read-write
- name: CCER
  displayName: CCER
  description: "capture/compare enable\n          register"
  addressOffset: 32
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: CC1E
    description: "Capture/Compare 1 output enable\nWhen CC1 channel is configured\
      \ as output, the OC1 level depends on MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE\
      \ bits, regardless of the CC1E bits state. Refer to  for details."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Capture mode disabled / OC1 is not active (see below)
      value: 0
    - name: B_0x1
      description: Capture mode enabled / OC1 signal is output on the corresponding
        output pin
      value: 1
  - name: CC1P
    description: "Capture/Compare 1 output polarity\nWhen CC1 channel is configured\
      \ as input, both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1\
      \ for trigger or capture operations.\nCC1NP=0, CC1P=0:\tnon-inverted/rising\
      \ edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations\
      \ in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger\
      \ operation in gated mode or encoder mode).\nCC1NP=0, CC1P=1:\tinverted/falling\
      \ edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger\
      \ operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger\
      \ operation in gated mode or encoder mode).\nCC1NP=1, CC1P=1:\tnon-inverted/both\
      \ edges/ The circuit is sensitive to both TIxFP1 rising and falling edges (capture\
      \ or trigger operations in reset, external clock or trigger mode), TIxFP1is\
      \ not inverted (trigger operation in gated mode). This configuration must not\
      \ be used in encoder mode.\nCC1NP=1, CC1P=0: this configuration is reserved,\
      \ it must not be used.\nNote: This bit is not writable as soon as LOCK level\
      \ 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).\nOn channels\
      \ that have a complementary output, this bit is preloaded. If the CCPC bit is\
      \ set in the TIMx_CR2 register then the CC1P active bit takes the new value\
      \ from the preloaded bit only when a Commutation event is generated."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: OC1 active high (output mode) / Edge sensitivity selection (input
        mode, see below)
      value: 0
    - name: B_0x1
      description: OC1 active low (output mode) / Edge sensitivity selection (input
        mode, see below)
      value: 1
  - name: CC1NE
    description: Capture/Compare 1 complementary output enable
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Off - OC1N is not active. OC1N level is then function of MOE, OSSI,
        OSSR, OIS1, OIS1N and CC1E bits.
      value: 0
    - name: B_0x1
      description: On - OC1N signal is output on the corresponding output pin depending
        on MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits.
      value: 1
  - name: CC1NP
    description: "Capture/Compare 1 complementary output polarity\nCC1 channel configured\
      \ as output:\nCC1 channel configured as input:\nThis bit is used in conjunction\
      \ with CC1P to define the polarity of TI1FP1 and TI2FP1. Refer\nto CC1P description.\n\
      Note: This bit is not writable as soon as LOCK level 2 or 3 has been programmed\
      \ (LOCK bits in TIMx_BDTR register) and CC1S=00 (the channel is configured in\
      \ output).\nOn channels that have a complementary output, this bit is preloaded.\
      \ If the CCPC bit is set in the TIMx_CR2 register then the CC1NP active bit\
      \ takes the new value from the preloaded bit only when a Commutation event is\
      \ generated."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: OC1N active high
      value: 0
    - name: B_0x1
      description: OC1N active low
      value: 1
  - name: CC2E
    description: "Capture/Compare 2 output enable\nRefer to CC1E description"
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: CC2P
    description: "Capture/Compare 2 output polarity\nRefer to CC1P description"
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: CC2NP
    description: "Capture/Compare 2 complementary output polarity\nRefer to CC1NP\
      \ description"
    bitOffset: 7
    bitWidth: 1
    access: read-write
- name: CNT
  displayName: CNT
  description: counter
  addressOffset: 36
  size: 32
  resetValue: 0
  fields:
  - name: CNT
    description: counter value
    bitOffset: 0
    bitWidth: 16
    access: read-write
  - name: UIFCPY
    description: UIF Copy
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: PSC
  displayName: PSC
  description: prescaler
  addressOffset: 40
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: PSC
    description: Prescaler value
    bitOffset: 0
    bitWidth: 16
- name: ARR
  displayName: ARR
  description: auto-reload register
  addressOffset: 44
  size: 32
  access: read-write
  resetValue: 65535
  fields:
  - name: ARR
    description: Auto-reload value
    bitOffset: 0
    bitWidth: 16
- name: RCR
  displayName: RCR
  description: repetition counter register
  addressOffset: 48
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: REP
    description: Repetition counter value
    bitOffset: 0
    bitWidth: 8
- name: CCR1
  displayName: CCR1
  description: capture/compare register 1
  addressOffset: 52
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: CCR1
    description: Capture/Compare 1 value
    bitOffset: 0
    bitWidth: 16
- name: CCR2
  displayName: CCR2
  description: capture/compare register 2
  addressOffset: 56
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: CCR2
    description: Capture/Compare 2 value
    bitOffset: 0
    bitWidth: 16
- name: BDTR
  displayName: BDTR
  description: break and dead-time register
  addressOffset: 68
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DTG
    description: Dead-time generator setup
    bitOffset: 0
    bitWidth: 8
    access: read-write
  - name: LOCK
    description: "Lock configuration\nThese bits offer a write protection against\
      \ software errors.\nNote: The LOCK bits can be written only once after the reset.\
      \ Once the TIMx_BDTR register has been written, their content is frozen until\
      \ the next reset."
    bitOffset: 8
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LOCK OFF - No bit is write protected
      value: 0
    - name: B_0x1
      description: LOCK Level 1 = DTG bits in TIMx_BDTR register, OISx and OISxN bits
        in TIMx_CR2 register and BKE/BKP/AOE bits in TIMx_BDTR register can no longer
        be written
      value: 1
    - name: B_0x2
      description: LOCK Level 2 = LOCK Level 1 + CC Polarity bits (CCxP/CCxNP bits
        in TIMx_CCER register, as long as the related channel is configured in output
        through the CCxS bits) as well as OSSR and OSSI bits can no longer be written.
      value: 2
    - name: B_0x3
      description: LOCK Level 3 = LOCK Level 2 + CC Control bits (OCxM and OCxPE bits
        in TIMx_CCMRx registers, as long as the related channel is configured in output
        through the CCxS bits) can no longer be written.
      value: 3
  - name: OSSI
    description: "Off-state selection for Idle mode\nThis bit is used when MOE=0 on\
      \ channels configured as outputs.\nSee OC/OCN enable description for more details\
      \ (enable register (TIM15_CCER) on page818).\nNote: This bit can not be modified\
      \ as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register)."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: When inactive, OC/OCN outputs are disabled (OC/OCN enable output
        signal=0)
      value: 0
    - name: B_0x1
      description: When inactive, OC/OCN outputs are forced first with their idle
        level as soon as CCxE=1 or CCxNE=1. OC/OCN enable output signal=1)
      value: 1
  - name: OSSR
    description: "Off-state selection for Run mode\nThis bit is used when MOE=1 on\
      \ channels that have a complementary output which are configured as outputs.\
      \ OSSR is not implemented if no complementary output is implemented in the timer.\n\
      See OC/OCN enable description for more details (enable register (TIM15_CCER)\
      \ on page818).\nNote: This bit can not be modified as soon as the LOCK level\
      \ 2 has been programmed (LOCK bits in TIMx_BDTR register)."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: When inactive, OC/OCN outputs are disabled (the timer releases
        the output control which is taken over by the AFIO logic, which forces a Hi-Z
        state)
      value: 0
    - name: B_0x1
      description: When inactive, OC/OCN outputs are enabled with their inactive level
        as soon as CCxE=1 or CCxNE=1 (the output is still controlled by the timer).
      value: 1
  - name: BKE
    description: "Break enable\n1; Break inputs (BRK and CCS clock failure event)\
      \ enabled\nThis bit cannot be modified when LOCK level 1 has been programmed\
      \ (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this bit\
      \ takes a delay of 1 APB clock cycle to become effective."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Break inputs (BRK and CCS clock failure event) disabled
      value: 0
  - name: BKP
    description: "Break polarity\nNote: This bit can not be modified as long as LOCK\
      \ level 1 has been programmed (LOCK bits in TIMx_BDTR register).\nAny write\
      \ operation to this bit takes a delay of 1 APB clock cycle to become effective."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Break input BRK is active low
      value: 0
    - name: B_0x1
      description: Break input BRK is active high
      value: 1
  - name: AOE
    description: "Automatic output enable\nNote: This bit can not be modified as long\
      \ as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: MOE can be set only by software
      value: 0
    - name: B_0x1
      description: MOE can be set by software or automatically at the next update
        event (if the break input is not be active)
      value: 1
  - name: MOE
    description: "Main output enable\nThis bit is cleared asynchronously by hardware\
      \ as soon as the break input is active. It is set by software or automatically\
      \ depending on the AOE bit. It is acting only on the channels which are configured\
      \ in output.\nSee OC/OCN enable description for more details (enable register\
      \ (TIM15_CCER) on page818)."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: OC and OCN outputs are disabled or forced to idle state depending
        on the OSSI bit.
      value: 0
    - name: B_0x1
      description: OC and OCN outputs are enabled if their respective enable bits
        are set (CCxE, CCxNE in TIMx_CCER register)
      value: 1
  - name: BKF
    description: "Break filter\nThis bit-field defines the frequency used to sample\
      \ the BRK input signal and the length of the digital filter applied to BRK.\
      \ The digital filter is made of an event counter in which N events are needed\
      \ to validate a transition on the output:\nNote: This bit cannot be modified\
      \ when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
    bitOffset: 16
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No filter, BRK acts asynchronously
      value: 0
    - name: B_0x1
      description: fSAMPLING=fCK_INT, N=2
      value: 1
    - name: B_0x2
      description: fSAMPLING=fCK_INT, N=4
      value: 2
    - name: B_0x3
      description: fSAMPLING=fCK_INT, N=8
      value: 3
    - name: B_0x4
      description: fSAMPLING=fDTS/2, N=6
      value: 4
    - name: B_0x5
      description: fSAMPLING=fDTS/2, N=8
      value: 5
    - name: B_0x6
      description: fSAMPLING=fDTS/4, N=6
      value: 6
    - name: B_0x7
      description: fSAMPLING=fDTS/4, N=8
      value: 7
    - name: B_0x8
      description: fSAMPLING=fDTS/8, N=6
      value: 8
    - name: B_0x9
      description: fSAMPLING=fDTS/8, N=8
      value: 9
    - name: B_0xA
      description: fSAMPLING=fDTS/16, N=5
      value: 10
    - name: B_0xB
      description: fSAMPLING=fDTS/16, N=6
      value: 11
    - name: B_0xC
      description: fSAMPLING=fDTS/16, N=8
      value: 12
    - name: B_0xD
      description: fSAMPLING=fDTS/32, N=5
      value: 13
    - name: B_0xE
      description: fSAMPLING=fDTS/32, N=6
      value: 14
    - name: B_0xF
      description: fSAMPLING=fDTS/32, N=8
      value: 15
  - name: BKDSRM
    description: "Break Disarm\nThis bit is cleared by hardware when no break source\
      \ is active.\nThe BKDSRM bit must be set by software to release the bidirectional\
      \ output control (open-drain output in Hi-Z state) and then be polled it until\
      \ it is reset by hardware, indicating that the fault condition has disappeared.\n\
      Note: Any write operation to this bit takes a delay of 1 APB clock cycle to\
      \ become effective."
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Break input BRK is armed
      value: 0
    - name: B_0x1
      description: Break input BRK is disarmed
      value: 1
  - name: BKBID
    description: "Break Bidirectional\nIn the bidirectional mode (BKBID bit set to\
      \ 1), the break input is configured both in input mode and in open drain output\
      \ mode. Any active break event asserts a low logic level on the Break input\
      \ to indicate an internal break event to external devices.\nNote: This bit cannot\
      \ be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR\
      \ register).\nNote: Any write operation to this bit takes a delay of 1 APB clock\
      \ cycle to become effective."
    bitOffset: 28
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Break input BRK in input mode
      value: 0
    - name: B_0x1
      description: Break input BRK in bidirectional mode
      value: 1
- name: DCR
  displayName: DCR
  description: DMA control register
  addressOffset: 72
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DBA
    description: "DMA base address\nThis 5-bit field defines the base-address for\
      \ DMA transfers (when read/write access are done through the TIMx_DMAR address).\
      \ DBA is defined as an offset starting from the address of the TIMx_CR1 register.\n\
      Example:\n..."
    bitOffset: 0
    bitWidth: 5
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TIMx_CR1,
      value: 0
    - name: B_0x1
      description: TIMx_CR2,
      value: 1
    - name: B_0x2
      description: TIMx_SMCR,
      value: 2
  - name: DBL
    description: "DMA burst length\nThis 5-bit field defines the length of DMA transfers\
      \ (the timer recognizes a burst transfer when a read or a write access is done\
      \ to the TIMx_DMAR address).\n..."
    bitOffset: 8
    bitWidth: 5
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1 transfer,
      value: 0
    - name: B_0x1
      description: 2 transfers,
      value: 1
    - name: B_0x2
      description: 3 transfers,
      value: 2
    - name: B_0x11
      description: 18 transfers.
      value: 17
- name: DMAR
  displayName: DMAR
  description: DMA address for full transfer
  addressOffset: 76
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DMAB
    description: "DMA register for burst\n              accesses"
    bitOffset: 0
    bitWidth: 16
interrupts:
- name: TIM15
  description: Timer 15 global interrupt
  value: 20
addressBlocks:
- offset: 0
  size: 1024
  usage: registers
