// Seed: 1134081059
module module_0 #(
    parameter id_1 = 32'd35
) ();
  wire _id_1 = -1 - -1'b0;
  tri [id_1 : -1 'b0] id_2 = -1;
  assign #id_3 id_2 = 1'd0;
endmodule
module module_1 #(
    parameter id_1 = 32'd67,
    parameter id_5 = 32'd94
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  output wire id_6;
  inout wire _id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire _id_1;
  logic [id_5 : id_5  -  1  ^  id_1] id_7;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
