#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Apr 10 16:19:37 2023
# Process ID: 21904
# Current directory: G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.runs/impl_1
# Command line: vivado.exe -log ethernet_2port.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ethernet_2port.tcl -notrace
# Log file: G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.runs/impl_1/ethernet_2port.vdi
# Journal file: G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source ethernet_2port.tcl -notrace
Command: link_design -top ethernet_2port -part xc7a100tfgg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'g:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/ip/camera_fifo/camera_fifo.dcp' for cell 'u1/camera_fifo_inst'
INFO: [Netlist 29-17] Analyzing 787 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [g:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/ip/camera_fifo/camera_fifo.xdc] for cell 'u1/camera_fifo_inst/U0'
Finished Parsing XDC File [g:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/ip/camera_fifo/camera_fifo.xdc] for cell 'u1/camera_fifo_inst/U0'
Parsing XDC File [g:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/ip/camera_fifo/camera_fifo.xdc] for cell 'u2/camera_fifo_inst/U0'
Finished Parsing XDC File [g:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/ip/camera_fifo/camera_fifo.xdc] for cell 'u2/camera_fifo_inst/U0'
Parsing XDC File [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/constrs_1/new/top.xdc]
Parsing XDC File [g:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/ip/camera_fifo/camera_fifo_clocks.xdc] for cell 'u1/camera_fifo_inst/U0'
Finished Parsing XDC File [g:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/ip/camera_fifo/camera_fifo_clocks.xdc] for cell 'u1/camera_fifo_inst/U0'
Parsing XDC File [g:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/ip/camera_fifo/camera_fifo_clocks.xdc] for cell 'u2/camera_fifo_inst/U0'
Finished Parsing XDC File [g:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/ip/camera_fifo/camera_fifo_clocks.xdc] for cell 'u2/camera_fifo_inst/U0'
Sourcing Tcl File [G:/xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [G:/xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [G:/xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [G:/xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [G:/xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [G:/xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [G:/xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [G:/xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [G:/xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [G:/xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [G:/xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [G:/xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [G:/xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [G:/xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [G:/xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [G:/xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [G:/xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [G:/xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [G:/xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [G:/xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [G:/xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [G:/xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [G:/xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [G:/xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1340.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1340.523 ; gain = 989.754
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.684 . Memory (MB): peak = 1340.523 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19e207684

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.337 . Memory (MB): peak = 1340.523 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14719bc0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.424 . Memory (MB): peak = 1438.043 ; gain = 0.484
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: eb4b086d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.686 . Memory (MB): peak = 1438.043 ; gain = 0.484
INFO: [Opt 31-389] Phase Constant propagation created 75 cells and removed 261 cells
INFO: [Opt 31-1021] In phase Constant propagation, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15d4a3392

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1438.043 ; gain = 0.484
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 72 cells
INFO: [Opt 31-1021] In phase Sweep, 298 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG cmos_select_inst/cmos_pclk_BUFG_inst to drive 242 load(s) on clock net cmos_pclk
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1076dd12c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1438.043 ; gain = 0.484
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1076dd12c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1438.043 ; gain = 0.484
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1214437f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1438.043 ; gain = 0.484
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              16  |                                              4  |
|  Constant propagation         |              75  |             261  |                                              8  |
|  Sweep                        |               2  |              72  |                                            298  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              4  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1438.043 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 159a62cb2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1438.043 ; gain = 0.484

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.451 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 110eb76df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.452 . Memory (MB): peak = 1656.352 ; gain = 0.000
Ending Power Optimization Task | Checksum: 110eb76df

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1656.352 ; gain = 218.309

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 110eb76df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1656.352 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1656.352 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 19ffc2302

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1656.352 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1656.352 ; gain = 315.828
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1656.352 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1656.352 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.runs/impl_1/ethernet_2port_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ethernet_2port_drc_opted.rpt -pb ethernet_2port_drc_opted.pb -rpx ethernet_2port_drc_opted.rpx
Command: report_drc -file ethernet_2port_drc_opted.rpt -pb ethernet_2port_drc_opted.pb -rpx ethernet_2port_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.runs/impl_1/ethernet_2port_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (u1/mac_test0/fifo_rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (u2/mac_test0/fifo_rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[10] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[6]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[11] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[7]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[4] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[0]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[5] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[1]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[6] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[2]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[7] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[3]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[8] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[4]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[9] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[5]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[10] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[6]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[11] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[7]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[4] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[0]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[5] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[1]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[6] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[2]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[7] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[3]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[8] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[4]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[9] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[5]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ENARDEN (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg_0) which is driven by a register (u1/mac_test0/mac_top0/icmp0/ram_wr_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[10] (net: u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[6]) which is driven by a register (u2/mac_test0/mac_top0/icmp0/ram_write_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[11] (net: u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[7]) which is driven by a register (u2/mac_test0/mac_top0/icmp0/ram_write_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[9] (net: u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[5]) which is driven by a register (u2/mac_test0/mac_top0/icmp0/ram_write_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 23 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1656.352 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b6573789

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1656.352 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1656.352 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 712e86ab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1656.352 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12dc328c0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1656.352 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12dc328c0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1656.352 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 12dc328c0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1656.352 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 732c41a8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1656.352 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1656.352 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: e017d993

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1656.352 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: f2a7782e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1656.352 ; gain = 0.000
Phase 2 Global Placement | Checksum: f2a7782e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1656.352 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f4595a7d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1656.352 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12f08c3c1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1656.352 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 126a25e7e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1656.352 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 177b47ade

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1656.352 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 16b335102

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1656.352 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12f8a6945

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1656.352 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12fa5d5b7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1656.352 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 12fa5d5b7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1656.352 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 26659c166

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net u2/mac_test0/mac_top0/mac_rx0/mac0/rst_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net u1/mac_test0/mac_top0/mac_rx0/mac0/rst_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 26659c166

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1656.352 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.773. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 26239f8a1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1656.352 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 26239f8a1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1656.352 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26239f8a1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1656.352 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 26239f8a1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1656.352 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1656.352 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 26563fac5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1656.352 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26563fac5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1656.352 ; gain = 0.000
Ending Placer Task | Checksum: 16b69d595

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1656.352 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1656.352 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1656.352 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.673 . Memory (MB): peak = 1656.352 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.runs/impl_1/ethernet_2port_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ethernet_2port_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1656.352 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ethernet_2port_utilization_placed.rpt -pb ethernet_2port_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ethernet_2port_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 1656.352 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c767c9e0 ConstDB: 0 ShapeSum: a4020bb5 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13903f7ca

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1656.352 ; gain = 0.000
Post Restoration Checksum: NetGraph: f54fabc2 NumContArr: 43b44c08 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13903f7ca

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1675.641 ; gain = 19.289

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13903f7ca

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1683.234 ; gain = 26.883

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13903f7ca

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1683.234 ; gain = 26.883
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a773642e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1712.027 ; gain = 55.676
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.831  | TNS=0.000  | WHS=-0.747 | THS=-190.498|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 27b9f52f5

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1712.027 ; gain = 55.676
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.831  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 27b9f52f5

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1725.441 ; gain = 69.090
Phase 2 Router Initialization | Checksum: 1f3283ffe

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1725.441 ; gain = 69.090

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00387344 %
  Global Horizontal Routing Utilization  = 0.00262859 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8651
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8648
  Number of Partially Routed Nets     = 3
  Number of Node Overlaps             = 1


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: cea3b2d1

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1725.441 ; gain = 69.090

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 960
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.494  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f2c6017d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1725.441 ; gain = 69.090
Phase 4 Rip-up And Reroute | Checksum: f2c6017d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1725.441 ; gain = 69.090

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: f2c6017d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1725.441 ; gain = 69.090

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f2c6017d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1725.441 ; gain = 69.090
Phase 5 Delay and Skew Optimization | Checksum: f2c6017d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1725.441 ; gain = 69.090

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 157cc6282

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1725.441 ; gain = 69.090
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.585  | TNS=0.000  | WHS=0.055  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1526c27d0

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1725.441 ; gain = 69.090
Phase 6 Post Hold Fix | Checksum: 1526c27d0

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1725.441 ; gain = 69.090

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.945119 %
  Global Horizontal Routing Utilization  = 1.2061 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17ee555e6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1725.441 ; gain = 69.090

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17ee555e6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1725.441 ; gain = 69.090

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20d82d538

Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 1725.441 ; gain = 69.090

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.585  | TNS=0.000  | WHS=0.055  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 20d82d538

Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 1725.441 ; gain = 69.090
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 1725.441 ; gain = 69.090

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 1725.441 ; gain = 69.090
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1725.441 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.803 . Memory (MB): peak = 1725.441 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.runs/impl_1/ethernet_2port_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ethernet_2port_drc_routed.rpt -pb ethernet_2port_drc_routed.pb -rpx ethernet_2port_drc_routed.rpx
Command: report_drc -file ethernet_2port_drc_routed.rpt -pb ethernet_2port_drc_routed.pb -rpx ethernet_2port_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.runs/impl_1/ethernet_2port_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ethernet_2port_methodology_drc_routed.rpt -pb ethernet_2port_methodology_drc_routed.pb -rpx ethernet_2port_methodology_drc_routed.rpx
Command: report_methodology -file ethernet_2port_methodology_drc_routed.rpt -pb ethernet_2port_methodology_drc_routed.pb -rpx ethernet_2port_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.runs/impl_1/ethernet_2port_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ethernet_2port_power_routed.rpt -pb ethernet_2port_power_summary_routed.pb -rpx ethernet_2port_power_routed.rpx
Command: report_power -file ethernet_2port_power_routed.rpt -pb ethernet_2port_power_summary_routed.pb -rpx ethernet_2port_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
100 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ethernet_2port_route_status.rpt -pb ethernet_2port_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ethernet_2port_timing_summary_routed.rpt -pb ethernet_2port_timing_summary_routed.pb -rpx ethernet_2port_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ethernet_2port_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ethernet_2port_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ethernet_2port_bus_skew_routed.rpt -pb ethernet_2port_bus_skew_routed.pb -rpx ethernet_2port_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force ethernet_2port.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (u1/mac_test0/fifo_rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (u2/mac_test0/fifo_rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[10] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[6]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[11] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[7]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[4] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[0]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[5] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[1]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[6] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[2]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[7] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[3]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[8] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[4]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[9] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[5]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[10] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[6]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[11] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[7]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[4] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[0]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[5] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[1]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[6] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[2]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[7] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[3]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[8] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[4]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[9] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[5]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ENARDEN (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg_0) which is driven by a register (u1/mac_test0/mac_top0/icmp0/ram_wr_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[10] (net: u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[6]) which is driven by a register (u2/mac_test0/mac_top0/icmp0/ram_write_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[11] (net: u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[7]) which is driven by a register (u2/mac_test0/mac_top0/icmp0/ram_write_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[9] (net: u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[5]) which is driven by a register (u2/mac_test0/mac_top0/icmp0/ram_write_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 6 net(s) have no routable loads. The problem bus(es) and/or net(s) are u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D, u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D, u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, and u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 24 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ethernet_2port.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2200.945 ; gain = 458.500
INFO: [Common 17-206] Exiting Vivado at Mon Apr 10 16:21:44 2023...
