// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/14/2022 15:05:33"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Demo_LCD (
	LCD_CLK,
	CLOCK_50,
	KEY,
	SW,
	LCD_DEN,
	LCD_DIM,
	LCD_B,
	LCD_G,
	LCD_R,
	LEDG,
	LEDR);
output 	LCD_CLK;
input 	CLOCK_50;
input 	[3:3] KEY;
input 	[0:0] SW;
output 	LCD_DEN;
output 	LCD_DIM;
output 	[5:0] LCD_B;
output 	[5:0] LCD_G;
output 	[5:0] LCD_R;
output 	[6:6] LEDG;
output 	[2:0] LEDR;

// Design Ports Information
// LCD_CLK	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_DEN	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_DIM	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_B[5]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_B[4]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_B[3]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_B[2]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_B[1]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_B[0]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_G[5]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_G[4]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_G[3]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_G[2]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_G[1]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_G[0]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_R[5]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_R[4]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_R[3]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_R[2]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_R[1]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_R[0]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("VGA_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \inst|Mult0|auto_generated|mac_out2~dataout ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \inst|Mult0|auto_generated|mac_out2~0 ;
wire \inst|Mult0|auto_generated|mac_out2~1 ;
wire \inst|Mult0|auto_generated|mac_out2~2 ;
wire \inst|Mult0|auto_generated|mac_out2~3 ;
wire \inst|Mult0|auto_generated|mac_out2~4 ;
wire \inst|Mult0|auto_generated|mac_out2~5 ;
wire \inst|Mult0|auto_generated|mac_out2~6 ;
wire \inst|Mult0|auto_generated|mac_out2~7 ;
wire \inst|Mult0|auto_generated|mac_out2~8 ;
wire \inst|Mult0|auto_generated|mac_out2~9 ;
wire \inst|Mult0|auto_generated|mac_out2~10 ;
wire \inst|Mult0|auto_generated|mac_out2~11 ;
wire \inst|Mult0|auto_generated|mac_out2~12 ;
wire \inst|Mult0|auto_generated|mac_out2~13 ;
wire \inst|Mult1|auto_generated|mac_out2~dataout ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT1 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT9 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT10 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT14 ;
wire \inst|Mult1|auto_generated|mac_out2~0 ;
wire \inst|Mult1|auto_generated|mac_out2~1 ;
wire \inst|Mult1|auto_generated|mac_out2~2 ;
wire \inst|Mult1|auto_generated|mac_out2~3 ;
wire \inst|Mult1|auto_generated|mac_out2~4 ;
wire \inst|Mult1|auto_generated|mac_out2~5 ;
wire \inst|Mult1|auto_generated|mac_out2~6 ;
wire \inst|Mult1|auto_generated|mac_out2~7 ;
wire \inst|Mult1|auto_generated|mac_out2~8 ;
wire \inst|Mult1|auto_generated|mac_out2~9 ;
wire \inst|Mult1|auto_generated|mac_out2~10 ;
wire \inst|Mult1|auto_generated|mac_out2~11 ;
wire \inst|Mult1|auto_generated|mac_out2~12 ;
wire \inst|Mult1|auto_generated|mac_out2~13 ;
wire \inst|Add2~8_combout ;
wire \inst|Add2~24_combout ;
wire \inst|Add2~34_combout ;
wire \inst|Add2~36_combout ;
wire \inst|Add2~38_combout ;
wire \inst18|e1:countr[15]~q ;
wire \inst18|e1:countr[11]~q ;
wire \inst18|e1:countr[10]~q ;
wire \inst18|e1:countr[9]~q ;
wire \inst18|e1:countr[8]~q ;
wire \inst18|e1:countr[7]~q ;
wire \inst18|e1:countr[4]~q ;
wire \inst|Add2~43 ;
wire \inst|Add2~44_combout ;
wire \inst1|Mult0|auto_generated|mac_out2~dataout ;
wire \inst1|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \inst1|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \inst1|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \inst1|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \inst1|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \inst1|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \inst1|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \inst1|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \inst1|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \inst1|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \inst1|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \inst1|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \inst1|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \inst1|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \inst1|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \inst1|Mult0|auto_generated|mac_out2~0 ;
wire \inst1|Mult0|auto_generated|mac_out2~1 ;
wire \inst1|Mult0|auto_generated|mac_out2~2 ;
wire \inst1|Mult0|auto_generated|mac_out2~3 ;
wire \inst1|Mult0|auto_generated|mac_out2~4 ;
wire \inst1|Mult0|auto_generated|mac_out2~5 ;
wire \inst1|Mult0|auto_generated|mac_out2~6 ;
wire \inst1|Mult0|auto_generated|mac_out2~7 ;
wire \inst1|Mult0|auto_generated|mac_out2~8 ;
wire \inst1|Mult0|auto_generated|mac_out2~9 ;
wire \inst1|Add3~2_combout ;
wire \inst1|Add3~4_combout ;
wire \inst1|Add3~18_combout ;
wire \inst1|Add3~24_combout ;
wire \inst1|Add3~30_combout ;
wire \inst1|Add8~4_combout ;
wire \inst1|Add8~6_combout ;
wire \inst1|Add8~8_combout ;
wire \inst1|Add8~12_combout ;
wire \inst1|Add9~0_combout ;
wire \inst1|Add9~2_combout ;
wire \inst1|Add9~4_combout ;
wire \inst1|Add9~6_combout ;
wire \inst1|Add9~8_combout ;
wire \inst1|Add9~10_combout ;
wire \inst1|Add9~12_combout ;
wire \inst1|Add9~14_combout ;
wire \inst1|Add9~16_combout ;
wire \inst1|Add9~18_combout ;
wire \inst1|LessThan15~2_cout ;
wire \inst1|LessThan15~4_cout ;
wire \inst1|LessThan15~6_cout ;
wire \inst1|LessThan15~8_cout ;
wire \inst1|LessThan15~10_cout ;
wire \inst1|LessThan15~12_cout ;
wire \inst1|LessThan15~14_cout ;
wire \inst1|LessThan15~16_cout ;
wire \inst1|LessThan15~18_cout ;
wire \inst1|LessThan15~20_cout ;
wire \inst1|LessThan15~21_combout ;
wire \inst|Add9~6_combout ;
wire \inst|Add9~12_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \inst|Add7~4_combout ;
wire \inst|Add8~10_combout ;
wire \inst|Add8~12_combout ;
wire \inst|Add8~14_combout ;
wire \inst|Add3~14_combout ;
wire \inst|Add5~4_combout ;
wire \inst|Add5~8_combout ;
wire \inst|Add5~16_combout ;
wire \inst|Add5~18_combout ;
wire \inst|Add6~0_combout ;
wire \inst|Add6~2_combout ;
wire \inst|Add6~4_combout ;
wire \inst|Add6~12_combout ;
wire \inst|Add4~1 ;
wire \inst|Add4~0_combout ;
wire \inst|Add4~3 ;
wire \inst|Add4~2_combout ;
wire \inst|Add4~5 ;
wire \inst|Add4~4_combout ;
wire \inst|Add4~7 ;
wire \inst|Add4~6_combout ;
wire \inst|Add4~9 ;
wire \inst|Add4~8_combout ;
wire \inst|Add4~11 ;
wire \inst|Add4~10_combout ;
wire \inst|Add4~13 ;
wire \inst|Add4~12_combout ;
wire \inst|Add4~15 ;
wire \inst|Add4~14_combout ;
wire \inst|Add4~17 ;
wire \inst|Add4~16_combout ;
wire \inst|Add4~19 ;
wire \inst|Add4~18_combout ;
wire \inst|Add4~20_combout ;
wire \inst3|Mult1|auto_generated|mac_out2~dataout ;
wire \inst3|Mult1|auto_generated|mac_out2~DATAOUT1 ;
wire \inst3|Mult1|auto_generated|mac_out2~DATAOUT4 ;
wire \inst3|Mult1|auto_generated|mac_out2~DATAOUT7 ;
wire \inst3|Mult1|auto_generated|mac_out2~DATAOUT9 ;
wire \inst3|Mult1|auto_generated|mac_out2~DATAOUT14 ;
wire \inst3|Mult1|auto_generated|mac_out2~DATAOUT15 ;
wire \inst3|Mult1|auto_generated|mac_out2~DATAOUT17 ;
wire \inst3|Mult1|auto_generated|mac_out2~DATAOUT18 ;
wire \inst3|Mult1|auto_generated|mac_out2~DATAOUT19 ;
wire \inst3|Mult1|auto_generated|mac_out2~DATAOUT20 ;
wire \inst3|Mult1|auto_generated|mac_out2~DATAOUT21 ;
wire \inst3|Mult1|auto_generated|mac_out2~DATAOUT22 ;
wire \inst3|Mult1|auto_generated|mac_out2~DATAOUT23 ;
wire \inst3|Mult1|auto_generated|mac_out2~DATAOUT25 ;
wire \inst3|Mult1|auto_generated|mac_out2~0 ;
wire \inst3|Mult1|auto_generated|mac_out2~1 ;
wire \inst3|Mult1|auto_generated|mac_out2~2 ;
wire \inst3|Mult1|auto_generated|mac_out2~3 ;
wire \inst3|Mult1|auto_generated|mac_out2~4 ;
wire \inst3|Mult1|auto_generated|mac_out2~5 ;
wire \inst3|Mult1|auto_generated|mac_out2~6 ;
wire \inst3|Mult1|auto_generated|mac_out2~7 ;
wire \inst3|Mult1|auto_generated|mac_out2~8 ;
wire \inst3|Mult1|auto_generated|mac_out2~9 ;
wire \inst3|Mult0|auto_generated|mac_out2~dataout ;
wire \inst3|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \inst3|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \inst3|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \inst3|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \inst3|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \inst3|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \inst3|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \inst3|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \inst3|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \inst3|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \inst3|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \inst3|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \inst3|Mult0|auto_generated|mac_out2~0 ;
wire \inst3|Mult0|auto_generated|mac_out2~1 ;
wire \inst3|Mult0|auto_generated|mac_out2~2 ;
wire \inst3|Mult0|auto_generated|mac_out2~3 ;
wire \inst3|Mult0|auto_generated|mac_out2~4 ;
wire \inst3|Mult0|auto_generated|mac_out2~5 ;
wire \inst3|Mult0|auto_generated|mac_out2~6 ;
wire \inst3|Mult0|auto_generated|mac_out2~7 ;
wire \inst3|Mult0|auto_generated|mac_out2~8 ;
wire \inst3|Mult0|auto_generated|mac_out2~9 ;
wire \inst3|Add4~0_combout ;
wire \inst3|Add4~2_combout ;
wire \inst3|Add4~4_combout ;
wire \inst3|Add4~6_combout ;
wire \inst3|Add4~8_combout ;
wire \inst3|Add4~10_combout ;
wire \inst3|Add4~12_combout ;
wire \inst3|Add4~14_combout ;
wire \inst3|Add4~16_combout ;
wire \inst3|Add4~18_combout ;
wire \inst3|Add4~20_combout ;
wire \inst3|Add4~30_combout ;
wire \inst3|Add4~36_combout ;
wire \inst3|Add4~51 ;
wire \inst3|Add4~50_combout ;
wire \inst3|Add4~52_combout ;
wire \inst3|Add5~0_combout ;
wire \inst3|Add5~2_combout ;
wire \inst3|Add5~20_combout ;
wire \inst3|Add7~4_combout ;
wire \inst3|Add7~8_combout ;
wire \inst3|Add7~12_combout ;
wire \inst3|Add7~16_combout ;
wire \inst3|Add7~20_combout ;
wire \inst3|Add7~22_combout ;
wire \inst3|Add7~24_combout ;
wire \inst3|Add8~2_combout ;
wire \inst3|Add8~4_combout ;
wire \inst3|Add8~6_combout ;
wire \inst3|Add8~8_combout ;
wire \inst3|Add8~22_combout ;
wire \inst3|Add6~0_combout ;
wire \inst3|Add6~2_combout ;
wire \inst3|Add6~4_combout ;
wire \inst3|Add6~6_combout ;
wire \inst3|Add6~8_combout ;
wire \inst3|Add6~10_combout ;
wire \inst3|Add6~12_combout ;
wire \inst3|Add6~14_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \inst3|Add9~0_combout ;
wire \inst3|Add9~2_combout ;
wire \inst3|Add9~18_combout ;
wire \inst3|Add9~21 ;
wire \inst3|Add10~14_combout ;
wire \inst3|Add10~16_combout ;
wire \inst3|Add10~20_combout ;
wire \inst3|Add9~22_combout ;
wire \inst3|Add10~22_combout ;
wire \inst3|Add11~2_combout ;
wire \inst3|Add11~4_combout ;
wire \inst3|Add11~8_combout ;
wire \inst3|Add11~16_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \inst1|Add5~4_combout ;
wire \inst1|Add5~10_combout ;
wire \inst1|Add5~20_combout ;
wire \inst1|Add7~4_combout ;
wire \inst1|Add7~6_combout ;
wire \inst1|Add7~12_combout ;
wire \inst1|Add7~20_combout ;
wire \iGen|Add0~14_combout ;
wire \inst18|e1:countr[4]~1_combout ;
wire \inst18|e1:countr[7]~1_combout ;
wire \inst18|e1:countr[8]~1_combout ;
wire \inst18|e1:countr[9]~1_combout ;
wire \inst18|e1:countr[10]~1_combout ;
wire \inst18|e1:countr[11]~1_combout ;
wire \inst18|e1:countr[15]~1_combout ;
wire \inst|Add12~6_combout ;
wire \inst|Add12~17 ;
wire \inst|Add12~19 ;
wire \inst|Add12~18_combout ;
wire \inst|Add12~20_combout ;
wire \inst|Add11~24_combout ;
wire \inst3|Add14~4_combout ;
wire \inst3|Add14~6_combout ;
wire \inst3|Add14~16_combout ;
wire \inst3|Add12~0_combout ;
wire \inst3|Add12~2_combout ;
wire \inst3|Add12~4_combout ;
wire \inst3|Add12~6_combout ;
wire \inst3|Add13~4_combout ;
wire \inst3|Add13~10_combout ;
wire \inst1|Add13~19 ;
wire \inst1|Add13~20_combout ;
wire \inst1|Add12~17_combout ;
wire \inst18|Add1~29 ;
wire \inst18|Add1~30_combout ;
wire \iGen|ipll|altpll_component|auto_generated|pll_lock_sync~q ;
wire \inst18|Sel[0]~0_combout ;
wire \inst3|LessThan3~1_combout ;
wire \inst1|LessThan15~0_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~5_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~6_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~7_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~8_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~19_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~20_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~21_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~22_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~23_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~24_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~25_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~26_combout ;
wire \inst|Equal2~1_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~27_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~31_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~32_combout ;
wire \inst|LessThan12~0_combout ;
wire \inst|LessThan12~1_combout ;
wire \inst|LessThan12~2_combout ;
wire \inst|LessThan12~4_combout ;
wire \inst|LessThan14~2_combout ;
wire \inst|LessThan13~0_combout ;
wire \inst|LessThan13~1_combout ;
wire \inst|LSPflag~1_combout ;
wire \inst|LSPflag~2_combout ;
wire \inst3|LessThan12~0_combout ;
wire \inst3|LessThan12~1_combout ;
wire \inst3|LessThan12~2_combout ;
wire \inst3|LessThan12~3_combout ;
wire \inst3|LessThan12~5_combout ;
wire \inst3|LessThan12~6_combout ;
wire \inst3|LessThan14~1_combout ;
wire \inst3|LSPflag~5_combout ;
wire \inst3|LessThan13~0_combout ;
wire \inst3|LessThan13~1_combout ;
wire \inst3|LSPflag~7_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~2_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~3_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~15_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~16_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~17_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~19_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~21_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~22_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~27_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~28_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~29_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~30_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~31_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~32_combout ;
wire \inst3|Equal2~2_combout ;
wire \inst3|Equal1~0_combout ;
wire \inst3|LSPflag:romID[0]~0_combout ;
wire \inst3|LessThan15~10_combout ;
wire \inst3|LessThan15~14_combout ;
wire \inst3|LessThan15~16_combout ;
wire \inst3|LessThan15~17_combout ;
wire \inst3|LSPflag~10_combout ;
wire \inst3|LessThan16~0_combout ;
wire \inst3|LessThan16~1_combout ;
wire \inst3|LessThan16~2_combout ;
wire \inst3|LessThan16~3_combout ;
wire \inst3|LessThan16~7_combout ;
wire \inst3|LSPflag~12_combout ;
wire \inst3|RGB~0_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~10_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~17_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~19_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~21_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~22_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~23_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~24_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~25_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~26_combout ;
wire \inst1|Equal1~1_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~27_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~28_combout ;
wire \inst2|VGA_B[7]~9_combout ;
wire \inst1|LSPflag~2_combout ;
wire \inst2|VGA_B[7]~10_combout ;
wire \iReg|LCD_B~0_combout ;
wire \inst1|LessThan12~11_combout ;
wire \inst2|VGA_B[5]~12_combout ;
wire \inst2|VGA_B[4]~17_combout ;
wire \inst2|VGA_B[4]~20_combout ;
wire \inst2|VGA_G[6]~4_combout ;
wire \inst2|VGA_G[6]~5_combout ;
wire \inst2|VGA_R[4]~8_combout ;
wire \inst3|LessThan12~9_combout ;
wire \inst2|VGA_R[7]~14_combout ;
wire \iGen|VS_N~q ;
wire \inst19~1_combout ;
wire \iGen|LessThan4~0_combout ;
wire \iGen|LessThan0~2_combout ;
wire \iGen|LessThan1~0_combout ;
wire \iGen|process_0~0_combout ;
wire \inst18|e1:INC[18]~q ;
wire \inst18|e1:INC[3]~q ;
wire \inst|Add11~1_combout ;
wire \inst|Add11~2_combout ;
wire \inst|Add11~5_combout ;
wire \inst|Add11~7_combout ;
wire \inst|Add11~8_combout ;
wire \inst|Add11~27_combout ;
wire \inst3|Add12~8_combout ;
wire \inst3|Add12~9_combout ;
wire \inst3|Add12~10_combout ;
wire \inst3|Add14~27_combout ;
wire \inst1|Add13~22_combout ;
wire \iGen|LessThan3~1_combout ;
wire \iGen|LessThan3~2_combout ;
wire \iGen|LessThan3~3_combout ;
wire \iGen|horizontal~0_combout ;
wire \iGen|horizontal~1_combout ;
wire \iGen|horizontal~3_combout ;
wire \iGen|horizontal~6_combout ;
wire \iGen|horizontal~8_combout ;
wire \inst|Add1~3_combout ;
wire \inst|RGB~3_combout ;
wire \inst3|LSPflag~16_combout ;
wire \inst2|VGA_R[7]~32_combout ;
wire \inst18|e1:INC[3]~0_combout ;
wire \iGen|VS_N~clkctrl_outclk ;
wire \iGen|ipll|altpll_component|auto_generated|pll_lock_sync~feeder_combout ;
wire \CLOCK_50~input_o ;
wire \iGen|ipll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \iGen|horizontal~5_combout ;
wire \iGen|Add0~1 ;
wire \iGen|Add0~2_combout ;
wire \iGen|horizontal~4_combout ;
wire \iGen|Add0~3 ;
wire \iGen|Add0~5 ;
wire \iGen|Add0~6_combout ;
wire \iGen|horizontal~2_combout ;
wire \iGen|LessThan0~0_combout ;
wire \iGen|LessThan0~1_combout ;
wire \iGen|horizontal~7_combout ;
wire \iGen|Add0~7 ;
wire \iGen|Add0~9 ;
wire \iGen|Add0~11 ;
wire \iGen|Add0~13 ;
wire \iGen|Add0~15 ;
wire \iGen|Add0~17 ;
wire \iGen|Add0~18_combout ;
wire \iGen|horizontal~9_combout ;
wire \iGen|Add0~19 ;
wire \iGen|Add0~20_combout ;
wire \iGen|horizontal~10_combout ;
wire \iGen|LessThan0~3_combout ;
wire \iGen|Add1~1 ;
wire \iGen|Add1~2_combout ;
wire \iGen|Add1~31_combout ;
wire \iGen|Add1~3 ;
wire \iGen|Add1~5 ;
wire \iGen|Add1~6_combout ;
wire \iGen|Add1~10_combout ;
wire \iGen|Add1~7 ;
wire \iGen|Add1~11_combout ;
wire \iGen|Add1~13_combout ;
wire \iGen|Add1~12 ;
wire \iGen|Add1~14_combout ;
wire \iGen|Add1~16_combout ;
wire \iGen|Add1~15 ;
wire \iGen|Add1~18 ;
wire \iGen|Add1~20_combout ;
wire \iGen|Add1~22_combout ;
wire \iGen|Add1~21 ;
wire \iGen|Add1~24 ;
wire \iGen|Add1~26_combout ;
wire \iGen|Add1~28_combout ;
wire \inst1|Add11~0_combout ;
wire \iGen|Add1~8_combout ;
wire \iGen|Add1~9_combout ;
wire \iGen|Add1~23_combout ;
wire \iGen|Add1~25_combout ;
wire \iGen|LessThan3~0_combout ;
wire \iGen|LessThan4~1_combout ;
wire \iGen|process_0~1_combout ;
wire \iGen|LCD_DEN~q ;
wire \iReg|LCD_DEN~feeder_combout ;
wire \iGen|ipll|altpll_component|auto_generated|wire_pll1_locked ;
wire \iGen|ipll|altpll_component|auto_generated|locked~combout ;
wire \iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ;
wire \iReg|LCD_DEN~q ;
wire \iReg|LCD_DIM~feeder_combout ;
wire \iReg|LCD_DIM~q ;
wire \KEY[3]~input_o ;
wire \inst18|Add1~1_cout ;
wire \inst18|Add1~2_combout ;
wire \inst18|e1:INC[4]~0_combout ;
wire \inst4|WideOr9~0_combout ;
wire \inst18|Equal3~0_combout ;
wire \inst18|Equal3~0clkctrl_outclk ;
wire \inst18|e1:INC[4]~q ;
wire \inst18|Add1~3 ;
wire \inst18|Add1~4_combout ;
wire \inst18|e1:INC[5]~q ;
wire \inst18|Add1~5 ;
wire \inst18|Add1~7 ;
wire \inst18|Add1~8_combout ;
wire \inst18|e1:INC[7]~q ;
wire \inst18|Add1~9 ;
wire \inst18|Add1~11 ;
wire \inst18|Add1~13 ;
wire \inst18|Add1~14_combout ;
wire \inst18|e1:INC[10]~q ;
wire \inst18|Add1~15 ;
wire \inst18|Add1~16_combout ;
wire \inst18|e1:INC[11]~q ;
wire \inst18|Add1~17 ;
wire \inst18|Add1~18_combout ;
wire \inst18|e1:INC[12]~q ;
wire \inst18|Add1~19 ;
wire \inst18|Add1~20_combout ;
wire \inst18|e1:INC[13]~q ;
wire \inst18|Add1~21 ;
wire \inst18|Add1~23 ;
wire \inst18|Add1~24_combout ;
wire \inst18|e1:INC[15]~q ;
wire \inst18|Add1~25 ;
wire \inst18|Add1~26_combout ;
wire \inst18|e1:INC[16]~q ;
wire \inst18|Add1~22_combout ;
wire \inst18|e1:INC[14]~q ;
wire \inst18|Add1~12_combout ;
wire \inst18|e1:INC[9]~q ;
wire \inst18|Add1~10_combout ;
wire \inst18|e1:INC[8]~q ;
wire \inst18|Add1~6_combout ;
wire \inst18|e1:INC[6]~q ;
wire \inst18|e1:countr[3]~1_combout ;
wire \inst18|e1:countr[3]~q ;
wire \inst18|e1:countr[3]~2 ;
wire \inst18|e1:countr[4]~2 ;
wire \inst18|e1:countr[5]~1_combout ;
wire \inst18|e1:countr[5]~q ;
wire \inst18|e1:countr[5]~2 ;
wire \inst18|e1:countr[6]~2 ;
wire \inst18|e1:countr[7]~2 ;
wire \inst18|e1:countr[8]~2 ;
wire \inst18|e1:countr[9]~2 ;
wire \inst18|e1:countr[10]~2 ;
wire \inst18|e1:countr[11]~2 ;
wire \inst18|e1:countr[12]~2 ;
wire \inst18|e1:countr[13]~1_combout ;
wire \inst18|e1:countr[13]~q ;
wire \inst18|e1:countr[13]~2 ;
wire \inst18|e1:countr[14]~2 ;
wire \inst18|e1:countr[15]~2 ;
wire \inst18|e1:countr[16]~1_combout ;
wire \inst18|e1:countr[16]~q ;
wire \inst18|Add1~27 ;
wire \inst18|Add1~28_combout ;
wire \inst18|e1:INC[17]~q ;
wire \inst18|e1:countr[16]~2 ;
wire \inst18|e1:countr[17]~2 ;
wire \inst18|e1:countr[18]~1_combout ;
wire \inst18|e1:countr[18]~q ;
wire \SW[0]~input_o ;
wire \inst18|e1:countr[17]~1_combout ;
wire \inst18|e1:countr[17]~q ;
wire \inst19~0_combout ;
wire \inst19~2_combout ;
wire \inst4|state.s5~q ;
wire \inst4|state.s6~q ;
wire \inst4|state.s7~feeder_combout ;
wire \inst4|state.s7~q ;
wire \inst4|state.s0~0_combout ;
wire \inst4|state.s0~q ;
wire \inst4|state.s1~0_combout ;
wire \inst4|state.s1~q ;
wire \inst4|state.s2~feeder_combout ;
wire \inst4|state.s2~q ;
wire \inst4|state.s3~q ;
wire \inst4|state.s4~feeder_combout ;
wire \inst4|state.s4~q ;
wire \inst4|WideOr10~0_combout ;
wire \iGen|Add0~0_combout ;
wire \iGen|xcolumn~0_combout ;
wire \iGen|xcolumn~9_combout ;
wire \iGen|Add0~4_combout ;
wire \iGen|xcolumn~8_combout ;
wire \iGen|xcolumn~7_combout ;
wire \iGen|Add0~8_combout ;
wire \iGen|xcolumn~6_combout ;
wire \iGen|Add0~10_combout ;
wire \iGen|xcolumn~5_combout ;
wire \iGen|Add0~12_combout ;
wire \iGen|xcolumn~4_combout ;
wire \iGen|xcolumn~2_combout ;
wire \inst|Add0~0_combout ;
wire \inst|Add0~1_combout ;
wire \iGen|xcolumn~3_combout ;
wire \inst|Add0~2_combout ;
wire \iGen|Add0~16_combout ;
wire \iGen|xcolumn~1_combout ;
wire \inst|Add0~3_combout ;
wire \inst|Mult0|auto_generated|mac_mult1~dataout ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \inst|Mult0|auto_generated|mac_mult1~0 ;
wire \inst|Mult0|auto_generated|mac_mult1~1 ;
wire \inst|Mult0|auto_generated|mac_mult1~2 ;
wire \inst|Mult0|auto_generated|mac_mult1~3 ;
wire \inst|Mult0|auto_generated|mac_mult1~4 ;
wire \inst|Mult0|auto_generated|mac_mult1~5 ;
wire \inst|Mult0|auto_generated|mac_mult1~6 ;
wire \inst|Mult0|auto_generated|mac_mult1~7 ;
wire \inst|Mult0|auto_generated|mac_mult1~8 ;
wire \inst|Mult0|auto_generated|mac_mult1~9 ;
wire \inst|Mult0|auto_generated|mac_mult1~10 ;
wire \inst|Mult0|auto_generated|mac_mult1~11 ;
wire \inst|Mult0|auto_generated|mac_mult1~12 ;
wire \inst|Mult0|auto_generated|mac_mult1~13 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \iGen|Add1~0_combout ;
wire \iGen|Add1~29_combout ;
wire \iGen|Add1~4_combout ;
wire \iGen|Add1~30_combout ;
wire \inst|Add1~0_combout ;
wire \iGen|Add1~17_combout ;
wire \iGen|Add1~19_combout ;
wire \inst|Add1~1_combout ;
wire \inst|Add1~2_combout ;
wire \inst|Add1~4_combout ;
wire \inst|Add1~5_combout ;
wire \inst|Add1~6_combout ;
wire \inst|Mult1|auto_generated|mac_mult1~dataout ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT1 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT2 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT3 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT4 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT5 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT6 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT7 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT8 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT9 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT10 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT11 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT12 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT13 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT14 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT15 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT16 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT17 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT18 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT19 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT20 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT21 ;
wire \inst|Mult1|auto_generated|mac_mult1~0 ;
wire \inst|Mult1|auto_generated|mac_mult1~1 ;
wire \inst|Mult1|auto_generated|mac_mult1~2 ;
wire \inst|Mult1|auto_generated|mac_mult1~3 ;
wire \inst|Mult1|auto_generated|mac_mult1~4 ;
wire \inst|Mult1|auto_generated|mac_mult1~5 ;
wire \inst|Mult1|auto_generated|mac_mult1~6 ;
wire \inst|Mult1|auto_generated|mac_mult1~7 ;
wire \inst|Mult1|auto_generated|mac_mult1~8 ;
wire \inst|Mult1|auto_generated|mac_mult1~9 ;
wire \inst|Mult1|auto_generated|mac_mult1~10 ;
wire \inst|Mult1|auto_generated|mac_mult1~11 ;
wire \inst|Mult1|auto_generated|mac_mult1~12 ;
wire \inst|Mult1|auto_generated|mac_mult1~13 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT17 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT16 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT15 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT12 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT11 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT8 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT7 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT6 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT5 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT4 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT2 ;
wire \inst|Add2~1 ;
wire \inst|Add2~3 ;
wire \inst|Add2~5 ;
wire \inst|Add2~7 ;
wire \inst|Add2~9 ;
wire \inst|Add2~11 ;
wire \inst|Add2~13 ;
wire \inst|Add2~15 ;
wire \inst|Add2~17 ;
wire \inst|Add2~19 ;
wire \inst|Add2~21 ;
wire \inst|Add2~23 ;
wire \inst|Add2~25 ;
wire \inst|Add2~27 ;
wire \inst|Add2~29 ;
wire \inst|Add2~31 ;
wire \inst|Add2~32_combout ;
wire \inst|Add2~30_combout ;
wire \inst|Add2~28_combout ;
wire \inst|Add2~26_combout ;
wire \inst18|e1:countr[14]~1_combout ;
wire \inst18|e1:countr[14]~q ;
wire \inst18|e1:countr[12]~1_combout ;
wire \inst18|e1:countr[12]~q ;
wire \inst|Add2~18_combout ;
wire \inst|Add2~16_combout ;
wire \inst|Add2~14_combout ;
wire \inst|Add2~12_combout ;
wire \inst|Add2~10_combout ;
wire \inst18|e1:countr[6]~1_combout ;
wire \inst18|e1:countr[6]~q ;
wire \inst|Add2~6_combout ;
wire \inst|Add2~4_combout ;
wire \inst|Add2~2_combout ;
wire \inst|Add2~42_combout ;
wire \inst|Add2~0_combout ;
wire \inst18|LessThan0~0_combout ;
wire \inst18|LessThan0~2_cout ;
wire \inst18|LessThan0~4_cout ;
wire \inst18|LessThan0~6_cout ;
wire \inst18|LessThan0~8_cout ;
wire \inst18|LessThan0~10_cout ;
wire \inst18|LessThan0~12_cout ;
wire \inst18|LessThan0~14_cout ;
wire \inst18|LessThan0~16_cout ;
wire \inst18|LessThan0~18_cout ;
wire \inst18|LessThan0~20_cout ;
wire \inst18|LessThan0~22_cout ;
wire \inst18|LessThan0~24_cout ;
wire \inst18|LessThan0~26_cout ;
wire \inst18|LessThan0~28_cout ;
wire \inst18|LessThan0~30_cout ;
wire \inst18|LessThan0~32_cout ;
wire \inst18|LessThan0~33_combout ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT20 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT19 ;
wire \inst|Add2~33 ;
wire \inst|Add2~35 ;
wire \inst|Add2~37 ;
wire \inst|Add2~39 ;
wire \inst|Add2~40_combout ;
wire \inst18|Sel[0]~1_combout ;
wire \inst2|Equal1~0_combout ;
wire \inst2|Equal0~0_combout ;
wire \inst3|Add2~0_combout ;
wire \inst3|Add2~1_combout ;
wire \inst3|Add0~6_combout ;
wire \inst3|Add2~2_combout ;
wire \inst3|Add2~3_combout ;
wire \inst3|Mult0|auto_generated|mac_mult1~dataout ;
wire \inst3|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \inst3|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \inst3|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \inst3|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \inst3|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \inst3|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \inst3|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \inst3|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \inst3|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \inst3|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \inst3|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \inst3|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \inst3|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \inst3|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \inst3|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \inst3|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \inst3|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \inst3|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \inst3|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \inst3|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \inst3|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \inst3|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \inst3|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \inst3|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \inst3|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \inst3|Mult0|auto_generated|mac_mult1~0 ;
wire \inst3|Mult0|auto_generated|mac_mult1~1 ;
wire \inst3|Mult0|auto_generated|mac_mult1~2 ;
wire \inst3|Mult0|auto_generated|mac_mult1~3 ;
wire \inst3|Mult0|auto_generated|mac_mult1~4 ;
wire \inst3|Mult0|auto_generated|mac_mult1~5 ;
wire \inst3|Mult0|auto_generated|mac_mult1~6 ;
wire \inst3|Mult0|auto_generated|mac_mult1~7 ;
wire \inst3|Mult0|auto_generated|mac_mult1~8 ;
wire \inst3|Mult0|auto_generated|mac_mult1~9 ;
wire \inst3|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \inst3|Add1~1 ;
wire \inst3|Add1~3 ;
wire \inst3|Add1~4_combout ;
wire \inst3|Add1~2_combout ;
wire \inst3|Add3~1_cout ;
wire \inst3|Add3~2_combout ;
wire \inst3|Add3~3 ;
wire \inst3|Add3~4_combout ;
wire \inst3|Add3~5 ;
wire \inst3|Add3~6_combout ;
wire \inst3|Add3~7 ;
wire \inst3|Add3~8_combout ;
wire \inst3|Add3~9 ;
wire \inst3|Add3~10_combout ;
wire \inst3|Add3~11 ;
wire \inst3|Add3~12_combout ;
wire \inst3|Add3~13 ;
wire \inst3|Add3~14_combout ;
wire \inst3|Add3~15 ;
wire \inst3|Add3~16_combout ;
wire \inst3|Mult1|auto_generated|mac_mult1~dataout ;
wire \inst3|Mult1|auto_generated|mac_mult1~DATAOUT1 ;
wire \inst3|Mult1|auto_generated|mac_mult1~DATAOUT2 ;
wire \inst3|Mult1|auto_generated|mac_mult1~DATAOUT3 ;
wire \inst3|Mult1|auto_generated|mac_mult1~DATAOUT4 ;
wire \inst3|Mult1|auto_generated|mac_mult1~DATAOUT5 ;
wire \inst3|Mult1|auto_generated|mac_mult1~DATAOUT6 ;
wire \inst3|Mult1|auto_generated|mac_mult1~DATAOUT7 ;
wire \inst3|Mult1|auto_generated|mac_mult1~DATAOUT8 ;
wire \inst3|Mult1|auto_generated|mac_mult1~DATAOUT9 ;
wire \inst3|Mult1|auto_generated|mac_mult1~DATAOUT10 ;
wire \inst3|Mult1|auto_generated|mac_mult1~DATAOUT11 ;
wire \inst3|Mult1|auto_generated|mac_mult1~DATAOUT12 ;
wire \inst3|Mult1|auto_generated|mac_mult1~DATAOUT13 ;
wire \inst3|Mult1|auto_generated|mac_mult1~DATAOUT14 ;
wire \inst3|Mult1|auto_generated|mac_mult1~DATAOUT15 ;
wire \inst3|Mult1|auto_generated|mac_mult1~DATAOUT16 ;
wire \inst3|Mult1|auto_generated|mac_mult1~DATAOUT17 ;
wire \inst3|Mult1|auto_generated|mac_mult1~DATAOUT18 ;
wire \inst3|Mult1|auto_generated|mac_mult1~DATAOUT19 ;
wire \inst3|Mult1|auto_generated|mac_mult1~DATAOUT20 ;
wire \inst3|Mult1|auto_generated|mac_mult1~DATAOUT21 ;
wire \inst3|Mult1|auto_generated|mac_mult1~DATAOUT22 ;
wire \inst3|Mult1|auto_generated|mac_mult1~DATAOUT23 ;
wire \inst3|Mult1|auto_generated|mac_mult1~DATAOUT24 ;
wire \inst3|Mult1|auto_generated|mac_mult1~DATAOUT25 ;
wire \inst3|Mult1|auto_generated|mac_mult1~0 ;
wire \inst3|Mult1|auto_generated|mac_mult1~1 ;
wire \inst3|Mult1|auto_generated|mac_mult1~2 ;
wire \inst3|Mult1|auto_generated|mac_mult1~3 ;
wire \inst3|Mult1|auto_generated|mac_mult1~4 ;
wire \inst3|Mult1|auto_generated|mac_mult1~5 ;
wire \inst3|Mult1|auto_generated|mac_mult1~6 ;
wire \inst3|Mult1|auto_generated|mac_mult1~7 ;
wire \inst3|Mult1|auto_generated|mac_mult1~8 ;
wire \inst3|Mult1|auto_generated|mac_mult1~9 ;
wire \inst3|Mult1|auto_generated|mac_out2~DATAOUT24 ;
wire \inst3|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \inst3|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \inst3|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \inst3|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \inst3|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \inst3|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \inst3|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \inst3|Mult1|auto_generated|mac_out2~DATAOUT16 ;
wire \inst3|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \inst3|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \inst3|Mult1|auto_generated|mac_out2~DATAOUT13 ;
wire \inst3|Mult1|auto_generated|mac_out2~DATAOUT12 ;
wire \inst3|Mult1|auto_generated|mac_out2~DATAOUT11 ;
wire \inst3|Mult1|auto_generated|mac_out2~DATAOUT10 ;
wire \inst3|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \inst3|Mult1|auto_generated|mac_out2~DATAOUT8 ;
wire \inst3|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \inst3|Mult1|auto_generated|mac_out2~DATAOUT6 ;
wire \inst3|Mult1|auto_generated|mac_out2~DATAOUT5 ;
wire \inst3|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \inst3|Mult1|auto_generated|mac_out2~DATAOUT3 ;
wire \inst3|Mult1|auto_generated|mac_out2~DATAOUT2 ;
wire \inst3|Add4~1 ;
wire \inst3|Add4~3 ;
wire \inst3|Add4~5 ;
wire \inst3|Add4~7 ;
wire \inst3|Add4~9 ;
wire \inst3|Add4~11 ;
wire \inst3|Add4~13 ;
wire \inst3|Add4~15 ;
wire \inst3|Add4~17 ;
wire \inst3|Add4~19 ;
wire \inst3|Add4~21 ;
wire \inst3|Add4~23 ;
wire \inst3|Add4~25 ;
wire \inst3|Add4~27 ;
wire \inst3|Add4~29 ;
wire \inst3|Add4~31 ;
wire \inst3|Add4~33 ;
wire \inst3|Add4~35 ;
wire \inst3|Add4~37 ;
wire \inst3|Add4~39 ;
wire \inst3|Add4~41 ;
wire \inst3|Add4~43 ;
wire \inst3|Add4~45 ;
wire \inst3|Add4~47 ;
wire \inst3|Add4~48_combout ;
wire \inst3|Add4~44_combout ;
wire \inst3|Add4~42_combout ;
wire \inst3|Add4~40_combout ;
wire \inst3|Add4~38_combout ;
wire \inst3|LessThan12~7_combout ;
wire \inst3|LessThan12~8_combout ;
wire \iReg|LCD_G~2_combout ;
wire \inst|Add3~1 ;
wire \inst|Add3~3 ;
wire \inst|Add3~5 ;
wire \inst|Add3~7 ;
wire \inst|Add3~9 ;
wire \inst|Add3~11 ;
wire \inst|Add3~12_combout ;
wire \inst|Add3~10_combout ;
wire \inst|Add3~8_combout ;
wire \inst|Add3~6_combout ;
wire \inst|Add3~4_combout ;
wire \inst|Add3~2_combout ;
wire \inst|Add5~1_cout ;
wire \inst|Add5~3 ;
wire \inst|Add5~5 ;
wire \inst|Add5~7 ;
wire \inst|Add5~9 ;
wire \inst|Add5~11 ;
wire \inst|Add5~13 ;
wire \inst|Add5~14_combout ;
wire \inst|Add5~10_combout ;
wire \inst|Add6~1 ;
wire \inst|Add6~3 ;
wire \inst|Add6~5 ;
wire \inst|Add6~7 ;
wire \inst|Add6~9 ;
wire \inst|Add6~11 ;
wire \inst|Add6~13 ;
wire \inst|Add6~15 ;
wire \inst|Add6~16_combout ;
wire \inst|Add6~6_combout ;
wire \inst|Add6~8_combout ;
wire \inst|Add6~14_combout ;
wire \inst|Add6~10_combout ;
wire \inst|LessThan14~0_combout ;
wire \inst|LessThan14~3_combout ;
wire \inst|Add6~17 ;
wire \inst|Add6~18_combout ;
wire \inst|Add6~19 ;
wire \inst|Add6~20_combout ;
wire \inst|LSPflag~3_combout ;
wire \inst|LessThan12~5_combout ;
wire \inst|Add2~20_combout ;
wire \inst|Add2~22_combout ;
wire \inst|LessThan12~3_combout ;
wire \inst|LessThan12~6_combout ;
wire \inst2|VGA_B[7]~5_combout ;
wire \inst2|VGA_B[7]~6_combout ;
wire \inst3|Add0~4_combout ;
wire \inst3|Add1~5 ;
wire \inst3|Add1~7 ;
wire \inst3|Add1~8_combout ;
wire \inst3|Add1~6_combout ;
wire \inst3|Add1~0_combout ;
wire \inst3|Add5~1 ;
wire \inst3|Add5~3 ;
wire \inst3|Add5~5 ;
wire \inst3|Add5~7 ;
wire \inst3|Add5~9 ;
wire \inst3|Add5~11 ;
wire \inst3|Add5~13 ;
wire \inst3|Add5~14_combout ;
wire \inst3|Add5~12_combout ;
wire \inst3|Add5~10_combout ;
wire \inst3|Add5~8_combout ;
wire \inst3|Add5~6_combout ;
wire \inst3|Add5~4_combout ;
wire \inst3|Add7~1_cout ;
wire \inst3|Add7~3 ;
wire \inst3|Add7~5 ;
wire \inst3|Add7~7 ;
wire \inst3|Add7~9 ;
wire \inst3|Add7~11 ;
wire \inst3|Add7~13 ;
wire \inst3|Add7~14_combout ;
wire \inst3|Add7~10_combout ;
wire \inst3|Add7~6_combout ;
wire \inst3|Add7~2_combout ;
wire \inst3|Add8~1_cout ;
wire \inst3|Add8~3 ;
wire \inst3|Add8~5 ;
wire \inst3|Add8~7 ;
wire \inst3|Add8~9 ;
wire \inst3|Add8~11 ;
wire \inst3|Add8~13 ;
wire \inst3|Add8~14_combout ;
wire \inst3|Add8~10_combout ;
wire \inst3|Add8~12_combout ;
wire \inst3|LessThan14~2_combout ;
wire \inst3|Add0~0_combout ;
wire \inst3|Add0~1_combout ;
wire \inst3|Add0~2_combout ;
wire \inst3|Add1~9 ;
wire \inst3|Add1~11 ;
wire \inst3|Add1~13 ;
wire \inst3|Add1~14_combout ;
wire \inst3|Add1~10_combout ;
wire \inst3|Add5~15 ;
wire \inst3|Add5~17 ;
wire \inst3|Add5~18_combout ;
wire \inst3|Add7~15 ;
wire \inst3|Add7~17 ;
wire \inst3|Add7~18_combout ;
wire \inst3|Add8~15 ;
wire \inst3|Add8~17 ;
wire \inst3|Add8~19 ;
wire \inst3|Add8~20_combout ;
wire \inst3|Add8~18_combout ;
wire \inst3|Add8~16_combout ;
wire \inst3|LessThan14~0_combout ;
wire \inst3|Add8~21 ;
wire \inst3|Add8~23 ;
wire \inst3|Add8~24_combout ;
wire \inst3|LessThan14~3_combout ;
wire \inst3|Add5~19 ;
wire \inst3|Add5~21 ;
wire \inst3|Add5~22_combout ;
wire \inst3|Add7~19 ;
wire \inst3|Add7~21 ;
wire \inst3|Add7~23 ;
wire \inst3|Add7~25 ;
wire \inst3|Add7~26_combout ;
wire \inst3|Add8~25 ;
wire \inst3|Add8~26_combout ;
wire \inst3|Add5~16_combout ;
wire \inst3|Add0~5_combout ;
wire \inst3|Add6~1 ;
wire \inst3|Add6~3 ;
wire \inst3|Add6~5 ;
wire \inst3|Add6~7 ;
wire \inst3|Add6~9 ;
wire \inst3|Add6~11 ;
wire \inst3|Add6~13 ;
wire \inst3|Add6~15 ;
wire \inst3|Add6~16_combout ;
wire \inst3|Add6~17 ;
wire \inst3|Add6~19 ;
wire \inst3|Add6~21 ;
wire \inst3|Add6~23 ;
wire \inst3|Add6~24_combout ;
wire \inst3|Add6~20_combout ;
wire \inst3|Add6~22_combout ;
wire \inst3|Add6~18_combout ;
wire \inst3|LSPflag~6_combout ;
wire \inst3|LSPflag~8_combout ;
wire \inst3|LSPflag~9_combout ;
wire \inst2|VGA_B[7]~7_combout ;
wire \inst2|VGA_B[7]~8_combout ;
wire \inst|LessThan3~0_combout ;
wire \inst2|VGA_B[7]~2_combout ;
wire \inst3|LessThan3~0_combout ;
wire \inst3|LessThan5~0_combout ;
wire \inst3|LSPflag:romID[1]~0_combout ;
wire \inst3|LSPflag~4_combout ;
wire \inst2|VGA_B[7]~3_combout ;
wire \inst1|Add0~1_cout ;
wire \inst1|Add0~3 ;
wire \inst1|Add0~5 ;
wire \inst1|Add0~7 ;
wire \inst1|Add0~9 ;
wire \inst1|Add0~11 ;
wire \inst1|Add0~13 ;
wire \inst1|Add0~15 ;
wire \inst1|Add0~17 ;
wire \inst1|Add0~19 ;
wire \inst1|Add0~20_combout ;
wire \inst1|Add0~18_combout ;
wire \inst1|Add0~14_combout ;
wire \inst1|Add0~12_combout ;
wire \inst1|Add0~8_combout ;
wire \inst1|Add0~6_combout ;
wire \inst1|Add0~4_combout ;
wire \inst1|Add8~1 ;
wire \inst1|Add8~3 ;
wire \inst1|Add8~5 ;
wire \inst1|Add8~7 ;
wire \inst1|Add8~9 ;
wire \inst1|Add8~11 ;
wire \inst1|Add8~13 ;
wire \inst1|Add8~15 ;
wire \inst1|Add8~17 ;
wire \inst1|Add8~19 ;
wire \inst1|Add8~20_combout ;
wire \inst1|Add8~18_combout ;
wire \inst1|Add8~16_combout ;
wire \inst1|Add8~14_combout ;
wire \inst1|Add8~0_combout ;
wire \inst1|Add9~1 ;
wire \inst1|Add9~3 ;
wire \inst1|Add9~5 ;
wire \inst1|Add9~7 ;
wire \inst1|Add9~9 ;
wire \inst1|Add9~11 ;
wire \inst1|Add9~13 ;
wire \inst1|Add9~15 ;
wire \inst1|Add9~17 ;
wire \inst1|Add9~19 ;
wire \inst1|Add9~21 ;
wire \inst1|Add9~23 ;
wire \inst1|Add9~24_combout ;
wire \inst|Add9~1_cout ;
wire \inst|Add9~3 ;
wire \inst|Add9~5 ;
wire \inst|Add9~7 ;
wire \inst|Add9~9 ;
wire \inst|Add9~11 ;
wire \inst|Add9~13 ;
wire \inst|Add9~15 ;
wire \inst|Add9~17 ;
wire \inst|Add9~18_combout ;
wire \inst1|Add8~21 ;
wire \inst1|Add8~22_combout ;
wire \inst|Add9~16_combout ;
wire \inst|Add9~14_combout ;
wire \inst|Add9~10_combout ;
wire \inst|Add9~8_combout ;
wire \inst1|Add8~10_combout ;
wire \inst|Add9~4_combout ;
wire \inst|Add9~2_combout ;
wire \inst1|Add8~2_combout ;
wire \inst1|LessThan16~1_cout ;
wire \inst1|LessThan16~3_cout ;
wire \inst1|LessThan16~5_cout ;
wire \inst1|LessThan16~7_cout ;
wire \inst1|LessThan16~9_cout ;
wire \inst1|LessThan16~11_cout ;
wire \inst1|LessThan16~13_cout ;
wire \inst1|LessThan16~15_cout ;
wire \inst1|LessThan16~17_cout ;
wire \inst1|LessThan16~19_cout ;
wire \inst1|LessThan16~21_cout ;
wire \inst1|LessThan16~22_combout ;
wire \inst1|LSPflag~0_combout ;
wire \inst1|Add9~22_combout ;
wire \inst1|Add9~20_combout ;
wire \inst1|LSPflag~1_combout ;
wire \inst1|Add0~16_combout ;
wire \inst1|LessThan5~0_combout ;
wire \inst2|VGA_R[7]~2_combout ;
wire \inst2|VGA_B[7]~4_combout ;
wire \inst2|VGA_B[7]~11_combout ;
wire \inst1|Add0~2_combout ;
wire \inst1|Add0~10_combout ;
wire \inst1|Add1~0_combout ;
wire \inst1|Add1~1_combout ;
wire \inst1|Add1~2_combout ;
wire \inst1|Add1~3_combout ;
wire \inst1|Add1~4_combout ;
wire \inst1|Add1~5_combout ;
wire \inst1|Add1~6_combout ;
wire \inst1|Mult0|auto_generated|mac_mult1~dataout ;
wire \inst1|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \inst1|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \inst1|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \inst1|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \inst1|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \inst1|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \inst1|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \inst1|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \inst1|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \inst1|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \inst1|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \inst1|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \inst1|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \inst1|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \inst1|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \inst1|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \inst1|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \inst1|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \inst1|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \inst1|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \inst1|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \inst1|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \inst1|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \inst1|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \inst1|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \inst1|Mult0|auto_generated|mac_mult1~0 ;
wire \inst1|Mult0|auto_generated|mac_mult1~1 ;
wire \inst1|Mult0|auto_generated|mac_mult1~2 ;
wire \inst1|Mult0|auto_generated|mac_mult1~3 ;
wire \inst1|Mult0|auto_generated|mac_mult1~4 ;
wire \inst1|Mult0|auto_generated|mac_mult1~5 ;
wire \inst1|Mult0|auto_generated|mac_mult1~6 ;
wire \inst1|Mult0|auto_generated|mac_mult1~7 ;
wire \inst1|Mult0|auto_generated|mac_mult1~8 ;
wire \inst1|Mult0|auto_generated|mac_mult1~9 ;
wire \inst1|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT21 ;
wire \inst1|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \inst1|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \inst1|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT18 ;
wire \inst1|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \inst1|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT13 ;
wire \inst1|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \inst1|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \inst1|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT3 ;
wire \inst1|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \inst1|Add3~1 ;
wire \inst1|Add3~3 ;
wire \inst1|Add3~5 ;
wire \inst1|Add3~7 ;
wire \inst1|Add3~9 ;
wire \inst1|Add3~11 ;
wire \inst1|Add3~13 ;
wire \inst1|Add3~15 ;
wire \inst1|Add3~17 ;
wire \inst1|Add3~19 ;
wire \inst1|Add3~21 ;
wire \inst1|Add3~23 ;
wire \inst1|Add3~25 ;
wire \inst1|Add3~27 ;
wire \inst1|Add3~29 ;
wire \inst1|Add3~31 ;
wire \inst1|Add3~33 ;
wire \inst1|Add3~35 ;
wire \inst1|Add3~37 ;
wire \inst1|Add3~39 ;
wire \inst1|Add3~41 ;
wire \inst1|Add3~43 ;
wire \inst1|Add3~45 ;
wire \inst1|Add3~47 ;
wire \inst1|Add3~48_combout ;
wire \inst1|Add3~42_combout ;
wire \inst1|Add3~46_combout ;
wire \inst1|Add3~40_combout ;
wire \inst1|Add3~44_combout ;
wire \iReg|LCD_B~1_combout ;
wire \inst1|Add3~38_combout ;
wire \inst1|Add3~32_combout ;
wire \inst1|Add3~36_combout ;
wire \inst1|LessThan12~10_combout ;
wire \iReg|LCD_B~2_combout ;
wire \inst1|Add3~22_combout ;
wire \inst1|Add3~8_combout ;
wire \inst1|Add3~6_combout ;
wire \inst1|Add3~10_combout ;
wire \inst1|LessThan12~1_combout ;
wire \inst1|Add3~51 ;
wire \inst1|Add3~52_combout ;
wire \inst1|Add3~0_combout ;
wire \inst1|Add3~50_combout ;
wire \inst1|LessThan12~2_combout ;
wire \inst1|Add3~12_combout ;
wire \inst1|Add3~14_combout ;
wire \inst1|Add3~16_combout ;
wire \inst1|LessThan12~0_combout ;
wire \inst1|LessThan12~3_combout ;
wire \inst1|Add3~20_combout ;
wire \inst1|LessThan12~4_combout ;
wire \iReg|LCD_B~3_combout ;
wire \inst1|LSPflag~4_combout ;
wire \iReg|LCD_B~4_combout ;
wire \iReg|LCD_B~5_combout ;
wire \inst1|Add3~34_combout ;
wire \inst1|Add3~28_combout ;
wire \inst1|Add3~26_combout ;
wire \inst1|LessThan12~5_combout ;
wire \inst1|LessThan12~6_combout ;
wire \inst1|LessThan12~7_combout ;
wire \inst1|LessThan12~8_combout ;
wire \inst1|LessThan12~9_combout ;
wire \inst2|VGA_B[7]~15_combout ;
wire \inst2|VGA_B[5]~13_combout ;
wire \inst2|VGA_B[5]~14_combout ;
wire \inst2|VGA_B[5]~32_combout ;
wire \inst|LessThan2~0_combout ;
wire \inst|LSPflag:romID[1]~0_combout ;
wire \inst|LSPflag:romID[0]~0_combout ;
wire \inst|Equal0~0_combout ;
wire \inst|Add7~1 ;
wire \inst|Add7~3 ;
wire \inst|Add7~5 ;
wire \inst|Add7~7 ;
wire \inst|Add7~9 ;
wire \inst|Add7~11 ;
wire \inst|Add7~13 ;
wire \inst|Add7~15 ;
wire \inst|Add7~17 ;
wire \inst|Add7~19 ;
wire \inst|Add7~20_combout ;
wire \inst|Add7~14_combout ;
wire \inst|Add7~2_combout ;
wire \inst|Add7~0_combout ;
wire \inst|Add8~1 ;
wire \inst|Add8~3 ;
wire \inst|Add8~5 ;
wire \inst|Add8~7 ;
wire \inst|Add8~9 ;
wire \inst|Add8~11 ;
wire \inst|Add8~13 ;
wire \inst|Add8~15 ;
wire \inst|Add8~17 ;
wire \inst|Add8~19 ;
wire \inst|Add8~20_combout ;
wire \inst|Add8~18_combout ;
wire \inst|Add8~16_combout ;
wire \inst|Add8~8_combout ;
wire \inst|Add8~6_combout ;
wire \inst|Add8~4_combout ;
wire \inst|Add8~2_combout ;
wire \inst|Add8~0_combout ;
wire \inst|LessThan15~0_combout ;
wire \inst|LessThan15~2_cout ;
wire \inst|LessThan15~4_cout ;
wire \inst|LessThan15~6_cout ;
wire \inst|LessThan15~8_cout ;
wire \inst|LessThan15~10_cout ;
wire \inst|LessThan15~12_cout ;
wire \inst|LessThan15~14_cout ;
wire \inst|LessThan15~16_cout ;
wire \inst|LessThan15~18_cout ;
wire \inst|LessThan15~20_cout ;
wire \inst|LessThan15~21_combout ;
wire \inst|Add7~18_combout ;
wire \inst|Add7~16_combout ;
wire \inst|Add7~12_combout ;
wire \inst|Add7~10_combout ;
wire \inst|Add7~8_combout ;
wire \inst|Add7~6_combout ;
wire \inst|LessThan16~1_cout ;
wire \inst|LessThan16~3_cout ;
wire \inst|LessThan16~5_cout ;
wire \inst|LessThan16~7_cout ;
wire \inst|LessThan16~9_cout ;
wire \inst|LessThan16~11_cout ;
wire \inst|LessThan16~13_cout ;
wire \inst|LessThan16~15_cout ;
wire \inst|LessThan16~17_cout ;
wire \inst|LessThan16~19_cout ;
wire \inst|LessThan16~20_combout ;
wire \inst2|VGA_G[4]~2_combout ;
wire \inst2|VGA_B[4]~18_combout ;
wire \inst2|VGA_B[4]~16_combout ;
wire \inst2|VGA_B[4]~19_combout ;
wire \inst3|LessThan2~0_combout ;
wire \inst3|LSPflag:romID[0]~1_combout ;
wire \inst3|Add0~3_combout ;
wire \inst3|LSPflag:romID[1]~1_combout ;
wire \inst3|LSPflag:romID[1]~2_combout ;
wire \inst3|Equal0~0_combout ;
wire \inst3|Add11~1_cout ;
wire \inst3|Add11~3 ;
wire \inst3|Add11~5 ;
wire \inst3|Add11~7 ;
wire \inst3|Add11~9 ;
wire \inst3|Add11~11 ;
wire \inst3|Add11~13 ;
wire \inst3|Add11~14_combout ;
wire \inst3|Add11~6_combout ;
wire \inst3|Add9~1 ;
wire \inst3|Add9~3 ;
wire \inst3|Add9~5 ;
wire \inst3|Add9~7 ;
wire \inst3|Add9~8_combout ;
wire \inst3|Add9~9 ;
wire \inst3|Add9~10_combout ;
wire \inst3|LessThan16~4_combout ;
wire \inst3|Add9~11 ;
wire \inst3|Add9~12_combout ;
wire \inst3|Add11~10_combout ;
wire \inst3|LessThan16~5_combout ;
wire \inst3|Add11~12_combout ;
wire \inst3|Add9~13 ;
wire \inst3|Add9~14_combout ;
wire \inst3|LessThan16~6_combout ;
wire \inst3|Add9~15 ;
wire \inst3|Add9~16_combout ;
wire \inst3|LSPflag~13_combout ;
wire \inst3|Add9~17 ;
wire \inst3|Add9~19 ;
wire \inst3|Add9~20_combout ;
wire \inst3|Add11~15 ;
wire \inst3|Add11~17 ;
wire \inst3|Add11~18_combout ;
wire \inst3|Add11~19 ;
wire \inst3|Add11~20_combout ;
wire \inst3|Add11~21 ;
wire \inst3|Add11~22_combout ;
wire \inst3|LSPflag~11_combout ;
wire \inst3|LSPflag~14_combout ;
wire \inst3|Add1~12_combout ;
wire \inst3|Add9~6_combout ;
wire \inst3|Add9~4_combout ;
wire \inst3|Add10~1_cout ;
wire \inst3|Add10~3 ;
wire \inst3|Add10~5 ;
wire \inst3|Add10~7 ;
wire \inst3|Add10~9 ;
wire \inst3|Add10~11 ;
wire \inst3|Add10~13 ;
wire \inst3|Add10~15 ;
wire \inst3|Add10~17 ;
wire \inst3|Add10~19 ;
wire \inst3|Add10~21 ;
wire \inst3|Add10~23 ;
wire \inst3|Add10~25 ;
wire \inst3|Add10~26_combout ;
wire \inst3|Add10~24_combout ;
wire \inst3|LessThan15~2_combout ;
wire \inst3|LessThan15~3_combout ;
wire \inst3|Add10~10_combout ;
wire \inst3|Add10~12_combout ;
wire \inst3|LessThan15~5_combout ;
wire \inst3|Add10~8_combout ;
wire \inst3|LessThan15~12_combout ;
wire \inst3|LessThan15~13_combout ;
wire \inst3|Add10~18_combout ;
wire \inst3|LessThan15~4_combout ;
wire \inst3|Add10~6_combout ;
wire \inst3|Add10~4_combout ;
wire \inst3|LessThan15~9_combout ;
wire \inst3|Add10~2_combout ;
wire \inst3|LessThan15~6_combout ;
wire \inst3|LessThan15~7_combout ;
wire \inst3|LessThan15~8_combout ;
wire \inst3|LessThan15~11_combout ;
wire \inst3|LessThan15~15_combout ;
wire \inst3|LessThan15~0_combout ;
wire \inst3|LessThan15~1_combout ;
wire \inst3|LessThan15~18_combout ;
wire \inst3|LSPflag~15_combout ;
wire \inst2|VGA_G[4]~3_combout ;
wire \inst2|VGA_B[4]~21_combout ;
wire \inst2|VGA_B[4]~22_combout ;
wire \inst3|Add0~7_combout ;
wire \inst3|Add14~1_cout ;
wire \inst3|Add14~3 ;
wire \inst3|Add14~5 ;
wire \inst3|Add14~7 ;
wire \inst3|Add14~9 ;
wire \inst3|Add14~11 ;
wire \inst3|Add14~13 ;
wire \inst3|Add14~15 ;
wire \inst3|Add14~17 ;
wire \inst3|Add14~19 ;
wire \inst3|Add14~21 ;
wire \inst3|Add14~22_combout ;
wire \inst3|Add14~24_combout ;
wire \inst3|Add12~11_combout ;
wire \inst3|Add14~20_combout ;
wire \inst3|Add14~25_combout ;
wire \inst3|Add14~18_combout ;
wire \inst3|Add14~26_combout ;
wire \inst3|Add14~14_combout ;
wire \inst3|Add14~28_combout ;
wire \inst3|Add13~1 ;
wire \inst3|Add13~3 ;
wire \inst3|Add13~5 ;
wire \inst3|Add13~7 ;
wire \inst3|Add13~9 ;
wire \inst3|Add13~11 ;
wire \inst3|Add13~13 ;
wire \inst3|Add13~14_combout ;
wire \inst3|Mux1~0_combout ;
wire \inst3|Add12~1 ;
wire \inst3|Add12~3 ;
wire \inst3|Add12~5 ;
wire \inst3|Add12~7 ;
wire \inst3|Add12~12_combout ;
wire \inst3|Add12~14_combout ;
wire \inst3|Add13~15 ;
wire \inst3|Add13~16_combout ;
wire \inst3|Add13~12_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ;
wire \inst3|Mux15~0_combout ;
wire \inst3|Add14~2_combout ;
wire \inst3|LSPflag:romID[0]~2_combout ;
wire \inst3|Mux14~0_combout ;
wire \inst3|Mux13~0_combout ;
wire \inst3|Mux12~0_combout ;
wire \inst3|Add14~8_combout ;
wire \inst3|Mux11~0_combout ;
wire \inst3|Add14~10_combout ;
wire \inst3|Mux10~0_combout ;
wire \inst3|Add14~12_combout ;
wire \inst3|Mux9~0_combout ;
wire \inst3|Add13~0_combout ;
wire \inst3|Mux8~0_combout ;
wire \inst3|Add13~2_combout ;
wire \inst3|Mux7~0_combout ;
wire \inst3|Mux6~0_combout ;
wire \inst3|Add13~6_combout ;
wire \inst3|Mux5~0_combout ;
wire \inst3|Add13~8_combout ;
wire \inst3|Mux4~0_combout ;
wire \inst3|Mux3~0_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~12_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~13_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~10_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~11_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout ;
wire \inst3|Mux2~0_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~7_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~8_combout ;
wire \inst3|Mux0~0_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~5_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~6_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~0_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~1_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout ;
wire \inst3|Equal2~4_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~33_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~34_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~35_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~18_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~20_combout ;
wire \inst3|Equal2~0_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~25_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~26_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~23_combout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~24_combout ;
wire \inst3|Equal2~1_combout ;
wire \inst3|Equal2~3_combout ;
wire \inst3|RGB~1_combout ;
wire \inst2|VGA_B[3]~23_combout ;
wire \inst2|VGA_B[3]~24_combout ;
wire \inst2|VGA_B[3]~25_combout ;
wire \inst2|VGA_B[3]~26_combout ;
wire \inst|Add11~26_combout ;
wire \inst|Add11~0_combout ;
wire \inst|Add11~3_combout ;
wire \inst|Add11~4_combout ;
wire \inst|Add11~6_combout ;
wire \inst|Add11~9_combout ;
wire \inst|Add11~10_combout ;
wire \inst|Add12~1_cout ;
wire \inst|Add12~3 ;
wire \inst|Add12~5 ;
wire \inst|Add12~7 ;
wire \inst|Add12~9 ;
wire \inst|Add12~11 ;
wire \inst|Add12~13 ;
wire \inst|Add12~15 ;
wire \inst|Add12~16_combout ;
wire \inst|Add11~11_combout ;
wire \inst|Add11~13 ;
wire \inst|Add11~15 ;
wire \inst|Add11~17 ;
wire \inst|Add11~19 ;
wire \inst|Add11~21 ;
wire \inst|Add11~23 ;
wire \inst|Add11~25 ;
wire \inst|Add11~28_combout ;
wire \inst|Mux0~2_combout ;
wire \inst|Mux1~2_combout ;
wire \inst|Add11~22_combout ;
wire \inst|Mux15~0_combout ;
wire \inst|Add12~2_combout ;
wire \inst|Mux14~0_combout ;
wire \inst|Add12~4_combout ;
wire \inst|Mux13~0_combout ;
wire \inst|Mux12~0_combout ;
wire \inst|Add12~8_combout ;
wire \inst|Mux11~0_combout ;
wire \inst|Add12~10_combout ;
wire \inst|Mux10~0_combout ;
wire \inst|Add12~12_combout ;
wire \inst|Mux9~0_combout ;
wire \inst|Add12~14_combout ;
wire \inst|Mux8~0_combout ;
wire \inst|Add11~12_combout ;
wire \inst|Mux7~2_combout ;
wire \inst|Add11~14_combout ;
wire \inst|Mux6~2_combout ;
wire \inst|Add11~16_combout ;
wire \inst|Mux5~2_combout ;
wire \inst|Add11~18_combout ;
wire \inst|Mux4~2_combout ;
wire \inst|Add11~20_combout ;
wire \inst|Mux3~2_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~2_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~3_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~0_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~1_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~12_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~13_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~10_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~11_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \inst|Mux2~2_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~17_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~18_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~15_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~16_combout ;
wire \inst|Equal2~0_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~29_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~30_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~28_combout ;
wire \inst|Equal2~2_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~33_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~34_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~35_combout ;
wire \inst|Equal2~3_combout ;
wire \inst|Equal1~0_combout ;
wire \inst2|VGA_B[2]~27_combout ;
wire \inst2|VGA_B[2]~28_combout ;
wire \inst2|VGA_B[2]~29_combout ;
wire \inst2|VGA_B[2]~30_combout ;
wire \inst|LessThan2~1_combout ;
wire \inst1|LSPflag~3_combout ;
wire \inst1|LSPflag:romID[1]~0_combout ;
wire \inst1|LSPflag:romID[1]~1_combout ;
wire \inst1|Mux1~0_combout ;
wire \inst1|Add12~3_combout ;
wire \inst1|Add13~1_cout ;
wire \inst1|Add13~3_cout ;
wire \inst1|Add13~5_cout ;
wire \inst1|Add13~7_cout ;
wire \inst1|Add13~9_cout ;
wire \inst1|Add13~11_cout ;
wire \inst1|Add13~13_cout ;
wire \inst1|Add13~15_cout ;
wire \inst1|Add13~17 ;
wire \inst1|Add13~18_combout ;
wire \inst1|Add13~23_combout ;
wire \inst1|Add13~16_combout ;
wire \inst1|Add13~24_combout ;
wire \inst1|Add12~4_combout ;
wire \inst1|Add12~6 ;
wire \inst1|Add12~8 ;
wire \inst1|Add12~10 ;
wire \inst1|Add12~12 ;
wire \inst1|Add12~14 ;
wire \inst1|Add12~15_combout ;
wire \inst1|Mux2~0_combout ;
wire \inst1|Add12~21_combout ;
wire \inst1|Add12~2_combout ;
wire \inst1|Add12~16 ;
wire \inst1|Add12~18 ;
wire \inst1|Add12~19_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ;
wire \inst1|Mux15~0_combout ;
wire \inst1|Mux14~0_combout ;
wire \inst1|Mux13~0_combout ;
wire \inst1|Mux12~0_combout ;
wire \inst1|Mux11~0_combout ;
wire \inst1|Mux10~0_combout ;
wire \inst1|Mux9~0_combout ;
wire \inst1|Mux8~0_combout ;
wire \inst1|Add12~5_combout ;
wire \inst1|Mux7~0_combout ;
wire \inst1|Add12~7_combout ;
wire \inst1|Mux6~0_combout ;
wire \inst1|Add12~9_combout ;
wire \inst1|Mux5~0_combout ;
wire \inst1|Add12~11_combout ;
wire \inst1|Mux4~0_combout ;
wire \inst1|Add12~13_combout ;
wire \inst1|Mux3~0_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \inst1|Mux1~1_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~0_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~1_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~2_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~3_combout ;
wire \inst1|Mux0~0_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~12_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~13_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~11_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~5_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~6_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~7_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~8_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout ;
wire \inst1|Equal1~4_combout ;
wire \inst1|RGB~0_combout ;
wire \inst1|RGB~1_combout ;
wire \inst1|Add5~1 ;
wire \inst1|Add5~3 ;
wire \inst1|Add5~5 ;
wire \inst1|Add5~6_combout ;
wire \inst1|Add5~2_combout ;
wire \inst|Add3~0_combout ;
wire \inst1|Add5~0_combout ;
wire \inst1|LessThan13~0_combout ;
wire \inst1|Add5~7 ;
wire \inst1|Add5~8_combout ;
wire \inst1|LessThan13~1_combout ;
wire \inst|Add3~13 ;
wire \inst|Add3~15 ;
wire \inst|Add3~16_combout ;
wire \inst1|Add5~9 ;
wire \inst1|Add5~11 ;
wire \inst1|Add5~13 ;
wire \inst1|Add5~15 ;
wire \inst1|Add5~16_combout ;
wire \inst1|Add5~12_combout ;
wire \inst1|Add5~14_combout ;
wire \inst1|LessThan13~2_combout ;
wire \inst1|Add5~17 ;
wire \inst1|Add5~18_combout ;
wire \inst2|VGA_R[4]~4_combout ;
wire \inst|Add3~17 ;
wire \inst|Add3~19 ;
wire \inst|Add3~20_combout ;
wire \inst|Add3~18_combout ;
wire \inst|Add5~15 ;
wire \inst|Add5~17 ;
wire \inst|Add5~19 ;
wire \inst|Add5~20_combout ;
wire \inst|Add5~12_combout ;
wire \inst|Add5~6_combout ;
wire \inst|Add5~2_combout ;
wire \inst1|Add7~1 ;
wire \inst1|Add7~3 ;
wire \inst1|Add7~5 ;
wire \inst1|Add7~7 ;
wire \inst1|Add7~9 ;
wire \inst1|Add7~11 ;
wire \inst1|Add7~13 ;
wire \inst1|Add7~15 ;
wire \inst1|Add7~17 ;
wire \inst1|Add7~18_combout ;
wire \inst1|Add7~14_combout ;
wire \inst1|Add7~8_combout ;
wire \inst1|Add7~10_combout ;
wire \inst1|LessThan14~0_combout ;
wire \inst1|Add7~16_combout ;
wire \inst|LessThan14~1_combout ;
wire \inst1|Add7~2_combout ;
wire \inst1|Add7~0_combout ;
wire \inst1|LessThan14~1_combout ;
wire \inst1|LessThan14~2_combout ;
wire \inst1|Add7~19 ;
wire \inst1|Add7~21 ;
wire \inst1|Add7~22_combout ;
wire \inst2|VGA_R[4]~5_combout ;
wire \inst1|Add5~19 ;
wire \inst1|Add5~21 ;
wire \inst1|Add5~22_combout ;
wire \inst2|VGA_R[4]~6_combout ;
wire \iReg|LCD_G~3_combout ;
wire \iReg|LCD_G~5_combout ;
wire \inst2|VGA_B[7]~31_combout ;
wire \iReg|LCD_G~4_combout ;
wire \inst2|VGA_R[4]~7_combout ;
wire \inst2|VGA_G[6]~6_combout ;
wire \inst1|Equal2~0_combout ;
wire \inst1|RGB~2_combout ;
wire \inst2|VGA_G[6]~12_combout ;
wire \inst2|VGA_G[6]~7_combout ;
wire \inst|Equal2~4_combout ;
wire \inst|RGB~2_combout ;
wire \iReg|LCD_G~7_combout ;
wire \iReg|LCD_G~8_combout ;
wire \inst2|VGA_G[4]~8_combout ;
wire \iReg|LCD_G~9_combout ;
wire \inst2|VGA_R[2]~3_combout ;
wire \iReg|LCD_G~10_combout ;
wire \iReg|LCD_G~12_combout ;
wire \inst3|Add4~46_combout ;
wire \inst3|LessThan12~10_combout ;
wire \inst3|Add4~28_combout ;
wire \inst3|Add4~32_combout ;
wire \inst3|Add4~34_combout ;
wire \inst2|VGA_R[5]~11_combout ;
wire \inst3|Add4~24_combout ;
wire \inst3|Add4~22_combout ;
wire \inst3|Add4~26_combout ;
wire \inst3|LessThan12~4_combout ;
wire \inst2|VGA_R[5]~12_combout ;
wire \inst2|VGA_R[5]~13_combout ;
wire \iReg|LCD_G~11_combout ;
wire \iReg|LCD_G[2]~feeder_combout ;
wire \inst|LSPflag~0_combout ;
wire \inst2|VGA_G[3]~9_combout ;
wire \inst2|VGA_G[3]~10_combout ;
wire \inst2|VGA_G[3]~11_combout ;
wire \inst2|VGA_R[7]~15_combout ;
wire \iReg|LCD_G~6_combout ;
wire \inst2|VGA_R[7]~9_combout ;
wire \inst2|VGA_R[7]~10_combout ;
wire \inst2|VGA_R[7]~16_combout ;
wire \iReg|LCD_R~0_combout ;
wire \inst2|VGA_R[5]~17_combout ;
wire \inst2|VGA_R[5]~18_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~20_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~15_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~16_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~18_combout ;
wire \inst1|Equal1~0_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~33_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~34_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~35_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~31_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~32_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~29_combout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~30_combout ;
wire \inst1|Equal1~2_combout ;
wire \inst1|Equal1~3_combout ;
wire \inst2|VGA_R[4]~20_combout ;
wire \inst2|VGA_R[4]~21_combout ;
wire \inst2|VGA_R[4]~19_combout ;
wire \inst2|VGA_R[4]~22_combout ;
wire \inst2|VGA_R[4]~23_combout ;
wire \inst2|VGA_R[4]~24_combout ;
wire \inst2|VGA_R[3]~25_combout ;
wire \inst2|VGA_R[3]~26_combout ;
wire \inst2|VGA_R[3]~27_combout ;
wire \inst2|VGA_R[3]~28_combout ;
wire \inst2|VGA_R[2]~29_combout ;
wire \inst2|VGA_R[2]~30_combout ;
wire \inst2|VGA_R[2]~31_combout ;
wire \inst4|WideOr8~0_combout ;
wire [2:0] \inst|rom_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w ;
wire [3:0] \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w ;
wire [3:0] \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w ;
wire [3:0] \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w ;
wire [3:0] \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w ;
wire [3:0] \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w ;
wire [3:0] \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w ;
wire [3:0] \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w ;
wire [5:0] \iReg|LCD_R ;
wire [5:0] \iReg|LCD_G ;
wire [5:0] \iReg|LCD_B ;
wire [9:0] \iGen|yrow ;
wire [9:0] \iGen|xcolumn ;
wire [10:0] \iGen|horizontal ;
wire [4:0] \iGen|ipll|altpll_component|auto_generated|wire_pll1_clk ;
wire [2:0] \inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w ;
wire [3:0] \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w ;
wire [3:0] \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w ;
wire [3:0] \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w ;
wire [2:0] \inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a ;

wire [4:0] \iGen|ipll|altpll_component|auto_generated|pll1_CLK_bus ;
wire [35:0] \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [35:0] \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [35:0] \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \iGen|ipll|altpll_component|auto_generated|wire_pll1_clk [0] = \iGen|ipll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \iGen|ipll|altpll_component|auto_generated|wire_pll1_clk [1] = \iGen|ipll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \iGen|ipll|altpll_component|auto_generated|wire_pll1_clk [2] = \iGen|ipll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \iGen|ipll|altpll_component|auto_generated|wire_pll1_clk [3] = \iGen|ipll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \iGen|ipll|altpll_component|auto_generated|wire_pll1_clk [4] = \iGen|ipll|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \inst|Mult0|auto_generated|mac_out2~0  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \inst|Mult0|auto_generated|mac_out2~1  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \inst|Mult0|auto_generated|mac_out2~2  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \inst|Mult0|auto_generated|mac_out2~3  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \inst|Mult0|auto_generated|mac_out2~4  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \inst|Mult0|auto_generated|mac_out2~5  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \inst|Mult0|auto_generated|mac_out2~6  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \inst|Mult0|auto_generated|mac_out2~7  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \inst|Mult0|auto_generated|mac_out2~8  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \inst|Mult0|auto_generated|mac_out2~9  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \inst|Mult0|auto_generated|mac_out2~10  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \inst|Mult0|auto_generated|mac_out2~11  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \inst|Mult0|auto_generated|mac_out2~12  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \inst|Mult0|auto_generated|mac_out2~13  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \inst|Mult0|auto_generated|mac_out2~dataout  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT1  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT2  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT3  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT4  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT5  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT6  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT7  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT8  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT9  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT10  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT11  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT12  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT13  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT14  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT15  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT16  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT17  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT18  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT19  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT20  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT21  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \inst|Mult1|auto_generated|mac_out2~0  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \inst|Mult1|auto_generated|mac_out2~1  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \inst|Mult1|auto_generated|mac_out2~2  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \inst|Mult1|auto_generated|mac_out2~3  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \inst|Mult1|auto_generated|mac_out2~4  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \inst|Mult1|auto_generated|mac_out2~5  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \inst|Mult1|auto_generated|mac_out2~6  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \inst|Mult1|auto_generated|mac_out2~7  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \inst|Mult1|auto_generated|mac_out2~8  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \inst|Mult1|auto_generated|mac_out2~9  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \inst|Mult1|auto_generated|mac_out2~10  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \inst|Mult1|auto_generated|mac_out2~11  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \inst|Mult1|auto_generated|mac_out2~12  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \inst|Mult1|auto_generated|mac_out2~13  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \inst|Mult1|auto_generated|mac_out2~dataout  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT1  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT2  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT3  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [17];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT4  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [18];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT5  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [19];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT6  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [20];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT7  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [21];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT8  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [22];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT9  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [23];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT10  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [24];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT11  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [25];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT12  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [26];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT13  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [27];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT14  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [28];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT15  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [29];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT16  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [30];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT17  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [31];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT18  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [32];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT19  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [33];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT20  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [34];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT21  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [35];

assign \inst1|Mult0|auto_generated|mac_out2~0  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \inst1|Mult0|auto_generated|mac_out2~1  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \inst1|Mult0|auto_generated|mac_out2~2  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \inst1|Mult0|auto_generated|mac_out2~3  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \inst1|Mult0|auto_generated|mac_out2~4  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \inst1|Mult0|auto_generated|mac_out2~5  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \inst1|Mult0|auto_generated|mac_out2~6  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \inst1|Mult0|auto_generated|mac_out2~7  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \inst1|Mult0|auto_generated|mac_out2~8  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \inst1|Mult0|auto_generated|mac_out2~9  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \inst1|Mult0|auto_generated|mac_out2~dataout  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \inst1|Mult0|auto_generated|mac_out2~DATAOUT1  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \inst1|Mult0|auto_generated|mac_out2~DATAOUT2  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \inst1|Mult0|auto_generated|mac_out2~DATAOUT3  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \inst1|Mult0|auto_generated|mac_out2~DATAOUT4  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \inst1|Mult0|auto_generated|mac_out2~DATAOUT5  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \inst1|Mult0|auto_generated|mac_out2~DATAOUT6  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \inst1|Mult0|auto_generated|mac_out2~DATAOUT7  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \inst1|Mult0|auto_generated|mac_out2~DATAOUT8  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \inst1|Mult0|auto_generated|mac_out2~DATAOUT9  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \inst1|Mult0|auto_generated|mac_out2~DATAOUT10  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \inst1|Mult0|auto_generated|mac_out2~DATAOUT11  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \inst1|Mult0|auto_generated|mac_out2~DATAOUT12  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \inst1|Mult0|auto_generated|mac_out2~DATAOUT13  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \inst1|Mult0|auto_generated|mac_out2~DATAOUT14  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \inst1|Mult0|auto_generated|mac_out2~DATAOUT15  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \inst1|Mult0|auto_generated|mac_out2~DATAOUT16  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \inst1|Mult0|auto_generated|mac_out2~DATAOUT17  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \inst1|Mult0|auto_generated|mac_out2~DATAOUT18  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \inst1|Mult0|auto_generated|mac_out2~DATAOUT19  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \inst1|Mult0|auto_generated|mac_out2~DATAOUT20  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \inst1|Mult0|auto_generated|mac_out2~DATAOUT21  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \inst1|Mult0|auto_generated|mac_out2~DATAOUT22  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \inst1|Mult0|auto_generated|mac_out2~DATAOUT23  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \inst1|Mult0|auto_generated|mac_out2~DATAOUT24  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \inst1|Mult0|auto_generated|mac_out2~DATAOUT25  = \inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst3|Mult1|auto_generated|mac_out2~0  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \inst3|Mult1|auto_generated|mac_out2~1  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \inst3|Mult1|auto_generated|mac_out2~2  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \inst3|Mult1|auto_generated|mac_out2~3  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \inst3|Mult1|auto_generated|mac_out2~4  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \inst3|Mult1|auto_generated|mac_out2~5  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \inst3|Mult1|auto_generated|mac_out2~6  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \inst3|Mult1|auto_generated|mac_out2~7  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \inst3|Mult1|auto_generated|mac_out2~8  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \inst3|Mult1|auto_generated|mac_out2~9  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \inst3|Mult1|auto_generated|mac_out2~dataout  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \inst3|Mult1|auto_generated|mac_out2~DATAOUT1  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \inst3|Mult1|auto_generated|mac_out2~DATAOUT2  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \inst3|Mult1|auto_generated|mac_out2~DATAOUT3  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \inst3|Mult1|auto_generated|mac_out2~DATAOUT4  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \inst3|Mult1|auto_generated|mac_out2~DATAOUT5  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \inst3|Mult1|auto_generated|mac_out2~DATAOUT6  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \inst3|Mult1|auto_generated|mac_out2~DATAOUT7  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [17];
assign \inst3|Mult1|auto_generated|mac_out2~DATAOUT8  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [18];
assign \inst3|Mult1|auto_generated|mac_out2~DATAOUT9  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [19];
assign \inst3|Mult1|auto_generated|mac_out2~DATAOUT10  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [20];
assign \inst3|Mult1|auto_generated|mac_out2~DATAOUT11  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [21];
assign \inst3|Mult1|auto_generated|mac_out2~DATAOUT12  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [22];
assign \inst3|Mult1|auto_generated|mac_out2~DATAOUT13  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [23];
assign \inst3|Mult1|auto_generated|mac_out2~DATAOUT14  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [24];
assign \inst3|Mult1|auto_generated|mac_out2~DATAOUT15  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [25];
assign \inst3|Mult1|auto_generated|mac_out2~DATAOUT16  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [26];
assign \inst3|Mult1|auto_generated|mac_out2~DATAOUT17  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [27];
assign \inst3|Mult1|auto_generated|mac_out2~DATAOUT18  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [28];
assign \inst3|Mult1|auto_generated|mac_out2~DATAOUT19  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [29];
assign \inst3|Mult1|auto_generated|mac_out2~DATAOUT20  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [30];
assign \inst3|Mult1|auto_generated|mac_out2~DATAOUT21  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [31];
assign \inst3|Mult1|auto_generated|mac_out2~DATAOUT22  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [32];
assign \inst3|Mult1|auto_generated|mac_out2~DATAOUT23  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [33];
assign \inst3|Mult1|auto_generated|mac_out2~DATAOUT24  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [34];
assign \inst3|Mult1|auto_generated|mac_out2~DATAOUT25  = \inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus [35];

assign \inst3|Mult0|auto_generated|mac_out2~0  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \inst3|Mult0|auto_generated|mac_out2~1  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \inst3|Mult0|auto_generated|mac_out2~2  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \inst3|Mult0|auto_generated|mac_out2~3  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \inst3|Mult0|auto_generated|mac_out2~4  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \inst3|Mult0|auto_generated|mac_out2~5  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \inst3|Mult0|auto_generated|mac_out2~6  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \inst3|Mult0|auto_generated|mac_out2~7  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \inst3|Mult0|auto_generated|mac_out2~8  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \inst3|Mult0|auto_generated|mac_out2~9  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \inst3|Mult0|auto_generated|mac_out2~dataout  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \inst3|Mult0|auto_generated|mac_out2~DATAOUT1  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \inst3|Mult0|auto_generated|mac_out2~DATAOUT2  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \inst3|Mult0|auto_generated|mac_out2~DATAOUT3  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \inst3|Mult0|auto_generated|mac_out2~DATAOUT4  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \inst3|Mult0|auto_generated|mac_out2~DATAOUT5  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \inst3|Mult0|auto_generated|mac_out2~DATAOUT6  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \inst3|Mult0|auto_generated|mac_out2~DATAOUT7  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \inst3|Mult0|auto_generated|mac_out2~DATAOUT8  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \inst3|Mult0|auto_generated|mac_out2~DATAOUT9  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \inst3|Mult0|auto_generated|mac_out2~DATAOUT10  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \inst3|Mult0|auto_generated|mac_out2~DATAOUT11  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \inst3|Mult0|auto_generated|mac_out2~DATAOUT12  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \inst3|Mult0|auto_generated|mac_out2~DATAOUT13  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \inst3|Mult0|auto_generated|mac_out2~DATAOUT14  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \inst3|Mult0|auto_generated|mac_out2~DATAOUT15  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \inst3|Mult0|auto_generated|mac_out2~DATAOUT16  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \inst3|Mult0|auto_generated|mac_out2~DATAOUT17  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \inst3|Mult0|auto_generated|mac_out2~DATAOUT18  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \inst3|Mult0|auto_generated|mac_out2~DATAOUT19  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \inst3|Mult0|auto_generated|mac_out2~DATAOUT20  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \inst3|Mult0|auto_generated|mac_out2~DATAOUT21  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \inst3|Mult0|auto_generated|mac_out2~DATAOUT22  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \inst3|Mult0|auto_generated|mac_out2~DATAOUT23  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \inst3|Mult0|auto_generated|mac_out2~DATAOUT24  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \inst3|Mult0|auto_generated|mac_out2~DATAOUT25  = \inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst|Mult0|auto_generated|mac_mult1~0  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \inst|Mult0|auto_generated|mac_mult1~1  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \inst|Mult0|auto_generated|mac_mult1~2  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \inst|Mult0|auto_generated|mac_mult1~3  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \inst|Mult0|auto_generated|mac_mult1~4  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \inst|Mult0|auto_generated|mac_mult1~5  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \inst|Mult0|auto_generated|mac_mult1~6  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \inst|Mult0|auto_generated|mac_mult1~7  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \inst|Mult0|auto_generated|mac_mult1~8  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \inst|Mult0|auto_generated|mac_mult1~9  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \inst|Mult0|auto_generated|mac_mult1~10  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \inst|Mult0|auto_generated|mac_mult1~11  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \inst|Mult0|auto_generated|mac_mult1~12  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \inst|Mult0|auto_generated|mac_mult1~13  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \inst|Mult0|auto_generated|mac_mult1~dataout  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT1  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT2  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT3  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT4  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT5  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT6  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT7  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT8  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT9  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT10  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT11  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT12  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT13  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT14  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT15  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT16  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT17  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT18  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT19  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT20  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT21  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \inst|Mult1|auto_generated|mac_mult1~0  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \inst|Mult1|auto_generated|mac_mult1~1  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \inst|Mult1|auto_generated|mac_mult1~2  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \inst|Mult1|auto_generated|mac_mult1~3  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \inst|Mult1|auto_generated|mac_mult1~4  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \inst|Mult1|auto_generated|mac_mult1~5  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \inst|Mult1|auto_generated|mac_mult1~6  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \inst|Mult1|auto_generated|mac_mult1~7  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \inst|Mult1|auto_generated|mac_mult1~8  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \inst|Mult1|auto_generated|mac_mult1~9  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \inst|Mult1|auto_generated|mac_mult1~10  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \inst|Mult1|auto_generated|mac_mult1~11  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \inst|Mult1|auto_generated|mac_mult1~12  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \inst|Mult1|auto_generated|mac_mult1~13  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \inst|Mult1|auto_generated|mac_mult1~dataout  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT1  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT2  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT3  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT4  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT5  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT6  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT7  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT8  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT9  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT10  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT11  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT12  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT13  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT14  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT15  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT16  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT17  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT18  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT19  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT20  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT21  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \inst1|Mult0|auto_generated|mac_mult1~0  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \inst1|Mult0|auto_generated|mac_mult1~1  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \inst1|Mult0|auto_generated|mac_mult1~2  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \inst1|Mult0|auto_generated|mac_mult1~3  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \inst1|Mult0|auto_generated|mac_mult1~4  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \inst1|Mult0|auto_generated|mac_mult1~5  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \inst1|Mult0|auto_generated|mac_mult1~6  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \inst1|Mult0|auto_generated|mac_mult1~7  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \inst1|Mult0|auto_generated|mac_mult1~8  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \inst1|Mult0|auto_generated|mac_mult1~9  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \inst1|Mult0|auto_generated|mac_mult1~dataout  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \inst1|Mult0|auto_generated|mac_mult1~DATAOUT1  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \inst1|Mult0|auto_generated|mac_mult1~DATAOUT2  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \inst1|Mult0|auto_generated|mac_mult1~DATAOUT3  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \inst1|Mult0|auto_generated|mac_mult1~DATAOUT4  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \inst1|Mult0|auto_generated|mac_mult1~DATAOUT5  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \inst1|Mult0|auto_generated|mac_mult1~DATAOUT6  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \inst1|Mult0|auto_generated|mac_mult1~DATAOUT7  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \inst1|Mult0|auto_generated|mac_mult1~DATAOUT8  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \inst1|Mult0|auto_generated|mac_mult1~DATAOUT9  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \inst1|Mult0|auto_generated|mac_mult1~DATAOUT10  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \inst1|Mult0|auto_generated|mac_mult1~DATAOUT11  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \inst1|Mult0|auto_generated|mac_mult1~DATAOUT12  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \inst1|Mult0|auto_generated|mac_mult1~DATAOUT13  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \inst1|Mult0|auto_generated|mac_mult1~DATAOUT14  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \inst1|Mult0|auto_generated|mac_mult1~DATAOUT15  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \inst1|Mult0|auto_generated|mac_mult1~DATAOUT16  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \inst1|Mult0|auto_generated|mac_mult1~DATAOUT17  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \inst1|Mult0|auto_generated|mac_mult1~DATAOUT18  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \inst1|Mult0|auto_generated|mac_mult1~DATAOUT19  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \inst1|Mult0|auto_generated|mac_mult1~DATAOUT20  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \inst1|Mult0|auto_generated|mac_mult1~DATAOUT21  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \inst1|Mult0|auto_generated|mac_mult1~DATAOUT22  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \inst1|Mult0|auto_generated|mac_mult1~DATAOUT23  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \inst1|Mult0|auto_generated|mac_mult1~DATAOUT24  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \inst1|Mult0|auto_generated|mac_mult1~DATAOUT25  = \inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \inst3|Mult1|auto_generated|mac_mult1~0  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \inst3|Mult1|auto_generated|mac_mult1~1  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \inst3|Mult1|auto_generated|mac_mult1~2  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \inst3|Mult1|auto_generated|mac_mult1~3  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \inst3|Mult1|auto_generated|mac_mult1~4  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \inst3|Mult1|auto_generated|mac_mult1~5  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \inst3|Mult1|auto_generated|mac_mult1~6  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \inst3|Mult1|auto_generated|mac_mult1~7  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \inst3|Mult1|auto_generated|mac_mult1~8  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \inst3|Mult1|auto_generated|mac_mult1~9  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \inst3|Mult1|auto_generated|mac_mult1~dataout  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \inst3|Mult1|auto_generated|mac_mult1~DATAOUT1  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \inst3|Mult1|auto_generated|mac_mult1~DATAOUT2  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \inst3|Mult1|auto_generated|mac_mult1~DATAOUT3  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \inst3|Mult1|auto_generated|mac_mult1~DATAOUT4  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \inst3|Mult1|auto_generated|mac_mult1~DATAOUT5  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \inst3|Mult1|auto_generated|mac_mult1~DATAOUT6  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \inst3|Mult1|auto_generated|mac_mult1~DATAOUT7  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \inst3|Mult1|auto_generated|mac_mult1~DATAOUT8  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \inst3|Mult1|auto_generated|mac_mult1~DATAOUT9  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \inst3|Mult1|auto_generated|mac_mult1~DATAOUT10  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \inst3|Mult1|auto_generated|mac_mult1~DATAOUT11  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \inst3|Mult1|auto_generated|mac_mult1~DATAOUT12  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \inst3|Mult1|auto_generated|mac_mult1~DATAOUT13  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \inst3|Mult1|auto_generated|mac_mult1~DATAOUT14  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \inst3|Mult1|auto_generated|mac_mult1~DATAOUT15  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \inst3|Mult1|auto_generated|mac_mult1~DATAOUT16  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \inst3|Mult1|auto_generated|mac_mult1~DATAOUT17  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \inst3|Mult1|auto_generated|mac_mult1~DATAOUT18  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \inst3|Mult1|auto_generated|mac_mult1~DATAOUT19  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \inst3|Mult1|auto_generated|mac_mult1~DATAOUT20  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \inst3|Mult1|auto_generated|mac_mult1~DATAOUT21  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \inst3|Mult1|auto_generated|mac_mult1~DATAOUT22  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \inst3|Mult1|auto_generated|mac_mult1~DATAOUT23  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \inst3|Mult1|auto_generated|mac_mult1~DATAOUT24  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \inst3|Mult1|auto_generated|mac_mult1~DATAOUT25  = \inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \inst3|Mult0|auto_generated|mac_mult1~0  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \inst3|Mult0|auto_generated|mac_mult1~1  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \inst3|Mult0|auto_generated|mac_mult1~2  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \inst3|Mult0|auto_generated|mac_mult1~3  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \inst3|Mult0|auto_generated|mac_mult1~4  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \inst3|Mult0|auto_generated|mac_mult1~5  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \inst3|Mult0|auto_generated|mac_mult1~6  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \inst3|Mult0|auto_generated|mac_mult1~7  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \inst3|Mult0|auto_generated|mac_mult1~8  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \inst3|Mult0|auto_generated|mac_mult1~9  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \inst3|Mult0|auto_generated|mac_mult1~dataout  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \inst3|Mult0|auto_generated|mac_mult1~DATAOUT1  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \inst3|Mult0|auto_generated|mac_mult1~DATAOUT2  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \inst3|Mult0|auto_generated|mac_mult1~DATAOUT3  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \inst3|Mult0|auto_generated|mac_mult1~DATAOUT4  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \inst3|Mult0|auto_generated|mac_mult1~DATAOUT5  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \inst3|Mult0|auto_generated|mac_mult1~DATAOUT6  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \inst3|Mult0|auto_generated|mac_mult1~DATAOUT7  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \inst3|Mult0|auto_generated|mac_mult1~DATAOUT8  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \inst3|Mult0|auto_generated|mac_mult1~DATAOUT9  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \inst3|Mult0|auto_generated|mac_mult1~DATAOUT10  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \inst3|Mult0|auto_generated|mac_mult1~DATAOUT11  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \inst3|Mult0|auto_generated|mac_mult1~DATAOUT12  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \inst3|Mult0|auto_generated|mac_mult1~DATAOUT13  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \inst3|Mult0|auto_generated|mac_mult1~DATAOUT14  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \inst3|Mult0|auto_generated|mac_mult1~DATAOUT15  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \inst3|Mult0|auto_generated|mac_mult1~DATAOUT16  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \inst3|Mult0|auto_generated|mac_mult1~DATAOUT17  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \inst3|Mult0|auto_generated|mac_mult1~DATAOUT18  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \inst3|Mult0|auto_generated|mac_mult1~DATAOUT19  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \inst3|Mult0|auto_generated|mac_mult1~DATAOUT20  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \inst3|Mult0|auto_generated|mac_mult1~DATAOUT21  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \inst3|Mult0|auto_generated|mac_mult1~DATAOUT22  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \inst3|Mult0|auto_generated|mac_mult1~DATAOUT23  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \inst3|Mult0|auto_generated|mac_mult1~DATAOUT24  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \inst3|Mult0|auto_generated|mac_mult1~DATAOUT25  = \inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

// Location: DSPOUT_X44_Y30_N2
cycloneive_mac_out \inst|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT17 ,
\inst|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\inst|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT7 ,
\inst|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\inst|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\inst|Mult0|auto_generated|mac_mult1~dataout ,\inst|Mult0|auto_generated|mac_mult1~13 ,\inst|Mult0|auto_generated|mac_mult1~12 ,\inst|Mult0|auto_generated|mac_mult1~11 ,\inst|Mult0|auto_generated|mac_mult1~10 ,
\inst|Mult0|auto_generated|mac_mult1~9 ,\inst|Mult0|auto_generated|mac_mult1~8 ,\inst|Mult0|auto_generated|mac_mult1~7 ,\inst|Mult0|auto_generated|mac_mult1~6 ,\inst|Mult0|auto_generated|mac_mult1~5 ,\inst|Mult0|auto_generated|mac_mult1~4 ,
\inst|Mult0|auto_generated|mac_mult1~3 ,\inst|Mult0|auto_generated|mac_mult1~2 ,\inst|Mult0|auto_generated|mac_mult1~1 ,\inst|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \inst|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \inst|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y28_N2
cycloneive_mac_out \inst|Mult1|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst|Mult1|auto_generated|mac_mult1~DATAOUT21 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT20 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT19 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT18 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT17 ,
\inst|Mult1|auto_generated|mac_mult1~DATAOUT16 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT15 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT14 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT13 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT12 ,
\inst|Mult1|auto_generated|mac_mult1~DATAOUT11 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT10 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT9 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT8 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT7 ,
\inst|Mult1|auto_generated|mac_mult1~DATAOUT6 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT5 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT4 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT3 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT2 ,
\inst|Mult1|auto_generated|mac_mult1~DATAOUT1 ,\inst|Mult1|auto_generated|mac_mult1~dataout ,\inst|Mult1|auto_generated|mac_mult1~13 ,\inst|Mult1|auto_generated|mac_mult1~12 ,\inst|Mult1|auto_generated|mac_mult1~11 ,\inst|Mult1|auto_generated|mac_mult1~10 ,
\inst|Mult1|auto_generated|mac_mult1~9 ,\inst|Mult1|auto_generated|mac_mult1~8 ,\inst|Mult1|auto_generated|mac_mult1~7 ,\inst|Mult1|auto_generated|mac_mult1~6 ,\inst|Mult1|auto_generated|mac_mult1~5 ,\inst|Mult1|auto_generated|mac_mult1~4 ,
\inst|Mult1|auto_generated|mac_mult1~3 ,\inst|Mult1|auto_generated|mac_mult1~2 ,\inst|Mult1|auto_generated|mac_mult1~1 ,\inst|Mult1|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst|Mult1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \inst|Mult1|auto_generated|mac_out2 .dataa_width = 36;
defparam \inst|Mult1|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N20
cycloneive_lcell_comb \inst|Add2~8 (
// Equation(s):
// \inst|Add2~8_combout  = ((\inst|Mult0|auto_generated|mac_out2~DATAOUT6  $ (\inst|Mult1|auto_generated|mac_out2~DATAOUT6  $ (!\inst|Add2~7 )))) # (GND)
// \inst|Add2~9  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT6  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT6 ) # (!\inst|Add2~7 ))) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT6  & (\inst|Mult1|auto_generated|mac_out2~DATAOUT6  & !\inst|Add2~7 
// )))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~7 ),
	.combout(\inst|Add2~8_combout ),
	.cout(\inst|Add2~9 ));
// synopsys translate_off
defparam \inst|Add2~8 .lut_mask = 16'h698E;
defparam \inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N4
cycloneive_lcell_comb \inst|Add2~24 (
// Equation(s):
// \inst|Add2~24_combout  = ((\inst|Mult1|auto_generated|mac_out2~DATAOUT14  $ (\inst|Mult0|auto_generated|mac_out2~DATAOUT14  $ (!\inst|Add2~23 )))) # (GND)
// \inst|Add2~25  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT14  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT14 ) # (!\inst|Add2~23 ))) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT14  & (\inst|Mult0|auto_generated|mac_out2~DATAOUT14  & 
// !\inst|Add2~23 )))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT14 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~23 ),
	.combout(\inst|Add2~24_combout ),
	.cout(\inst|Add2~25 ));
// synopsys translate_off
defparam \inst|Add2~24 .lut_mask = 16'h698E;
defparam \inst|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N14
cycloneive_lcell_comb \inst|Add2~34 (
// Equation(s):
// \inst|Add2~34_combout  = (\inst|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT19  & (\inst|Add2~33  & VCC)) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT19  & (!\inst|Add2~33 )))) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT19  & (!\inst|Add2~33 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\inst|Add2~33 ) # (GND)))))
// \inst|Add2~35  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\inst|Mult1|auto_generated|mac_out2~DATAOUT19  & !\inst|Add2~33 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT19  & ((!\inst|Add2~33 ) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~33 ),
	.combout(\inst|Add2~34_combout ),
	.cout(\inst|Add2~35 ));
// synopsys translate_off
defparam \inst|Add2~34 .lut_mask = 16'h9617;
defparam \inst|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N16
cycloneive_lcell_comb \inst|Add2~36 (
// Equation(s):
// \inst|Add2~36_combout  = ((\inst|Mult0|auto_generated|mac_out2~DATAOUT20  $ (\inst|Mult1|auto_generated|mac_out2~DATAOUT20  $ (!\inst|Add2~35 )))) # (GND)
// \inst|Add2~37  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT20 ) # (!\inst|Add2~35 ))) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT20  & (\inst|Mult1|auto_generated|mac_out2~DATAOUT20  & 
// !\inst|Add2~35 )))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~35 ),
	.combout(\inst|Add2~36_combout ),
	.cout(\inst|Add2~37 ));
// synopsys translate_off
defparam \inst|Add2~36 .lut_mask = 16'h698E;
defparam \inst|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N18
cycloneive_lcell_comb \inst|Add2~38 (
// Equation(s):
// \inst|Add2~38_combout  = (\inst|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT21  & (\inst|Add2~37  & VCC)) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\inst|Add2~37 )))) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\inst|Add2~37 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\inst|Add2~37 ) # (GND)))))
// \inst|Add2~39  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT21  & (!\inst|Mult0|auto_generated|mac_out2~DATAOUT21  & !\inst|Add2~37 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT21  & ((!\inst|Add2~37 ) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~37 ),
	.combout(\inst|Add2~38_combout ),
	.cout(\inst|Add2~39 ));
// synopsys translate_off
defparam \inst|Add2~38 .lut_mask = 16'h9617;
defparam \inst|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y30_N25
dffeas \inst18|e1:countr[15] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|e1:countr[15]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:countr[15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:countr[15] .is_wysiwyg = "true";
defparam \inst18|e1:countr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y30_N17
dffeas \inst18|e1:countr[11] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|e1:countr[11]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:countr[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:countr[11] .is_wysiwyg = "true";
defparam \inst18|e1:countr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y30_N15
dffeas \inst18|e1:countr[10] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|e1:countr[10]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:countr[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:countr[10] .is_wysiwyg = "true";
defparam \inst18|e1:countr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y30_N13
dffeas \inst18|e1:countr[9] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|e1:countr[9]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:countr[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:countr[9] .is_wysiwyg = "true";
defparam \inst18|e1:countr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y30_N11
dffeas \inst18|e1:countr[8] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|e1:countr[8]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:countr[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:countr[8] .is_wysiwyg = "true";
defparam \inst18|e1:countr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y30_N9
dffeas \inst18|e1:countr[7] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|e1:countr[7]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:countr[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:countr[7] .is_wysiwyg = "true";
defparam \inst18|e1:countr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y30_N3
dffeas \inst18|e1:countr[4] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|e1:countr[4]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:countr[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:countr[4] .is_wysiwyg = "true";
defparam \inst18|e1:countr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N4
cycloneive_lcell_comb \inst|Add2~42 (
// Equation(s):
// \inst|Add2~42_combout  = (\iGen|xcolumn [0] & (\iGen|yrow [0] $ (VCC))) # (!\iGen|xcolumn [0] & (\iGen|yrow [0] & VCC))
// \inst|Add2~43  = CARRY((\iGen|xcolumn [0] & \iGen|yrow [0]))

	.dataa(\iGen|xcolumn [0]),
	.datab(\iGen|yrow [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add2~42_combout ),
	.cout(\inst|Add2~43 ));
// synopsys translate_off
defparam \inst|Add2~42 .lut_mask = 16'h6688;
defparam \inst|Add2~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N6
cycloneive_lcell_comb \inst|Add2~44 (
// Equation(s):
// \inst|Add2~44_combout  = \inst|Add2~43 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|Add2~43 ),
	.combout(\inst|Add2~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add2~44 .lut_mask = 16'hF0F0;
defparam \inst|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X44_Y33_N2
cycloneive_mac_out \inst1|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst1|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\inst1|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\inst1|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\inst1|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\inst1|Mult0|auto_generated|mac_mult1~DATAOUT21 ,
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\inst1|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\inst1|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\inst1|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\inst1|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\inst1|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\inst1|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\inst1|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\inst1|Mult0|auto_generated|mac_mult1~DATAOUT11 ,
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\inst1|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\inst1|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\inst1|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\inst1|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\inst1|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\inst1|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\inst1|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\inst1|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\inst1|Mult0|auto_generated|mac_mult1~DATAOUT1 ,
\inst1|Mult0|auto_generated|mac_mult1~dataout ,\inst1|Mult0|auto_generated|mac_mult1~9 ,\inst1|Mult0|auto_generated|mac_mult1~8 ,\inst1|Mult0|auto_generated|mac_mult1~7 ,\inst1|Mult0|auto_generated|mac_mult1~6 ,\inst1|Mult0|auto_generated|mac_mult1~5 ,
\inst1|Mult0|auto_generated|mac_mult1~4 ,\inst1|Mult0|auto_generated|mac_mult1~3 ,\inst1|Mult0|auto_generated|mac_mult1~2 ,\inst1|Mult0|auto_generated|mac_mult1~1 ,\inst1|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst1|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \inst1|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \inst1|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N10
cycloneive_lcell_comb \inst1|Add3~2 (
// Equation(s):
// \inst1|Add3~2_combout  = (\inst1|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT3  & (\inst1|Add3~1  & VCC)) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT3  & (!\inst1|Add3~1 )))) # 
// (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT3  & (!\inst1|Add3~1 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT3  & ((\inst1|Add3~1 ) # (GND)))))
// \inst1|Add3~3  = CARRY((\inst1|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\inst|Mult1|auto_generated|mac_out2~DATAOUT3  & !\inst1|Add3~1 )) # (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT3  & ((!\inst1|Add3~1 ) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT3 ))))

	.dataa(\inst1|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~1 ),
	.combout(\inst1|Add3~2_combout ),
	.cout(\inst1|Add3~3 ));
// synopsys translate_off
defparam \inst1|Add3~2 .lut_mask = 16'h9617;
defparam \inst1|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N12
cycloneive_lcell_comb \inst1|Add3~4 (
// Equation(s):
// \inst1|Add3~4_combout  = ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT4  $ (\inst|Mult1|auto_generated|mac_out2~DATAOUT4  $ (!\inst1|Add3~3 )))) # (GND)
// \inst1|Add3~5  = CARRY((\inst1|Mult0|auto_generated|mac_out2~DATAOUT4  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT4 ) # (!\inst1|Add3~3 ))) # (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT4  & (\inst|Mult1|auto_generated|mac_out2~DATAOUT4  & 
// !\inst1|Add3~3 )))

	.dataa(\inst1|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~3 ),
	.combout(\inst1|Add3~4_combout ),
	.cout(\inst1|Add3~5 ));
// synopsys translate_off
defparam \inst1|Add3~4 .lut_mask = 16'h698E;
defparam \inst1|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N26
cycloneive_lcell_comb \inst1|Add3~18 (
// Equation(s):
// \inst1|Add3~18_combout  = (\inst1|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT11  & (\inst1|Add3~17  & VCC)) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT11  & (!\inst1|Add3~17 )))) # 
// (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT11  & (!\inst1|Add3~17 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT11  & ((\inst1|Add3~17 ) # (GND)))))
// \inst1|Add3~19  = CARRY((\inst1|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\inst|Mult1|auto_generated|mac_out2~DATAOUT11  & !\inst1|Add3~17 )) # (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT11  & ((!\inst1|Add3~17 ) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT11 ))))

	.dataa(\inst1|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~17 ),
	.combout(\inst1|Add3~18_combout ),
	.cout(\inst1|Add3~19 ));
// synopsys translate_off
defparam \inst1|Add3~18 .lut_mask = 16'h9617;
defparam \inst1|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N0
cycloneive_lcell_comb \inst1|Add3~24 (
// Equation(s):
// \inst1|Add3~24_combout  = ((\inst|Mult1|auto_generated|mac_out2~DATAOUT14  $ (\inst1|Mult0|auto_generated|mac_out2~DATAOUT14  $ (!\inst1|Add3~23 )))) # (GND)
// \inst1|Add3~25  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT14  & ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT14 ) # (!\inst1|Add3~23 ))) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT14  & (\inst1|Mult0|auto_generated|mac_out2~DATAOUT14  & 
// !\inst1|Add3~23 )))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT14 ),
	.datab(\inst1|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~23 ),
	.combout(\inst1|Add3~24_combout ),
	.cout(\inst1|Add3~25 ));
// synopsys translate_off
defparam \inst1|Add3~24 .lut_mask = 16'h698E;
defparam \inst1|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N6
cycloneive_lcell_comb \inst1|Add3~30 (
// Equation(s):
// \inst1|Add3~30_combout  = (\inst|Mult1|auto_generated|mac_out2~DATAOUT17  & ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT17  & (\inst1|Add3~29  & VCC)) # (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\inst1|Add3~29 )))) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT17  & ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\inst1|Add3~29 )) # (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\inst1|Add3~29 ) # (GND)))))
// \inst1|Add3~31  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT17  & (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT17  & !\inst1|Add3~29 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT17  & ((!\inst1|Add3~29 ) # 
// (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT17 ))))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\inst1|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~29 ),
	.combout(\inst1|Add3~30_combout ),
	.cout(\inst1|Add3~31 ));
// synopsys translate_off
defparam \inst1|Add3~30 .lut_mask = 16'h9617;
defparam \inst1|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N8
cycloneive_lcell_comb \inst1|Add8~4 (
// Equation(s):
// \inst1|Add8~4_combout  = ((\inst1|Add0~4_combout  $ (\inst1|Add0~6_combout  $ (!\inst1|Add8~3 )))) # (GND)
// \inst1|Add8~5  = CARRY((\inst1|Add0~4_combout  & ((\inst1|Add0~6_combout ) # (!\inst1|Add8~3 ))) # (!\inst1|Add0~4_combout  & (\inst1|Add0~6_combout  & !\inst1|Add8~3 )))

	.dataa(\inst1|Add0~4_combout ),
	.datab(\inst1|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add8~3 ),
	.combout(\inst1|Add8~4_combout ),
	.cout(\inst1|Add8~5 ));
// synopsys translate_off
defparam \inst1|Add8~4 .lut_mask = 16'h698E;
defparam \inst1|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N10
cycloneive_lcell_comb \inst1|Add8~6 (
// Equation(s):
// \inst1|Add8~6_combout  = (\inst1|Add0~8_combout  & ((\inst1|Add0~6_combout  & (\inst1|Add8~5  & VCC)) # (!\inst1|Add0~6_combout  & (!\inst1|Add8~5 )))) # (!\inst1|Add0~8_combout  & ((\inst1|Add0~6_combout  & (!\inst1|Add8~5 )) # (!\inst1|Add0~6_combout  & 
// ((\inst1|Add8~5 ) # (GND)))))
// \inst1|Add8~7  = CARRY((\inst1|Add0~8_combout  & (!\inst1|Add0~6_combout  & !\inst1|Add8~5 )) # (!\inst1|Add0~8_combout  & ((!\inst1|Add8~5 ) # (!\inst1|Add0~6_combout ))))

	.dataa(\inst1|Add0~8_combout ),
	.datab(\inst1|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add8~5 ),
	.combout(\inst1|Add8~6_combout ),
	.cout(\inst1|Add8~7 ));
// synopsys translate_off
defparam \inst1|Add8~6 .lut_mask = 16'h9617;
defparam \inst1|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N12
cycloneive_lcell_comb \inst1|Add8~8 (
// Equation(s):
// \inst1|Add8~8_combout  = ((\inst1|Add0~10_combout  $ (\inst1|Add0~8_combout  $ (!\inst1|Add8~7 )))) # (GND)
// \inst1|Add8~9  = CARRY((\inst1|Add0~10_combout  & ((\inst1|Add0~8_combout ) # (!\inst1|Add8~7 ))) # (!\inst1|Add0~10_combout  & (\inst1|Add0~8_combout  & !\inst1|Add8~7 )))

	.dataa(\inst1|Add0~10_combout ),
	.datab(\inst1|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add8~7 ),
	.combout(\inst1|Add8~8_combout ),
	.cout(\inst1|Add8~9 ));
// synopsys translate_off
defparam \inst1|Add8~8 .lut_mask = 16'h698E;
defparam \inst1|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N16
cycloneive_lcell_comb \inst1|Add8~12 (
// Equation(s):
// \inst1|Add8~12_combout  = ((\inst1|Add0~12_combout  $ (\inst1|Add0~14_combout  $ (!\inst1|Add8~11 )))) # (GND)
// \inst1|Add8~13  = CARRY((\inst1|Add0~12_combout  & ((\inst1|Add0~14_combout ) # (!\inst1|Add8~11 ))) # (!\inst1|Add0~12_combout  & (\inst1|Add0~14_combout  & !\inst1|Add8~11 )))

	.dataa(\inst1|Add0~12_combout ),
	.datab(\inst1|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add8~11 ),
	.combout(\inst1|Add8~12_combout ),
	.cout(\inst1|Add8~13 ));
// synopsys translate_off
defparam \inst1|Add8~12 .lut_mask = 16'h698E;
defparam \inst1|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N4
cycloneive_lcell_comb \inst1|Add9~0 (
// Equation(s):
// \inst1|Add9~0_combout  = (\inst1|Add8~2_combout  & (\inst1|Add8~0_combout  $ (VCC))) # (!\inst1|Add8~2_combout  & (\inst1|Add8~0_combout  & VCC))
// \inst1|Add9~1  = CARRY((\inst1|Add8~2_combout  & \inst1|Add8~0_combout ))

	.dataa(\inst1|Add8~2_combout ),
	.datab(\inst1|Add8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|Add9~0_combout ),
	.cout(\inst1|Add9~1 ));
// synopsys translate_off
defparam \inst1|Add9~0 .lut_mask = 16'h6688;
defparam \inst1|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N6
cycloneive_lcell_comb \inst1|Add9~2 (
// Equation(s):
// \inst1|Add9~2_combout  = (\inst1|Add8~4_combout  & (\inst1|Add9~1  & VCC)) # (!\inst1|Add8~4_combout  & (!\inst1|Add9~1 ))
// \inst1|Add9~3  = CARRY((!\inst1|Add8~4_combout  & !\inst1|Add9~1 ))

	.dataa(\inst1|Add8~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add9~1 ),
	.combout(\inst1|Add9~2_combout ),
	.cout(\inst1|Add9~3 ));
// synopsys translate_off
defparam \inst1|Add9~2 .lut_mask = 16'hA505;
defparam \inst1|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N8
cycloneive_lcell_comb \inst1|Add9~4 (
// Equation(s):
// \inst1|Add9~4_combout  = (\inst1|Add8~6_combout  & ((GND) # (!\inst1|Add9~3 ))) # (!\inst1|Add8~6_combout  & (\inst1|Add9~3  $ (GND)))
// \inst1|Add9~5  = CARRY((\inst1|Add8~6_combout ) # (!\inst1|Add9~3 ))

	.dataa(\inst1|Add8~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add9~3 ),
	.combout(\inst1|Add9~4_combout ),
	.cout(\inst1|Add9~5 ));
// synopsys translate_off
defparam \inst1|Add9~4 .lut_mask = 16'h5AAF;
defparam \inst1|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N10
cycloneive_lcell_comb \inst1|Add9~6 (
// Equation(s):
// \inst1|Add9~6_combout  = (\inst1|Add8~8_combout  & (\inst1|Add9~5  & VCC)) # (!\inst1|Add8~8_combout  & (!\inst1|Add9~5 ))
// \inst1|Add9~7  = CARRY((!\inst1|Add8~8_combout  & !\inst1|Add9~5 ))

	.dataa(\inst1|Add8~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add9~5 ),
	.combout(\inst1|Add9~6_combout ),
	.cout(\inst1|Add9~7 ));
// synopsys translate_off
defparam \inst1|Add9~6 .lut_mask = 16'hA505;
defparam \inst1|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N12
cycloneive_lcell_comb \inst1|Add9~8 (
// Equation(s):
// \inst1|Add9~8_combout  = (\inst1|Add8~10_combout  & ((GND) # (!\inst1|Add9~7 ))) # (!\inst1|Add8~10_combout  & (\inst1|Add9~7  $ (GND)))
// \inst1|Add9~9  = CARRY((\inst1|Add8~10_combout ) # (!\inst1|Add9~7 ))

	.dataa(\inst1|Add8~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add9~7 ),
	.combout(\inst1|Add9~8_combout ),
	.cout(\inst1|Add9~9 ));
// synopsys translate_off
defparam \inst1|Add9~8 .lut_mask = 16'h5AAF;
defparam \inst1|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N14
cycloneive_lcell_comb \inst1|Add9~10 (
// Equation(s):
// \inst1|Add9~10_combout  = (\inst1|Add8~12_combout  & (\inst1|Add9~9  & VCC)) # (!\inst1|Add8~12_combout  & (!\inst1|Add9~9 ))
// \inst1|Add9~11  = CARRY((!\inst1|Add8~12_combout  & !\inst1|Add9~9 ))

	.dataa(\inst1|Add8~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add9~9 ),
	.combout(\inst1|Add9~10_combout ),
	.cout(\inst1|Add9~11 ));
// synopsys translate_off
defparam \inst1|Add9~10 .lut_mask = 16'hA505;
defparam \inst1|Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N16
cycloneive_lcell_comb \inst1|Add9~12 (
// Equation(s):
// \inst1|Add9~12_combout  = (\inst1|Add8~14_combout  & (\inst1|Add9~11  $ (GND))) # (!\inst1|Add8~14_combout  & (!\inst1|Add9~11  & VCC))
// \inst1|Add9~13  = CARRY((\inst1|Add8~14_combout  & !\inst1|Add9~11 ))

	.dataa(gnd),
	.datab(\inst1|Add8~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add9~11 ),
	.combout(\inst1|Add9~12_combout ),
	.cout(\inst1|Add9~13 ));
// synopsys translate_off
defparam \inst1|Add9~12 .lut_mask = 16'hC30C;
defparam \inst1|Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N18
cycloneive_lcell_comb \inst1|Add9~14 (
// Equation(s):
// \inst1|Add9~14_combout  = (\inst1|Add8~16_combout  & (!\inst1|Add9~13 )) # (!\inst1|Add8~16_combout  & ((\inst1|Add9~13 ) # (GND)))
// \inst1|Add9~15  = CARRY((!\inst1|Add9~13 ) # (!\inst1|Add8~16_combout ))

	.dataa(gnd),
	.datab(\inst1|Add8~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add9~13 ),
	.combout(\inst1|Add9~14_combout ),
	.cout(\inst1|Add9~15 ));
// synopsys translate_off
defparam \inst1|Add9~14 .lut_mask = 16'h3C3F;
defparam \inst1|Add9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N20
cycloneive_lcell_comb \inst1|Add9~16 (
// Equation(s):
// \inst1|Add9~16_combout  = (\inst1|Add8~18_combout  & (\inst1|Add9~15  $ (GND))) # (!\inst1|Add8~18_combout  & (!\inst1|Add9~15  & VCC))
// \inst1|Add9~17  = CARRY((\inst1|Add8~18_combout  & !\inst1|Add9~15 ))

	.dataa(gnd),
	.datab(\inst1|Add8~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add9~15 ),
	.combout(\inst1|Add9~16_combout ),
	.cout(\inst1|Add9~17 ));
// synopsys translate_off
defparam \inst1|Add9~16 .lut_mask = 16'hC30C;
defparam \inst1|Add9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N22
cycloneive_lcell_comb \inst1|Add9~18 (
// Equation(s):
// \inst1|Add9~18_combout  = (\inst1|Add8~20_combout  & (!\inst1|Add9~17 )) # (!\inst1|Add8~20_combout  & ((\inst1|Add9~17 ) # (GND)))
// \inst1|Add9~19  = CARRY((!\inst1|Add9~17 ) # (!\inst1|Add8~20_combout ))

	.dataa(gnd),
	.datab(\inst1|Add8~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add9~17 ),
	.combout(\inst1|Add9~18_combout ),
	.cout(\inst1|Add9~19 ));
// synopsys translate_off
defparam \inst1|Add9~18 .lut_mask = 16'h3C3F;
defparam \inst1|Add9~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N10
cycloneive_lcell_comb \inst1|LessThan15~2 (
// Equation(s):
// \inst1|LessThan15~2_cout  = CARRY(\inst1|LessThan15~0_combout )

	.dataa(gnd),
	.datab(\inst1|LessThan15~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst1|LessThan15~2_cout ));
// synopsys translate_off
defparam \inst1|LessThan15~2 .lut_mask = 16'h00CC;
defparam \inst1|LessThan15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N12
cycloneive_lcell_comb \inst1|LessThan15~4 (
// Equation(s):
// \inst1|LessThan15~4_cout  = CARRY((\iGen|yrow [0] & ((!\inst1|LessThan15~2_cout ) # (!\inst1|Add9~0_combout ))) # (!\iGen|yrow [0] & (!\inst1|Add9~0_combout  & !\inst1|LessThan15~2_cout )))

	.dataa(\iGen|yrow [0]),
	.datab(\inst1|Add9~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|LessThan15~2_cout ),
	.combout(),
	.cout(\inst1|LessThan15~4_cout ));
// synopsys translate_off
defparam \inst1|LessThan15~4 .lut_mask = 16'h002B;
defparam \inst1|LessThan15~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N14
cycloneive_lcell_comb \inst1|LessThan15~6 (
// Equation(s):
// \inst1|LessThan15~6_cout  = CARRY((\inst1|Add9~2_combout  & ((!\inst1|LessThan15~4_cout ) # (!\iGen|yrow [1]))) # (!\inst1|Add9~2_combout  & (!\iGen|yrow [1] & !\inst1|LessThan15~4_cout )))

	.dataa(\inst1|Add9~2_combout ),
	.datab(\iGen|yrow [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|LessThan15~4_cout ),
	.combout(),
	.cout(\inst1|LessThan15~6_cout ));
// synopsys translate_off
defparam \inst1|LessThan15~6 .lut_mask = 16'h002B;
defparam \inst1|LessThan15~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N16
cycloneive_lcell_comb \inst1|LessThan15~8 (
// Equation(s):
// \inst1|LessThan15~8_cout  = CARRY((\iGen|yrow [2] & ((!\inst1|LessThan15~6_cout ) # (!\inst1|Add9~4_combout ))) # (!\iGen|yrow [2] & (!\inst1|Add9~4_combout  & !\inst1|LessThan15~6_cout )))

	.dataa(\iGen|yrow [2]),
	.datab(\inst1|Add9~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|LessThan15~6_cout ),
	.combout(),
	.cout(\inst1|LessThan15~8_cout ));
// synopsys translate_off
defparam \inst1|LessThan15~8 .lut_mask = 16'h002B;
defparam \inst1|LessThan15~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N18
cycloneive_lcell_comb \inst1|LessThan15~10 (
// Equation(s):
// \inst1|LessThan15~10_cout  = CARRY((\inst1|Add9~6_combout  & ((!\inst1|LessThan15~8_cout ) # (!\iGen|yrow [3]))) # (!\inst1|Add9~6_combout  & (!\iGen|yrow [3] & !\inst1|LessThan15~8_cout )))

	.dataa(\inst1|Add9~6_combout ),
	.datab(\iGen|yrow [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|LessThan15~8_cout ),
	.combout(),
	.cout(\inst1|LessThan15~10_cout ));
// synopsys translate_off
defparam \inst1|LessThan15~10 .lut_mask = 16'h002B;
defparam \inst1|LessThan15~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N20
cycloneive_lcell_comb \inst1|LessThan15~12 (
// Equation(s):
// \inst1|LessThan15~12_cout  = CARRY((\inst1|Add9~8_combout  & (\iGen|yrow [4] & !\inst1|LessThan15~10_cout )) # (!\inst1|Add9~8_combout  & ((\iGen|yrow [4]) # (!\inst1|LessThan15~10_cout ))))

	.dataa(\inst1|Add9~8_combout ),
	.datab(\iGen|yrow [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|LessThan15~10_cout ),
	.combout(),
	.cout(\inst1|LessThan15~12_cout ));
// synopsys translate_off
defparam \inst1|LessThan15~12 .lut_mask = 16'h004D;
defparam \inst1|LessThan15~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N22
cycloneive_lcell_comb \inst1|LessThan15~14 (
// Equation(s):
// \inst1|LessThan15~14_cout  = CARRY((\inst1|Add9~10_combout  & ((!\inst1|LessThan15~12_cout ) # (!\iGen|yrow [5]))) # (!\inst1|Add9~10_combout  & (!\iGen|yrow [5] & !\inst1|LessThan15~12_cout )))

	.dataa(\inst1|Add9~10_combout ),
	.datab(\iGen|yrow [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|LessThan15~12_cout ),
	.combout(),
	.cout(\inst1|LessThan15~14_cout ));
// synopsys translate_off
defparam \inst1|LessThan15~14 .lut_mask = 16'h002B;
defparam \inst1|LessThan15~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N24
cycloneive_lcell_comb \inst1|LessThan15~16 (
// Equation(s):
// \inst1|LessThan15~16_cout  = CARRY((\inst1|Add9~12_combout  & (\iGen|yrow [6] & !\inst1|LessThan15~14_cout )) # (!\inst1|Add9~12_combout  & ((\iGen|yrow [6]) # (!\inst1|LessThan15~14_cout ))))

	.dataa(\inst1|Add9~12_combout ),
	.datab(\iGen|yrow [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|LessThan15~14_cout ),
	.combout(),
	.cout(\inst1|LessThan15~16_cout ));
// synopsys translate_off
defparam \inst1|LessThan15~16 .lut_mask = 16'h004D;
defparam \inst1|LessThan15~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N26
cycloneive_lcell_comb \inst1|LessThan15~18 (
// Equation(s):
// \inst1|LessThan15~18_cout  = CARRY((\inst1|Add9~14_combout  & ((!\inst1|LessThan15~16_cout ) # (!\iGen|yrow [7]))) # (!\inst1|Add9~14_combout  & (!\iGen|yrow [7] & !\inst1|LessThan15~16_cout )))

	.dataa(\inst1|Add9~14_combout ),
	.datab(\iGen|yrow [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|LessThan15~16_cout ),
	.combout(),
	.cout(\inst1|LessThan15~18_cout ));
// synopsys translate_off
defparam \inst1|LessThan15~18 .lut_mask = 16'h002B;
defparam \inst1|LessThan15~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N28
cycloneive_lcell_comb \inst1|LessThan15~20 (
// Equation(s):
// \inst1|LessThan15~20_cout  = CARRY((\inst1|Add9~16_combout  & (\iGen|yrow [8] & !\inst1|LessThan15~18_cout )) # (!\inst1|Add9~16_combout  & ((\iGen|yrow [8]) # (!\inst1|LessThan15~18_cout ))))

	.dataa(\inst1|Add9~16_combout ),
	.datab(\iGen|yrow [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|LessThan15~18_cout ),
	.combout(),
	.cout(\inst1|LessThan15~20_cout ));
// synopsys translate_off
defparam \inst1|LessThan15~20 .lut_mask = 16'h004D;
defparam \inst1|LessThan15~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N30
cycloneive_lcell_comb \inst1|LessThan15~21 (
// Equation(s):
// \inst1|LessThan15~21_combout  = (\inst1|Add9~18_combout  & ((!\iGen|yrow [9]) # (!\inst1|LessThan15~20_cout ))) # (!\inst1|Add9~18_combout  & (!\inst1|LessThan15~20_cout  & !\iGen|yrow [9]))

	.dataa(gnd),
	.datab(\inst1|Add9~18_combout ),
	.datac(gnd),
	.datad(\iGen|yrow [9]),
	.cin(\inst1|LessThan15~20_cout ),
	.combout(\inst1|LessThan15~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan15~21 .lut_mask = 16'h0CCF;
defparam \inst1|LessThan15~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N14
cycloneive_lcell_comb \inst|Add9~6 (
// Equation(s):
// \inst|Add9~6_combout  = (\iGen|yrow [4] & (\inst|Add9~5  & VCC)) # (!\iGen|yrow [4] & (!\inst|Add9~5 ))
// \inst|Add9~7  = CARRY((!\iGen|yrow [4] & !\inst|Add9~5 ))

	.dataa(gnd),
	.datab(\iGen|yrow [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add9~5 ),
	.combout(\inst|Add9~6_combout ),
	.cout(\inst|Add9~7 ));
// synopsys translate_off
defparam \inst|Add9~6 .lut_mask = 16'hC303;
defparam \inst|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N20
cycloneive_lcell_comb \inst|Add9~12 (
// Equation(s):
// \inst|Add9~12_combout  = (\iGen|yrow [7] & (\inst|Add9~11  $ (GND))) # (!\iGen|yrow [7] & (!\inst|Add9~11  & VCC))
// \inst|Add9~13  = CARRY((\iGen|yrow [7] & !\inst|Add9~11 ))

	.dataa(\iGen|yrow [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add9~11 ),
	.combout(\inst|Add9~12_combout ),
	.cout(\inst|Add9~13 ));
// synopsys translate_off
defparam \inst|Add9~12 .lut_mask = 16'hA50A;
defparam \inst|Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000001C00000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h0000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h0000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000000000000000000000000000000000000000380000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000018000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h0000000000000000000000000000000000E0FFF80000000000000000000000000000000000000000000000000000000001C7FF9C00000000000000000000000000000000000000000000000000000000001FFC1800000000000000000000000000000000000000000000000000000000007FFE180000000000000000000000000000000000000000000000000000000001FFFE100000000000000000000000000000000000000000000000000000000003C7FC00000000000000000000000000000000000000000000000000000000000783FC00000000000000000000000000000000000000000000000000000000000783FC00000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h000000000000000000000000000000000783F00000000000000000000000000000000000000000000000000000000001C383800000000000000000000000000000000000000000000000000000000007E00000000000000000000000000000000000000000000000000000000000000FE00000000000000000000000000000000000000000000000000000000000000FC0000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000E00000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h0000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y44_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000380000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C00000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000600FF0000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y45_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFC00000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h0000000000000000000000000001FFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000007F00007C000003F80000000000000000000000000000000000000000000000007F00007E000003F80000000000000000000000000000000000000000000000007F80003E000007F000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000007F80001F000007F00000000000000000000000000000000000000000000000003F80001F800007F00000000000000000000000000000000000000000000000003F80000F800007F00000000000000000000000000000000000000000000000003FC0000F800007F00000000000000000000000000000000000000000000000003FC0000FC0000FE00000000000000000000000000000000000000000000000001FC00007C0000FE00000000000000000000000000000000000000000000000001FC00007E0000FE00000000000000000000000000000000000000000000000001FE00007E0000FE000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFC00000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h0000000000000000000000000001FFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000007F00007C000003F80000000000000000000000000000000000000000000000007F00007E000003F80000000000000000000000000000000000000000000000007F80003E000007F000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000007F80001F000007F00000000000000000000000000000000000000000000000003F80001F800007F00000000000000000000000000000000000000000000000003F80000F800007F00000000000000000000000000000000000000000000000003FC0000F800007F00000000000000000000000000000000000000000000000003FC0000FC0000FE00000000000000000000000000000000000000000000000001FC00007C0000FE00000000000000000000000000000000000000000000000001FC00007E0000FE00000000000000000000000000000000000000000000000001FE00007E0000FE000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000001FE00003E0001FC00000000000000000000000000000000000000000000000000FE00003E0001FC00000000000000000000000000000000000000000000000000FE00003E0001FC00000000000000000000000000000000000000000000000000FF00003F0001FC00000000000000000000000000000000000000000000000000FF00003F0001F8000000000000000000000000000000000000000000000000007F00003F0003F8000000000000000000000000000000000000000000000000007F00003F0003F8000000000000000000000000000000000000000000000000007F00003F0003F8000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'h000000000000000000000000000007F80003F0003F8000000000000000000000000000000000000000000000000007F80003E0003F0000000000000000000000000000000000000000000000000003F80003E0007F0000000000000000000000000000000000000000000000000003F80003E0007F0000000000000000000000000000000000000000000000000003FC0007E0007F0000000000000000000000000000000000000000000000000003FC0007E0007E0000000000000000000000000000000000000000000000000001FC0007C0007E0000000000000000000000000000000000000000000000000001FC0007C000FE0000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'h000000000000000000000000000001FE00FFFC00FE0000000000000000000000000000000000000000000000000001FE00FFFC00FC0000000000000000000000000000000000000000000000000000FE00FFFC00FC0000000000000000000000000000000000000000000000000000FE00FFFC01FC0000000000000000000000000000000000000000000000000000FF00F03C01FC0000000000000000000000000000000000000000000000000000FFFFF03FFFFC00000000000000000000000000000000000000000000000000007FFFF03FFFF800000000000000000000000000000000000000000000000000007FFFF03FFFF80000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'h0000000000000000000000000000007FFFF03FFFF800000000000000000000000000000000000000000000000000007F80F03C03F800000000000000000000000000000000000000000000000000003F80FFFC03F000000000000000000000000000000000000000000000000000003F80FFFC03F000000000000000000000000000000000000000000000000000003FC0FFFC03F000000000000000000000000000000000000000000000000000003FC0FFFC07F000000000000000000000000000000000000000000000000000001FC007C007E000000000000000000000000000000000000000000000000000001FC00F8007E00000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'h0000000000000000000000000000001FC00F8007E000000000000000000000000000000000000000000000000000001FE01F0007E000000000000000000000000000000000000000000000000000000FE01F000FE000000000000000000000000000000000000000000000000000000FE01F000FC000000000000000000000000000000000000000000000000000000FE03E000FC000000000000000000000000000000000000000000000000000000FF03E000FC0000000000000000000000000000000000000000000000000000007F03E001FC0000000000000000000000000000000000000000000000000000007F07E001F800000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000007F07C001F80000000000000000000000000000000000000000000000000000007F87C001F80000000000000000000000000000000000000000000000000000003F87C001F80000000000000000000000000000000000000000000000000000003F87C003F80000000000000000000000000000000000000000000000000000003F87C003F00000000000000000000000000000000000000000000000000000003FC7E003F00000000000000000000000000000000000000000000000000000001FC3E003F00000000000000000000000000000000000000000000000000000001FC3E003F000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000001FFFFFFFE00000000000000000000000000000000000000000000000000000001FFFFFFFE00000000000000000000000000000000000000000000000000000000FFFFFFFE00000000000000000000000000000000000000000000000000000000FE1F007E00000000000000000000000000000000000000000000000000000000FE1F80FC00000000000000000000000000000000000000000000000000000000FF0F80FC000000000000000000000000000000000000000000000000000000007F0F80FC01F800000000000000000000000000000000000000000000000000007F07C0FC03F800000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h000000000000000000000000000000007F07C0FC07F800000000000000000000000000000000000000000000000000007F83E1F80FF800000000000000000000000000000000000000000000000000003F83E1F81FF800000000000000000000000000000000000000000000000000003F83E1F83FF000000000000000000000000000000000000000000000000000003F81F1F87FE000000000000000000000000000000000000000000000000000003FC1F1F1FFC000000000000000000000000000000000000000000000000000003FC1F3F3FFC000000000000000000000000000000000000000000000000000001FC1F3F7FF8000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h000000000000000000000000000000007FFE0000000000000000000000000000000000000000000000000000000000007FFF0000000000000000000000000000000000000000000000000000000000003FFF0000000000000000000000000000000000000000000000000000000000001FFF8000000000000000000000000000000000000000000000000000000000000FFF8000000000000000000000000000000000000000000000000000000000000FFFC0000000000000000000000000000000000000000000000000000000000007FFE0000000000000000000000000000000000000000000000000000000000003FFE000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h0000000000000000000000000000000001FFF0000000000000000000000000000000000000000000000000000000000001FFF0000000000000000000000000000000000000000000000000000000000000FFF80000000000000000000000000000000000000000000000000000000000007FF80000000000000000000000000000000000000000000000000000000000007FFC0000000000000000000000000000000000000000000000000000000000003FFC0000000000000000000000000000000000000000000000000000000000001FFE0000000000000000000000000000000000000000000000000000000000000FFE00000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000FFF00000000000000000000000000000000000000000000000000000000000007FF00000000000000000000000000000000000000000000000000000000000003FF80000000000000000000000000000000000000000000000000000000000001FF80000000000000000000000000000000000000000000000000000000000001FFC0000000000000000000000000000000000000000000000000000000000000FFC00000000000000000000000000000000000000000000000000000000000007FE00000000000000000000000000000000000000000000000000000000000007FF0000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h0000000000000000000000000000000000003FF00000000000000000000000000000000000000000000000000000000000001FF80000000000000000000000000000000000000000000000000000000000000FF80000000000000000000000000000000000000000000000000000000000000FFC00000000000000000000000000000000000000000000000000000000000007FC00000000000000000000000000000000000000000000000000000000000003FE00000000000000000000000000000000000000000000000000000000000001FE00000000000000000000000000000000000000000000000000000000000001FF000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h000000000000000000000003FFFFFC01FFFFFFFFC00000000000000000000000000000000000000000000000FFFFFF01FFFFFFFFC000000000000000000000000000000000000000000000007FFFFFE1FFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000007FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000003FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000FFFFFFFFFFFFFE000000000000000000000000000000000000000000000000007FFFFFFFFFFFF8000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h000000000000000000000000001FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000FFFFFFFFFFFE00000000000000000000000000000000000000000000000000003FFFFFFFFFF800000000000000000000000000000000000000000000000000001FCFFFFFFFC000000000000000000000000000000000000000000000000000000207FFFFFF0000000000000000000000000000000000000000000000000000000007FFFFF00000000000000000000000000000000000000000000000000000000003FFFF000000000000000000000000000000000000000000000000000000000001FFE000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000003FE00000000000000000000000000000000000000000000000000000000000001FE00000000000000000000000000000000000000000000000000000000000001FF00000000000000000000000000000000000000000000000000000000000003FF00000000000000000000000000000000000000000000000000000000000007FF80000000000000000000000000000000000000000000000000000000000007FF8000000000000000000000000000000000000000000000000000000000000FFFC000000000000000000000000000000000000000000000000000000000000FFFE00000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h0000000000000000000000000000000FFFE000000000000000000000000000000000000000000000000000000000000FFFF0000000000000000000000000000000000000000000000000000000000007FFF0000000000000000000000000000000000000000000000000000000000007FFF8000000000000000000000000000000000000000000000000000000000003FFF8000000000000000000000000000000000000000000000000000000000001FFFC000000000000000000000000000000000000000000000000000000000001FFFC000000000000000000000000000000000000000000000000000000000000FFFE0000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000FF000000000000000000000000000000000000000000000000000000000000007F800000000000000000000000000000000000000000000000000000000000003F800000000000000000000000000000000000000000000000000000000000003F800000000000000000000000000000000000000000000000000000000000001F000000000000000000000000000000000000000000000000000000000000000F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h000000000000000000000000000000001FC1F3FFFF0000000000000000000000000000000000000000000000000000001FC1F3FFFE0000000000000000000000000000000000000000000000000000001FE1F3FFFC0000000000000000000000000000000000000000000000000000000FE1F7FFF80000000000000000000000000000000000000000000000000000000FE1F7FFF00000000000000000000000000000000000000000000000000000000FFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFE000000000000000000000000000000000000000000000000000000007FFFFFFC00000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h0000000000000000000000000000000007FFFFFF8000000000000000000000000000000000000000000000000000000007FFFFFF0000000000000000000000000000000000000000000000000000000007FFFFFE0000000000000000000000000000000000000000000000000000000003FFFFFC0000000000000000000000000000000000000000000000000000000003FFFFFC0000000000000000000000000000000000000000000000000000000003FFFFF80000000000000000000000000000000000000000000000000000000003FFFFF00000000000000000000000000000000000000000000000000000000001FFFFE0000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h0000000000000000003F00000000000001FFFFC00000000000000000000000000000000000000000001FC0000000000001FFFF800000000000000000000000000000000000000000001FF8000000000001FFFF000000000000000000000000000000000000000000001FFE000000000001FFFF000000000000000000000000000000000000000000000FFF800000000003FFFE0000000000000000000000000000000000000000000007FFF00000000007FFFE0000000000000000000000000000000000000000000001FFFC000000000FFFFE0000000000000000000000000000000000000000000000FFFF800000001FFFFC00000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h000000000000000000003FFFE00000003FFFFC00000000000000000000000000000000000000000000001FFFF8000000FFFFFC000000000000000000000000000000000000000000000007FFFF000001FFFFFC000000000000000000000000000000000000000000000001FFFFC00001FFFFFFFF0000000000000000000000000000000000000000000000FFFFF00003FFFFFFFF80000000000000000000000000000000000000000000003FFFFE0003FFFFFFFFC0000000000000000000000000000000000000000000001FFFFF8003FFFFFFFFC00000000000000000000000000000000000000000000007FFFFF003FFFFFFFFC00000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y46_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y43_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N10
cycloneive_lcell_comb \inst|Add7~4 (
// Equation(s):
// \inst|Add7~4_combout  = ((\iGen|xcolumn [3] $ (\iGen|xcolumn [2] $ (!\inst|Add7~3 )))) # (GND)
// \inst|Add7~5  = CARRY((\iGen|xcolumn [3] & ((\iGen|xcolumn [2]) # (!\inst|Add7~3 ))) # (!\iGen|xcolumn [3] & (\iGen|xcolumn [2] & !\inst|Add7~3 )))

	.dataa(\iGen|xcolumn [3]),
	.datab(\iGen|xcolumn [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add7~3 ),
	.combout(\inst|Add7~4_combout ),
	.cout(\inst|Add7~5 ));
// synopsys translate_off
defparam \inst|Add7~4 .lut_mask = 16'h698E;
defparam \inst|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N20
cycloneive_lcell_comb \inst|Add8~10 (
// Equation(s):
// \inst|Add8~10_combout  = (\inst|Add7~10_combout  & (\inst|Add8~9  & VCC)) # (!\inst|Add7~10_combout  & (!\inst|Add8~9 ))
// \inst|Add8~11  = CARRY((!\inst|Add7~10_combout  & !\inst|Add8~9 ))

	.dataa(\inst|Add7~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~9 ),
	.combout(\inst|Add8~10_combout ),
	.cout(\inst|Add8~11 ));
// synopsys translate_off
defparam \inst|Add8~10 .lut_mask = 16'hA505;
defparam \inst|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N22
cycloneive_lcell_comb \inst|Add8~12 (
// Equation(s):
// \inst|Add8~12_combout  = (\inst|Add7~12_combout  & ((GND) # (!\inst|Add8~11 ))) # (!\inst|Add7~12_combout  & (\inst|Add8~11  $ (GND)))
// \inst|Add8~13  = CARRY((\inst|Add7~12_combout ) # (!\inst|Add8~11 ))

	.dataa(\inst|Add7~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~11 ),
	.combout(\inst|Add8~12_combout ),
	.cout(\inst|Add8~13 ));
// synopsys translate_off
defparam \inst|Add8~12 .lut_mask = 16'h5AAF;
defparam \inst|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N24
cycloneive_lcell_comb \inst|Add8~14 (
// Equation(s):
// \inst|Add8~14_combout  = (\inst|Add7~14_combout  & (!\inst|Add8~13 )) # (!\inst|Add7~14_combout  & ((\inst|Add8~13 ) # (GND)))
// \inst|Add8~15  = CARRY((!\inst|Add8~13 ) # (!\inst|Add7~14_combout ))

	.dataa(gnd),
	.datab(\inst|Add7~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~13 ),
	.combout(\inst|Add8~14_combout ),
	.cout(\inst|Add8~15 ));
// synopsys translate_off
defparam \inst|Add8~14 .lut_mask = 16'h3C3F;
defparam \inst|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N20
cycloneive_lcell_comb \inst|Add3~14 (
// Equation(s):
// \inst|Add3~14_combout  = (\iGen|yrow [7] & ((\iGen|yrow [8] & (\inst|Add3~13  & VCC)) # (!\iGen|yrow [8] & (!\inst|Add3~13 )))) # (!\iGen|yrow [7] & ((\iGen|yrow [8] & (!\inst|Add3~13 )) # (!\iGen|yrow [8] & ((\inst|Add3~13 ) # (GND)))))
// \inst|Add3~15  = CARRY((\iGen|yrow [7] & (!\iGen|yrow [8] & !\inst|Add3~13 )) # (!\iGen|yrow [7] & ((!\inst|Add3~13 ) # (!\iGen|yrow [8]))))

	.dataa(\iGen|yrow [7]),
	.datab(\iGen|yrow [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~13 ),
	.combout(\inst|Add3~14_combout ),
	.cout(\inst|Add3~15 ));
// synopsys translate_off
defparam \inst|Add3~14 .lut_mask = 16'h9617;
defparam \inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N10
cycloneive_lcell_comb \inst|Add5~4 (
// Equation(s):
// \inst|Add5~4_combout  = (\inst|Add3~4_combout  & ((GND) # (!\inst|Add5~3 ))) # (!\inst|Add3~4_combout  & (\inst|Add5~3  $ (GND)))
// \inst|Add5~5  = CARRY((\inst|Add3~4_combout ) # (!\inst|Add5~3 ))

	.dataa(gnd),
	.datab(\inst|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add5~3 ),
	.combout(\inst|Add5~4_combout ),
	.cout(\inst|Add5~5 ));
// synopsys translate_off
defparam \inst|Add5~4 .lut_mask = 16'h3CCF;
defparam \inst|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N14
cycloneive_lcell_comb \inst|Add5~8 (
// Equation(s):
// \inst|Add5~8_combout  = (\inst|Add3~8_combout  & ((GND) # (!\inst|Add5~7 ))) # (!\inst|Add3~8_combout  & (\inst|Add5~7  $ (GND)))
// \inst|Add5~9  = CARRY((\inst|Add3~8_combout ) # (!\inst|Add5~7 ))

	.dataa(gnd),
	.datab(\inst|Add3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add5~7 ),
	.combout(\inst|Add5~8_combout ),
	.cout(\inst|Add5~9 ));
// synopsys translate_off
defparam \inst|Add5~8 .lut_mask = 16'h3CCF;
defparam \inst|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N22
cycloneive_lcell_comb \inst|Add5~16 (
// Equation(s):
// \inst|Add5~16_combout  = (\inst|Add3~16_combout  & (\inst|Add5~15  $ (GND))) # (!\inst|Add3~16_combout  & (!\inst|Add5~15  & VCC))
// \inst|Add5~17  = CARRY((\inst|Add3~16_combout  & !\inst|Add5~15 ))

	.dataa(gnd),
	.datab(\inst|Add3~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add5~15 ),
	.combout(\inst|Add5~16_combout ),
	.cout(\inst|Add5~17 ));
// synopsys translate_off
defparam \inst|Add5~16 .lut_mask = 16'hC30C;
defparam \inst|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N24
cycloneive_lcell_comb \inst|Add5~18 (
// Equation(s):
// \inst|Add5~18_combout  = (\inst|Add3~18_combout  & (!\inst|Add5~17 )) # (!\inst|Add3~18_combout  & ((\inst|Add5~17 ) # (GND)))
// \inst|Add5~19  = CARRY((!\inst|Add5~17 ) # (!\inst|Add3~18_combout ))

	.dataa(gnd),
	.datab(\inst|Add3~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add5~17 ),
	.combout(\inst|Add5~18_combout ),
	.cout(\inst|Add5~19 ));
// synopsys translate_off
defparam \inst|Add5~18 .lut_mask = 16'h3C3F;
defparam \inst|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N8
cycloneive_lcell_comb \inst|Add6~0 (
// Equation(s):
// \inst|Add6~0_combout  = (\inst|Add5~2_combout  & (\iGen|xcolumn [0] $ (VCC))) # (!\inst|Add5~2_combout  & (\iGen|xcolumn [0] & VCC))
// \inst|Add6~1  = CARRY((\inst|Add5~2_combout  & \iGen|xcolumn [0]))

	.dataa(\inst|Add5~2_combout ),
	.datab(\iGen|xcolumn [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add6~0_combout ),
	.cout(\inst|Add6~1 ));
// synopsys translate_off
defparam \inst|Add6~0 .lut_mask = 16'h6688;
defparam \inst|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N10
cycloneive_lcell_comb \inst|Add6~2 (
// Equation(s):
// \inst|Add6~2_combout  = (\inst|Add5~4_combout  & ((\iGen|xcolumn [1] & (\inst|Add6~1  & VCC)) # (!\iGen|xcolumn [1] & (!\inst|Add6~1 )))) # (!\inst|Add5~4_combout  & ((\iGen|xcolumn [1] & (!\inst|Add6~1 )) # (!\iGen|xcolumn [1] & ((\inst|Add6~1 ) # 
// (GND)))))
// \inst|Add6~3  = CARRY((\inst|Add5~4_combout  & (!\iGen|xcolumn [1] & !\inst|Add6~1 )) # (!\inst|Add5~4_combout  & ((!\inst|Add6~1 ) # (!\iGen|xcolumn [1]))))

	.dataa(\inst|Add5~4_combout ),
	.datab(\iGen|xcolumn [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add6~1 ),
	.combout(\inst|Add6~2_combout ),
	.cout(\inst|Add6~3 ));
// synopsys translate_off
defparam \inst|Add6~2 .lut_mask = 16'h9617;
defparam \inst|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N12
cycloneive_lcell_comb \inst|Add6~4 (
// Equation(s):
// \inst|Add6~4_combout  = ((\inst|Add5~6_combout  $ (\iGen|xcolumn [2] $ (!\inst|Add6~3 )))) # (GND)
// \inst|Add6~5  = CARRY((\inst|Add5~6_combout  & ((\iGen|xcolumn [2]) # (!\inst|Add6~3 ))) # (!\inst|Add5~6_combout  & (\iGen|xcolumn [2] & !\inst|Add6~3 )))

	.dataa(\inst|Add5~6_combout ),
	.datab(\iGen|xcolumn [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add6~3 ),
	.combout(\inst|Add6~4_combout ),
	.cout(\inst|Add6~5 ));
// synopsys translate_off
defparam \inst|Add6~4 .lut_mask = 16'h698E;
defparam \inst|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N20
cycloneive_lcell_comb \inst|Add6~12 (
// Equation(s):
// \inst|Add6~12_combout  = ((\iGen|xcolumn [6] $ (\inst|Add5~14_combout  $ (!\inst|Add6~11 )))) # (GND)
// \inst|Add6~13  = CARRY((\iGen|xcolumn [6] & ((\inst|Add5~14_combout ) # (!\inst|Add6~11 ))) # (!\iGen|xcolumn [6] & (\inst|Add5~14_combout  & !\inst|Add6~11 )))

	.dataa(\iGen|xcolumn [6]),
	.datab(\inst|Add5~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add6~11 ),
	.combout(\inst|Add6~12_combout ),
	.cout(\inst|Add6~13 ));
// synopsys translate_off
defparam \inst|Add6~12 .lut_mask = 16'h698E;
defparam \inst|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N2
cycloneive_lcell_comb \inst|Add4~0 (
// Equation(s):
// \inst|Add4~0_combout  = (\inst|Add3~2_combout  & (\iGen|xcolumn [0] $ (VCC))) # (!\inst|Add3~2_combout  & (\iGen|xcolumn [0] & VCC))
// \inst|Add4~1  = CARRY((\inst|Add3~2_combout  & \iGen|xcolumn [0]))

	.dataa(\inst|Add3~2_combout ),
	.datab(\iGen|xcolumn [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add4~0_combout ),
	.cout(\inst|Add4~1 ));
// synopsys translate_off
defparam \inst|Add4~0 .lut_mask = 16'h6688;
defparam \inst|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N4
cycloneive_lcell_comb \inst|Add4~2 (
// Equation(s):
// \inst|Add4~2_combout  = (\iGen|xcolumn [1] & ((\inst|Add3~4_combout  & (\inst|Add4~1  & VCC)) # (!\inst|Add3~4_combout  & (!\inst|Add4~1 )))) # (!\iGen|xcolumn [1] & ((\inst|Add3~4_combout  & (!\inst|Add4~1 )) # (!\inst|Add3~4_combout  & ((\inst|Add4~1 ) 
// # (GND)))))
// \inst|Add4~3  = CARRY((\iGen|xcolumn [1] & (!\inst|Add3~4_combout  & !\inst|Add4~1 )) # (!\iGen|xcolumn [1] & ((!\inst|Add4~1 ) # (!\inst|Add3~4_combout ))))

	.dataa(\iGen|xcolumn [1]),
	.datab(\inst|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add4~1 ),
	.combout(\inst|Add4~2_combout ),
	.cout(\inst|Add4~3 ));
// synopsys translate_off
defparam \inst|Add4~2 .lut_mask = 16'h9617;
defparam \inst|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N6
cycloneive_lcell_comb \inst|Add4~4 (
// Equation(s):
// \inst|Add4~4_combout  = ((\iGen|xcolumn [2] $ (\inst|Add3~6_combout  $ (!\inst|Add4~3 )))) # (GND)
// \inst|Add4~5  = CARRY((\iGen|xcolumn [2] & ((\inst|Add3~6_combout ) # (!\inst|Add4~3 ))) # (!\iGen|xcolumn [2] & (\inst|Add3~6_combout  & !\inst|Add4~3 )))

	.dataa(\iGen|xcolumn [2]),
	.datab(\inst|Add3~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add4~3 ),
	.combout(\inst|Add4~4_combout ),
	.cout(\inst|Add4~5 ));
// synopsys translate_off
defparam \inst|Add4~4 .lut_mask = 16'h698E;
defparam \inst|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N8
cycloneive_lcell_comb \inst|Add4~6 (
// Equation(s):
// \inst|Add4~6_combout  = (\inst|Add3~8_combout  & ((\iGen|xcolumn [3] & (\inst|Add4~5  & VCC)) # (!\iGen|xcolumn [3] & (!\inst|Add4~5 )))) # (!\inst|Add3~8_combout  & ((\iGen|xcolumn [3] & (!\inst|Add4~5 )) # (!\iGen|xcolumn [3] & ((\inst|Add4~5 ) # 
// (GND)))))
// \inst|Add4~7  = CARRY((\inst|Add3~8_combout  & (!\iGen|xcolumn [3] & !\inst|Add4~5 )) # (!\inst|Add3~8_combout  & ((!\inst|Add4~5 ) # (!\iGen|xcolumn [3]))))

	.dataa(\inst|Add3~8_combout ),
	.datab(\iGen|xcolumn [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add4~5 ),
	.combout(\inst|Add4~6_combout ),
	.cout(\inst|Add4~7 ));
// synopsys translate_off
defparam \inst|Add4~6 .lut_mask = 16'h9617;
defparam \inst|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N10
cycloneive_lcell_comb \inst|Add4~8 (
// Equation(s):
// \inst|Add4~8_combout  = ((\iGen|xcolumn [4] $ (\inst|Add3~10_combout  $ (!\inst|Add4~7 )))) # (GND)
// \inst|Add4~9  = CARRY((\iGen|xcolumn [4] & ((\inst|Add3~10_combout ) # (!\inst|Add4~7 ))) # (!\iGen|xcolumn [4] & (\inst|Add3~10_combout  & !\inst|Add4~7 )))

	.dataa(\iGen|xcolumn [4]),
	.datab(\inst|Add3~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add4~7 ),
	.combout(\inst|Add4~8_combout ),
	.cout(\inst|Add4~9 ));
// synopsys translate_off
defparam \inst|Add4~8 .lut_mask = 16'h698E;
defparam \inst|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N12
cycloneive_lcell_comb \inst|Add4~10 (
// Equation(s):
// \inst|Add4~10_combout  = (\inst|Add3~12_combout  & ((\iGen|xcolumn [5] & (\inst|Add4~9  & VCC)) # (!\iGen|xcolumn [5] & (!\inst|Add4~9 )))) # (!\inst|Add3~12_combout  & ((\iGen|xcolumn [5] & (!\inst|Add4~9 )) # (!\iGen|xcolumn [5] & ((\inst|Add4~9 ) # 
// (GND)))))
// \inst|Add4~11  = CARRY((\inst|Add3~12_combout  & (!\iGen|xcolumn [5] & !\inst|Add4~9 )) # (!\inst|Add3~12_combout  & ((!\inst|Add4~9 ) # (!\iGen|xcolumn [5]))))

	.dataa(\inst|Add3~12_combout ),
	.datab(\iGen|xcolumn [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add4~9 ),
	.combout(\inst|Add4~10_combout ),
	.cout(\inst|Add4~11 ));
// synopsys translate_off
defparam \inst|Add4~10 .lut_mask = 16'h9617;
defparam \inst|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N14
cycloneive_lcell_comb \inst|Add4~12 (
// Equation(s):
// \inst|Add4~12_combout  = ((\iGen|xcolumn [6] $ (\inst|Add3~14_combout  $ (!\inst|Add4~11 )))) # (GND)
// \inst|Add4~13  = CARRY((\iGen|xcolumn [6] & ((\inst|Add3~14_combout ) # (!\inst|Add4~11 ))) # (!\iGen|xcolumn [6] & (\inst|Add3~14_combout  & !\inst|Add4~11 )))

	.dataa(\iGen|xcolumn [6]),
	.datab(\inst|Add3~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add4~11 ),
	.combout(\inst|Add4~12_combout ),
	.cout(\inst|Add4~13 ));
// synopsys translate_off
defparam \inst|Add4~12 .lut_mask = 16'h698E;
defparam \inst|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N16
cycloneive_lcell_comb \inst|Add4~14 (
// Equation(s):
// \inst|Add4~14_combout  = (\inst|Add3~16_combout  & ((\iGen|xcolumn [7] & (\inst|Add4~13  & VCC)) # (!\iGen|xcolumn [7] & (!\inst|Add4~13 )))) # (!\inst|Add3~16_combout  & ((\iGen|xcolumn [7] & (!\inst|Add4~13 )) # (!\iGen|xcolumn [7] & ((\inst|Add4~13 ) # 
// (GND)))))
// \inst|Add4~15  = CARRY((\inst|Add3~16_combout  & (!\iGen|xcolumn [7] & !\inst|Add4~13 )) # (!\inst|Add3~16_combout  & ((!\inst|Add4~13 ) # (!\iGen|xcolumn [7]))))

	.dataa(\inst|Add3~16_combout ),
	.datab(\iGen|xcolumn [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add4~13 ),
	.combout(\inst|Add4~14_combout ),
	.cout(\inst|Add4~15 ));
// synopsys translate_off
defparam \inst|Add4~14 .lut_mask = 16'h9617;
defparam \inst|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N18
cycloneive_lcell_comb \inst|Add4~16 (
// Equation(s):
// \inst|Add4~16_combout  = ((\iGen|xcolumn [8] $ (\inst|Add3~18_combout  $ (!\inst|Add4~15 )))) # (GND)
// \inst|Add4~17  = CARRY((\iGen|xcolumn [8] & ((\inst|Add3~18_combout ) # (!\inst|Add4~15 ))) # (!\iGen|xcolumn [8] & (\inst|Add3~18_combout  & !\inst|Add4~15 )))

	.dataa(\iGen|xcolumn [8]),
	.datab(\inst|Add3~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add4~15 ),
	.combout(\inst|Add4~16_combout ),
	.cout(\inst|Add4~17 ));
// synopsys translate_off
defparam \inst|Add4~16 .lut_mask = 16'h698E;
defparam \inst|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N20
cycloneive_lcell_comb \inst|Add4~18 (
// Equation(s):
// \inst|Add4~18_combout  = (\inst|Add3~20_combout  & ((\iGen|xcolumn [9] & (\inst|Add4~17  & VCC)) # (!\iGen|xcolumn [9] & (!\inst|Add4~17 )))) # (!\inst|Add3~20_combout  & ((\iGen|xcolumn [9] & (!\inst|Add4~17 )) # (!\iGen|xcolumn [9] & ((\inst|Add4~17 ) # 
// (GND)))))
// \inst|Add4~19  = CARRY((\inst|Add3~20_combout  & (!\iGen|xcolumn [9] & !\inst|Add4~17 )) # (!\inst|Add3~20_combout  & ((!\inst|Add4~17 ) # (!\iGen|xcolumn [9]))))

	.dataa(\inst|Add3~20_combout ),
	.datab(\iGen|xcolumn [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add4~17 ),
	.combout(\inst|Add4~18_combout ),
	.cout(\inst|Add4~19 ));
// synopsys translate_off
defparam \inst|Add4~18 .lut_mask = 16'h9617;
defparam \inst|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N22
cycloneive_lcell_comb \inst|Add4~20 (
// Equation(s):
// \inst|Add4~20_combout  = !\inst|Add4~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|Add4~19 ),
	.combout(\inst|Add4~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add4~20 .lut_mask = 16'h0F0F;
defparam \inst|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X71_Y28_N2
cycloneive_mac_out \inst3|Mult1|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst3|Mult1|auto_generated|mac_mult1~DATAOUT25 ,\inst3|Mult1|auto_generated|mac_mult1~DATAOUT24 ,\inst3|Mult1|auto_generated|mac_mult1~DATAOUT23 ,\inst3|Mult1|auto_generated|mac_mult1~DATAOUT22 ,\inst3|Mult1|auto_generated|mac_mult1~DATAOUT21 ,
\inst3|Mult1|auto_generated|mac_mult1~DATAOUT20 ,\inst3|Mult1|auto_generated|mac_mult1~DATAOUT19 ,\inst3|Mult1|auto_generated|mac_mult1~DATAOUT18 ,\inst3|Mult1|auto_generated|mac_mult1~DATAOUT17 ,\inst3|Mult1|auto_generated|mac_mult1~DATAOUT16 ,
\inst3|Mult1|auto_generated|mac_mult1~DATAOUT15 ,\inst3|Mult1|auto_generated|mac_mult1~DATAOUT14 ,\inst3|Mult1|auto_generated|mac_mult1~DATAOUT13 ,\inst3|Mult1|auto_generated|mac_mult1~DATAOUT12 ,\inst3|Mult1|auto_generated|mac_mult1~DATAOUT11 ,
\inst3|Mult1|auto_generated|mac_mult1~DATAOUT10 ,\inst3|Mult1|auto_generated|mac_mult1~DATAOUT9 ,\inst3|Mult1|auto_generated|mac_mult1~DATAOUT8 ,\inst3|Mult1|auto_generated|mac_mult1~DATAOUT7 ,\inst3|Mult1|auto_generated|mac_mult1~DATAOUT6 ,
\inst3|Mult1|auto_generated|mac_mult1~DATAOUT5 ,\inst3|Mult1|auto_generated|mac_mult1~DATAOUT4 ,\inst3|Mult1|auto_generated|mac_mult1~DATAOUT3 ,\inst3|Mult1|auto_generated|mac_mult1~DATAOUT2 ,\inst3|Mult1|auto_generated|mac_mult1~DATAOUT1 ,
\inst3|Mult1|auto_generated|mac_mult1~dataout ,\inst3|Mult1|auto_generated|mac_mult1~9 ,\inst3|Mult1|auto_generated|mac_mult1~8 ,\inst3|Mult1|auto_generated|mac_mult1~7 ,\inst3|Mult1|auto_generated|mac_mult1~6 ,\inst3|Mult1|auto_generated|mac_mult1~5 ,
\inst3|Mult1|auto_generated|mac_mult1~4 ,\inst3|Mult1|auto_generated|mac_mult1~3 ,\inst3|Mult1|auto_generated|mac_mult1~2 ,\inst3|Mult1|auto_generated|mac_mult1~1 ,\inst3|Mult1|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst3|Mult1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \inst3|Mult1|auto_generated|mac_out2 .dataa_width = 36;
defparam \inst3|Mult1|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y30_N2
cycloneive_mac_out \inst3|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst3|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\inst3|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\inst3|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\inst3|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\inst3|Mult0|auto_generated|mac_mult1~DATAOUT21 ,
\inst3|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\inst3|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\inst3|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\inst3|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\inst3|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\inst3|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\inst3|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\inst3|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\inst3|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\inst3|Mult0|auto_generated|mac_mult1~DATAOUT11 ,
\inst3|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\inst3|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\inst3|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\inst3|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\inst3|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\inst3|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\inst3|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\inst3|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\inst3|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\inst3|Mult0|auto_generated|mac_mult1~DATAOUT1 ,
\inst3|Mult0|auto_generated|mac_mult1~dataout ,\inst3|Mult0|auto_generated|mac_mult1~9 ,\inst3|Mult0|auto_generated|mac_mult1~8 ,\inst3|Mult0|auto_generated|mac_mult1~7 ,\inst3|Mult0|auto_generated|mac_mult1~6 ,\inst3|Mult0|auto_generated|mac_mult1~5 ,
\inst3|Mult0|auto_generated|mac_mult1~4 ,\inst3|Mult0|auto_generated|mac_mult1~3 ,\inst3|Mult0|auto_generated|mac_mult1~2 ,\inst3|Mult0|auto_generated|mac_mult1~1 ,\inst3|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst3|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \inst3|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \inst3|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N8
cycloneive_lcell_comb \inst3|Add4~0 (
// Equation(s):
// \inst3|Add4~0_combout  = (\inst3|Mult0|auto_generated|mac_out2~DATAOUT2  & (\inst3|Mult1|auto_generated|mac_out2~DATAOUT2  $ (VCC))) # (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT2  & (\inst3|Mult1|auto_generated|mac_out2~DATAOUT2  & VCC))
// \inst3|Add4~1  = CARRY((\inst3|Mult0|auto_generated|mac_out2~DATAOUT2  & \inst3|Mult1|auto_generated|mac_out2~DATAOUT2 ))

	.dataa(\inst3|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datab(\inst3|Mult1|auto_generated|mac_out2~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Add4~0_combout ),
	.cout(\inst3|Add4~1 ));
// synopsys translate_off
defparam \inst3|Add4~0 .lut_mask = 16'h6688;
defparam \inst3|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N10
cycloneive_lcell_comb \inst3|Add4~2 (
// Equation(s):
// \inst3|Add4~2_combout  = (\inst3|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\inst3|Mult1|auto_generated|mac_out2~DATAOUT3  & (\inst3|Add4~1  & VCC)) # (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT3  & (!\inst3|Add4~1 )))) # 
// (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\inst3|Mult1|auto_generated|mac_out2~DATAOUT3  & (!\inst3|Add4~1 )) # (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT3  & ((\inst3|Add4~1 ) # (GND)))))
// \inst3|Add4~3  = CARRY((\inst3|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT3  & !\inst3|Add4~1 )) # (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT3  & ((!\inst3|Add4~1 ) # 
// (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT3 ))))

	.dataa(\inst3|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datab(\inst3|Mult1|auto_generated|mac_out2~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~1 ),
	.combout(\inst3|Add4~2_combout ),
	.cout(\inst3|Add4~3 ));
// synopsys translate_off
defparam \inst3|Add4~2 .lut_mask = 16'h9617;
defparam \inst3|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N12
cycloneive_lcell_comb \inst3|Add4~4 (
// Equation(s):
// \inst3|Add4~4_combout  = ((\inst3|Mult1|auto_generated|mac_out2~DATAOUT4  $ (\inst3|Mult0|auto_generated|mac_out2~DATAOUT4  $ (!\inst3|Add4~3 )))) # (GND)
// \inst3|Add4~5  = CARRY((\inst3|Mult1|auto_generated|mac_out2~DATAOUT4  & ((\inst3|Mult0|auto_generated|mac_out2~DATAOUT4 ) # (!\inst3|Add4~3 ))) # (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT4  & (\inst3|Mult0|auto_generated|mac_out2~DATAOUT4  & 
// !\inst3|Add4~3 )))

	.dataa(\inst3|Mult1|auto_generated|mac_out2~DATAOUT4 ),
	.datab(\inst3|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~3 ),
	.combout(\inst3|Add4~4_combout ),
	.cout(\inst3|Add4~5 ));
// synopsys translate_off
defparam \inst3|Add4~4 .lut_mask = 16'h698E;
defparam \inst3|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N14
cycloneive_lcell_comb \inst3|Add4~6 (
// Equation(s):
// \inst3|Add4~6_combout  = (\inst3|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\inst3|Mult1|auto_generated|mac_out2~DATAOUT5  & (\inst3|Add4~5  & VCC)) # (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT5  & (!\inst3|Add4~5 )))) # 
// (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\inst3|Mult1|auto_generated|mac_out2~DATAOUT5  & (!\inst3|Add4~5 )) # (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT5  & ((\inst3|Add4~5 ) # (GND)))))
// \inst3|Add4~7  = CARRY((\inst3|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT5  & !\inst3|Add4~5 )) # (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT5  & ((!\inst3|Add4~5 ) # 
// (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT5 ))))

	.dataa(\inst3|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datab(\inst3|Mult1|auto_generated|mac_out2~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~5 ),
	.combout(\inst3|Add4~6_combout ),
	.cout(\inst3|Add4~7 ));
// synopsys translate_off
defparam \inst3|Add4~6 .lut_mask = 16'h9617;
defparam \inst3|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N16
cycloneive_lcell_comb \inst3|Add4~8 (
// Equation(s):
// \inst3|Add4~8_combout  = ((\inst3|Mult0|auto_generated|mac_out2~DATAOUT6  $ (\inst3|Mult1|auto_generated|mac_out2~DATAOUT6  $ (!\inst3|Add4~7 )))) # (GND)
// \inst3|Add4~9  = CARRY((\inst3|Mult0|auto_generated|mac_out2~DATAOUT6  & ((\inst3|Mult1|auto_generated|mac_out2~DATAOUT6 ) # (!\inst3|Add4~7 ))) # (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT6  & (\inst3|Mult1|auto_generated|mac_out2~DATAOUT6  & 
// !\inst3|Add4~7 )))

	.dataa(\inst3|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datab(\inst3|Mult1|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~7 ),
	.combout(\inst3|Add4~8_combout ),
	.cout(\inst3|Add4~9 ));
// synopsys translate_off
defparam \inst3|Add4~8 .lut_mask = 16'h698E;
defparam \inst3|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N18
cycloneive_lcell_comb \inst3|Add4~10 (
// Equation(s):
// \inst3|Add4~10_combout  = (\inst3|Mult1|auto_generated|mac_out2~DATAOUT7  & ((\inst3|Mult0|auto_generated|mac_out2~DATAOUT7  & (\inst3|Add4~9  & VCC)) # (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\inst3|Add4~9 )))) # 
// (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT7  & ((\inst3|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\inst3|Add4~9 )) # (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\inst3|Add4~9 ) # (GND)))))
// \inst3|Add4~11  = CARRY((\inst3|Mult1|auto_generated|mac_out2~DATAOUT7  & (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT7  & !\inst3|Add4~9 )) # (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT7  & ((!\inst3|Add4~9 ) # 
// (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT7 ))))

	.dataa(\inst3|Mult1|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\inst3|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~9 ),
	.combout(\inst3|Add4~10_combout ),
	.cout(\inst3|Add4~11 ));
// synopsys translate_off
defparam \inst3|Add4~10 .lut_mask = 16'h9617;
defparam \inst3|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N20
cycloneive_lcell_comb \inst3|Add4~12 (
// Equation(s):
// \inst3|Add4~12_combout  = ((\inst3|Mult0|auto_generated|mac_out2~DATAOUT8  $ (\inst3|Mult1|auto_generated|mac_out2~DATAOUT8  $ (!\inst3|Add4~11 )))) # (GND)
// \inst3|Add4~13  = CARRY((\inst3|Mult0|auto_generated|mac_out2~DATAOUT8  & ((\inst3|Mult1|auto_generated|mac_out2~DATAOUT8 ) # (!\inst3|Add4~11 ))) # (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT8  & (\inst3|Mult1|auto_generated|mac_out2~DATAOUT8  & 
// !\inst3|Add4~11 )))

	.dataa(\inst3|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\inst3|Mult1|auto_generated|mac_out2~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~11 ),
	.combout(\inst3|Add4~12_combout ),
	.cout(\inst3|Add4~13 ));
// synopsys translate_off
defparam \inst3|Add4~12 .lut_mask = 16'h698E;
defparam \inst3|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N22
cycloneive_lcell_comb \inst3|Add4~14 (
// Equation(s):
// \inst3|Add4~14_combout  = (\inst3|Mult1|auto_generated|mac_out2~DATAOUT9  & ((\inst3|Mult0|auto_generated|mac_out2~DATAOUT9  & (\inst3|Add4~13  & VCC)) # (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\inst3|Add4~13 )))) # 
// (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT9  & ((\inst3|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\inst3|Add4~13 )) # (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\inst3|Add4~13 ) # (GND)))))
// \inst3|Add4~15  = CARRY((\inst3|Mult1|auto_generated|mac_out2~DATAOUT9  & (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT9  & !\inst3|Add4~13 )) # (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT9  & ((!\inst3|Add4~13 ) # 
// (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT9 ))))

	.dataa(\inst3|Mult1|auto_generated|mac_out2~DATAOUT9 ),
	.datab(\inst3|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~13 ),
	.combout(\inst3|Add4~14_combout ),
	.cout(\inst3|Add4~15 ));
// synopsys translate_off
defparam \inst3|Add4~14 .lut_mask = 16'h9617;
defparam \inst3|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N24
cycloneive_lcell_comb \inst3|Add4~16 (
// Equation(s):
// \inst3|Add4~16_combout  = ((\inst3|Mult0|auto_generated|mac_out2~DATAOUT10  $ (\inst3|Mult1|auto_generated|mac_out2~DATAOUT10  $ (!\inst3|Add4~15 )))) # (GND)
// \inst3|Add4~17  = CARRY((\inst3|Mult0|auto_generated|mac_out2~DATAOUT10  & ((\inst3|Mult1|auto_generated|mac_out2~DATAOUT10 ) # (!\inst3|Add4~15 ))) # (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT10  & (\inst3|Mult1|auto_generated|mac_out2~DATAOUT10  & 
// !\inst3|Add4~15 )))

	.dataa(\inst3|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datab(\inst3|Mult1|auto_generated|mac_out2~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~15 ),
	.combout(\inst3|Add4~16_combout ),
	.cout(\inst3|Add4~17 ));
// synopsys translate_off
defparam \inst3|Add4~16 .lut_mask = 16'h698E;
defparam \inst3|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N26
cycloneive_lcell_comb \inst3|Add4~18 (
// Equation(s):
// \inst3|Add4~18_combout  = (\inst3|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\inst3|Mult1|auto_generated|mac_out2~DATAOUT11  & (\inst3|Add4~17  & VCC)) # (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT11  & (!\inst3|Add4~17 )))) # 
// (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\inst3|Mult1|auto_generated|mac_out2~DATAOUT11  & (!\inst3|Add4~17 )) # (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT11  & ((\inst3|Add4~17 ) # (GND)))))
// \inst3|Add4~19  = CARRY((\inst3|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT11  & !\inst3|Add4~17 )) # (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT11  & ((!\inst3|Add4~17 ) # 
// (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT11 ))))

	.dataa(\inst3|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datab(\inst3|Mult1|auto_generated|mac_out2~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~17 ),
	.combout(\inst3|Add4~18_combout ),
	.cout(\inst3|Add4~19 ));
// synopsys translate_off
defparam \inst3|Add4~18 .lut_mask = 16'h9617;
defparam \inst3|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N28
cycloneive_lcell_comb \inst3|Add4~20 (
// Equation(s):
// \inst3|Add4~20_combout  = ((\inst3|Mult0|auto_generated|mac_out2~DATAOUT12  $ (\inst3|Mult1|auto_generated|mac_out2~DATAOUT12  $ (!\inst3|Add4~19 )))) # (GND)
// \inst3|Add4~21  = CARRY((\inst3|Mult0|auto_generated|mac_out2~DATAOUT12  & ((\inst3|Mult1|auto_generated|mac_out2~DATAOUT12 ) # (!\inst3|Add4~19 ))) # (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT12  & (\inst3|Mult1|auto_generated|mac_out2~DATAOUT12  & 
// !\inst3|Add4~19 )))

	.dataa(\inst3|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\inst3|Mult1|auto_generated|mac_out2~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~19 ),
	.combout(\inst3|Add4~20_combout ),
	.cout(\inst3|Add4~21 ));
// synopsys translate_off
defparam \inst3|Add4~20 .lut_mask = 16'h698E;
defparam \inst3|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N6
cycloneive_lcell_comb \inst3|Add4~30 (
// Equation(s):
// \inst3|Add4~30_combout  = (\inst3|Mult1|auto_generated|mac_out2~DATAOUT17  & ((\inst3|Mult0|auto_generated|mac_out2~DATAOUT17  & (\inst3|Add4~29  & VCC)) # (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\inst3|Add4~29 )))) # 
// (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT17  & ((\inst3|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\inst3|Add4~29 )) # (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\inst3|Add4~29 ) # (GND)))))
// \inst3|Add4~31  = CARRY((\inst3|Mult1|auto_generated|mac_out2~DATAOUT17  & (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT17  & !\inst3|Add4~29 )) # (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT17  & ((!\inst3|Add4~29 ) # 
// (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT17 ))))

	.dataa(\inst3|Mult1|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\inst3|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~29 ),
	.combout(\inst3|Add4~30_combout ),
	.cout(\inst3|Add4~31 ));
// synopsys translate_off
defparam \inst3|Add4~30 .lut_mask = 16'h9617;
defparam \inst3|Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N12
cycloneive_lcell_comb \inst3|Add4~36 (
// Equation(s):
// \inst3|Add4~36_combout  = ((\inst3|Mult1|auto_generated|mac_out2~DATAOUT20  $ (\inst3|Mult0|auto_generated|mac_out2~DATAOUT20  $ (!\inst3|Add4~35 )))) # (GND)
// \inst3|Add4~37  = CARRY((\inst3|Mult1|auto_generated|mac_out2~DATAOUT20  & ((\inst3|Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\inst3|Add4~35 ))) # (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT20  & (\inst3|Mult0|auto_generated|mac_out2~DATAOUT20  & 
// !\inst3|Add4~35 )))

	.dataa(\inst3|Mult1|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\inst3|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~35 ),
	.combout(\inst3|Add4~36_combout ),
	.cout(\inst3|Add4~37 ));
// synopsys translate_off
defparam \inst3|Add4~36 .lut_mask = 16'h698E;
defparam \inst3|Add4~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N18
cycloneive_lcell_comb \inst3|Add4~50 (
// Equation(s):
// \inst3|Add4~50_combout  = (\iGen|yrow [0] & (\iGen|xcolumn [0] $ (VCC))) # (!\iGen|yrow [0] & (\iGen|xcolumn [0] & VCC))
// \inst3|Add4~51  = CARRY((\iGen|yrow [0] & \iGen|xcolumn [0]))

	.dataa(\iGen|yrow [0]),
	.datab(\iGen|xcolumn [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Add4~50_combout ),
	.cout(\inst3|Add4~51 ));
// synopsys translate_off
defparam \inst3|Add4~50 .lut_mask = 16'h6688;
defparam \inst3|Add4~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N20
cycloneive_lcell_comb \inst3|Add4~52 (
// Equation(s):
// \inst3|Add4~52_combout  = \inst3|Add4~51 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst3|Add4~51 ),
	.combout(\inst3|Add4~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add4~52 .lut_mask = 16'hF0F0;
defparam \inst3|Add4~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N4
cycloneive_lcell_comb \inst3|Add5~0 (
// Equation(s):
// \inst3|Add5~0_combout  = (\iGen|yrow [0] & (\iGen|yrow [1] $ (VCC))) # (!\iGen|yrow [0] & (\iGen|yrow [1] & VCC))
// \inst3|Add5~1  = CARRY((\iGen|yrow [0] & \iGen|yrow [1]))

	.dataa(\iGen|yrow [0]),
	.datab(\iGen|yrow [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Add5~0_combout ),
	.cout(\inst3|Add5~1 ));
// synopsys translate_off
defparam \inst3|Add5~0 .lut_mask = 16'h6688;
defparam \inst3|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N6
cycloneive_lcell_comb \inst3|Add5~2 (
// Equation(s):
// \inst3|Add5~2_combout  = (\iGen|yrow [2] & ((\iGen|yrow [1] & (\inst3|Add5~1  & VCC)) # (!\iGen|yrow [1] & (!\inst3|Add5~1 )))) # (!\iGen|yrow [2] & ((\iGen|yrow [1] & (!\inst3|Add5~1 )) # (!\iGen|yrow [1] & ((\inst3|Add5~1 ) # (GND)))))
// \inst3|Add5~3  = CARRY((\iGen|yrow [2] & (!\iGen|yrow [1] & !\inst3|Add5~1 )) # (!\iGen|yrow [2] & ((!\inst3|Add5~1 ) # (!\iGen|yrow [1]))))

	.dataa(\iGen|yrow [2]),
	.datab(\iGen|yrow [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add5~1 ),
	.combout(\inst3|Add5~2_combout ),
	.cout(\inst3|Add5~3 ));
// synopsys translate_off
defparam \inst3|Add5~2 .lut_mask = 16'h9617;
defparam \inst3|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N24
cycloneive_lcell_comb \inst3|Add5~20 (
// Equation(s):
// \inst3|Add5~20_combout  = (((!\inst3|Add5~19 ))) # (GND)
// \inst3|Add5~21  = CARRY(!\inst3|Add1~14_combout )

	.dataa(gnd),
	.datab(\inst3|Add1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add5~19 ),
	.combout(\inst3|Add5~20_combout ),
	.cout(\inst3|Add5~21 ));
// synopsys translate_off
defparam \inst3|Add5~20 .lut_mask = 16'h0F33;
defparam \inst3|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N4
cycloneive_lcell_comb \inst3|Add7~4 (
// Equation(s):
// \inst3|Add7~4_combout  = (\inst3|Add5~4_combout  & ((GND) # (!\inst3|Add7~3 ))) # (!\inst3|Add5~4_combout  & (\inst3|Add7~3  $ (GND)))
// \inst3|Add7~5  = CARRY((\inst3|Add5~4_combout ) # (!\inst3|Add7~3 ))

	.dataa(gnd),
	.datab(\inst3|Add5~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add7~3 ),
	.combout(\inst3|Add7~4_combout ),
	.cout(\inst3|Add7~5 ));
// synopsys translate_off
defparam \inst3|Add7~4 .lut_mask = 16'h3CCF;
defparam \inst3|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N8
cycloneive_lcell_comb \inst3|Add7~8 (
// Equation(s):
// \inst3|Add7~8_combout  = (\inst3|Add5~8_combout  & ((GND) # (!\inst3|Add7~7 ))) # (!\inst3|Add5~8_combout  & (\inst3|Add7~7  $ (GND)))
// \inst3|Add7~9  = CARRY((\inst3|Add5~8_combout ) # (!\inst3|Add7~7 ))

	.dataa(gnd),
	.datab(\inst3|Add5~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add7~7 ),
	.combout(\inst3|Add7~8_combout ),
	.cout(\inst3|Add7~9 ));
// synopsys translate_off
defparam \inst3|Add7~8 .lut_mask = 16'h3CCF;
defparam \inst3|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N12
cycloneive_lcell_comb \inst3|Add7~12 (
// Equation(s):
// \inst3|Add7~12_combout  = (\inst3|Add5~12_combout  & (\inst3|Add7~11  $ (GND))) # (!\inst3|Add5~12_combout  & (!\inst3|Add7~11  & VCC))
// \inst3|Add7~13  = CARRY((\inst3|Add5~12_combout  & !\inst3|Add7~11 ))

	.dataa(gnd),
	.datab(\inst3|Add5~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add7~11 ),
	.combout(\inst3|Add7~12_combout ),
	.cout(\inst3|Add7~13 ));
// synopsys translate_off
defparam \inst3|Add7~12 .lut_mask = 16'hC30C;
defparam \inst3|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N16
cycloneive_lcell_comb \inst3|Add7~16 (
// Equation(s):
// \inst3|Add7~16_combout  = (\inst3|Add5~16_combout  & (\inst3|Add7~15  $ (GND))) # (!\inst3|Add5~16_combout  & (!\inst3|Add7~15  & VCC))
// \inst3|Add7~17  = CARRY((\inst3|Add5~16_combout  & !\inst3|Add7~15 ))

	.dataa(\inst3|Add5~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add7~15 ),
	.combout(\inst3|Add7~16_combout ),
	.cout(\inst3|Add7~17 ));
// synopsys translate_off
defparam \inst3|Add7~16 .lut_mask = 16'hA50A;
defparam \inst3|Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N20
cycloneive_lcell_comb \inst3|Add7~20 (
// Equation(s):
// \inst3|Add7~20_combout  = (\inst3|Add5~20_combout  & (\inst3|Add7~19  $ (GND))) # (!\inst3|Add5~20_combout  & (!\inst3|Add7~19  & VCC))
// \inst3|Add7~21  = CARRY((\inst3|Add5~20_combout  & !\inst3|Add7~19 ))

	.dataa(\inst3|Add5~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add7~19 ),
	.combout(\inst3|Add7~20_combout ),
	.cout(\inst3|Add7~21 ));
// synopsys translate_off
defparam \inst3|Add7~20 .lut_mask = 16'hA50A;
defparam \inst3|Add7~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N22
cycloneive_lcell_comb \inst3|Add7~22 (
// Equation(s):
// \inst3|Add7~22_combout  = (\inst3|Add5~22_combout  & (!\inst3|Add7~21 )) # (!\inst3|Add5~22_combout  & ((\inst3|Add7~21 ) # (GND)))
// \inst3|Add7~23  = CARRY((!\inst3|Add7~21 ) # (!\inst3|Add5~22_combout ))

	.dataa(gnd),
	.datab(\inst3|Add5~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add7~21 ),
	.combout(\inst3|Add7~22_combout ),
	.cout(\inst3|Add7~23 ));
// synopsys translate_off
defparam \inst3|Add7~22 .lut_mask = 16'h3C3F;
defparam \inst3|Add7~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N24
cycloneive_lcell_comb \inst3|Add7~24 (
// Equation(s):
// \inst3|Add7~24_combout  = (\inst3|Add1~14_combout  & (!\inst3|Add7~23  & VCC)) # (!\inst3|Add1~14_combout  & (\inst3|Add7~23  $ (GND)))
// \inst3|Add7~25  = CARRY((!\inst3|Add1~14_combout  & !\inst3|Add7~23 ))

	.dataa(gnd),
	.datab(\inst3|Add1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add7~23 ),
	.combout(\inst3|Add7~24_combout ),
	.cout(\inst3|Add7~25 ));
// synopsys translate_off
defparam \inst3|Add7~24 .lut_mask = 16'h3C03;
defparam \inst3|Add7~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N6
cycloneive_lcell_comb \inst3|Add8~2 (
// Equation(s):
// \inst3|Add8~2_combout  = (\inst3|Add7~4_combout  & ((\iGen|xcolumn [1] & (\inst3|Add8~1_cout  & VCC)) # (!\iGen|xcolumn [1] & (!\inst3|Add8~1_cout )))) # (!\inst3|Add7~4_combout  & ((\iGen|xcolumn [1] & (!\inst3|Add8~1_cout )) # (!\iGen|xcolumn [1] & 
// ((\inst3|Add8~1_cout ) # (GND)))))
// \inst3|Add8~3  = CARRY((\inst3|Add7~4_combout  & (!\iGen|xcolumn [1] & !\inst3|Add8~1_cout )) # (!\inst3|Add7~4_combout  & ((!\inst3|Add8~1_cout ) # (!\iGen|xcolumn [1]))))

	.dataa(\inst3|Add7~4_combout ),
	.datab(\iGen|xcolumn [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add8~1_cout ),
	.combout(\inst3|Add8~2_combout ),
	.cout(\inst3|Add8~3 ));
// synopsys translate_off
defparam \inst3|Add8~2 .lut_mask = 16'h9617;
defparam \inst3|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N8
cycloneive_lcell_comb \inst3|Add8~4 (
// Equation(s):
// \inst3|Add8~4_combout  = ((\iGen|xcolumn [2] $ (\inst3|Add7~6_combout  $ (!\inst3|Add8~3 )))) # (GND)
// \inst3|Add8~5  = CARRY((\iGen|xcolumn [2] & ((\inst3|Add7~6_combout ) # (!\inst3|Add8~3 ))) # (!\iGen|xcolumn [2] & (\inst3|Add7~6_combout  & !\inst3|Add8~3 )))

	.dataa(\iGen|xcolumn [2]),
	.datab(\inst3|Add7~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add8~3 ),
	.combout(\inst3|Add8~4_combout ),
	.cout(\inst3|Add8~5 ));
// synopsys translate_off
defparam \inst3|Add8~4 .lut_mask = 16'h698E;
defparam \inst3|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N10
cycloneive_lcell_comb \inst3|Add8~6 (
// Equation(s):
// \inst3|Add8~6_combout  = (\inst3|Add7~8_combout  & ((\iGen|xcolumn [3] & (\inst3|Add8~5  & VCC)) # (!\iGen|xcolumn [3] & (!\inst3|Add8~5 )))) # (!\inst3|Add7~8_combout  & ((\iGen|xcolumn [3] & (!\inst3|Add8~5 )) # (!\iGen|xcolumn [3] & ((\inst3|Add8~5 ) # 
// (GND)))))
// \inst3|Add8~7  = CARRY((\inst3|Add7~8_combout  & (!\iGen|xcolumn [3] & !\inst3|Add8~5 )) # (!\inst3|Add7~8_combout  & ((!\inst3|Add8~5 ) # (!\iGen|xcolumn [3]))))

	.dataa(\inst3|Add7~8_combout ),
	.datab(\iGen|xcolumn [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add8~5 ),
	.combout(\inst3|Add8~6_combout ),
	.cout(\inst3|Add8~7 ));
// synopsys translate_off
defparam \inst3|Add8~6 .lut_mask = 16'h9617;
defparam \inst3|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N12
cycloneive_lcell_comb \inst3|Add8~8 (
// Equation(s):
// \inst3|Add8~8_combout  = ((\iGen|xcolumn [4] $ (\inst3|Add7~10_combout  $ (!\inst3|Add8~7 )))) # (GND)
// \inst3|Add8~9  = CARRY((\iGen|xcolumn [4] & ((\inst3|Add7~10_combout ) # (!\inst3|Add8~7 ))) # (!\iGen|xcolumn [4] & (\inst3|Add7~10_combout  & !\inst3|Add8~7 )))

	.dataa(\iGen|xcolumn [4]),
	.datab(\inst3|Add7~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add8~7 ),
	.combout(\inst3|Add8~8_combout ),
	.cout(\inst3|Add8~9 ));
// synopsys translate_off
defparam \inst3|Add8~8 .lut_mask = 16'h698E;
defparam \inst3|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N26
cycloneive_lcell_comb \inst3|Add8~22 (
// Equation(s):
// \inst3|Add8~22_combout  = (\inst3|Add7~24_combout  & ((\inst3|Add0~1_combout  & (!\inst3|Add8~21 )) # (!\inst3|Add0~1_combout  & (\inst3|Add8~21  & VCC)))) # (!\inst3|Add7~24_combout  & ((\inst3|Add0~1_combout  & ((\inst3|Add8~21 ) # (GND))) # 
// (!\inst3|Add0~1_combout  & (!\inst3|Add8~21 ))))
// \inst3|Add8~23  = CARRY((\inst3|Add7~24_combout  & (\inst3|Add0~1_combout  & !\inst3|Add8~21 )) # (!\inst3|Add7~24_combout  & ((\inst3|Add0~1_combout ) # (!\inst3|Add8~21 ))))

	.dataa(\inst3|Add7~24_combout ),
	.datab(\inst3|Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add8~21 ),
	.combout(\inst3|Add8~22_combout ),
	.cout(\inst3|Add8~23 ));
// synopsys translate_off
defparam \inst3|Add8~22 .lut_mask = 16'h694D;
defparam \inst3|Add8~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N0
cycloneive_lcell_comb \inst3|Add6~0 (
// Equation(s):
// \inst3|Add6~0_combout  = (\inst3|Add5~2_combout  & (\iGen|xcolumn [0] $ (VCC))) # (!\inst3|Add5~2_combout  & (\iGen|xcolumn [0] & VCC))
// \inst3|Add6~1  = CARRY((\inst3|Add5~2_combout  & \iGen|xcolumn [0]))

	.dataa(\inst3|Add5~2_combout ),
	.datab(\iGen|xcolumn [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Add6~0_combout ),
	.cout(\inst3|Add6~1 ));
// synopsys translate_off
defparam \inst3|Add6~0 .lut_mask = 16'h6688;
defparam \inst3|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N2
cycloneive_lcell_comb \inst3|Add6~2 (
// Equation(s):
// \inst3|Add6~2_combout  = (\iGen|xcolumn [1] & ((\inst3|Add5~4_combout  & (\inst3|Add6~1  & VCC)) # (!\inst3|Add5~4_combout  & (!\inst3|Add6~1 )))) # (!\iGen|xcolumn [1] & ((\inst3|Add5~4_combout  & (!\inst3|Add6~1 )) # (!\inst3|Add5~4_combout  & 
// ((\inst3|Add6~1 ) # (GND)))))
// \inst3|Add6~3  = CARRY((\iGen|xcolumn [1] & (!\inst3|Add5~4_combout  & !\inst3|Add6~1 )) # (!\iGen|xcolumn [1] & ((!\inst3|Add6~1 ) # (!\inst3|Add5~4_combout ))))

	.dataa(\iGen|xcolumn [1]),
	.datab(\inst3|Add5~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add6~1 ),
	.combout(\inst3|Add6~2_combout ),
	.cout(\inst3|Add6~3 ));
// synopsys translate_off
defparam \inst3|Add6~2 .lut_mask = 16'h9617;
defparam \inst3|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N4
cycloneive_lcell_comb \inst3|Add6~4 (
// Equation(s):
// \inst3|Add6~4_combout  = ((\inst3|Add5~6_combout  $ (\iGen|xcolumn [2] $ (!\inst3|Add6~3 )))) # (GND)
// \inst3|Add6~5  = CARRY((\inst3|Add5~6_combout  & ((\iGen|xcolumn [2]) # (!\inst3|Add6~3 ))) # (!\inst3|Add5~6_combout  & (\iGen|xcolumn [2] & !\inst3|Add6~3 )))

	.dataa(\inst3|Add5~6_combout ),
	.datab(\iGen|xcolumn [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add6~3 ),
	.combout(\inst3|Add6~4_combout ),
	.cout(\inst3|Add6~5 ));
// synopsys translate_off
defparam \inst3|Add6~4 .lut_mask = 16'h698E;
defparam \inst3|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N6
cycloneive_lcell_comb \inst3|Add6~6 (
// Equation(s):
// \inst3|Add6~6_combout  = (\iGen|xcolumn [3] & ((\inst3|Add5~8_combout  & (\inst3|Add6~5  & VCC)) # (!\inst3|Add5~8_combout  & (!\inst3|Add6~5 )))) # (!\iGen|xcolumn [3] & ((\inst3|Add5~8_combout  & (!\inst3|Add6~5 )) # (!\inst3|Add5~8_combout  & 
// ((\inst3|Add6~5 ) # (GND)))))
// \inst3|Add6~7  = CARRY((\iGen|xcolumn [3] & (!\inst3|Add5~8_combout  & !\inst3|Add6~5 )) # (!\iGen|xcolumn [3] & ((!\inst3|Add6~5 ) # (!\inst3|Add5~8_combout ))))

	.dataa(\iGen|xcolumn [3]),
	.datab(\inst3|Add5~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add6~5 ),
	.combout(\inst3|Add6~6_combout ),
	.cout(\inst3|Add6~7 ));
// synopsys translate_off
defparam \inst3|Add6~6 .lut_mask = 16'h9617;
defparam \inst3|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N8
cycloneive_lcell_comb \inst3|Add6~8 (
// Equation(s):
// \inst3|Add6~8_combout  = ((\inst3|Add5~10_combout  $ (\iGen|xcolumn [4] $ (!\inst3|Add6~7 )))) # (GND)
// \inst3|Add6~9  = CARRY((\inst3|Add5~10_combout  & ((\iGen|xcolumn [4]) # (!\inst3|Add6~7 ))) # (!\inst3|Add5~10_combout  & (\iGen|xcolumn [4] & !\inst3|Add6~7 )))

	.dataa(\inst3|Add5~10_combout ),
	.datab(\iGen|xcolumn [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add6~7 ),
	.combout(\inst3|Add6~8_combout ),
	.cout(\inst3|Add6~9 ));
// synopsys translate_off
defparam \inst3|Add6~8 .lut_mask = 16'h698E;
defparam \inst3|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N10
cycloneive_lcell_comb \inst3|Add6~10 (
// Equation(s):
// \inst3|Add6~10_combout  = (\inst3|Add5~12_combout  & ((\iGen|xcolumn [5] & (!\inst3|Add6~9 )) # (!\iGen|xcolumn [5] & (\inst3|Add6~9  & VCC)))) # (!\inst3|Add5~12_combout  & ((\iGen|xcolumn [5] & ((\inst3|Add6~9 ) # (GND))) # (!\iGen|xcolumn [5] & 
// (!\inst3|Add6~9 ))))
// \inst3|Add6~11  = CARRY((\inst3|Add5~12_combout  & (\iGen|xcolumn [5] & !\inst3|Add6~9 )) # (!\inst3|Add5~12_combout  & ((\iGen|xcolumn [5]) # (!\inst3|Add6~9 ))))

	.dataa(\inst3|Add5~12_combout ),
	.datab(\iGen|xcolumn [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add6~9 ),
	.combout(\inst3|Add6~10_combout ),
	.cout(\inst3|Add6~11 ));
// synopsys translate_off
defparam \inst3|Add6~10 .lut_mask = 16'h694D;
defparam \inst3|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N12
cycloneive_lcell_comb \inst3|Add6~12 (
// Equation(s):
// \inst3|Add6~12_combout  = ((\inst3|Add5~14_combout  $ (\inst3|Add0~5_combout  $ (\inst3|Add6~11 )))) # (GND)
// \inst3|Add6~13  = CARRY((\inst3|Add5~14_combout  & ((!\inst3|Add6~11 ) # (!\inst3|Add0~5_combout ))) # (!\inst3|Add5~14_combout  & (!\inst3|Add0~5_combout  & !\inst3|Add6~11 )))

	.dataa(\inst3|Add5~14_combout ),
	.datab(\inst3|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add6~11 ),
	.combout(\inst3|Add6~12_combout ),
	.cout(\inst3|Add6~13 ));
// synopsys translate_off
defparam \inst3|Add6~12 .lut_mask = 16'h962B;
defparam \inst3|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N14
cycloneive_lcell_comb \inst3|Add6~14 (
// Equation(s):
// \inst3|Add6~14_combout  = (\inst3|Add0~4_combout  & ((\inst3|Add5~16_combout  & (\inst3|Add6~13  & VCC)) # (!\inst3|Add5~16_combout  & (!\inst3|Add6~13 )))) # (!\inst3|Add0~4_combout  & ((\inst3|Add5~16_combout  & (!\inst3|Add6~13 )) # 
// (!\inst3|Add5~16_combout  & ((\inst3|Add6~13 ) # (GND)))))
// \inst3|Add6~15  = CARRY((\inst3|Add0~4_combout  & (!\inst3|Add5~16_combout  & !\inst3|Add6~13 )) # (!\inst3|Add0~4_combout  & ((!\inst3|Add6~13 ) # (!\inst3|Add5~16_combout ))))

	.dataa(\inst3|Add0~4_combout ),
	.datab(\inst3|Add5~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add6~13 ),
	.combout(\inst3|Add6~14_combout ),
	.cout(\inst3|Add6~15 ));
// synopsys translate_off
defparam \inst3|Add6~14 .lut_mask = 16'h9617;
defparam \inst3|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000180000000000000000000000000000003000000000000000000000000000000060000000000;
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y31_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h000000000000000000000C00000000000000000000000000000018000000000000000000000000000000300000000000000000000000000000003000000000000000000000000000000060000000000000000000000000000000C00000000000000000000000000000018000000000000000000000000000000300000000000000000000000000000006000000000000000000000000000000060000000000000000000000000000000C00000000000000000000000000000018000000000000000000000000000000300000000000000000000000000000006000000000000000000000000000000040000000000000000000000000000000C3800000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h000000000000000001BF600000000000000000000000000000FC4000000000000000000000000000013C0000000000000000000000000000031C00000000000000000000000000001B1800000000000000000000000000007800000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000060000000000000000000000000000000300000000000000000000000000000003000000000000000000000000000000018000000000000000000000000000000180000000000000000000000000000000C0000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h000000000000000000C00000000000000000000000000000006000000000000000000000000000000060000000000000000000000000000000300000000000000000000000000000001000000000000000000000000000000018000000000000000000000000000000080000000000000000000000000000000C00000000000000000000000000000006000000000000000000000000000000060000000000000000000000000000000300000000000000000000000000000003000000000000000000000000000000018000000000000000000000000000000180000000000000000000000000000000C0000000000000000000000000000000C00000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y28_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000180000000000000000000000000000003000000000000000000000000000000060000000000;
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h000000000000000000000C00000000000000000000000000000018000000000000000000000000000000300000000000000000000000000000003000000000000000000000000000000060000000000000000000000000000000C00000000000000000000000000000018000000000000000000000000000000300000000000000000000000000000006000000000000000000000000000000060000000000000000000000000000000C00000000000000000000000000000018000000000000000000000000000000300000000000000000000000000000006000000000000000000000000000000040000000000000000000000000000000C3800000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h000000000000000001BF600000000000000000000000000000FC4000000000000000000000000000013C0000000000000000000000000000031C00000000000000000000000000001B1800000000000000000000000000007800000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000060000000000000000000000000000000300000000000000000000000000000003000000000000000000000000000000018000000000000000000000000000000180000000000000000000000000000000C0000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h000000000000000000C00000000000000000000000000000006000000000000000000000000000000060000000000000000000000000000000300000000000000000000000000000001000000000000000000000000000000018000000000000000000000000000000080000000000000000000000000000000C00000000000000000000000000000006000000000000000000000000000000060000000000000000000000000000000300000000000000000000000000000003000000000000000000000000000000018000000000000000000000000000000180000000000000000000000000000000C0000000000000000000000000000000C00000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFF000000000000000000000003FFFFFFFE000000000000000000000001FFFFFFFE000000000000000000000001FFFFFFFE000000000000000000000001FFFFFFFE000000000000000000000001FFFFFFFC000000000000000000000001E01E001C000000000000000000000000F00E003C000000000000000000000000F00F003C000000000000000000000000F007003C000000000000000000000000F007803800000000000000000000000070038038000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000078038078000000000000000000000000780380780000000000000000000000007803C0700000000000000000000000003803C0700000000000000000000000003C03C0700000000000000000000000003C0380F00000000000000000000000003C0380F00000000000000000000000001C0380E00000000000000000000000001E1FE0E00000000000000000000000001E1FE0E00000000000000000000000001E1861E00000000000000000000000000FF87FC00000000000000000000000000F1861C00000000000000000000000000F1FE1C00000000000000000000000000F1FE1C000000000000000000000000007078380000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h0000000000000000787038000000000000000000000000007870380000000000000000000000000078E0380000000000000000000000000038E078000000000000000000000000003CE070000000000000000000000000003CE070000000000000000000000000003CE070000000000000000000000000001CE070000000000000000000000000001FFFE0000000000000000000000000001E70E0000000000000000000000000001E70E0000000000000000000000000000E38E3C00000000000000000000000000E38C7C00000000000000000000000000F39CFC00000000000000000000000000F39DF80000000000000000000000000073DFF0000000000;
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y34_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h0000000000000000071DFE00000000000000000000000000079FFE0000000000000000000000000007BBFC0000000000000000000000000003FFF80000000000000000000000000003FFF00000000000000000000000000003FFE00000000000000000000000000003FFC00000000000000000000000000001FF8000000000000000000000F8000001FF80000000000000000000007E000001FF00000000000000000000007F800003FE00000000000000000000001FF00007FE00000000000000000000000FFC000FFE000000000000000000000003FF801FFFE00000000000000000000000FFE03FFFF800000000000000000000007FF81FFFF80000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h0000000000001FFF1FFFF800000000000000000000000FFFFFFFF8000000000000000000000003FFFFFFE0000000000000000000000001FFFFFFC00000000000000000000000007FFFFFC00000000000000000000000003FFFFF0000000000000000000000000008FFF80000000000000000000000000000FF8000000000000000000000000000003E0000000000000000000000000000003F0000000000000000000000000000003F0000000000000000000000000000007F8000000000000000000000000000007F8000000000000000000000000000003FC000000000000000000000000000003FC000000000000000000000000000001FE0000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000FF0000000000000000000000000000007F0000000000000000000000000000007F8000000000000000000000000000003F8000000000000000000000000000001FC000000000000000000000000000001FC000000000000000000000000000000FE0000000000000000000000000000007E0000000000000000000000000000003F0000000000000000000000000000003F0000000000000000000000000000001F8000000000000000000000000000000F80000000000000000000000000000007C0000000000000000000000000000007C0000000000000000000000000000003E0000000000000000000000000000001E00000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000001F0000000000000000000000000000000F000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y35_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y30_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y32_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y30_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N0
cycloneive_lcell_comb \inst3|Add9~0 (
// Equation(s):
// \inst3|Add9~0_combout  = (\iGen|xcolumn [0] & (\iGen|xcolumn [1] $ (VCC))) # (!\iGen|xcolumn [0] & (\iGen|xcolumn [1] & VCC))
// \inst3|Add9~1  = CARRY((\iGen|xcolumn [0] & \iGen|xcolumn [1]))

	.dataa(\iGen|xcolumn [0]),
	.datab(\iGen|xcolumn [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Add9~0_combout ),
	.cout(\inst3|Add9~1 ));
// synopsys translate_off
defparam \inst3|Add9~0 .lut_mask = 16'h6688;
defparam \inst3|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N2
cycloneive_lcell_comb \inst3|Add9~2 (
// Equation(s):
// \inst3|Add9~2_combout  = (\iGen|xcolumn [2] & ((\iGen|xcolumn [1] & (\inst3|Add9~1  & VCC)) # (!\iGen|xcolumn [1] & (!\inst3|Add9~1 )))) # (!\iGen|xcolumn [2] & ((\iGen|xcolumn [1] & (!\inst3|Add9~1 )) # (!\iGen|xcolumn [1] & ((\inst3|Add9~1 ) # (GND)))))
// \inst3|Add9~3  = CARRY((\iGen|xcolumn [2] & (!\iGen|xcolumn [1] & !\inst3|Add9~1 )) # (!\iGen|xcolumn [2] & ((!\inst3|Add9~1 ) # (!\iGen|xcolumn [1]))))

	.dataa(\iGen|xcolumn [2]),
	.datab(\iGen|xcolumn [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add9~1 ),
	.combout(\inst3|Add9~2_combout ),
	.cout(\inst3|Add9~3 ));
// synopsys translate_off
defparam \inst3|Add9~2 .lut_mask = 16'h9617;
defparam \inst3|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N18
cycloneive_lcell_comb \inst3|Add9~18 (
// Equation(s):
// \inst3|Add9~18_combout  = (\inst3|Add0~1_combout  & ((\inst3|Add0~2_combout  & ((\inst3|Add9~17 ) # (GND))) # (!\inst3|Add0~2_combout  & (!\inst3|Add9~17 )))) # (!\inst3|Add0~1_combout  & ((\inst3|Add0~2_combout  & (!\inst3|Add9~17 )) # 
// (!\inst3|Add0~2_combout  & (\inst3|Add9~17  & VCC))))
// \inst3|Add9~19  = CARRY((\inst3|Add0~1_combout  & ((\inst3|Add0~2_combout ) # (!\inst3|Add9~17 ))) # (!\inst3|Add0~1_combout  & (\inst3|Add0~2_combout  & !\inst3|Add9~17 )))

	.dataa(\inst3|Add0~1_combout ),
	.datab(\inst3|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add9~17 ),
	.combout(\inst3|Add9~18_combout ),
	.cout(\inst3|Add9~19 ));
// synopsys translate_off
defparam \inst3|Add9~18 .lut_mask = 16'h968E;
defparam \inst3|Add9~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N20
cycloneive_lcell_comb \inst3|Add9~20 (
// Equation(s):
// \inst3|Add9~20_combout  = (((!\inst3|Add9~19 ))) # (GND)
// \inst3|Add9~21  = CARRY(!\inst3|Add0~1_combout )

	.dataa(\inst3|Add0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add9~19 ),
	.combout(\inst3|Add9~20_combout ),
	.cout(\inst3|Add9~21 ));
// synopsys translate_off
defparam \inst3|Add9~20 .lut_mask = 16'h0F55;
defparam \inst3|Add9~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N14
cycloneive_lcell_comb \inst3|Add10~14 (
// Equation(s):
// \inst3|Add10~14_combout  = (\inst3|Add9~14_combout  & (!\inst3|Add10~13 )) # (!\inst3|Add9~14_combout  & ((\inst3|Add10~13 ) # (GND)))
// \inst3|Add10~15  = CARRY((!\inst3|Add10~13 ) # (!\inst3|Add9~14_combout ))

	.dataa(gnd),
	.datab(\inst3|Add9~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add10~13 ),
	.combout(\inst3|Add10~14_combout ),
	.cout(\inst3|Add10~15 ));
// synopsys translate_off
defparam \inst3|Add10~14 .lut_mask = 16'h3C3F;
defparam \inst3|Add10~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N16
cycloneive_lcell_comb \inst3|Add10~16 (
// Equation(s):
// \inst3|Add10~16_combout  = (\inst3|Add9~16_combout  & (\inst3|Add10~15  $ (GND))) # (!\inst3|Add9~16_combout  & (!\inst3|Add10~15  & VCC))
// \inst3|Add10~17  = CARRY((\inst3|Add9~16_combout  & !\inst3|Add10~15 ))

	.dataa(\inst3|Add9~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add10~15 ),
	.combout(\inst3|Add10~16_combout ),
	.cout(\inst3|Add10~17 ));
// synopsys translate_off
defparam \inst3|Add10~16 .lut_mask = 16'hA50A;
defparam \inst3|Add10~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N20
cycloneive_lcell_comb \inst3|Add10~20 (
// Equation(s):
// \inst3|Add10~20_combout  = (\inst3|Add9~20_combout  & (\inst3|Add10~19  $ (GND))) # (!\inst3|Add9~20_combout  & (!\inst3|Add10~19  & VCC))
// \inst3|Add10~21  = CARRY((\inst3|Add9~20_combout  & !\inst3|Add10~19 ))

	.dataa(gnd),
	.datab(\inst3|Add9~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add10~19 ),
	.combout(\inst3|Add10~20_combout ),
	.cout(\inst3|Add10~21 ));
// synopsys translate_off
defparam \inst3|Add10~20 .lut_mask = 16'hC30C;
defparam \inst3|Add10~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N22
cycloneive_lcell_comb \inst3|Add9~22 (
// Equation(s):
// \inst3|Add9~22_combout  = \inst3|Add9~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst3|Add9~21 ),
	.combout(\inst3|Add9~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add9~22 .lut_mask = 16'hF0F0;
defparam \inst3|Add9~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N22
cycloneive_lcell_comb \inst3|Add10~22 (
// Equation(s):
// \inst3|Add10~22_combout  = (\inst3|Add9~22_combout  & (!\inst3|Add10~21 )) # (!\inst3|Add9~22_combout  & ((\inst3|Add10~21 ) # (GND)))
// \inst3|Add10~23  = CARRY((!\inst3|Add10~21 ) # (!\inst3|Add9~22_combout ))

	.dataa(\inst3|Add9~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add10~21 ),
	.combout(\inst3|Add10~22_combout ),
	.cout(\inst3|Add10~23 ));
// synopsys translate_off
defparam \inst3|Add10~22 .lut_mask = 16'h5A5F;
defparam \inst3|Add10~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N4
cycloneive_lcell_comb \inst3|Add11~2 (
// Equation(s):
// \inst3|Add11~2_combout  = (\iGen|yrow [1] & (\inst3|Add11~1_cout  & VCC)) # (!\iGen|yrow [1] & (!\inst3|Add11~1_cout ))
// \inst3|Add11~3  = CARRY((!\iGen|yrow [1] & !\inst3|Add11~1_cout ))

	.dataa(\iGen|yrow [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add11~1_cout ),
	.combout(\inst3|Add11~2_combout ),
	.cout(\inst3|Add11~3 ));
// synopsys translate_off
defparam \inst3|Add11~2 .lut_mask = 16'hA505;
defparam \inst3|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N6
cycloneive_lcell_comb \inst3|Add11~4 (
// Equation(s):
// \inst3|Add11~4_combout  = (\iGen|yrow [2] & ((GND) # (!\inst3|Add11~3 ))) # (!\iGen|yrow [2] & (\inst3|Add11~3  $ (GND)))
// \inst3|Add11~5  = CARRY((\iGen|yrow [2]) # (!\inst3|Add11~3 ))

	.dataa(\iGen|yrow [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add11~3 ),
	.combout(\inst3|Add11~4_combout ),
	.cout(\inst3|Add11~5 ));
// synopsys translate_off
defparam \inst3|Add11~4 .lut_mask = 16'h5AAF;
defparam \inst3|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N10
cycloneive_lcell_comb \inst3|Add11~8 (
// Equation(s):
// \inst3|Add11~8_combout  = (\inst3|Add1~2_combout  & ((GND) # (!\inst3|Add11~7 ))) # (!\inst3|Add1~2_combout  & (\inst3|Add11~7  $ (GND)))
// \inst3|Add11~9  = CARRY((\inst3|Add1~2_combout ) # (!\inst3|Add11~7 ))

	.dataa(\inst3|Add1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add11~7 ),
	.combout(\inst3|Add11~8_combout ),
	.cout(\inst3|Add11~9 ));
// synopsys translate_off
defparam \inst3|Add11~8 .lut_mask = 16'h5AAF;
defparam \inst3|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N18
cycloneive_lcell_comb \inst3|Add11~16 (
// Equation(s):
// \inst3|Add11~16_combout  = (\inst3|Add1~10_combout  & (\inst3|Add11~15  $ (GND))) # (!\inst3|Add1~10_combout  & (!\inst3|Add11~15  & VCC))
// \inst3|Add11~17  = CARRY((\inst3|Add1~10_combout  & !\inst3|Add11~15 ))

	.dataa(gnd),
	.datab(\inst3|Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add11~15 ),
	.combout(\inst3|Add11~16_combout ),
	.cout(\inst3|Add11~17 ));
// synopsys translate_off
defparam \inst3|Add11~16 .lut_mask = 16'hC30C;
defparam \inst3|Add11~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000001C00000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h0000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h0000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000000000000000000000000000000000000000380000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000018000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y16_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000380000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C00000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000600FF0000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000001C00000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000001FE00003E0001FC00000000000000000000000000000000000000000000000000FE00003E0001FC00000000000000000000000000000000000000000000000000FE00003E0001FC00000000000000000000000000000000000000000000000000FF00003F0001FC00000000000000000000000000000000000000000000000000FF00003F0001F8000000000000000000000000000000000000000000000000007F00003F0003F8000000000000000000000000000000000000000000000000007F00003F0003F8000000000000000000000000000000000000000000000000007F00003F0003F8000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'h000000000000000000000000000007F80003F0003F8000000000000000000000000000000000000000000000000007F80003E0003F0000000000000000000000000000000000000000000000000003F80003E0007F0000000000000000000000000000000000000000000000000003F80003E0007F0000000000000000000000000000000000000000000000000003FC0007E0007F0000000000000000000000000000000000000000000000000003FC0007E0007E0000000000000000000000000000000000000000000000000001FC0007C0007E0000000000000000000000000000000000000000000000000001FC0007C000FE0000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'h000000000000000000000000000001FE00FFFC00FE0000000000000000000000000000000000000000000000000001FE00FFFC00FC0000000000000000000000000000000000000000000000000000FE00FFFC00FC0000000000000000000000000000000000000000000000000000FE00FFFC01FC0000000000000000000000000000000000000000000000000000FF00F03C01FC0000000000000000000000000000000000000000000000000000FFFFF03FFFFC00000000000000000000000000000000000000000000000000007FFFF03FFFF800000000000000000000000000000000000000000000000000007FFFF03FFFF80000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'h0000000000000000000000000000007FFFF03FFFF800000000000000000000000000000000000000000000000000007F80F03C03F800000000000000000000000000000000000000000000000000003F80FFFC03F000000000000000000000000000000000000000000000000000003F80FFFC03F000000000000000000000000000000000000000000000000000003FC0FFFC03F000000000000000000000000000000000000000000000000000003FC0FFFC07F000000000000000000000000000000000000000000000000000001FC007C007E000000000000000000000000000000000000000000000000000001FC00F8007E00000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'h0000000000000000000000000000001FC00F8007E000000000000000000000000000000000000000000000000000001FE01F0007E000000000000000000000000000000000000000000000000000000FE01F000FE000000000000000000000000000000000000000000000000000000FE01F000FC000000000000000000000000000000000000000000000000000000FE03E000FC000000000000000000000000000000000000000000000000000000FF03E000FC0000000000000000000000000000000000000000000000000000007F03E001FC0000000000000000000000000000000000000000000000000000007F07E001F800000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000007F07C001F80000000000000000000000000000000000000000000000000000007F87C001F80000000000000000000000000000000000000000000000000000003F87C001F80000000000000000000000000000000000000000000000000000003F87C003F80000000000000000000000000000000000000000000000000000003F87C003F00000000000000000000000000000000000000000000000000000003FC7E003F00000000000000000000000000000000000000000000000000000001FC3E003F00000000000000000000000000000000000000000000000000000001FC3E003F000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000001FFFFFFFE00000000000000000000000000000000000000000000000000000001FFFFFFFE00000000000000000000000000000000000000000000000000000000FFFFFFFE00000000000000000000000000000000000000000000000000000000FE1F007E00000000000000000000000000000000000000000000000000000000FE1F80FC00000000000000000000000000000000000000000000000000000000FF0F80FC000000000000000000000000000000000000000000000000000000007F0F80FC01F800000000000000000000000000000000000000000000000000007F07C0FC03F800000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h000000000000000000000000000000007F07C0FC07F800000000000000000000000000000000000000000000000000007F83E1F80FF800000000000000000000000000000000000000000000000000003F83E1F81FF800000000000000000000000000000000000000000000000000003F83E1F83FF000000000000000000000000000000000000000000000000000003F81F1F87FE000000000000000000000000000000000000000000000000000003FC1F1F1FFC000000000000000000000000000000000000000000000000000003FC1F3F3FFC000000000000000000000000000000000000000000000000000001FC1F3F7FF8000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFC00000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h0000000000000000000000000001FFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000007F00007C000003F80000000000000000000000000000000000000000000000007F00007E000003F80000000000000000000000000000000000000000000000007F80003E000007F000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000007F80001F000007F00000000000000000000000000000000000000000000000003F80001F800007F00000000000000000000000000000000000000000000000003F80000F800007F00000000000000000000000000000000000000000000000003FC0000F800007F00000000000000000000000000000000000000000000000003FC0000FC0000FE00000000000000000000000000000000000000000000000001FC00007C0000FE00000000000000000000000000000000000000000000000001FC00007E0000FE00000000000000000000000000000000000000000000000001FE00007E0000FE000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000001FE00003E0001FC00000000000000000000000000000000000000000000000000FE00003E0001FC00000000000000000000000000000000000000000000000000FE00003E0001FC00000000000000000000000000000000000000000000000000FF00003F0001FC00000000000000000000000000000000000000000000000000FF00003F0001F8000000000000000000000000000000000000000000000000007F00003F0003F8000000000000000000000000000000000000000000000000007F00003F0003F8000000000000000000000000000000000000000000000000007F00003F0003F8000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'h000000000000000000000000000007F80003F0003F8000000000000000000000000000000000000000000000000007F80003E0003F0000000000000000000000000000000000000000000000000003F80003E0007F0000000000000000000000000000000000000000000000000003F80003E0007F0000000000000000000000000000000000000000000000000003FC0007E0007F0000000000000000000000000000000000000000000000000003FC0007E0007E0000000000000000000000000000000000000000000000000001FC0007C0007E0000000000000000000000000000000000000000000000000001FC0007C000FE0000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'h000000000000000000000000000001FE00FFFC00FE0000000000000000000000000000000000000000000000000001FE00FFFC00FC0000000000000000000000000000000000000000000000000000FE00FFFC00FC0000000000000000000000000000000000000000000000000000FE00FFFC01FC0000000000000000000000000000000000000000000000000000FF00F03C01FC0000000000000000000000000000000000000000000000000000FFFFF03FFFFC00000000000000000000000000000000000000000000000000007FFFF03FFFF800000000000000000000000000000000000000000000000000007FFFF03FFFF80000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'h0000000000000000000000000000007FFFF03FFFF800000000000000000000000000000000000000000000000000007F80F03C03F800000000000000000000000000000000000000000000000000003F80FFFC03F000000000000000000000000000000000000000000000000000003F80FFFC03F000000000000000000000000000000000000000000000000000003FC0FFFC03F000000000000000000000000000000000000000000000000000003FC0FFFC07F000000000000000000000000000000000000000000000000000001FC007C007E000000000000000000000000000000000000000000000000000001FC00F8007E00000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h0000000000000000000000000000001FC00F8007E000000000000000000000000000000000000000000000000000001FE01F0007E000000000000000000000000000000000000000000000000000000FE01F000FE000000000000000000000000000000000000000000000000000000FE01F000FC000000000000000000000000000000000000000000000000000000FE03E000FC000000000000000000000000000000000000000000000000000000FF03E000FC0000000000000000000000000000000000000000000000000000007F03E001FC0000000000000000000000000000000000000000000000000000007F07E001F800000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000007F07C001F80000000000000000000000000000000000000000000000000000007F87C001F80000000000000000000000000000000000000000000000000000003F87C001F80000000000000000000000000000000000000000000000000000003F87C003F80000000000000000000000000000000000000000000000000000003F87C003F00000000000000000000000000000000000000000000000000000003FC7E003F00000000000000000000000000000000000000000000000000000001FC3E003F00000000000000000000000000000000000000000000000000000001FC3E003F000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000001FFFFFFFE00000000000000000000000000000000000000000000000000000001FFFFFFFE00000000000000000000000000000000000000000000000000000000FFFFFFFE00000000000000000000000000000000000000000000000000000000FE1F007E00000000000000000000000000000000000000000000000000000000FE1F80FC00000000000000000000000000000000000000000000000000000000FF0F80FC000000000000000000000000000000000000000000000000000000007F0F80FC01F800000000000000000000000000000000000000000000000000007F07C0FC03F800000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h000000000000000000000000000000007F07C0FC07F800000000000000000000000000000000000000000000000000007F83E1F80FF800000000000000000000000000000000000000000000000000003F83E1F81FF800000000000000000000000000000000000000000000000000003F83E1F83FF000000000000000000000000000000000000000000000000000003F81F1F87FE000000000000000000000000000000000000000000000000000003FC1F1F1FFC000000000000000000000000000000000000000000000000000003FC1F3F3FFC000000000000000000000000000000000000000000000000000001FC1F3F7FF8000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h000000000000000000000000000000007FFE0000000000000000000000000000000000000000000000000000000000007FFF0000000000000000000000000000000000000000000000000000000000003FFF0000000000000000000000000000000000000000000000000000000000001FFF8000000000000000000000000000000000000000000000000000000000000FFF8000000000000000000000000000000000000000000000000000000000000FFFC0000000000000000000000000000000000000000000000000000000000007FFE0000000000000000000000000000000000000000000000000000000000003FFE000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h0000000000000000000000000000000001FFF0000000000000000000000000000000000000000000000000000000000001FFF0000000000000000000000000000000000000000000000000000000000000FFF80000000000000000000000000000000000000000000000000000000000007FF80000000000000000000000000000000000000000000000000000000000007FFC0000000000000000000000000000000000000000000000000000000000003FFC0000000000000000000000000000000000000000000000000000000000001FFE0000000000000000000000000000000000000000000000000000000000000FFE00000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000FFF00000000000000000000000000000000000000000000000000000000000007FF00000000000000000000000000000000000000000000000000000000000003FF80000000000000000000000000000000000000000000000000000000000001FF80000000000000000000000000000000000000000000000000000000000001FFC0000000000000000000000000000000000000000000000000000000000000FFC00000000000000000000000000000000000000000000000000000000000007FE00000000000000000000000000000000000000000000000000000000000007FF0000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h0000000000000000000000000000000000003FF00000000000000000000000000000000000000000000000000000000000001FF80000000000000000000000000000000000000000000000000000000000000FF80000000000000000000000000000000000000000000000000000000000000FFC00000000000000000000000000000000000000000000000000000000000007FC00000000000000000000000000000000000000000000000000000000000003FE00000000000000000000000000000000000000000000000000000000000001FE00000000000000000000000000000000000000000000000000000000000001FF000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y11_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h000000000000000000000003FFFFFC01FFFFFFFFC00000000000000000000000000000000000000000000000FFFFFF01FFFFFFFFC000000000000000000000000000000000000000000000007FFFFFE1FFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000007FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000003FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000FFFFFFFFFFFFFE000000000000000000000000000000000000000000000000007FFFFFFFFFFFF8000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h000000000000000000000000001FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000FFFFFFFFFFFE00000000000000000000000000000000000000000000000000003FFFFFFFFFF800000000000000000000000000000000000000000000000000001FCFFFFFFFC000000000000000000000000000000000000000000000000000000207FFFFFF0000000000000000000000000000000000000000000000000000000007FFFFF00000000000000000000000000000000000000000000000000000000003FFFF000000000000000000000000000000000000000000000000000000000001FFE000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000003FE00000000000000000000000000000000000000000000000000000000000001FE00000000000000000000000000000000000000000000000000000000000001FF00000000000000000000000000000000000000000000000000000000000003FF00000000000000000000000000000000000000000000000000000000000007FF80000000000000000000000000000000000000000000000000000000000007FF8000000000000000000000000000000000000000000000000000000000000FFFC000000000000000000000000000000000000000000000000000000000000FFFE00000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h0000000000000000000000000000000FFFE000000000000000000000000000000000000000000000000000000000000FFFF0000000000000000000000000000000000000000000000000000000000007FFF0000000000000000000000000000000000000000000000000000000000007FFF8000000000000000000000000000000000000000000000000000000000003FFF8000000000000000000000000000000000000000000000000000000000001FFFC000000000000000000000000000000000000000000000000000000000001FFFC000000000000000000000000000000000000000000000000000000000000FFFE0000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000FF000000000000000000000000000000000000000000000000000000000000007F800000000000000000000000000000000000000000000000000000000000003F800000000000000000000000000000000000000000000000000000000000003F800000000000000000000000000000000000000000000000000000000000001F000000000000000000000000000000000000000000000000000000000000000F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h000000000000000000000000000000001FC1F3FFFF0000000000000000000000000000000000000000000000000000001FC1F3FFFE0000000000000000000000000000000000000000000000000000001FE1F3FFFC0000000000000000000000000000000000000000000000000000000FE1F7FFF80000000000000000000000000000000000000000000000000000000FE1F7FFF00000000000000000000000000000000000000000000000000000000FFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFE000000000000000000000000000000000000000000000000000000007FFFFFFC00000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h0000000000000000000000000000000007FFFFFF8000000000000000000000000000000000000000000000000000000007FFFFFF0000000000000000000000000000000000000000000000000000000007FFFFFE0000000000000000000000000000000000000000000000000000000003FFFFFC0000000000000000000000000000000000000000000000000000000003FFFFFC0000000000000000000000000000000000000000000000000000000003FFFFF80000000000000000000000000000000000000000000000000000000003FFFFF00000000000000000000000000000000000000000000000000000000001FFFFE0000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h0000000000000000003F00000000000001FFFFC00000000000000000000000000000000000000000001FC0000000000001FFFF800000000000000000000000000000000000000000001FF8000000000001FFFF000000000000000000000000000000000000000000001FFE000000000001FFFF000000000000000000000000000000000000000000000FFF800000000003FFFE0000000000000000000000000000000000000000000007FFF00000000007FFFE0000000000000000000000000000000000000000000001FFFC000000000FFFFE0000000000000000000000000000000000000000000000FFFF800000001FFFFC00000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h000000000000000000003FFFE00000003FFFFC00000000000000000000000000000000000000000000001FFFF8000000FFFFFC000000000000000000000000000000000000000000000007FFFF000001FFFFFC000000000000000000000000000000000000000000000001FFFFC00001FFFFFFFF0000000000000000000000000000000000000000000000FFFFF00003FFFFFFFF80000000000000000000000000000000000000000000003FFFFE0003FFFFFFFFC0000000000000000000000000000000000000000000001FFFFF8003FFFFFFFFC00000000000000000000000000000000000000000000007FFFFF003FFFFFFFFC00000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y12_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y14_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y17_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y16_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y17_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N6
cycloneive_lcell_comb \inst1|Add5~4 (
// Equation(s):
// \inst1|Add5~4_combout  = ((\inst|Add3~6_combout  $ (\inst1|Add0~4_combout  $ (!\inst1|Add5~3 )))) # (GND)
// \inst1|Add5~5  = CARRY((\inst|Add3~6_combout  & ((\inst1|Add0~4_combout ) # (!\inst1|Add5~3 ))) # (!\inst|Add3~6_combout  & (\inst1|Add0~4_combout  & !\inst1|Add5~3 )))

	.dataa(\inst|Add3~6_combout ),
	.datab(\inst1|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add5~3 ),
	.combout(\inst1|Add5~4_combout ),
	.cout(\inst1|Add5~5 ));
// synopsys translate_off
defparam \inst1|Add5~4 .lut_mask = 16'h698E;
defparam \inst1|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N12
cycloneive_lcell_comb \inst1|Add5~10 (
// Equation(s):
// \inst1|Add5~10_combout  = (\inst|Add3~12_combout  & ((\inst1|Add0~10_combout  & (\inst1|Add5~9  & VCC)) # (!\inst1|Add0~10_combout  & (!\inst1|Add5~9 )))) # (!\inst|Add3~12_combout  & ((\inst1|Add0~10_combout  & (!\inst1|Add5~9 )) # 
// (!\inst1|Add0~10_combout  & ((\inst1|Add5~9 ) # (GND)))))
// \inst1|Add5~11  = CARRY((\inst|Add3~12_combout  & (!\inst1|Add0~10_combout  & !\inst1|Add5~9 )) # (!\inst|Add3~12_combout  & ((!\inst1|Add5~9 ) # (!\inst1|Add0~10_combout ))))

	.dataa(\inst|Add3~12_combout ),
	.datab(\inst1|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add5~9 ),
	.combout(\inst1|Add5~10_combout ),
	.cout(\inst1|Add5~11 ));
// synopsys translate_off
defparam \inst1|Add5~10 .lut_mask = 16'h9617;
defparam \inst1|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N22
cycloneive_lcell_comb \inst1|Add5~20 (
// Equation(s):
// \inst1|Add5~20_combout  = (\inst1|Add0~20_combout  & (\inst1|Add5~19  $ (GND))) # (!\inst1|Add0~20_combout  & (!\inst1|Add5~19  & VCC))
// \inst1|Add5~21  = CARRY((\inst1|Add0~20_combout  & !\inst1|Add5~19 ))

	.dataa(gnd),
	.datab(\inst1|Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add5~19 ),
	.combout(\inst1|Add5~20_combout ),
	.cout(\inst1|Add5~21 ));
// synopsys translate_off
defparam \inst1|Add5~20 .lut_mask = 16'hC30C;
defparam \inst1|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N10
cycloneive_lcell_comb \inst1|Add7~4 (
// Equation(s):
// \inst1|Add7~4_combout  = ((\inst1|Add0~4_combout  $ (\inst|Add5~6_combout  $ (!\inst1|Add7~3 )))) # (GND)
// \inst1|Add7~5  = CARRY((\inst1|Add0~4_combout  & ((\inst|Add5~6_combout ) # (!\inst1|Add7~3 ))) # (!\inst1|Add0~4_combout  & (\inst|Add5~6_combout  & !\inst1|Add7~3 )))

	.dataa(\inst1|Add0~4_combout ),
	.datab(\inst|Add5~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add7~3 ),
	.combout(\inst1|Add7~4_combout ),
	.cout(\inst1|Add7~5 ));
// synopsys translate_off
defparam \inst1|Add7~4 .lut_mask = 16'h698E;
defparam \inst1|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N12
cycloneive_lcell_comb \inst1|Add7~6 (
// Equation(s):
// \inst1|Add7~6_combout  = (\inst|Add5~8_combout  & ((\inst1|Add0~6_combout  & (\inst1|Add7~5  & VCC)) # (!\inst1|Add0~6_combout  & (!\inst1|Add7~5 )))) # (!\inst|Add5~8_combout  & ((\inst1|Add0~6_combout  & (!\inst1|Add7~5 )) # (!\inst1|Add0~6_combout  & 
// ((\inst1|Add7~5 ) # (GND)))))
// \inst1|Add7~7  = CARRY((\inst|Add5~8_combout  & (!\inst1|Add0~6_combout  & !\inst1|Add7~5 )) # (!\inst|Add5~8_combout  & ((!\inst1|Add7~5 ) # (!\inst1|Add0~6_combout ))))

	.dataa(\inst|Add5~8_combout ),
	.datab(\inst1|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add7~5 ),
	.combout(\inst1|Add7~6_combout ),
	.cout(\inst1|Add7~7 ));
// synopsys translate_off
defparam \inst1|Add7~6 .lut_mask = 16'h9617;
defparam \inst1|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N18
cycloneive_lcell_comb \inst1|Add7~12 (
// Equation(s):
// \inst1|Add7~12_combout  = ((\inst1|Add0~12_combout  $ (\inst|Add5~14_combout  $ (!\inst1|Add7~11 )))) # (GND)
// \inst1|Add7~13  = CARRY((\inst1|Add0~12_combout  & ((\inst|Add5~14_combout ) # (!\inst1|Add7~11 ))) # (!\inst1|Add0~12_combout  & (\inst|Add5~14_combout  & !\inst1|Add7~11 )))

	.dataa(\inst1|Add0~12_combout ),
	.datab(\inst|Add5~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add7~11 ),
	.combout(\inst1|Add7~12_combout ),
	.cout(\inst1|Add7~13 ));
// synopsys translate_off
defparam \inst1|Add7~12 .lut_mask = 16'h698E;
defparam \inst1|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N26
cycloneive_lcell_comb \inst1|Add7~20 (
// Equation(s):
// \inst1|Add7~20_combout  = (\inst1|Add0~20_combout  & (\inst1|Add7~19  $ (GND))) # (!\inst1|Add0~20_combout  & (!\inst1|Add7~19  & VCC))
// \inst1|Add7~21  = CARRY((\inst1|Add0~20_combout  & !\inst1|Add7~19 ))

	.dataa(gnd),
	.datab(\inst1|Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add7~19 ),
	.combout(\inst1|Add7~20_combout ),
	.cout(\inst1|Add7~21 ));
// synopsys translate_off
defparam \inst1|Add7~20 .lut_mask = 16'hC30C;
defparam \inst1|Add7~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N24
cycloneive_lcell_comb \iGen|Add0~14 (
// Equation(s):
// \iGen|Add0~14_combout  = (\iGen|horizontal [7] & (!\iGen|Add0~13 )) # (!\iGen|horizontal [7] & ((\iGen|Add0~13 ) # (GND)))
// \iGen|Add0~15  = CARRY((!\iGen|Add0~13 ) # (!\iGen|horizontal [7]))

	.dataa(gnd),
	.datab(\iGen|horizontal [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add0~13 ),
	.combout(\iGen|Add0~14_combout ),
	.cout(\iGen|Add0~15 ));
// synopsys translate_off
defparam \iGen|Add0~14 .lut_mask = 16'h3C3F;
defparam \iGen|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N2
cycloneive_lcell_comb \inst18|e1:countr[4]~1 (
// Equation(s):
// \inst18|e1:countr[4]~1_combout  = (\inst18|e1:countr[4]~q  & ((\inst18|e1:INC[4]~q  & (!\inst18|e1:countr[3]~2 )) # (!\inst18|e1:INC[4]~q  & (\inst18|e1:countr[3]~2  & VCC)))) # (!\inst18|e1:countr[4]~q  & ((\inst18|e1:INC[4]~q  & ((\inst18|e1:countr[3]~2 
// ) # (GND))) # (!\inst18|e1:INC[4]~q  & (!\inst18|e1:countr[3]~2 ))))
// \inst18|e1:countr[4]~2  = CARRY((\inst18|e1:countr[4]~q  & (\inst18|e1:INC[4]~q  & !\inst18|e1:countr[3]~2 )) # (!\inst18|e1:countr[4]~q  & ((\inst18|e1:INC[4]~q ) # (!\inst18|e1:countr[3]~2 ))))

	.dataa(\inst18|e1:countr[4]~q ),
	.datab(\inst18|e1:INC[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|e1:countr[3]~2 ),
	.combout(\inst18|e1:countr[4]~1_combout ),
	.cout(\inst18|e1:countr[4]~2 ));
// synopsys translate_off
defparam \inst18|e1:countr[4]~1 .lut_mask = 16'h694D;
defparam \inst18|e1:countr[4]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N8
cycloneive_lcell_comb \inst18|e1:countr[7]~1 (
// Equation(s):
// \inst18|e1:countr[7]~1_combout  = ((\inst18|e1:countr[7]~q  $ (\inst18|e1:INC[7]~q  $ (!\inst18|e1:countr[6]~2 )))) # (GND)
// \inst18|e1:countr[7]~2  = CARRY((\inst18|e1:countr[7]~q  & ((\inst18|e1:INC[7]~q ) # (!\inst18|e1:countr[6]~2 ))) # (!\inst18|e1:countr[7]~q  & (\inst18|e1:INC[7]~q  & !\inst18|e1:countr[6]~2 )))

	.dataa(\inst18|e1:countr[7]~q ),
	.datab(\inst18|e1:INC[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|e1:countr[6]~2 ),
	.combout(\inst18|e1:countr[7]~1_combout ),
	.cout(\inst18|e1:countr[7]~2 ));
// synopsys translate_off
defparam \inst18|e1:countr[7]~1 .lut_mask = 16'h698E;
defparam \inst18|e1:countr[7]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N10
cycloneive_lcell_comb \inst18|e1:countr[8]~1 (
// Equation(s):
// \inst18|e1:countr[8]~1_combout  = (\inst18|e1:countr[8]~q  & ((\inst18|e1:INC[8]~q  & (\inst18|e1:countr[7]~2  & VCC)) # (!\inst18|e1:INC[8]~q  & (!\inst18|e1:countr[7]~2 )))) # (!\inst18|e1:countr[8]~q  & ((\inst18|e1:INC[8]~q  & (!\inst18|e1:countr[7]~2 
// )) # (!\inst18|e1:INC[8]~q  & ((\inst18|e1:countr[7]~2 ) # (GND)))))
// \inst18|e1:countr[8]~2  = CARRY((\inst18|e1:countr[8]~q  & (!\inst18|e1:INC[8]~q  & !\inst18|e1:countr[7]~2 )) # (!\inst18|e1:countr[8]~q  & ((!\inst18|e1:countr[7]~2 ) # (!\inst18|e1:INC[8]~q ))))

	.dataa(\inst18|e1:countr[8]~q ),
	.datab(\inst18|e1:INC[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|e1:countr[7]~2 ),
	.combout(\inst18|e1:countr[8]~1_combout ),
	.cout(\inst18|e1:countr[8]~2 ));
// synopsys translate_off
defparam \inst18|e1:countr[8]~1 .lut_mask = 16'h9617;
defparam \inst18|e1:countr[8]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N12
cycloneive_lcell_comb \inst18|e1:countr[9]~1 (
// Equation(s):
// \inst18|e1:countr[9]~1_combout  = ((\inst18|e1:countr[9]~q  $ (\inst18|e1:INC[9]~q  $ (!\inst18|e1:countr[8]~2 )))) # (GND)
// \inst18|e1:countr[9]~2  = CARRY((\inst18|e1:countr[9]~q  & ((\inst18|e1:INC[9]~q ) # (!\inst18|e1:countr[8]~2 ))) # (!\inst18|e1:countr[9]~q  & (\inst18|e1:INC[9]~q  & !\inst18|e1:countr[8]~2 )))

	.dataa(\inst18|e1:countr[9]~q ),
	.datab(\inst18|e1:INC[9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|e1:countr[8]~2 ),
	.combout(\inst18|e1:countr[9]~1_combout ),
	.cout(\inst18|e1:countr[9]~2 ));
// synopsys translate_off
defparam \inst18|e1:countr[9]~1 .lut_mask = 16'h698E;
defparam \inst18|e1:countr[9]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N14
cycloneive_lcell_comb \inst18|e1:countr[10]~1 (
// Equation(s):
// \inst18|e1:countr[10]~1_combout  = (\inst18|e1:countr[10]~q  & ((\inst18|e1:INC[10]~q  & (\inst18|e1:countr[9]~2  & VCC)) # (!\inst18|e1:INC[10]~q  & (!\inst18|e1:countr[9]~2 )))) # (!\inst18|e1:countr[10]~q  & ((\inst18|e1:INC[10]~q  & 
// (!\inst18|e1:countr[9]~2 )) # (!\inst18|e1:INC[10]~q  & ((\inst18|e1:countr[9]~2 ) # (GND)))))
// \inst18|e1:countr[10]~2  = CARRY((\inst18|e1:countr[10]~q  & (!\inst18|e1:INC[10]~q  & !\inst18|e1:countr[9]~2 )) # (!\inst18|e1:countr[10]~q  & ((!\inst18|e1:countr[9]~2 ) # (!\inst18|e1:INC[10]~q ))))

	.dataa(\inst18|e1:countr[10]~q ),
	.datab(\inst18|e1:INC[10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|e1:countr[9]~2 ),
	.combout(\inst18|e1:countr[10]~1_combout ),
	.cout(\inst18|e1:countr[10]~2 ));
// synopsys translate_off
defparam \inst18|e1:countr[10]~1 .lut_mask = 16'h9617;
defparam \inst18|e1:countr[10]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N16
cycloneive_lcell_comb \inst18|e1:countr[11]~1 (
// Equation(s):
// \inst18|e1:countr[11]~1_combout  = ((\inst18|e1:countr[11]~q  $ (\inst18|e1:INC[11]~q  $ (!\inst18|e1:countr[10]~2 )))) # (GND)
// \inst18|e1:countr[11]~2  = CARRY((\inst18|e1:countr[11]~q  & ((\inst18|e1:INC[11]~q ) # (!\inst18|e1:countr[10]~2 ))) # (!\inst18|e1:countr[11]~q  & (\inst18|e1:INC[11]~q  & !\inst18|e1:countr[10]~2 )))

	.dataa(\inst18|e1:countr[11]~q ),
	.datab(\inst18|e1:INC[11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|e1:countr[10]~2 ),
	.combout(\inst18|e1:countr[11]~1_combout ),
	.cout(\inst18|e1:countr[11]~2 ));
// synopsys translate_off
defparam \inst18|e1:countr[11]~1 .lut_mask = 16'h698E;
defparam \inst18|e1:countr[11]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N24
cycloneive_lcell_comb \inst18|e1:countr[15]~1 (
// Equation(s):
// \inst18|e1:countr[15]~1_combout  = ((\inst18|e1:countr[15]~q  $ (\inst18|e1:INC[15]~q  $ (!\inst18|e1:countr[14]~2 )))) # (GND)
// \inst18|e1:countr[15]~2  = CARRY((\inst18|e1:countr[15]~q  & ((\inst18|e1:INC[15]~q ) # (!\inst18|e1:countr[14]~2 ))) # (!\inst18|e1:countr[15]~q  & (\inst18|e1:INC[15]~q  & !\inst18|e1:countr[14]~2 )))

	.dataa(\inst18|e1:countr[15]~q ),
	.datab(\inst18|e1:INC[15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|e1:countr[14]~2 ),
	.combout(\inst18|e1:countr[15]~1_combout ),
	.cout(\inst18|e1:countr[15]~2 ));
// synopsys translate_off
defparam \inst18|e1:countr[15]~1 .lut_mask = 16'h698E;
defparam \inst18|e1:countr[15]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N16
cycloneive_lcell_comb \inst|Add12~6 (
// Equation(s):
// \inst|Add12~6_combout  = (\iGen|xcolumn [3] & ((\inst|Add12~5 ) # (GND))) # (!\iGen|xcolumn [3] & (!\inst|Add12~5 ))
// \inst|Add12~7  = CARRY((\iGen|xcolumn [3]) # (!\inst|Add12~5 ))

	.dataa(gnd),
	.datab(\iGen|xcolumn [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~5 ),
	.combout(\inst|Add12~6_combout ),
	.cout(\inst|Add12~7 ));
// synopsys translate_off
defparam \inst|Add12~6 .lut_mask = 16'hC3CF;
defparam \inst|Add12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N26
cycloneive_lcell_comb \inst|Add12~16 (
// Equation(s):
// \inst|Add12~16_combout  = (\iGen|xcolumn [8] & (\inst|Add12~15  $ (GND))) # (!\iGen|xcolumn [8] & ((GND) # (!\inst|Add12~15 )))
// \inst|Add12~17  = CARRY((!\inst|Add12~15 ) # (!\iGen|xcolumn [8]))

	.dataa(gnd),
	.datab(\iGen|xcolumn [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~15 ),
	.combout(\inst|Add12~16_combout ),
	.cout(\inst|Add12~17 ));
// synopsys translate_off
defparam \inst|Add12~16 .lut_mask = 16'hC33F;
defparam \inst|Add12~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N28
cycloneive_lcell_comb \inst|Add12~18 (
// Equation(s):
// \inst|Add12~18_combout  = (\iGen|xcolumn [9] & ((\inst|Add12~17 ) # (GND))) # (!\iGen|xcolumn [9] & (!\inst|Add12~17 ))
// \inst|Add12~19  = CARRY((\iGen|xcolumn [9]) # (!\inst|Add12~17 ))

	.dataa(gnd),
	.datab(\iGen|xcolumn [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~17 ),
	.combout(\inst|Add12~18_combout ),
	.cout(\inst|Add12~19 ));
// synopsys translate_off
defparam \inst|Add12~18 .lut_mask = 16'hC3CF;
defparam \inst|Add12~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N30
cycloneive_lcell_comb \inst|Add12~20 (
// Equation(s):
// \inst|Add12~20_combout  = \inst|Add12~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|Add12~19 ),
	.combout(\inst|Add12~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add12~20 .lut_mask = 16'hF0F0;
defparam \inst|Add12~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N14
cycloneive_lcell_comb \inst|Add11~24 (
// Equation(s):
// \inst|Add11~24_combout  = ((\inst|Add11~1_combout  $ (\inst|Add11~0_combout  $ (!\inst|Add11~23 )))) # (GND)
// \inst|Add11~25  = CARRY((\inst|Add11~1_combout  & ((\inst|Add11~0_combout ) # (!\inst|Add11~23 ))) # (!\inst|Add11~1_combout  & (\inst|Add11~0_combout  & !\inst|Add11~23 )))

	.dataa(\inst|Add11~1_combout ),
	.datab(\inst|Add11~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~23 ),
	.combout(\inst|Add11~24_combout ),
	.cout(\inst|Add11~25 ));
// synopsys translate_off
defparam \inst|Add11~24 .lut_mask = 16'h698E;
defparam \inst|Add11~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N10
cycloneive_lcell_comb \inst3|Add14~4 (
// Equation(s):
// \inst3|Add14~4_combout  = (\iGen|xcolumn [2] & (!\inst3|Add14~3  & VCC)) # (!\iGen|xcolumn [2] & (\inst3|Add14~3  $ (GND)))
// \inst3|Add14~5  = CARRY((!\iGen|xcolumn [2] & !\inst3|Add14~3 ))

	.dataa(\iGen|xcolumn [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add14~3 ),
	.combout(\inst3|Add14~4_combout ),
	.cout(\inst3|Add14~5 ));
// synopsys translate_off
defparam \inst3|Add14~4 .lut_mask = 16'h5A05;
defparam \inst3|Add14~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N12
cycloneive_lcell_comb \inst3|Add14~6 (
// Equation(s):
// \inst3|Add14~6_combout  = (\iGen|xcolumn [3] & ((\inst3|Add14~5 ) # (GND))) # (!\iGen|xcolumn [3] & (!\inst3|Add14~5 ))
// \inst3|Add14~7  = CARRY((\iGen|xcolumn [3]) # (!\inst3|Add14~5 ))

	.dataa(gnd),
	.datab(\iGen|xcolumn [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add14~5 ),
	.combout(\inst3|Add14~6_combout ),
	.cout(\inst3|Add14~7 ));
// synopsys translate_off
defparam \inst3|Add14~6 .lut_mask = 16'hC3CF;
defparam \inst3|Add14~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N22
cycloneive_lcell_comb \inst3|Add14~16 (
// Equation(s):
// \inst3|Add14~16_combout  = (\inst3|Add14~15  & ((\inst3|Add0~0_combout  $ (\iGen|xcolumn [8])))) # (!\inst3|Add14~15  & (\inst3|Add0~0_combout  $ (\iGen|xcolumn [8] $ (VCC))))
// \inst3|Add14~17  = CARRY((!\inst3|Add14~15  & (\inst3|Add0~0_combout  $ (\iGen|xcolumn [8]))))

	.dataa(\inst3|Add0~0_combout ),
	.datab(\iGen|xcolumn [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add14~15 ),
	.combout(\inst3|Add14~16_combout ),
	.cout(\inst3|Add14~17 ));
// synopsys translate_off
defparam \inst3|Add14~16 .lut_mask = 16'h6906;
defparam \inst3|Add14~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N12
cycloneive_lcell_comb \inst3|Add12~0 (
// Equation(s):
// \inst3|Add12~0_combout  = \inst3|Add1~2_combout  $ (VCC)
// \inst3|Add12~1  = CARRY(\inst3|Add1~2_combout )

	.dataa(gnd),
	.datab(\inst3|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Add12~0_combout ),
	.cout(\inst3|Add12~1 ));
// synopsys translate_off
defparam \inst3|Add12~0 .lut_mask = 16'h33CC;
defparam \inst3|Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N14
cycloneive_lcell_comb \inst3|Add12~2 (
// Equation(s):
// \inst3|Add12~2_combout  = (\inst3|Add1~4_combout  & (!\inst3|Add12~1 )) # (!\inst3|Add1~4_combout  & ((\inst3|Add12~1 ) # (GND)))
// \inst3|Add12~3  = CARRY((!\inst3|Add12~1 ) # (!\inst3|Add1~4_combout ))

	.dataa(\inst3|Add1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add12~1 ),
	.combout(\inst3|Add12~2_combout ),
	.cout(\inst3|Add12~3 ));
// synopsys translate_off
defparam \inst3|Add12~2 .lut_mask = 16'h5A5F;
defparam \inst3|Add12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N16
cycloneive_lcell_comb \inst3|Add12~4 (
// Equation(s):
// \inst3|Add12~4_combout  = (\inst3|Add1~6_combout  & (\inst3|Add12~3  $ (GND))) # (!\inst3|Add1~6_combout  & (!\inst3|Add12~3  & VCC))
// \inst3|Add12~5  = CARRY((\inst3|Add1~6_combout  & !\inst3|Add12~3 ))

	.dataa(\inst3|Add1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add12~3 ),
	.combout(\inst3|Add12~4_combout ),
	.cout(\inst3|Add12~5 ));
// synopsys translate_off
defparam \inst3|Add12~4 .lut_mask = 16'hA50A;
defparam \inst3|Add12~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N18
cycloneive_lcell_comb \inst3|Add12~6 (
// Equation(s):
// \inst3|Add12~6_combout  = (\inst3|Add1~8_combout  & (\inst3|Add12~5  & VCC)) # (!\inst3|Add1~8_combout  & (!\inst3|Add12~5 ))
// \inst3|Add12~7  = CARRY((!\inst3|Add1~8_combout  & !\inst3|Add12~5 ))

	.dataa(\inst3|Add1~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add12~5 ),
	.combout(\inst3|Add12~6_combout ),
	.cout(\inst3|Add12~7 ));
// synopsys translate_off
defparam \inst3|Add12~6 .lut_mask = 16'hA505;
defparam \inst3|Add12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N6
cycloneive_lcell_comb \inst3|Add13~4 (
// Equation(s):
// \inst3|Add13~4_combout  = ((\iGen|yrow [2] $ (\inst3|Add14~26_combout  $ (!\inst3|Add13~3 )))) # (GND)
// \inst3|Add13~5  = CARRY((\iGen|yrow [2] & ((\inst3|Add14~26_combout ) # (!\inst3|Add13~3 ))) # (!\iGen|yrow [2] & (\inst3|Add14~26_combout  & !\inst3|Add13~3 )))

	.dataa(\iGen|yrow [2]),
	.datab(\inst3|Add14~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add13~3 ),
	.combout(\inst3|Add13~4_combout ),
	.cout(\inst3|Add13~5 ));
// synopsys translate_off
defparam \inst3|Add13~4 .lut_mask = 16'h698E;
defparam \inst3|Add13~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N12
cycloneive_lcell_comb \inst3|Add13~10 (
// Equation(s):
// \inst3|Add13~10_combout  = (\inst3|Add12~10_combout  & ((\inst3|Add14~24_combout  & (\inst3|Add13~9  & VCC)) # (!\inst3|Add14~24_combout  & (!\inst3|Add13~9 )))) # (!\inst3|Add12~10_combout  & ((\inst3|Add14~24_combout  & (!\inst3|Add13~9 )) # 
// (!\inst3|Add14~24_combout  & ((\inst3|Add13~9 ) # (GND)))))
// \inst3|Add13~11  = CARRY((\inst3|Add12~10_combout  & (!\inst3|Add14~24_combout  & !\inst3|Add13~9 )) # (!\inst3|Add12~10_combout  & ((!\inst3|Add13~9 ) # (!\inst3|Add14~24_combout ))))

	.dataa(\inst3|Add12~10_combout ),
	.datab(\inst3|Add14~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add13~9 ),
	.combout(\inst3|Add13~10_combout ),
	.cout(\inst3|Add13~11 ));
// synopsys translate_off
defparam \inst3|Add13~10 .lut_mask = 16'h9617;
defparam \inst3|Add13~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N28
cycloneive_lcell_comb \inst1|Add13~18 (
// Equation(s):
// \inst1|Add13~18_combout  = (\inst1|Add0~20_combout  & ((\inst1|Add13~17 ) # (GND))) # (!\inst1|Add0~20_combout  & (!\inst1|Add13~17 ))
// \inst1|Add13~19  = CARRY((\inst1|Add0~20_combout ) # (!\inst1|Add13~17 ))

	.dataa(gnd),
	.datab(\inst1|Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add13~17 ),
	.combout(\inst1|Add13~18_combout ),
	.cout(\inst1|Add13~19 ));
// synopsys translate_off
defparam \inst1|Add13~18 .lut_mask = 16'hC3CF;
defparam \inst1|Add13~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N30
cycloneive_lcell_comb \inst1|Add13~20 (
// Equation(s):
// \inst1|Add13~20_combout  = \inst1|Add0~20_combout  $ (\inst1|Add13~19 )

	.dataa(gnd),
	.datab(\inst1|Add0~20_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1|Add13~19 ),
	.combout(\inst1|Add13~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add13~20 .lut_mask = 16'h3C3C;
defparam \inst1|Add13~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N22
cycloneive_lcell_comb \inst1|Add12~17 (
// Equation(s):
// \inst1|Add12~17_combout  = ((\inst1|Add13~22_combout  $ (\inst1|Add12~2_combout  $ (!\inst1|Add12~16 )))) # (GND)
// \inst1|Add12~18  = CARRY((\inst1|Add13~22_combout  & ((\inst1|Add12~2_combout ) # (!\inst1|Add12~16 ))) # (!\inst1|Add13~22_combout  & (\inst1|Add12~2_combout  & !\inst1|Add12~16 )))

	.dataa(\inst1|Add13~22_combout ),
	.datab(\inst1|Add12~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add12~16 ),
	.combout(\inst1|Add12~17_combout ),
	.cout(\inst1|Add12~18 ));
// synopsys translate_off
defparam \inst1|Add12~17 .lut_mask = 16'h698E;
defparam \inst1|Add12~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N28
cycloneive_lcell_comb \inst18|Add1~28 (
// Equation(s):
// \inst18|Add1~28_combout  = (\inst18|e1:INC[17]~q  & (\inst18|Add1~27  $ (GND))) # (!\inst18|e1:INC[17]~q  & (!\inst18|Add1~27  & VCC))
// \inst18|Add1~29  = CARRY((\inst18|e1:INC[17]~q  & !\inst18|Add1~27 ))

	.dataa(gnd),
	.datab(\inst18|e1:INC[17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|Add1~27 ),
	.combout(\inst18|Add1~28_combout ),
	.cout(\inst18|Add1~29 ));
// synopsys translate_off
defparam \inst18|Add1~28 .lut_mask = 16'hC30C;
defparam \inst18|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N30
cycloneive_lcell_comb \inst18|Add1~30 (
// Equation(s):
// \inst18|Add1~30_combout  = \inst18|e1:INC[18]~q  $ (\inst18|Add1~29 )

	.dataa(\inst18|e1:INC[18]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst18|Add1~29 ),
	.combout(\inst18|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Add1~30 .lut_mask = 16'h5A5A;
defparam \inst18|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y33_N23
dffeas \iGen|ipll|altpll_component|auto_generated|pll_lock_sync (
	.clk(\iGen|ipll|altpll_component|auto_generated|wire_pll1_locked ),
	.d(\iGen|ipll|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|ipll|altpll_component|auto_generated|pll_lock_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|ipll|altpll_component|auto_generated|pll_lock_sync .is_wysiwyg = "true";
defparam \iGen|ipll|altpll_component|auto_generated|pll_lock_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N30
cycloneive_lcell_comb \inst18|Sel[0]~0 (
// Equation(s):
// \inst18|Sel[0]~0_combout  = (!\inst|Add2~36_combout  & (!\inst|Add2~34_combout  & !\inst|Add2~38_combout ))

	.dataa(gnd),
	.datab(\inst|Add2~36_combout ),
	.datac(\inst|Add2~34_combout ),
	.datad(\inst|Add2~38_combout ),
	.cin(gnd),
	.combout(\inst18|Sel[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Sel[0]~0 .lut_mask = 16'h0003;
defparam \inst18|Sel[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N28
cycloneive_lcell_comb \inst3|LessThan3~1 (
// Equation(s):
// \inst3|LessThan3~1_combout  = (((!\inst3|Add1~6_combout ) # (!\inst3|Add1~4_combout )) # (!\inst3|Add1~2_combout )) # (!\inst3|Add1~8_combout )

	.dataa(\inst3|Add1~8_combout ),
	.datab(\inst3|Add1~2_combout ),
	.datac(\inst3|Add1~4_combout ),
	.datad(\inst3|Add1~6_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan3~1 .lut_mask = 16'h7FFF;
defparam \inst3|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N0
cycloneive_lcell_comb \inst1|LessThan15~0 (
// Equation(s):
// \inst1|LessThan15~0_combout  = (\iGen|xcolumn [0]) # (!\iGen|xcolumn [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\iGen|xcolumn [1]),
	.datad(\iGen|xcolumn [0]),
	.cin(gnd),
	.combout(\inst1|LessThan15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan15~0 .lut_mask = 16'hFF0F;
defparam \inst1|LessThan15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N2
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~5 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~5_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout )))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~5 .lut_mask = 16'hBA98;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N12
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~6 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~6_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~5_combout  & 
// ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) # (!\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~5_combout  & (\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout )))) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~5_combout ))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~6 .lut_mask = 16'hF388;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N22
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~7 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~7_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout )) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~7 .lut_mask = 16'hD9C8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N0
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~8 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~8_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~7_combout  & 
// (\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout )) # (!\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~7_combout  & ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~7_combout ))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~8 .lut_mask = 16'hDAD0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N10
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~9 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~6_combout )) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~8_combout )))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~9 .lut_mask = 16'hBB88;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N12
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~19 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~19_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~19 .lut_mask = 16'hDC98;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N30
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~20 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~20_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~19_combout  & 
// (\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout )) # (!\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~19_combout  & ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ))))) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~19_combout ))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~20 .lut_mask = 16'hDDA0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N2
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~21 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~21_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ) # 
// ((\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~21 .lut_mask = 16'hCBC8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N4
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~22 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~22_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~21_combout  & (((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~21_combout  & (\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & 
// (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~22 .lut_mask = 16'hEC2C;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N22
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~23 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~23_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~23 .lut_mask = 16'hE3E0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N16
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~24 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~24_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~23_combout  & (((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]))) # (!\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~23_combout  & (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~24 .lut_mask = 16'hE6A2;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N18
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~25 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~25_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~25 .lut_mask = 16'hF2C2;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N20
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~26 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~26_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~25_combout  & 
// ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) # (!\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~25_combout  & (\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout )))) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~25_combout ))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~26 .lut_mask = 16'hF388;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N6
cycloneive_lcell_comb \inst|Equal2~1 (
// Equation(s):
// \inst|Equal2~1_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~22_combout )))) # (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (!\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~26_combout  & ((\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~24_combout ))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cin(gnd),
	.combout(\inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal2~1 .lut_mask = 16'hB1A0;
defparam \inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N12
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~27 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~27_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ) # 
// (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  & 
// ((!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~27 .lut_mask = 16'hAAE4;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N4
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~31 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~31_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~31 .lut_mask = 16'hDC98;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N22
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~32 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~32_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~31_combout  & ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ) # 
// ((!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~31_combout  & (((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & 
// \inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~32 .lut_mask = 16'hACF0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N10
cycloneive_lcell_comb \inst|LessThan12~0 (
// Equation(s):
// \inst|LessThan12~0_combout  = (\inst|Add2~8_combout ) # ((\inst|Add2~10_combout ) # (\inst|Add2~6_combout ))

	.dataa(gnd),
	.datab(\inst|Add2~8_combout ),
	.datac(\inst|Add2~10_combout ),
	.datad(\inst|Add2~6_combout ),
	.cin(gnd),
	.combout(\inst|LessThan12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan12~0 .lut_mask = 16'hFFFC;
defparam \inst|LessThan12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N8
cycloneive_lcell_comb \inst|LessThan12~1 (
// Equation(s):
// \inst|LessThan12~1_combout  = (\inst|LessThan12~0_combout ) # ((\inst|Add2~4_combout  & ((\inst18|LessThan0~0_combout ) # (\inst|Add2~2_combout ))))

	.dataa(\inst|LessThan12~0_combout ),
	.datab(\inst18|LessThan0~0_combout ),
	.datac(\inst|Add2~2_combout ),
	.datad(\inst|Add2~4_combout ),
	.cin(gnd),
	.combout(\inst|LessThan12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan12~1 .lut_mask = 16'hFEAA;
defparam \inst|LessThan12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N2
cycloneive_lcell_comb \inst|LessThan12~2 (
// Equation(s):
// \inst|LessThan12~2_combout  = (\inst|Add2~14_combout  & (\inst|Add2~12_combout  & (\inst|LessThan12~1_combout  & \inst|Add2~16_combout )))

	.dataa(\inst|Add2~14_combout ),
	.datab(\inst|Add2~12_combout ),
	.datac(\inst|LessThan12~1_combout ),
	.datad(\inst|Add2~16_combout ),
	.cin(gnd),
	.combout(\inst|LessThan12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan12~2 .lut_mask = 16'h8000;
defparam \inst|LessThan12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N26
cycloneive_lcell_comb \inst|LessThan12~4 (
// Equation(s):
// \inst|LessThan12~4_combout  = (\inst|Add2~34_combout ) # ((\inst|Add2~36_combout ) # ((\inst|Add2~24_combout ) # (\inst|Add2~38_combout )))

	.dataa(\inst|Add2~34_combout ),
	.datab(\inst|Add2~36_combout ),
	.datac(\inst|Add2~24_combout ),
	.datad(\inst|Add2~38_combout ),
	.cin(gnd),
	.combout(\inst|LessThan12~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan12~4 .lut_mask = 16'hFFFE;
defparam \inst|LessThan12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N2
cycloneive_lcell_comb \inst|LessThan14~2 (
// Equation(s):
// \inst|LessThan14~2_combout  = (\inst|Add6~4_combout  & ((\inst|Add6~2_combout ) # ((\inst|Add6~0_combout ) # (!\inst|LessThan14~1_combout ))))

	.dataa(\inst|Add6~2_combout ),
	.datab(\inst|Add6~0_combout ),
	.datac(\inst|LessThan14~1_combout ),
	.datad(\inst|Add6~4_combout ),
	.cin(gnd),
	.combout(\inst|LessThan14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan14~2 .lut_mask = 16'hEF00;
defparam \inst|LessThan14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N0
cycloneive_lcell_comb \inst|LessThan13~0 (
// Equation(s):
// \inst|LessThan13~0_combout  = (((!\iGen|yrow [0] & !\inst|Add3~0_combout )) # (!\inst|Add4~0_combout )) # (!\inst|Add4~2_combout )

	.dataa(\iGen|yrow [0]),
	.datab(\inst|Add4~2_combout ),
	.datac(\inst|Add3~0_combout ),
	.datad(\inst|Add4~0_combout ),
	.cin(gnd),
	.combout(\inst|LessThan13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan13~0 .lut_mask = 16'h37FF;
defparam \inst|LessThan13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N24
cycloneive_lcell_comb \inst|LessThan13~1 (
// Equation(s):
// \inst|LessThan13~1_combout  = ((\inst|LessThan13~0_combout  & (!\inst|Add4~6_combout  & !\inst|Add4~4_combout ))) # (!\inst|Add4~8_combout )

	.dataa(\inst|Add4~8_combout ),
	.datab(\inst|LessThan13~0_combout ),
	.datac(\inst|Add4~6_combout ),
	.datad(\inst|Add4~4_combout ),
	.cin(gnd),
	.combout(\inst|LessThan13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan13~1 .lut_mask = 16'h555D;
defparam \inst|LessThan13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N26
cycloneive_lcell_comb \inst|LSPflag~1 (
// Equation(s):
// \inst|LSPflag~1_combout  = (!\inst|Add4~10_combout  & (!\inst|Add4~14_combout  & (!\inst|Add4~12_combout  & !\inst|Add4~16_combout )))

	.dataa(\inst|Add4~10_combout ),
	.datab(\inst|Add4~14_combout ),
	.datac(\inst|Add4~12_combout ),
	.datad(\inst|Add4~16_combout ),
	.cin(gnd),
	.combout(\inst|LSPflag~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LSPflag~1 .lut_mask = 16'h0001;
defparam \inst|LSPflag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N28
cycloneive_lcell_comb \inst|LSPflag~2 (
// Equation(s):
// \inst|LSPflag~2_combout  = (\inst|Add4~20_combout ) # ((\inst|Add4~18_combout  & ((!\inst|LessThan13~1_combout ) # (!\inst|LSPflag~1_combout ))))

	.dataa(\inst|LSPflag~1_combout ),
	.datab(\inst|LessThan13~1_combout ),
	.datac(\inst|Add4~20_combout ),
	.datad(\inst|Add4~18_combout ),
	.cin(gnd),
	.combout(\inst|LSPflag~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LSPflag~2 .lut_mask = 16'hF7F0;
defparam \inst|LSPflag~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N0
cycloneive_lcell_comb \inst3|LessThan12~0 (
// Equation(s):
// \inst3|LessThan12~0_combout  = (\inst3|Add4~12_combout  & (\inst3|Add4~10_combout  & \inst3|Add4~8_combout ))

	.dataa(gnd),
	.datab(\inst3|Add4~12_combout ),
	.datac(\inst3|Add4~10_combout ),
	.datad(\inst3|Add4~8_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan12~0 .lut_mask = 16'hC000;
defparam \inst3|LessThan12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N2
cycloneive_lcell_comb \inst3|LessThan12~1 (
// Equation(s):
// \inst3|LessThan12~1_combout  = (\inst3|Add4~2_combout ) # ((\inst3|Add4~0_combout  & ((\inst3|Add4~50_combout ) # (\inst3|Add4~52_combout ))))

	.dataa(\inst3|Add4~50_combout ),
	.datab(\inst3|Add4~52_combout ),
	.datac(\inst3|Add4~0_combout ),
	.datad(\inst3|Add4~2_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan12~1 .lut_mask = 16'hFFE0;
defparam \inst3|LessThan12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N4
cycloneive_lcell_comb \inst3|LessThan12~2 (
// Equation(s):
// \inst3|LessThan12~2_combout  = (\inst3|LessThan12~0_combout  & ((\inst3|Add4~4_combout ) # ((\inst3|LessThan12~1_combout ) # (\inst3|Add4~6_combout ))))

	.dataa(\inst3|Add4~4_combout ),
	.datab(\inst3|LessThan12~1_combout ),
	.datac(\inst3|Add4~6_combout ),
	.datad(\inst3|LessThan12~0_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan12~2 .lut_mask = 16'hFE00;
defparam \inst3|LessThan12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N6
cycloneive_lcell_comb \inst3|LessThan12~3 (
// Equation(s):
// \inst3|LessThan12~3_combout  = (\inst3|Add4~18_combout  & ((\inst3|Add4~14_combout ) # ((\inst3|LessThan12~2_combout ) # (\inst3|Add4~16_combout ))))

	.dataa(\inst3|Add4~14_combout ),
	.datab(\inst3|LessThan12~2_combout ),
	.datac(\inst3|Add4~18_combout ),
	.datad(\inst3|Add4~16_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan12~3 .lut_mask = 16'hF0E0;
defparam \inst3|LessThan12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N28
cycloneive_lcell_comb \inst3|LessThan12~5 (
// Equation(s):
// \inst3|LessThan12~5_combout  = (\inst3|Add4~30_combout ) # ((\inst3|Add4~28_combout ) # ((\inst3|LessThan12~4_combout ) # (\inst3|LessThan12~3_combout )))

	.dataa(\inst3|Add4~30_combout ),
	.datab(\inst3|Add4~28_combout ),
	.datac(\inst3|LessThan12~4_combout ),
	.datad(\inst3|LessThan12~3_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan12~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan12~5 .lut_mask = 16'hFFFE;
defparam \inst3|LessThan12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N22
cycloneive_lcell_comb \inst3|LessThan12~6 (
// Equation(s):
// \inst3|LessThan12~6_combout  = (\inst3|Add4~36_combout ) # ((\inst3|Add4~32_combout ) # ((\inst3|Add4~34_combout ) # (\inst3|LessThan12~5_combout )))

	.dataa(\inst3|Add4~36_combout ),
	.datab(\inst3|Add4~32_combout ),
	.datac(\inst3|Add4~34_combout ),
	.datad(\inst3|LessThan12~5_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan12~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan12~6 .lut_mask = 16'hFFFE;
defparam \inst3|LessThan12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N2
cycloneive_lcell_comb \inst3|LessThan14~1 (
// Equation(s):
// \inst3|LessThan14~1_combout  = (\inst3|Add8~8_combout  & (\inst3|Add8~6_combout  & ((\inst3|Add8~4_combout ) # (\inst3|Add8~2_combout ))))

	.dataa(\inst3|Add8~8_combout ),
	.datab(\inst3|Add8~6_combout ),
	.datac(\inst3|Add8~4_combout ),
	.datad(\inst3|Add8~2_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan14~1 .lut_mask = 16'h8880;
defparam \inst3|LessThan14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N26
cycloneive_lcell_comb \inst3|LSPflag~5 (
// Equation(s):
// \inst3|LSPflag~5_combout  = (!\inst3|Add6~12_combout  & (!\inst3|Add6~14_combout  & !\inst3|Add6~10_combout ))

	.dataa(\inst3|Add6~12_combout ),
	.datab(gnd),
	.datac(\inst3|Add6~14_combout ),
	.datad(\inst3|Add6~10_combout ),
	.cin(gnd),
	.combout(\inst3|LSPflag~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LSPflag~5 .lut_mask = 16'h0005;
defparam \inst3|LSPflag~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N28
cycloneive_lcell_comb \inst3|LessThan13~0 (
// Equation(s):
// \inst3|LessThan13~0_combout  = ((!\inst3|Add5~0_combout ) # (!\inst3|Add6~0_combout )) # (!\iGen|yrow [0])

	.dataa(\iGen|yrow [0]),
	.datab(gnd),
	.datac(\inst3|Add6~0_combout ),
	.datad(\inst3|Add5~0_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan13~0 .lut_mask = 16'h5FFF;
defparam \inst3|LessThan13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N30
cycloneive_lcell_comb \inst3|LessThan13~1 (
// Equation(s):
// \inst3|LessThan13~1_combout  = ((!\inst3|Add6~2_combout  & (!\inst3|Add6~4_combout  & \inst3|LessThan13~0_combout ))) # (!\inst3|Add6~6_combout )

	.dataa(\inst3|Add6~2_combout ),
	.datab(\inst3|Add6~4_combout ),
	.datac(\inst3|Add6~6_combout ),
	.datad(\inst3|LessThan13~0_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan13~1 .lut_mask = 16'h1F0F;
defparam \inst3|LessThan13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N30
cycloneive_lcell_comb \inst3|LSPflag~7 (
// Equation(s):
// \inst3|LSPflag~7_combout  = (\inst3|LSPflag~5_combout  & (\inst3|LSPflag~6_combout  & (!\inst3|Add6~8_combout  & \inst3|LessThan13~1_combout )))

	.dataa(\inst3|LSPflag~5_combout ),
	.datab(\inst3|LSPflag~6_combout ),
	.datac(\inst3|Add6~8_combout ),
	.datad(\inst3|LessThan13~1_combout ),
	.cin(gnd),
	.combout(\inst3|LSPflag~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LSPflag~7 .lut_mask = 16'h0800;
defparam \inst3|LSPflag~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N28
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~2 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~2_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) # (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  & 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~2 .lut_mask = 16'hCEC2;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N22
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~3 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~3_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~2_combout  & 
// ((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ))) # (!\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~2_combout  & (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout )))) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~2_combout ))))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~3 .lut_mask = 16'hF588;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~15 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~15_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~15 .lut_mask = 16'hDC98;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~16 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~16_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~15_combout  & 
// (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout )) # (!\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~15_combout  & ((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~15_combout ))))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~16 .lut_mask = 16'hDAD0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~17 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~17_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ))) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ))))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~17 .lut_mask = 16'hFC22;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~19 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~19_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout )) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout )))))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~19 .lut_mask = 16'hEE30;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N8
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~21 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~21_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ))))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~21 .lut_mask = 16'hFC22;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N18
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~22 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~22_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~21_combout  & 
// ((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) # (!\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~21_combout  & (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~21_combout ))))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~22 .lut_mask = 16'hF838;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N26
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~27 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~27_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout )))) # (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ))))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~27 .lut_mask = 16'hB9A8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N12
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~28 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~28_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~27_combout  & 
// (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout )) # (!\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~27_combout  & ((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ))))) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~27_combout ))))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~28 .lut_mask = 16'hBCB0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N6
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~29 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~29_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ) # 
// ((\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  & 
// !\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~29 .lut_mask = 16'hAAD8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N24
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~30 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~30_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~29_combout  & (((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout )) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # (!\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~29_combout  & (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout )))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~30 .lut_mask = 16'hEA62;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N18
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~31 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~31_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout )))))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~31 .lut_mask = 16'hD9C8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N20
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~32 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~32_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~31_combout  & 
// (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # (!\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~31_combout  & ((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~31_combout ))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~32 .lut_mask = 16'hE6C4;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N22
cycloneive_lcell_comb \inst3|Equal2~2 (
// Equation(s):
// \inst3|Equal2~2_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (!\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~28_combout  & ((!\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~30_combout )))) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((!\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~32_combout ))))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cin(gnd),
	.combout(\inst3|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal2~2 .lut_mask = 16'h0353;
defparam \inst3|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N4
cycloneive_lcell_comb \inst3|Equal1~0 (
// Equation(s):
// \inst3|Equal1~0_combout  = ((\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout ) # ((\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout ) # (\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout ))) # 
// (!\inst3|Equal2~3_combout )

	.dataa(\inst3|Equal2~3_combout ),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cin(gnd),
	.combout(\inst3|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal1~0 .lut_mask = 16'hFFFD;
defparam \inst3|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N24
cycloneive_lcell_comb \inst3|LSPflag:romID[0]~0 (
// Equation(s):
// \inst3|LSPflag:romID[0]~0_combout  = (\inst3|Add1~14_combout  & (!\iGen|xcolumn [9] & (\iGen|xcolumn [8] $ (\inst3|Add0~0_combout ))))

	.dataa(\inst3|Add1~14_combout ),
	.datab(\iGen|xcolumn [8]),
	.datac(\iGen|xcolumn [9]),
	.datad(\inst3|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst3|LSPflag:romID[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LSPflag:romID[0]~0 .lut_mask = 16'h0208;
defparam \inst3|LSPflag:romID[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N10
cycloneive_lcell_comb \inst3|LessThan15~10 (
// Equation(s):
// \inst3|LessThan15~10_combout  = \inst3|Add1~0_combout  $ (\inst3|Add10~8_combout )

	.dataa(\inst3|Add1~0_combout ),
	.datab(gnd),
	.datac(\inst3|Add10~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|LessThan15~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan15~10 .lut_mask = 16'h5A5A;
defparam \inst3|LessThan15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N2
cycloneive_lcell_comb \inst3|LessThan15~14 (
// Equation(s):
// \inst3|LessThan15~14_combout  = \inst3|Add1~6_combout  $ (\inst3|Add10~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|Add1~6_combout ),
	.datad(\inst3|Add10~14_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan15~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan15~14 .lut_mask = 16'h0FF0;
defparam \inst3|LessThan15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N28
cycloneive_lcell_comb \inst3|LessThan15~16 (
// Equation(s):
// \inst3|LessThan15~16_combout  = (\inst3|Add1~10_combout  & (\inst3|Add10~16_combout  & (!\inst3|Add1~8_combout  & \inst3|Add10~18_combout ))) # (!\inst3|Add1~10_combout  & ((\inst3|Add10~18_combout ) # ((\inst3|Add10~16_combout  & !\inst3|Add1~8_combout 
// ))))

	.dataa(\inst3|Add10~16_combout ),
	.datab(\inst3|Add1~8_combout ),
	.datac(\inst3|Add1~10_combout ),
	.datad(\inst3|Add10~18_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan15~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan15~16 .lut_mask = 16'h2F02;
defparam \inst3|LessThan15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N30
cycloneive_lcell_comb \inst3|LessThan15~17 (
// Equation(s):
// \inst3|LessThan15~17_combout  = (\inst3|LessThan15~16_combout ) # ((\inst3|Add10~14_combout  & (!\inst3|Add1~6_combout  & \inst3|LessThan15~4_combout )))

	.dataa(\inst3|Add10~14_combout ),
	.datab(\inst3|LessThan15~16_combout ),
	.datac(\inst3|Add1~6_combout ),
	.datad(\inst3|LessThan15~4_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan15~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan15~17 .lut_mask = 16'hCECC;
defparam \inst3|LessThan15~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N30
cycloneive_lcell_comb \inst3|LSPflag~10 (
// Equation(s):
// \inst3|LSPflag~10_combout  = (\inst3|Add0~1_combout  & (!\inst3|Add9~22_combout  & (\inst3|Add11~20_combout  & !\inst3|Add11~22_combout ))) # (!\inst3|Add0~1_combout  & (((!\inst3|Add9~22_combout  & \inst3|Add11~20_combout )) # (!\inst3|Add11~22_combout 
// )))

	.dataa(\inst3|Add9~22_combout ),
	.datab(\inst3|Add11~20_combout ),
	.datac(\inst3|Add0~1_combout ),
	.datad(\inst3|Add11~22_combout ),
	.cin(gnd),
	.combout(\inst3|LSPflag~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LSPflag~10 .lut_mask = 16'h044F;
defparam \inst3|LSPflag~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N26
cycloneive_lcell_comb \inst3|LessThan16~0 (
// Equation(s):
// \inst3|LessThan16~0_combout  = (\inst3|Add9~2_combout  & (!\iGen|xcolumn [0] & (!\iGen|yrow [0] & !\inst3|Add9~0_combout ))) # (!\inst3|Add9~2_combout  & (((!\iGen|xcolumn [0] & !\inst3|Add9~0_combout )) # (!\iGen|yrow [0])))

	.dataa(\iGen|xcolumn [0]),
	.datab(\inst3|Add9~2_combout ),
	.datac(\iGen|yrow [0]),
	.datad(\inst3|Add9~0_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan16~0 .lut_mask = 16'h0317;
defparam \inst3|LessThan16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N28
cycloneive_lcell_comb \inst3|LessThan16~1 (
// Equation(s):
// \inst3|LessThan16~1_combout  = (\inst3|LessThan16~0_combout  & ((\inst3|Add11~2_combout ) # (!\inst3|Add9~4_combout ))) # (!\inst3|LessThan16~0_combout  & (\inst3|Add11~2_combout  & !\inst3|Add9~4_combout ))

	.dataa(\inst3|LessThan16~0_combout ),
	.datab(\inst3|Add11~2_combout ),
	.datac(\inst3|Add9~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|LessThan16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan16~1 .lut_mask = 16'h8E8E;
defparam \inst3|LessThan16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N0
cycloneive_lcell_comb \inst3|LessThan16~2 (
// Equation(s):
// \inst3|LessThan16~2_combout  = (\inst3|Add11~8_combout  & ((\inst3|Add11~6_combout  $ (\inst3|Add9~8_combout )) # (!\inst3|Add9~10_combout ))) # (!\inst3|Add11~8_combout  & ((\inst3|Add9~10_combout ) # (\inst3|Add11~6_combout  $ (\inst3|Add9~8_combout 
// ))))

	.dataa(\inst3|Add11~8_combout ),
	.datab(\inst3|Add11~6_combout ),
	.datac(\inst3|Add9~8_combout ),
	.datad(\inst3|Add9~10_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan16~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan16~2 .lut_mask = 16'h7DBE;
defparam \inst3|LessThan16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N26
cycloneive_lcell_comb \inst3|LessThan16~3 (
// Equation(s):
// \inst3|LessThan16~3_combout  = (!\inst3|LessThan16~2_combout  & ((\inst3|Add11~4_combout  & ((\inst3|LessThan16~1_combout ) # (!\inst3|Add9~6_combout ))) # (!\inst3|Add11~4_combout  & (\inst3|LessThan16~1_combout  & !\inst3|Add9~6_combout ))))

	.dataa(\inst3|Add11~4_combout ),
	.datab(\inst3|LessThan16~2_combout ),
	.datac(\inst3|LessThan16~1_combout ),
	.datad(\inst3|Add9~6_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan16~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan16~3 .lut_mask = 16'h2032;
defparam \inst3|LessThan16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N28
cycloneive_lcell_comb \inst3|LessThan16~7 (
// Equation(s):
// \inst3|LessThan16~7_combout  = \inst3|Add11~16_combout  $ (\inst3|Add9~18_combout )

	.dataa(gnd),
	.datab(\inst3|Add11~16_combout ),
	.datac(gnd),
	.datad(\inst3|Add9~18_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan16~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan16~7 .lut_mask = 16'h33CC;
defparam \inst3|LessThan16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N6
cycloneive_lcell_comb \inst3|LSPflag~12 (
// Equation(s):
// \inst3|LSPflag~12_combout  = (\inst3|LSPflag~11_combout  & (!\inst3|LessThan16~7_combout  & (\inst3|Add11~18_combout  $ (!\inst3|Add9~20_combout ))))

	.dataa(\inst3|LSPflag~11_combout ),
	.datab(\inst3|LessThan16~7_combout ),
	.datac(\inst3|Add11~18_combout ),
	.datad(\inst3|Add9~20_combout ),
	.cin(gnd),
	.combout(\inst3|LSPflag~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LSPflag~12 .lut_mask = 16'h2002;
defparam \inst3|LSPflag~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N6
cycloneive_lcell_comb \inst3|RGB~0 (
// Equation(s):
// \inst3|RGB~0_combout  = (!\inst3|LSPflag~15_combout  & ((\inst3|Equal1~0_combout ) # (!\inst3|Equal0~0_combout )))

	.dataa(\inst3|Equal0~0_combout ),
	.datab(gnd),
	.datac(\inst3|Equal1~0_combout ),
	.datad(\inst3|LSPflag~15_combout ),
	.cin(gnd),
	.combout(\inst3|RGB~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|RGB~0 .lut_mask = 16'h00F5;
defparam \inst3|RGB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N6
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~10 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~10_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) # (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ))))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~10 .lut_mask = 16'hB9A8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N22
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~17 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~17_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ))))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~17 .lut_mask = 16'hDC98;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N10
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~19 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~19_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ))))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~19 .lut_mask = 16'hF4A4;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N16
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~21 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~21_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ) # 
// ((\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ))))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~21 .lut_mask = 16'hCBC8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N2
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~22 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~22_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~21_combout  & (((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~21_combout  & (\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  & 
// (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~22 .lut_mask = 16'hEC2C;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N20
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~23 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~23_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ) # 
// ((\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  & 
// !\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~23 .lut_mask = 16'hCCB8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N6
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~24 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~24_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~23_combout  & (((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~23_combout  & (\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  & 
// ((\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~24 .lut_mask = 16'hE2CC;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N0
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~25 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~25_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ) # 
// ((\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  & 
// !\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~25 .lut_mask = 16'hF0AC;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N26
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~26 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~26_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~25_combout  & ((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ) # 
// ((!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~25_combout  & (((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & 
// \inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~26 .lut_mask = 16'hB8CC;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N12
cycloneive_lcell_comb \inst1|Equal1~1 (
// Equation(s):
// \inst1|Equal1~1_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~22_combout )))) # (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~24_combout  & ((!\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~26_combout ))))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\inst1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal1~1 .lut_mask = 16'hCC0A;
defparam \inst1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N22
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~27 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~27_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout )) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout )))))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~27 .lut_mask = 16'hEE30;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N24
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~28 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~28_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~27_combout  & 
// ((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) # (!\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~27_combout  & (\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout )))) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~27_combout ))))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~28 .lut_mask = 16'hCFA0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N2
cycloneive_lcell_comb \inst2|VGA_B[7]~9 (
// Equation(s):
// \inst2|VGA_B[7]~9_combout  = ((\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout  & ((!\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout ) # (!\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout ))) 
// # (!\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout  & ((\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout ) # (\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout )))) # (!\inst1|Equal1~3_combout 
// )

	.dataa(\inst1|Equal1~3_combout ),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[7]~9 .lut_mask = 16'h7FFD;
defparam \inst2|VGA_B[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N10
cycloneive_lcell_comb \inst1|LSPflag~2 (
// Equation(s):
// \inst1|LSPflag~2_combout  = (!\inst1|Add0~16_combout  & !\inst1|Add0~18_combout )

	.dataa(gnd),
	.datab(\inst1|Add0~16_combout ),
	.datac(gnd),
	.datad(\inst1|Add0~18_combout ),
	.cin(gnd),
	.combout(\inst1|LSPflag~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LSPflag~2 .lut_mask = 16'h0033;
defparam \inst1|LSPflag~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N4
cycloneive_lcell_comb \inst2|VGA_B[7]~10 (
// Equation(s):
// \inst2|VGA_B[7]~10_combout  = (\inst2|VGA_B[7]~9_combout ) # ((!\inst1|LSPflag~3_combout  & !\inst1|LSPflag:romID[1]~1_combout ))

	.dataa(gnd),
	.datab(\inst1|LSPflag~3_combout ),
	.datac(\inst1|LSPflag:romID[1]~1_combout ),
	.datad(\inst2|VGA_B[7]~9_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[7]~10 .lut_mask = 16'hFF03;
defparam \inst2|VGA_B[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N24
cycloneive_lcell_comb \iReg|LCD_B~0 (
// Equation(s):
// \iReg|LCD_B~0_combout  = (\inst1|LSPflag~1_combout  & ((\inst1|LSPflag:romID[1]~1_combout ) # (\inst1|LSPflag~3_combout )))

	.dataa(\inst1|LSPflag:romID[1]~1_combout ),
	.datab(\inst1|LSPflag~1_combout ),
	.datac(gnd),
	.datad(\inst1|LSPflag~3_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_B~0 .lut_mask = 16'hCC88;
defparam \iReg|LCD_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N12
cycloneive_lcell_comb \inst1|LessThan12~11 (
// Equation(s):
// \inst1|LessThan12~11_combout  = (\inst1|Add3~24_combout ) # ((\inst1|Add3~30_combout ) # ((\inst1|Add3~28_combout ) # (\inst1|Add3~26_combout )))

	.dataa(\inst1|Add3~24_combout ),
	.datab(\inst1|Add3~30_combout ),
	.datac(\inst1|Add3~28_combout ),
	.datad(\inst1|Add3~26_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan12~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan12~11 .lut_mask = 16'hFFFE;
defparam \inst1|LessThan12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N30
cycloneive_lcell_comb \inst2|VGA_B[5]~12 (
// Equation(s):
// \inst2|VGA_B[5]~12_combout  = (\inst2|Equal0~0_combout  & ((\inst|LessThan12~6_combout  & (!\inst|RGB~3_combout )) # (!\inst|LessThan12~6_combout  & ((\inst|LSPflag~3_combout )))))

	.dataa(\inst|RGB~3_combout ),
	.datab(\inst|LSPflag~3_combout ),
	.datac(\inst|LessThan12~6_combout ),
	.datad(\inst2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[5]~12 .lut_mask = 16'h5C00;
defparam \inst2|VGA_B[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N6
cycloneive_lcell_comb \inst2|VGA_B[4]~17 (
// Equation(s):
// \inst2|VGA_B[4]~17_combout  = (\inst|Equal2~3_combout  & ((\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout  & (\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout  & 
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout )) # (!\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout  & (!\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout  & 
// !\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout ))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.datad(\inst|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[4]~17 .lut_mask = 16'h8100;
defparam \inst2|VGA_B[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N10
cycloneive_lcell_comb \inst2|VGA_B[4]~20 (
// Equation(s):
// \inst2|VGA_B[4]~20_combout  = (\inst3|Equal2~3_combout  & ((\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout  & (\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout  & 
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout )) # (!\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout  & (!\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout  & 
// !\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout ))))

	.dataa(\inst3|Equal2~3_combout ),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[4]~20 .lut_mask = 16'h8002;
defparam \inst2|VGA_B[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N22
cycloneive_lcell_comb \inst2|VGA_G[6]~4 (
// Equation(s):
// \inst2|VGA_G[6]~4_combout  = (!\inst|LSPflag~0_combout  & (((!\inst|Equal2~4_combout ) # (!\inst|Equal2~3_combout )) # (!\inst|Equal0~0_combout )))

	.dataa(\inst|LSPflag~0_combout ),
	.datab(\inst|Equal0~0_combout ),
	.datac(\inst|Equal2~3_combout ),
	.datad(\inst|Equal2~4_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_G[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_G[6]~4 .lut_mask = 16'h1555;
defparam \inst2|VGA_G[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N28
cycloneive_lcell_comb \inst2|VGA_G[6]~5 (
// Equation(s):
// \inst2|VGA_G[6]~5_combout  = (\inst2|Equal0~0_combout  & ((\inst|LessThan12~6_combout  & ((\inst2|VGA_G[6]~4_combout ))) # (!\inst|LessThan12~6_combout  & (\inst|LSPflag~3_combout ))))

	.dataa(\inst|LessThan12~6_combout ),
	.datab(\inst|LSPflag~3_combout ),
	.datac(\inst2|VGA_G[6]~4_combout ),
	.datad(\inst2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_G[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_G[6]~5 .lut_mask = 16'hE400;
defparam \inst2|VGA_G[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N22
cycloneive_lcell_comb \inst2|VGA_R[4]~8 (
// Equation(s):
// \inst2|VGA_R[4]~8_combout  = (\inst2|VGA_R[4]~6_combout  & !\inst1|LessThan12~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|VGA_R[4]~6_combout ),
	.datad(\inst1|LessThan12~9_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[4]~8 .lut_mask = 16'h00F0;
defparam \inst2|VGA_R[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N6
cycloneive_lcell_comb \inst3|LessThan12~9 (
// Equation(s):
// \inst3|LessThan12~9_combout  = (\inst3|Add4~40_combout ) # ((\inst3|Add4~42_combout ) # ((\inst3|Add4~36_combout ) # (\inst3|Add4~38_combout )))

	.dataa(\inst3|Add4~40_combout ),
	.datab(\inst3|Add4~42_combout ),
	.datac(\inst3|Add4~36_combout ),
	.datad(\inst3|Add4~38_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan12~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan12~9 .lut_mask = 16'hFFFE;
defparam \inst3|LessThan12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N26
cycloneive_lcell_comb \inst2|VGA_R[7]~14 (
// Equation(s):
// \inst2|VGA_R[7]~14_combout  = (\inst2|Equal0~0_combout  & (\inst2|VGA_R[7]~32_combout )) # (!\inst2|Equal0~0_combout  & (((!\inst2|VGA_B[4]~20_combout ) # (!\inst3|Equal0~0_combout ))))

	.dataa(\inst2|VGA_R[7]~32_combout ),
	.datab(\inst3|Equal0~0_combout ),
	.datac(\inst2|VGA_B[4]~20_combout ),
	.datad(\inst2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[7]~14 .lut_mask = 16'hAA3F;
defparam \inst2|VGA_R[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N17
dffeas \iGen|VS_N (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|LessThan3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|VS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|VS_N .is_wysiwyg = "true";
defparam \iGen|VS_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N22
cycloneive_lcell_comb \inst19~1 (
// Equation(s):
// \inst19~1_combout  = (\inst18|e1:countr[15]~q  & ((\inst18|e1:countr[13]~q ) # ((\inst18|e1:countr[12]~q ) # (\inst18|e1:countr[14]~q ))))

	.dataa(\inst18|e1:countr[15]~q ),
	.datab(\inst18|e1:countr[13]~q ),
	.datac(\inst18|e1:countr[12]~q ),
	.datad(\inst18|e1:countr[14]~q ),
	.cin(gnd),
	.combout(\inst19~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst19~1 .lut_mask = 16'hAAA8;
defparam \inst19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N15
dffeas \iGen|horizontal[5] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|horizontal~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|horizontal [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|horizontal[5] .is_wysiwyg = "true";
defparam \iGen|horizontal[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y29_N1
dffeas \iGen|horizontal[4] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|horizontal~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|horizontal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|horizontal[4] .is_wysiwyg = "true";
defparam \iGen|horizontal[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N3
dffeas \iGen|horizontal[2] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|horizontal~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|horizontal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|horizontal[2] .is_wysiwyg = "true";
defparam \iGen|horizontal[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N13
dffeas \iGen|horizontal[6] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|horizontal~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|horizontal [6]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|horizontal[6] .is_wysiwyg = "true";
defparam \iGen|horizontal[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N17
dffeas \iGen|horizontal[8] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|horizontal~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|horizontal [8]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|horizontal[8] .is_wysiwyg = "true";
defparam \iGen|horizontal[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N26
cycloneive_lcell_comb \iGen|LessThan4~0 (
// Equation(s):
// \iGen|LessThan4~0_combout  = ((!\iGen|Add0~14_combout  & (!\iGen|Add0~12_combout  & !\iGen|Add0~10_combout ))) # (!\iGen|Add0~16_combout )

	.dataa(\iGen|Add0~14_combout ),
	.datab(\iGen|Add0~12_combout ),
	.datac(\iGen|Add0~10_combout ),
	.datad(\iGen|Add0~16_combout ),
	.cin(gnd),
	.combout(\iGen|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|LessThan4~0 .lut_mask = 16'h01FF;
defparam \iGen|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N6
cycloneive_lcell_comb \iGen|LessThan0~2 (
// Equation(s):
// \iGen|LessThan0~2_combout  = (!\iGen|horizontal [6] & (!\iGen|horizontal [7] & (!\iGen|horizontal [8] & !\iGen|horizontal [5])))

	.dataa(\iGen|horizontal [6]),
	.datab(\iGen|horizontal [7]),
	.datac(\iGen|horizontal [8]),
	.datad(\iGen|horizontal [5]),
	.cin(gnd),
	.combout(\iGen|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|LessThan0~2 .lut_mask = 16'h0001;
defparam \iGen|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N10
cycloneive_lcell_comb \iGen|LessThan1~0 (
// Equation(s):
// \iGen|LessThan1~0_combout  = (!\iGen|yrow [3] & (!\iGen|yrow [2] & ((!\iGen|yrow [0]) # (!\iGen|yrow [1]))))

	.dataa(\iGen|yrow [1]),
	.datab(\iGen|yrow [0]),
	.datac(\iGen|yrow [3]),
	.datad(\iGen|yrow [2]),
	.cin(gnd),
	.combout(\iGen|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|LessThan1~0 .lut_mask = 16'h0007;
defparam \iGen|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N22
cycloneive_lcell_comb \iGen|process_0~0 (
// Equation(s):
// \iGen|process_0~0_combout  = ((!\iGen|Add1~16_combout  & ((!\iGen|Add1~13_combout ) # (!\iGen|Add1~10_combout )))) # (!\iGen|Add1~19_combout )

	.dataa(\iGen|Add1~10_combout ),
	.datab(\iGen|Add1~19_combout ),
	.datac(\iGen|Add1~13_combout ),
	.datad(\iGen|Add1~16_combout ),
	.cin(gnd),
	.combout(\iGen|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|process_0~0 .lut_mask = 16'h337F;
defparam \iGen|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N31
dffeas \inst18|e1:INC[18] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|Add1~30_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:INC[18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:INC[18] .is_wysiwyg = "true";
defparam \inst18|e1:INC[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N25
dffeas \inst18|e1:INC[3] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|e1:INC[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:INC[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:INC[3] .is_wysiwyg = "true";
defparam \inst18|e1:INC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N8
cycloneive_lcell_comb \inst|Add11~1 (
// Equation(s):
// \inst|Add11~1_combout  = (\inst|LSPflag:romID[1]~0_combout  & (\inst|Add12~20_combout )) # (!\inst|LSPflag:romID[1]~0_combout  & ((\iGen|yrow [6] $ (\iGen|yrow [5]))))

	.dataa(\inst|Add12~20_combout ),
	.datab(\iGen|yrow [6]),
	.datac(\inst|LSPflag:romID[1]~0_combout ),
	.datad(\iGen|yrow [5]),
	.cin(gnd),
	.combout(\inst|Add11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add11~1 .lut_mask = 16'hA3AC;
defparam \inst|Add11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N4
cycloneive_lcell_comb \inst|Add11~2 (
// Equation(s):
// \inst|Add11~2_combout  = (\inst|LSPflag:romID[1]~0_combout  & \iGen|yrow [5])

	.dataa(gnd),
	.datab(\inst|LSPflag:romID[1]~0_combout ),
	.datac(gnd),
	.datad(\iGen|yrow [5]),
	.cin(gnd),
	.combout(\inst|Add11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add11~2 .lut_mask = 16'hCC00;
defparam \inst|Add11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N30
cycloneive_lcell_comb \inst|Add11~5 (
// Equation(s):
// \inst|Add11~5_combout  = (\inst|LSPflag:romID[1]~0_combout  & (\inst|Add12~20_combout )) # (!\inst|LSPflag:romID[1]~0_combout  & ((\iGen|yrow [4])))

	.dataa(\inst|Add12~20_combout ),
	.datab(gnd),
	.datac(\inst|LSPflag:romID[1]~0_combout ),
	.datad(\iGen|yrow [4]),
	.cin(gnd),
	.combout(\inst|Add11~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add11~5 .lut_mask = 16'hAFA0;
defparam \inst|Add11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N26
cycloneive_lcell_comb \inst|Add11~7 (
// Equation(s):
// \inst|Add11~7_combout  = (\inst|LSPflag:romID[1]~0_combout  & ((\inst|Add12~20_combout ))) # (!\inst|LSPflag:romID[1]~0_combout  & (\iGen|yrow [3]))

	.dataa(\iGen|yrow [3]),
	.datab(\inst|LSPflag:romID[1]~0_combout ),
	.datac(gnd),
	.datad(\inst|Add12~20_combout ),
	.cin(gnd),
	.combout(\inst|Add11~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add11~7 .lut_mask = 16'hEE22;
defparam \inst|Add11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N16
cycloneive_lcell_comb \inst|Add11~8 (
// Equation(s):
// \inst|Add11~8_combout  = (\inst|LSPflag:romID[1]~0_combout  & \iGen|yrow [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|LSPflag:romID[1]~0_combout ),
	.datad(\iGen|yrow [2]),
	.cin(gnd),
	.combout(\inst|Add11~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add11~8 .lut_mask = 16'hF000;
defparam \inst|Add11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N12
cycloneive_lcell_comb \inst|Add11~27 (
// Equation(s):
// \inst|Add11~27_combout  = (\inst|LSPflag:romID[1]~0_combout  & (\inst|Add12~20_combout )) # (!\inst|LSPflag:romID[1]~0_combout  & ((\iGen|yrow [7] $ (\inst1|Add11~0_combout ))))

	.dataa(\inst|Add12~20_combout ),
	.datab(\iGen|yrow [7]),
	.datac(\inst|LSPflag:romID[1]~0_combout ),
	.datad(\inst1|Add11~0_combout ),
	.cin(gnd),
	.combout(\inst|Add11~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add11~27 .lut_mask = 16'hA3AC;
defparam \inst|Add11~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N26
cycloneive_lcell_comb \inst3|Add12~8 (
// Equation(s):
// \inst3|Add12~8_combout  = (\inst3|Add12~6_combout  & !\inst3|LSPflag:romID[1]~2_combout )

	.dataa(gnd),
	.datab(\inst3|Add12~6_combout ),
	.datac(\inst3|LSPflag:romID[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|Add12~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add12~8 .lut_mask = 16'h0C0C;
defparam \inst3|Add12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N4
cycloneive_lcell_comb \inst3|Add12~9 (
// Equation(s):
// \inst3|Add12~9_combout  = (\inst3|LSPflag:romID[1]~2_combout  & (\inst3|Add1~6_combout )) # (!\inst3|LSPflag:romID[1]~2_combout  & ((\inst3|Add12~4_combout )))

	.dataa(\inst3|Add1~6_combout ),
	.datab(\inst3|Add12~4_combout ),
	.datac(\inst3|LSPflag:romID[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|Add12~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add12~9 .lut_mask = 16'hACAC;
defparam \inst3|Add12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N22
cycloneive_lcell_comb \inst3|Add12~10 (
// Equation(s):
// \inst3|Add12~10_combout  = (\inst3|LSPflag:romID[1]~2_combout  & ((\inst3|Add1~4_combout ))) # (!\inst3|LSPflag:romID[1]~2_combout  & (\inst3|Add12~2_combout ))

	.dataa(\inst3|LSPflag:romID[1]~2_combout ),
	.datab(gnd),
	.datac(\inst3|Add12~2_combout ),
	.datad(\inst3|Add1~4_combout ),
	.cin(gnd),
	.combout(\inst3|Add12~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add12~10 .lut_mask = 16'hFA50;
defparam \inst3|Add12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N20
cycloneive_lcell_comb \inst3|Add14~27 (
// Equation(s):
// \inst3|Add14~27_combout  = (\inst3|LSPflag:romID[1]~2_combout  & ((\inst3|Add14~16_combout ))) # (!\inst3|LSPflag:romID[1]~2_combout  & (!\inst3|Add0~3_combout ))

	.dataa(\inst3|Add0~3_combout ),
	.datab(\inst3|Add14~16_combout ),
	.datac(gnd),
	.datad(\inst3|LSPflag:romID[1]~2_combout ),
	.cin(gnd),
	.combout(\inst3|Add14~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add14~27 .lut_mask = 16'hCC55;
defparam \inst3|Add14~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N8
cycloneive_lcell_comb \inst1|Add13~22 (
// Equation(s):
// \inst1|Add13~22_combout  = (\inst1|Add0~20_combout ) # ((\inst1|Add13~20_combout  & \inst1|LSPflag:romID[1]~1_combout ))

	.dataa(gnd),
	.datab(\inst1|Add0~20_combout ),
	.datac(\inst1|Add13~20_combout ),
	.datad(\inst1|LSPflag:romID[1]~1_combout ),
	.cin(gnd),
	.combout(\inst1|Add13~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add13~22 .lut_mask = 16'hFCCC;
defparam \inst1|Add13~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N30
cycloneive_lcell_comb \iGen|LessThan3~1 (
// Equation(s):
// \iGen|LessThan3~1_combout  = (!\iGen|Add1~30_combout  & (!\iGen|Add1~10_combout  & ((!\iGen|Add1~29_combout ) # (!\iGen|Add1~31_combout ))))

	.dataa(\iGen|Add1~31_combout ),
	.datab(\iGen|Add1~30_combout ),
	.datac(\iGen|Add1~10_combout ),
	.datad(\iGen|Add1~29_combout ),
	.cin(gnd),
	.combout(\iGen|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|LessThan3~1 .lut_mask = 16'h0103;
defparam \iGen|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N10
cycloneive_lcell_comb \iGen|LessThan3~2 (
// Equation(s):
// \iGen|LessThan3~2_combout  = ((!\iGen|Add1~16_combout ) # (!\iGen|Add1~13_combout )) # (!\iGen|Add1~19_combout )

	.dataa(gnd),
	.datab(\iGen|Add1~19_combout ),
	.datac(\iGen|Add1~13_combout ),
	.datad(\iGen|Add1~16_combout ),
	.cin(gnd),
	.combout(\iGen|LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|LessThan3~2 .lut_mask = 16'h3FFF;
defparam \iGen|LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N16
cycloneive_lcell_comb \iGen|LessThan3~3 (
// Equation(s):
// \iGen|LessThan3~3_combout  = ((\iGen|LessThan3~0_combout  & ((\iGen|LessThan3~1_combout ) # (\iGen|LessThan3~2_combout )))) # (!\iGen|Add1~28_combout )

	.dataa(\iGen|Add1~28_combout ),
	.datab(\iGen|LessThan3~0_combout ),
	.datac(\iGen|LessThan3~1_combout ),
	.datad(\iGen|LessThan3~2_combout ),
	.cin(gnd),
	.combout(\iGen|LessThan3~3_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|LessThan3~3 .lut_mask = 16'hDDD5;
defparam \iGen|LessThan3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N14
cycloneive_lcell_comb \iGen|horizontal~0 (
// Equation(s):
// \iGen|horizontal~0_combout  = (\iGen|LessThan0~3_combout  & \iGen|Add0~10_combout )

	.dataa(gnd),
	.datab(\iGen|LessThan0~3_combout ),
	.datac(\iGen|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\iGen|horizontal~0_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|horizontal~0 .lut_mask = 16'hC0C0;
defparam \iGen|horizontal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N0
cycloneive_lcell_comb \iGen|horizontal~1 (
// Equation(s):
// \iGen|horizontal~1_combout  = (\iGen|LessThan0~3_combout  & \iGen|Add0~8_combout )

	.dataa(\iGen|LessThan0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\iGen|Add0~8_combout ),
	.cin(gnd),
	.combout(\iGen|horizontal~1_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|horizontal~1 .lut_mask = 16'hAA00;
defparam \iGen|horizontal~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N2
cycloneive_lcell_comb \iGen|horizontal~3 (
// Equation(s):
// \iGen|horizontal~3_combout  = (\iGen|LessThan0~3_combout  & \iGen|Add0~4_combout )

	.dataa(gnd),
	.datab(\iGen|LessThan0~3_combout ),
	.datac(\iGen|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\iGen|horizontal~3_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|horizontal~3 .lut_mask = 16'hC0C0;
defparam \iGen|horizontal~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N12
cycloneive_lcell_comb \iGen|horizontal~6 (
// Equation(s):
// \iGen|horizontal~6_combout  = (\iGen|LessThan0~3_combout  & \iGen|Add0~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iGen|LessThan0~3_combout ),
	.datad(\iGen|Add0~12_combout ),
	.cin(gnd),
	.combout(\iGen|horizontal~6_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|horizontal~6 .lut_mask = 16'hF000;
defparam \iGen|horizontal~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N16
cycloneive_lcell_comb \iGen|horizontal~8 (
// Equation(s):
// \iGen|horizontal~8_combout  = (\iGen|LessThan0~3_combout  & \iGen|Add0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iGen|LessThan0~3_combout ),
	.datad(\iGen|Add0~16_combout ),
	.cin(gnd),
	.combout(\iGen|horizontal~8_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|horizontal~8 .lut_mask = 16'hF000;
defparam \iGen|horizontal~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N20
cycloneive_lcell_comb \inst|Add1~3 (
// Equation(s):
// \inst|Add1~3_combout  = (\iGen|yrow [6] & (\iGen|yrow [7] & (\iGen|yrow [5] & \iGen|yrow [4])))

	.dataa(\iGen|yrow [6]),
	.datab(\iGen|yrow [7]),
	.datac(\iGen|yrow [5]),
	.datad(\iGen|yrow [4]),
	.cin(gnd),
	.combout(\inst|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add1~3 .lut_mask = 16'h8000;
defparam \inst|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N20
cycloneive_lcell_comb \inst|RGB~3 (
// Equation(s):
// \inst|RGB~3_combout  = (!\inst|LSPflag~0_combout  & ((\inst|Equal1~0_combout ) # ((!\inst|LSPflag:romID[1]~0_combout  & !\inst|LSPflag:romID[0]~0_combout ))))

	.dataa(\inst|LSPflag~0_combout ),
	.datab(\inst|LSPflag:romID[1]~0_combout ),
	.datac(\inst|Equal1~0_combout ),
	.datad(\inst|LSPflag:romID[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|RGB~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RGB~3 .lut_mask = 16'h5051;
defparam \inst|RGB~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N22
cycloneive_lcell_comb \inst3|LSPflag~16 (
// Equation(s):
// \inst3|LSPflag~16_combout  = (\inst3|Add11~16_combout  & (((!\inst3|Add9~16_combout  & \inst3|Add11~14_combout )) # (!\inst3|Add9~18_combout ))) # (!\inst3|Add11~16_combout  & (!\inst3|Add9~16_combout  & (\inst3|Add11~14_combout  & !\inst3|Add9~18_combout 
// )))

	.dataa(\inst3|Add9~16_combout ),
	.datab(\inst3|Add11~14_combout ),
	.datac(\inst3|Add11~16_combout ),
	.datad(\inst3|Add9~18_combout ),
	.cin(gnd),
	.combout(\inst3|LSPflag~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LSPflag~16 .lut_mask = 16'h40F4;
defparam \inst3|LSPflag~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N14
cycloneive_lcell_comb \inst2|VGA_R[7]~32 (
// Equation(s):
// \inst2|VGA_R[7]~32_combout  = ((!\inst|LSPflag:romID[1]~0_combout  & !\inst|LSPflag:romID[0]~0_combout )) # (!\inst2|VGA_B[4]~17_combout )

	.dataa(\inst2|VGA_B[4]~17_combout ),
	.datab(\inst|LSPflag:romID[1]~0_combout ),
	.datac(gnd),
	.datad(\inst|LSPflag:romID[0]~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[7]~32 .lut_mask = 16'h5577;
defparam \inst2|VGA_R[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N24
cycloneive_lcell_comb \inst18|e1:INC[3]~0 (
// Equation(s):
// \inst18|e1:INC[3]~0_combout  = !\inst18|e1:INC[3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst18|e1:INC[3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|e1:INC[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|e1:INC[3]~0 .lut_mask = 16'h0F0F;
defparam \inst18|e1:INC[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \iGen|VS_N~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\iGen|VS_N~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\iGen|VS_N~clkctrl_outclk ));
// synopsys translate_off
defparam \iGen|VS_N~clkctrl .clock_type = "global clock";
defparam \iGen|VS_N~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N22
cycloneive_lcell_comb \iGen|ipll|altpll_component|auto_generated|pll_lock_sync~feeder (
// Equation(s):
// \iGen|ipll|altpll_component|auto_generated|pll_lock_sync~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\iGen|ipll|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|ipll|altpll_component|auto_generated|pll_lock_sync~feeder .lut_mask = 16'hFFFF;
defparam \iGen|ipll|altpll_component|auto_generated|pll_lock_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \LCD_CLK~output (
	.i(\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_CLK),
	.obar());
// synopsys translate_off
defparam \LCD_CLK~output .bus_hold = "false";
defparam \LCD_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \LCD_DEN~output (
	.i(\iReg|LCD_DEN~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DEN),
	.obar());
// synopsys translate_off
defparam \LCD_DEN~output .bus_hold = "false";
defparam \LCD_DEN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \LCD_DIM~output (
	.i(\iReg|LCD_DIM~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DIM),
	.obar());
// synopsys translate_off
defparam \LCD_DIM~output .bus_hold = "false";
defparam \LCD_DIM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \LCD_B[5]~output (
	.i(\iReg|LCD_B [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_B[5]),
	.obar());
// synopsys translate_off
defparam \LCD_B[5]~output .bus_hold = "false";
defparam \LCD_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \LCD_B[4]~output (
	.i(\iReg|LCD_B [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_B[4]),
	.obar());
// synopsys translate_off
defparam \LCD_B[4]~output .bus_hold = "false";
defparam \LCD_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \LCD_B[3]~output (
	.i(\iReg|LCD_B [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_B[3]),
	.obar());
// synopsys translate_off
defparam \LCD_B[3]~output .bus_hold = "false";
defparam \LCD_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \LCD_B[2]~output (
	.i(\iReg|LCD_B [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_B[2]),
	.obar());
// synopsys translate_off
defparam \LCD_B[2]~output .bus_hold = "false";
defparam \LCD_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \LCD_B[1]~output (
	.i(\iReg|LCD_B [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_B[1]),
	.obar());
// synopsys translate_off
defparam \LCD_B[1]~output .bus_hold = "false";
defparam \LCD_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \LCD_B[0]~output (
	.i(\iReg|LCD_B [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_B[0]),
	.obar());
// synopsys translate_off
defparam \LCD_B[0]~output .bus_hold = "false";
defparam \LCD_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \LCD_G[5]~output (
	.i(\iReg|LCD_G [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_G[5]),
	.obar());
// synopsys translate_off
defparam \LCD_G[5]~output .bus_hold = "false";
defparam \LCD_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \LCD_G[4]~output (
	.i(\iReg|LCD_G [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_G[4]),
	.obar());
// synopsys translate_off
defparam \LCD_G[4]~output .bus_hold = "false";
defparam \LCD_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \LCD_G[3]~output (
	.i(\iReg|LCD_G [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_G[3]),
	.obar());
// synopsys translate_off
defparam \LCD_G[3]~output .bus_hold = "false";
defparam \LCD_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \LCD_G[2]~output (
	.i(\iReg|LCD_G [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_G[2]),
	.obar());
// synopsys translate_off
defparam \LCD_G[2]~output .bus_hold = "false";
defparam \LCD_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \LCD_G[1]~output (
	.i(\iReg|LCD_G [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_G[1]),
	.obar());
// synopsys translate_off
defparam \LCD_G[1]~output .bus_hold = "false";
defparam \LCD_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \LCD_G[0]~output (
	.i(\iReg|LCD_G [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_G[0]),
	.obar());
// synopsys translate_off
defparam \LCD_G[0]~output .bus_hold = "false";
defparam \LCD_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \LCD_R[5]~output (
	.i(\iReg|LCD_R [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_R[5]),
	.obar());
// synopsys translate_off
defparam \LCD_R[5]~output .bus_hold = "false";
defparam \LCD_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \LCD_R[4]~output (
	.i(\iReg|LCD_R [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_R[4]),
	.obar());
// synopsys translate_off
defparam \LCD_R[4]~output .bus_hold = "false";
defparam \LCD_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \LCD_R[3]~output (
	.i(\iReg|LCD_R [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_R[3]),
	.obar());
// synopsys translate_off
defparam \LCD_R[3]~output .bus_hold = "false";
defparam \LCD_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \LCD_R[2]~output (
	.i(\iReg|LCD_R [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_R[2]),
	.obar());
// synopsys translate_off
defparam \LCD_R[2]~output .bus_hold = "false";
defparam \LCD_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \LCD_R[1]~output (
	.i(\iReg|LCD_R [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_R[1]),
	.obar());
// synopsys translate_off
defparam \LCD_R[1]~output .bus_hold = "false";
defparam \LCD_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \LCD_R[0]~output (
	.i(\iReg|LCD_R [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_R[0]),
	.obar());
// synopsys translate_off
defparam \LCD_R[0]~output .bus_hold = "false";
defparam \LCD_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(\KEY[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[6]),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(!\inst4|WideOr8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(!\inst4|WideOr9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(!\inst4|WideOr10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \iGen|ipll|altpll_component|auto_generated|pll1 (
	.areset(!\KEY[3]~input_o ),
	.pfdena(vcc),
	.fbin(\iGen|ipll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\iGen|ipll|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\iGen|ipll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\iGen|ipll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c0_high = 7;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c0_low = 7;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk0_divide_by = 49;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 39;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 16;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .m = 78;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .n = 7;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .pll_compensation_delay = 3789;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 224;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X57_Y28_N25
dffeas \iGen|yrow[8] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\iGen|Add1~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|yrow [8]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|yrow[8] .is_wysiwyg = "true";
defparam \iGen|yrow[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N8
cycloneive_lcell_comb \iGen|horizontal~5 (
// Equation(s):
// \iGen|horizontal~5_combout  = (\iGen|Add0~0_combout  & \iGen|LessThan0~3_combout )

	.dataa(\iGen|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\iGen|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\iGen|horizontal~5_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|horizontal~5 .lut_mask = 16'hAA00;
defparam \iGen|horizontal~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N9
dffeas \iGen|horizontal[0] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|horizontal~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|horizontal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|horizontal[0] .is_wysiwyg = "true";
defparam \iGen|horizontal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N10
cycloneive_lcell_comb \iGen|Add0~0 (
// Equation(s):
// \iGen|Add0~0_combout  = \iGen|horizontal [0] $ (VCC)
// \iGen|Add0~1  = CARRY(\iGen|horizontal [0])

	.dataa(gnd),
	.datab(\iGen|horizontal [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\iGen|Add0~0_combout ),
	.cout(\iGen|Add0~1 ));
// synopsys translate_off
defparam \iGen|Add0~0 .lut_mask = 16'h33CC;
defparam \iGen|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N12
cycloneive_lcell_comb \iGen|Add0~2 (
// Equation(s):
// \iGen|Add0~2_combout  = (\iGen|horizontal [1] & (!\iGen|Add0~1 )) # (!\iGen|horizontal [1] & ((\iGen|Add0~1 ) # (GND)))
// \iGen|Add0~3  = CARRY((!\iGen|Add0~1 ) # (!\iGen|horizontal [1]))

	.dataa(gnd),
	.datab(\iGen|horizontal [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add0~1 ),
	.combout(\iGen|Add0~2_combout ),
	.cout(\iGen|Add0~3 ));
// synopsys translate_off
defparam \iGen|Add0~2 .lut_mask = 16'h3C3F;
defparam \iGen|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
cycloneive_lcell_comb \iGen|horizontal~4 (
// Equation(s):
// \iGen|horizontal~4_combout  = (\iGen|Add0~2_combout  & \iGen|LessThan0~3_combout )

	.dataa(gnd),
	.datab(\iGen|Add0~2_combout ),
	.datac(gnd),
	.datad(\iGen|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\iGen|horizontal~4_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|horizontal~4 .lut_mask = 16'hCC00;
defparam \iGen|horizontal~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N29
dffeas \iGen|horizontal[1] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|horizontal~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|horizontal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|horizontal[1] .is_wysiwyg = "true";
defparam \iGen|horizontal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N14
cycloneive_lcell_comb \iGen|Add0~4 (
// Equation(s):
// \iGen|Add0~4_combout  = (\iGen|horizontal [2] & (\iGen|Add0~3  $ (GND))) # (!\iGen|horizontal [2] & (!\iGen|Add0~3  & VCC))
// \iGen|Add0~5  = CARRY((\iGen|horizontal [2] & !\iGen|Add0~3 ))

	.dataa(\iGen|horizontal [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add0~3 ),
	.combout(\iGen|Add0~4_combout ),
	.cout(\iGen|Add0~5 ));
// synopsys translate_off
defparam \iGen|Add0~4 .lut_mask = 16'hA50A;
defparam \iGen|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N16
cycloneive_lcell_comb \iGen|Add0~6 (
// Equation(s):
// \iGen|Add0~6_combout  = (\iGen|horizontal [3] & (!\iGen|Add0~5 )) # (!\iGen|horizontal [3] & ((\iGen|Add0~5 ) # (GND)))
// \iGen|Add0~7  = CARRY((!\iGen|Add0~5 ) # (!\iGen|horizontal [3]))

	.dataa(\iGen|horizontal [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add0~5 ),
	.combout(\iGen|Add0~6_combout ),
	.cout(\iGen|Add0~7 ));
// synopsys translate_off
defparam \iGen|Add0~6 .lut_mask = 16'h5A5F;
defparam \iGen|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N8
cycloneive_lcell_comb \iGen|horizontal~2 (
// Equation(s):
// \iGen|horizontal~2_combout  = (\iGen|LessThan0~3_combout  & \iGen|Add0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iGen|LessThan0~3_combout ),
	.datad(\iGen|Add0~6_combout ),
	.cin(gnd),
	.combout(\iGen|horizontal~2_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|horizontal~2 .lut_mask = 16'hF000;
defparam \iGen|horizontal~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N9
dffeas \iGen|horizontal[3] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|horizontal~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|horizontal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|horizontal[3] .is_wysiwyg = "true";
defparam \iGen|horizontal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N2
cycloneive_lcell_comb \iGen|LessThan0~0 (
// Equation(s):
// \iGen|LessThan0~0_combout  = (!\iGen|horizontal [3]) # (!\iGen|horizontal [2])

	.dataa(\iGen|horizontal [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\iGen|horizontal [3]),
	.cin(gnd),
	.combout(\iGen|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|LessThan0~0 .lut_mask = 16'h55FF;
defparam \iGen|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N4
cycloneive_lcell_comb \iGen|LessThan0~1 (
// Equation(s):
// \iGen|LessThan0~1_combout  = (((\iGen|LessThan0~0_combout ) # (!\iGen|horizontal [0])) # (!\iGen|horizontal [1])) # (!\iGen|horizontal [4])

	.dataa(\iGen|horizontal [4]),
	.datab(\iGen|horizontal [1]),
	.datac(\iGen|horizontal [0]),
	.datad(\iGen|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\iGen|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|LessThan0~1 .lut_mask = 16'hFF7F;
defparam \iGen|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N30
cycloneive_lcell_comb \iGen|horizontal~7 (
// Equation(s):
// \iGen|horizontal~7_combout  = (\iGen|Add0~14_combout  & \iGen|LessThan0~3_combout )

	.dataa(\iGen|Add0~14_combout ),
	.datab(gnd),
	.datac(\iGen|LessThan0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\iGen|horizontal~7_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|horizontal~7 .lut_mask = 16'hA0A0;
defparam \iGen|horizontal~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N31
dffeas \iGen|horizontal[7] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|horizontal~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|horizontal [7]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|horizontal[7] .is_wysiwyg = "true";
defparam \iGen|horizontal[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N18
cycloneive_lcell_comb \iGen|Add0~8 (
// Equation(s):
// \iGen|Add0~8_combout  = (\iGen|horizontal [4] & (\iGen|Add0~7  $ (GND))) # (!\iGen|horizontal [4] & (!\iGen|Add0~7  & VCC))
// \iGen|Add0~9  = CARRY((\iGen|horizontal [4] & !\iGen|Add0~7 ))

	.dataa(\iGen|horizontal [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add0~7 ),
	.combout(\iGen|Add0~8_combout ),
	.cout(\iGen|Add0~9 ));
// synopsys translate_off
defparam \iGen|Add0~8 .lut_mask = 16'hA50A;
defparam \iGen|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N20
cycloneive_lcell_comb \iGen|Add0~10 (
// Equation(s):
// \iGen|Add0~10_combout  = (\iGen|horizontal [5] & (!\iGen|Add0~9 )) # (!\iGen|horizontal [5] & ((\iGen|Add0~9 ) # (GND)))
// \iGen|Add0~11  = CARRY((!\iGen|Add0~9 ) # (!\iGen|horizontal [5]))

	.dataa(\iGen|horizontal [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add0~9 ),
	.combout(\iGen|Add0~10_combout ),
	.cout(\iGen|Add0~11 ));
// synopsys translate_off
defparam \iGen|Add0~10 .lut_mask = 16'h5A5F;
defparam \iGen|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N22
cycloneive_lcell_comb \iGen|Add0~12 (
// Equation(s):
// \iGen|Add0~12_combout  = (\iGen|horizontal [6] & (\iGen|Add0~11  $ (GND))) # (!\iGen|horizontal [6] & (!\iGen|Add0~11  & VCC))
// \iGen|Add0~13  = CARRY((\iGen|horizontal [6] & !\iGen|Add0~11 ))

	.dataa(\iGen|horizontal [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add0~11 ),
	.combout(\iGen|Add0~12_combout ),
	.cout(\iGen|Add0~13 ));
// synopsys translate_off
defparam \iGen|Add0~12 .lut_mask = 16'hA50A;
defparam \iGen|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N26
cycloneive_lcell_comb \iGen|Add0~16 (
// Equation(s):
// \iGen|Add0~16_combout  = (\iGen|horizontal [8] & (\iGen|Add0~15  $ (GND))) # (!\iGen|horizontal [8] & (!\iGen|Add0~15  & VCC))
// \iGen|Add0~17  = CARRY((\iGen|horizontal [8] & !\iGen|Add0~15 ))

	.dataa(\iGen|horizontal [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add0~15 ),
	.combout(\iGen|Add0~16_combout ),
	.cout(\iGen|Add0~17 ));
// synopsys translate_off
defparam \iGen|Add0~16 .lut_mask = 16'hA50A;
defparam \iGen|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N28
cycloneive_lcell_comb \iGen|Add0~18 (
// Equation(s):
// \iGen|Add0~18_combout  = (\iGen|horizontal [9] & (!\iGen|Add0~17 )) # (!\iGen|horizontal [9] & ((\iGen|Add0~17 ) # (GND)))
// \iGen|Add0~19  = CARRY((!\iGen|Add0~17 ) # (!\iGen|horizontal [9]))

	.dataa(gnd),
	.datab(\iGen|horizontal [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add0~17 ),
	.combout(\iGen|Add0~18_combout ),
	.cout(\iGen|Add0~19 ));
// synopsys translate_off
defparam \iGen|Add0~18 .lut_mask = 16'h3C3F;
defparam \iGen|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N4
cycloneive_lcell_comb \iGen|horizontal~9 (
// Equation(s):
// \iGen|horizontal~9_combout  = (\iGen|LessThan0~3_combout  & \iGen|Add0~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iGen|LessThan0~3_combout ),
	.datad(\iGen|Add0~18_combout ),
	.cin(gnd),
	.combout(\iGen|horizontal~9_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|horizontal~9 .lut_mask = 16'hF000;
defparam \iGen|horizontal~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N5
dffeas \iGen|horizontal[9] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|horizontal~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|horizontal [9]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|horizontal[9] .is_wysiwyg = "true";
defparam \iGen|horizontal[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N30
cycloneive_lcell_comb \iGen|Add0~20 (
// Equation(s):
// \iGen|Add0~20_combout  = \iGen|Add0~19  $ (!\iGen|horizontal [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iGen|horizontal [10]),
	.cin(\iGen|Add0~19 ),
	.combout(\iGen|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|Add0~20 .lut_mask = 16'hF00F;
defparam \iGen|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N2
cycloneive_lcell_comb \iGen|horizontal~10 (
// Equation(s):
// \iGen|horizontal~10_combout  = (\iGen|Add0~20_combout  & \iGen|LessThan0~3_combout )

	.dataa(gnd),
	.datab(\iGen|Add0~20_combout ),
	.datac(gnd),
	.datad(\iGen|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\iGen|horizontal~10_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|horizontal~10 .lut_mask = 16'hCC00;
defparam \iGen|horizontal~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N3
dffeas \iGen|horizontal[10] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|horizontal~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|horizontal [10]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|horizontal[10] .is_wysiwyg = "true";
defparam \iGen|horizontal[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N0
cycloneive_lcell_comb \iGen|LessThan0~3 (
// Equation(s):
// \iGen|LessThan0~3_combout  = ((\iGen|LessThan0~2_combout  & (\iGen|LessThan0~1_combout  & !\iGen|horizontal [9]))) # (!\iGen|horizontal [10])

	.dataa(\iGen|LessThan0~2_combout ),
	.datab(\iGen|LessThan0~1_combout ),
	.datac(\iGen|horizontal [9]),
	.datad(\iGen|horizontal [10]),
	.cin(gnd),
	.combout(\iGen|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|LessThan0~3 .lut_mask = 16'h08FF;
defparam \iGen|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N6
cycloneive_lcell_comb \iGen|Add1~0 (
// Equation(s):
// \iGen|Add1~0_combout  = \iGen|yrow [0] $ (VCC)
// \iGen|Add1~1  = CARRY(\iGen|yrow [0])

	.dataa(\iGen|yrow [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\iGen|Add1~0_combout ),
	.cout(\iGen|Add1~1 ));
// synopsys translate_off
defparam \iGen|Add1~0 .lut_mask = 16'h55AA;
defparam \iGen|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N8
cycloneive_lcell_comb \iGen|Add1~2 (
// Equation(s):
// \iGen|Add1~2_combout  = (\iGen|yrow [1] & (!\iGen|Add1~1 )) # (!\iGen|yrow [1] & ((\iGen|Add1~1 ) # (GND)))
// \iGen|Add1~3  = CARRY((!\iGen|Add1~1 ) # (!\iGen|yrow [1]))

	.dataa(gnd),
	.datab(\iGen|yrow [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add1~1 ),
	.combout(\iGen|Add1~2_combout ),
	.cout(\iGen|Add1~3 ));
// synopsys translate_off
defparam \iGen|Add1~2 .lut_mask = 16'h3C3F;
defparam \iGen|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N4
cycloneive_lcell_comb \iGen|Add1~31 (
// Equation(s):
// \iGen|Add1~31_combout  = (\iGen|Add1~9_combout  & ((\iGen|Add1~2_combout ) # ((\iGen|LessThan0~3_combout  & \iGen|yrow [1])))) # (!\iGen|Add1~9_combout  & (\iGen|LessThan0~3_combout  & (\iGen|yrow [1])))

	.dataa(\iGen|Add1~9_combout ),
	.datab(\iGen|LessThan0~3_combout ),
	.datac(\iGen|yrow [1]),
	.datad(\iGen|Add1~2_combout ),
	.cin(gnd),
	.combout(\iGen|Add1~31_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|Add1~31 .lut_mask = 16'hEAC0;
defparam \iGen|Add1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N5
dffeas \iGen|yrow[1] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|Add1~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|yrow [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|yrow[1] .is_wysiwyg = "true";
defparam \iGen|yrow[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N10
cycloneive_lcell_comb \iGen|Add1~4 (
// Equation(s):
// \iGen|Add1~4_combout  = (\iGen|yrow [2] & (\iGen|Add1~3  $ (GND))) # (!\iGen|yrow [2] & (!\iGen|Add1~3  & VCC))
// \iGen|Add1~5  = CARRY((\iGen|yrow [2] & !\iGen|Add1~3 ))

	.dataa(\iGen|yrow [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add1~3 ),
	.combout(\iGen|Add1~4_combout ),
	.cout(\iGen|Add1~5 ));
// synopsys translate_off
defparam \iGen|Add1~4 .lut_mask = 16'hA50A;
defparam \iGen|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N12
cycloneive_lcell_comb \iGen|Add1~6 (
// Equation(s):
// \iGen|Add1~6_combout  = (\iGen|yrow [3] & (!\iGen|Add1~5 )) # (!\iGen|yrow [3] & ((\iGen|Add1~5 ) # (GND)))
// \iGen|Add1~7  = CARRY((!\iGen|Add1~5 ) # (!\iGen|yrow [3]))

	.dataa(gnd),
	.datab(\iGen|yrow [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add1~5 ),
	.combout(\iGen|Add1~6_combout ),
	.cout(\iGen|Add1~7 ));
// synopsys translate_off
defparam \iGen|Add1~6 .lut_mask = 16'h3C3F;
defparam \iGen|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N26
cycloneive_lcell_comb \iGen|Add1~10 (
// Equation(s):
// \iGen|Add1~10_combout  = (\iGen|Add1~9_combout  & ((\iGen|Add1~6_combout ) # ((\iGen|LessThan0~3_combout  & \iGen|yrow [3])))) # (!\iGen|Add1~9_combout  & (\iGen|LessThan0~3_combout  & (\iGen|yrow [3])))

	.dataa(\iGen|Add1~9_combout ),
	.datab(\iGen|LessThan0~3_combout ),
	.datac(\iGen|yrow [3]),
	.datad(\iGen|Add1~6_combout ),
	.cin(gnd),
	.combout(\iGen|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|Add1~10 .lut_mask = 16'hEAC0;
defparam \iGen|Add1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N29
dffeas \iGen|yrow[3] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\iGen|Add1~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|yrow [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|yrow[3] .is_wysiwyg = "true";
defparam \iGen|yrow[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N14
cycloneive_lcell_comb \iGen|Add1~11 (
// Equation(s):
// \iGen|Add1~11_combout  = (\iGen|yrow [4] & (\iGen|Add1~7  $ (GND))) # (!\iGen|yrow [4] & (!\iGen|Add1~7  & VCC))
// \iGen|Add1~12  = CARRY((\iGen|yrow [4] & !\iGen|Add1~7 ))

	.dataa(gnd),
	.datab(\iGen|yrow [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add1~7 ),
	.combout(\iGen|Add1~11_combout ),
	.cout(\iGen|Add1~12 ));
// synopsys translate_off
defparam \iGen|Add1~11 .lut_mask = 16'hC30C;
defparam \iGen|Add1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N30
cycloneive_lcell_comb \iGen|Add1~13 (
// Equation(s):
// \iGen|Add1~13_combout  = (\iGen|LessThan0~3_combout  & ((\iGen|yrow [4]) # ((\iGen|Add1~9_combout  & \iGen|Add1~11_combout )))) # (!\iGen|LessThan0~3_combout  & (\iGen|Add1~9_combout  & (\iGen|Add1~11_combout )))

	.dataa(\iGen|LessThan0~3_combout ),
	.datab(\iGen|Add1~9_combout ),
	.datac(\iGen|Add1~11_combout ),
	.datad(\iGen|yrow [4]),
	.cin(gnd),
	.combout(\iGen|Add1~13_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|Add1~13 .lut_mask = 16'hEAC0;
defparam \iGen|Add1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N27
dffeas \iGen|yrow[4] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\iGen|Add1~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|yrow [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|yrow[4] .is_wysiwyg = "true";
defparam \iGen|yrow[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N16
cycloneive_lcell_comb \iGen|Add1~14 (
// Equation(s):
// \iGen|Add1~14_combout  = (\iGen|yrow [5] & (!\iGen|Add1~12 )) # (!\iGen|yrow [5] & ((\iGen|Add1~12 ) # (GND)))
// \iGen|Add1~15  = CARRY((!\iGen|Add1~12 ) # (!\iGen|yrow [5]))

	.dataa(gnd),
	.datab(\iGen|yrow [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add1~12 ),
	.combout(\iGen|Add1~14_combout ),
	.cout(\iGen|Add1~15 ));
// synopsys translate_off
defparam \iGen|Add1~14 .lut_mask = 16'h3C3F;
defparam \iGen|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N28
cycloneive_lcell_comb \iGen|Add1~16 (
// Equation(s):
// \iGen|Add1~16_combout  = (\iGen|Add1~9_combout  & ((\iGen|Add1~14_combout ) # ((\iGen|LessThan0~3_combout  & \iGen|yrow [5])))) # (!\iGen|Add1~9_combout  & (((\iGen|LessThan0~3_combout  & \iGen|yrow [5]))))

	.dataa(\iGen|Add1~9_combout ),
	.datab(\iGen|Add1~14_combout ),
	.datac(\iGen|LessThan0~3_combout ),
	.datad(\iGen|yrow [5]),
	.cin(gnd),
	.combout(\iGen|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|Add1~16 .lut_mask = 16'hF888;
defparam \iGen|Add1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N21
dffeas \iGen|yrow[5] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\iGen|Add1~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|yrow [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|yrow[5] .is_wysiwyg = "true";
defparam \iGen|yrow[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N18
cycloneive_lcell_comb \iGen|Add1~17 (
// Equation(s):
// \iGen|Add1~17_combout  = (\iGen|yrow [6] & (\iGen|Add1~15  $ (GND))) # (!\iGen|yrow [6] & (!\iGen|Add1~15  & VCC))
// \iGen|Add1~18  = CARRY((\iGen|yrow [6] & !\iGen|Add1~15 ))

	.dataa(\iGen|yrow [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add1~15 ),
	.combout(\iGen|Add1~17_combout ),
	.cout(\iGen|Add1~18 ));
// synopsys translate_off
defparam \iGen|Add1~17 .lut_mask = 16'hA50A;
defparam \iGen|Add1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N20
cycloneive_lcell_comb \iGen|Add1~20 (
// Equation(s):
// \iGen|Add1~20_combout  = (\iGen|yrow [7] & (!\iGen|Add1~18 )) # (!\iGen|yrow [7] & ((\iGen|Add1~18 ) # (GND)))
// \iGen|Add1~21  = CARRY((!\iGen|Add1~18 ) # (!\iGen|yrow [7]))

	.dataa(gnd),
	.datab(\iGen|yrow [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add1~18 ),
	.combout(\iGen|Add1~20_combout ),
	.cout(\iGen|Add1~21 ));
// synopsys translate_off
defparam \iGen|Add1~20 .lut_mask = 16'h3C3F;
defparam \iGen|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N6
cycloneive_lcell_comb \iGen|Add1~22 (
// Equation(s):
// \iGen|Add1~22_combout  = (\iGen|LessThan0~3_combout  & ((\iGen|yrow [7]) # ((\iGen|Add1~9_combout  & \iGen|Add1~20_combout )))) # (!\iGen|LessThan0~3_combout  & (\iGen|Add1~9_combout  & (\iGen|Add1~20_combout )))

	.dataa(\iGen|LessThan0~3_combout ),
	.datab(\iGen|Add1~9_combout ),
	.datac(\iGen|Add1~20_combout ),
	.datad(\iGen|yrow [7]),
	.cin(gnd),
	.combout(\iGen|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|Add1~22 .lut_mask = 16'hEAC0;
defparam \iGen|Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N19
dffeas \iGen|yrow[7] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\iGen|Add1~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|yrow [7]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|yrow[7] .is_wysiwyg = "true";
defparam \iGen|yrow[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N22
cycloneive_lcell_comb \iGen|Add1~23 (
// Equation(s):
// \iGen|Add1~23_combout  = (\iGen|yrow [8] & (\iGen|Add1~21  $ (GND))) # (!\iGen|yrow [8] & (!\iGen|Add1~21  & VCC))
// \iGen|Add1~24  = CARRY((\iGen|yrow [8] & !\iGen|Add1~21 ))

	.dataa(gnd),
	.datab(\iGen|yrow [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add1~21 ),
	.combout(\iGen|Add1~23_combout ),
	.cout(\iGen|Add1~24 ));
// synopsys translate_off
defparam \iGen|Add1~23 .lut_mask = 16'hC30C;
defparam \iGen|Add1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N24
cycloneive_lcell_comb \iGen|Add1~26 (
// Equation(s):
// \iGen|Add1~26_combout  = \iGen|Add1~24  $ (\iGen|yrow [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iGen|yrow [9]),
	.cin(\iGen|Add1~24 ),
	.combout(\iGen|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|Add1~26 .lut_mask = 16'h0FF0;
defparam \iGen|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N26
cycloneive_lcell_comb \iGen|Add1~28 (
// Equation(s):
// \iGen|Add1~28_combout  = (\iGen|LessThan0~3_combout  & ((\iGen|yrow [9]) # ((\iGen|Add1~26_combout  & \iGen|Add1~9_combout )))) # (!\iGen|LessThan0~3_combout  & (((\iGen|Add1~26_combout  & \iGen|Add1~9_combout ))))

	.dataa(\iGen|LessThan0~3_combout ),
	.datab(\iGen|yrow [9]),
	.datac(\iGen|Add1~26_combout ),
	.datad(\iGen|Add1~9_combout ),
	.cin(gnd),
	.combout(\iGen|Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|Add1~28 .lut_mask = 16'hF888;
defparam \iGen|Add1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N17
dffeas \iGen|yrow[9] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\iGen|Add1~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|yrow [9]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|yrow[9] .is_wysiwyg = "true";
defparam \iGen|yrow[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N0
cycloneive_lcell_comb \inst1|Add11~0 (
// Equation(s):
// \inst1|Add11~0_combout  = (\iGen|yrow [6] & \iGen|yrow [5])

	.dataa(\iGen|yrow [6]),
	.datab(gnd),
	.datac(\iGen|yrow [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Add11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add11~0 .lut_mask = 16'hA0A0;
defparam \inst1|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N4
cycloneive_lcell_comb \iGen|Add1~8 (
// Equation(s):
// \iGen|Add1~8_combout  = (\iGen|yrow [7]) # ((!\iGen|LessThan1~0_combout  & (\inst1|Add11~0_combout  & \iGen|yrow [4])))

	.dataa(\iGen|LessThan1~0_combout ),
	.datab(\inst1|Add11~0_combout ),
	.datac(\iGen|yrow [7]),
	.datad(\iGen|yrow [4]),
	.cin(gnd),
	.combout(\iGen|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|Add1~8 .lut_mask = 16'hF4F0;
defparam \iGen|Add1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N14
cycloneive_lcell_comb \iGen|Add1~9 (
// Equation(s):
// \iGen|Add1~9_combout  = (!\iGen|LessThan0~3_combout  & (((!\iGen|yrow [8] & !\iGen|Add1~8_combout )) # (!\iGen|yrow [9])))

	.dataa(\iGen|LessThan0~3_combout ),
	.datab(\iGen|yrow [9]),
	.datac(\iGen|yrow [8]),
	.datad(\iGen|Add1~8_combout ),
	.cin(gnd),
	.combout(\iGen|Add1~9_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|Add1~9 .lut_mask = 16'h1115;
defparam \iGen|Add1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N24
cycloneive_lcell_comb \iGen|Add1~25 (
// Equation(s):
// \iGen|Add1~25_combout  = (\iGen|LessThan0~3_combout  & ((\iGen|yrow [8]) # ((\iGen|Add1~9_combout  & \iGen|Add1~23_combout )))) # (!\iGen|LessThan0~3_combout  & (((\iGen|Add1~9_combout  & \iGen|Add1~23_combout ))))

	.dataa(\iGen|LessThan0~3_combout ),
	.datab(\iGen|yrow [8]),
	.datac(\iGen|Add1~9_combout ),
	.datad(\iGen|Add1~23_combout ),
	.cin(gnd),
	.combout(\iGen|Add1~25_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|Add1~25 .lut_mask = 16'hF888;
defparam \iGen|Add1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N20
cycloneive_lcell_comb \iGen|LessThan3~0 (
// Equation(s):
// \iGen|LessThan3~0_combout  = (!\iGen|Add1~22_combout  & !\iGen|Add1~25_combout )

	.dataa(\iGen|Add1~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\iGen|Add1~25_combout ),
	.cin(gnd),
	.combout(\iGen|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|LessThan3~0 .lut_mask = 16'h0055;
defparam \iGen|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
cycloneive_lcell_comb \iGen|LessThan4~1 (
// Equation(s):
// \iGen|LessThan4~1_combout  = ((!\iGen|Add0~20_combout  & ((\iGen|LessThan4~0_combout ) # (!\iGen|Add0~18_combout )))) # (!\iGen|LessThan0~3_combout )

	.dataa(\iGen|LessThan4~0_combout ),
	.datab(\iGen|LessThan0~3_combout ),
	.datac(\iGen|Add0~20_combout ),
	.datad(\iGen|Add0~18_combout ),
	.cin(gnd),
	.combout(\iGen|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|LessThan4~1 .lut_mask = 16'h3B3F;
defparam \iGen|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N28
cycloneive_lcell_comb \iGen|process_0~1 (
// Equation(s):
// \iGen|process_0~1_combout  = (\iGen|LessThan4~1_combout  & (((\iGen|process_0~0_combout  & \iGen|LessThan3~0_combout )) # (!\iGen|Add1~28_combout )))

	.dataa(\iGen|process_0~0_combout ),
	.datab(\iGen|LessThan3~0_combout ),
	.datac(\iGen|Add1~28_combout ),
	.datad(\iGen|LessThan4~1_combout ),
	.cin(gnd),
	.combout(\iGen|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|process_0~1 .lut_mask = 16'h8F00;
defparam \iGen|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N29
dffeas \iGen|LCD_DEN (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|process_0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|LCD_DEN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|LCD_DEN .is_wysiwyg = "true";
defparam \iGen|LCD_DEN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N20
cycloneive_lcell_comb \iReg|LCD_DEN~feeder (
// Equation(s):
// \iReg|LCD_DEN~feeder_combout  = \iGen|LCD_DEN~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iGen|LCD_DEN~q ),
	.cin(gnd),
	.combout(\iReg|LCD_DEN~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_DEN~feeder .lut_mask = 16'hFF00;
defparam \iReg|LCD_DEN~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N24
cycloneive_lcell_comb \iGen|ipll|altpll_component|auto_generated|locked (
// Equation(s):
// \iGen|ipll|altpll_component|auto_generated|locked~combout  = (!\iGen|ipll|altpll_component|auto_generated|wire_pll1_locked ) # (!\iGen|ipll|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\iGen|ipll|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\iGen|ipll|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(gnd),
	.cin(gnd),
	.combout(\iGen|ipll|altpll_component|auto_generated|locked~combout ),
	.cout());
// synopsys translate_off
defparam \iGen|ipll|altpll_component|auto_generated|locked .lut_mask = 16'h5F5F;
defparam \iGen|ipll|altpll_component|auto_generated|locked .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \iGen|ipll|altpll_component|auto_generated|locked~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\iGen|ipll|altpll_component|auto_generated|locked~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ));
// synopsys translate_off
defparam \iGen|ipll|altpll_component|auto_generated|locked~clkctrl .clock_type = "global clock";
defparam \iGen|ipll|altpll_component|auto_generated|locked~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X47_Y31_N21
dffeas \iReg|LCD_DEN (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iReg|LCD_DEN~feeder_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_DEN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_DEN .is_wysiwyg = "true";
defparam \iReg|LCD_DEN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y44_N16
cycloneive_lcell_comb \iReg|LCD_DIM~feeder (
// Equation(s):
// \iReg|LCD_DIM~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\iReg|LCD_DIM~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_DIM~feeder .lut_mask = 16'hFFFF;
defparam \iReg|LCD_DIM~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y44_N17
dffeas \iReg|LCD_DIM (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iReg|LCD_DIM~feeder_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_DIM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_DIM .is_wysiwyg = "true";
defparam \iReg|LCD_DIM .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N0
cycloneive_lcell_comb \inst18|Add1~1 (
// Equation(s):
// \inst18|Add1~1_cout  = CARRY(!\inst18|e1:INC[3]~q )

	.dataa(\inst18|e1:INC[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst18|Add1~1_cout ));
// synopsys translate_off
defparam \inst18|Add1~1 .lut_mask = 16'h0055;
defparam \inst18|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N2
cycloneive_lcell_comb \inst18|Add1~2 (
// Equation(s):
// \inst18|Add1~2_combout  = (\inst18|e1:INC[4]~q  & (!\inst18|Add1~1_cout )) # (!\inst18|e1:INC[4]~q  & (\inst18|Add1~1_cout  & VCC))
// \inst18|Add1~3  = CARRY((\inst18|e1:INC[4]~q  & !\inst18|Add1~1_cout ))

	.dataa(gnd),
	.datab(\inst18|e1:INC[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|Add1~1_cout ),
	.combout(\inst18|Add1~2_combout ),
	.cout(\inst18|Add1~3 ));
// synopsys translate_off
defparam \inst18|Add1~2 .lut_mask = 16'h3C0C;
defparam \inst18|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N8
cycloneive_lcell_comb \inst18|e1:INC[4]~0 (
// Equation(s):
// \inst18|e1:INC[4]~0_combout  = !\inst18|Add1~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst18|Add1~2_combout ),
	.cin(gnd),
	.combout(\inst18|e1:INC[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|e1:INC[4]~0 .lut_mask = 16'h00FF;
defparam \inst18|e1:INC[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N26
cycloneive_lcell_comb \inst4|WideOr9~0 (
// Equation(s):
// \inst4|WideOr9~0_combout  = ((\inst4|state.s4~q ) # ((\inst4|state.s5~q ) # (\inst4|state.s1~q ))) # (!\inst4|state.s0~q )

	.dataa(\inst4|state.s0~q ),
	.datab(\inst4|state.s4~q ),
	.datac(\inst4|state.s5~q ),
	.datad(\inst4|state.s1~q ),
	.cin(gnd),
	.combout(\inst4|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideOr9~0 .lut_mask = 16'hFFFD;
defparam \inst4|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N30
cycloneive_lcell_comb \inst18|Equal3~0 (
// Equation(s):
// \inst18|Equal3~0_combout  = ((!\inst4|WideOr9~0_combout ) # (!\inst4|WideOr10~0_combout )) # (!\inst4|WideOr8~0_combout )

	.dataa(\inst4|WideOr8~0_combout ),
	.datab(\inst4|WideOr10~0_combout ),
	.datac(\inst4|WideOr9~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Equal3~0 .lut_mask = 16'h7F7F;
defparam \inst18|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \inst18|Equal3~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst18|Equal3~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst18|Equal3~0clkctrl_outclk ));
// synopsys translate_off
defparam \inst18|Equal3~0clkctrl .clock_type = "global clock";
defparam \inst18|Equal3~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X47_Y30_N9
dffeas \inst18|e1:INC[4] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|e1:INC[4]~0_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:INC[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:INC[4] .is_wysiwyg = "true";
defparam \inst18|e1:INC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N4
cycloneive_lcell_comb \inst18|Add1~4 (
// Equation(s):
// \inst18|Add1~4_combout  = (\inst18|e1:INC[5]~q  & (\inst18|Add1~3  $ (GND))) # (!\inst18|e1:INC[5]~q  & (!\inst18|Add1~3  & VCC))
// \inst18|Add1~5  = CARRY((\inst18|e1:INC[5]~q  & !\inst18|Add1~3 ))

	.dataa(gnd),
	.datab(\inst18|e1:INC[5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|Add1~3 ),
	.combout(\inst18|Add1~4_combout ),
	.cout(\inst18|Add1~5 ));
// synopsys translate_off
defparam \inst18|Add1~4 .lut_mask = 16'hC30C;
defparam \inst18|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y30_N5
dffeas \inst18|e1:INC[5] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|Add1~4_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:INC[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:INC[5] .is_wysiwyg = "true";
defparam \inst18|e1:INC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N6
cycloneive_lcell_comb \inst18|Add1~6 (
// Equation(s):
// \inst18|Add1~6_combout  = (\inst18|e1:INC[6]~q  & (!\inst18|Add1~5 )) # (!\inst18|e1:INC[6]~q  & ((\inst18|Add1~5 ) # (GND)))
// \inst18|Add1~7  = CARRY((!\inst18|Add1~5 ) # (!\inst18|e1:INC[6]~q ))

	.dataa(\inst18|e1:INC[6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|Add1~5 ),
	.combout(\inst18|Add1~6_combout ),
	.cout(\inst18|Add1~7 ));
// synopsys translate_off
defparam \inst18|Add1~6 .lut_mask = 16'h5A5F;
defparam \inst18|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N8
cycloneive_lcell_comb \inst18|Add1~8 (
// Equation(s):
// \inst18|Add1~8_combout  = (\inst18|e1:INC[7]~q  & (\inst18|Add1~7  $ (GND))) # (!\inst18|e1:INC[7]~q  & (!\inst18|Add1~7  & VCC))
// \inst18|Add1~9  = CARRY((\inst18|e1:INC[7]~q  & !\inst18|Add1~7 ))

	.dataa(gnd),
	.datab(\inst18|e1:INC[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|Add1~7 ),
	.combout(\inst18|Add1~8_combout ),
	.cout(\inst18|Add1~9 ));
// synopsys translate_off
defparam \inst18|Add1~8 .lut_mask = 16'hC30C;
defparam \inst18|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y30_N9
dffeas \inst18|e1:INC[7] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|Add1~8_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:INC[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:INC[7] .is_wysiwyg = "true";
defparam \inst18|e1:INC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N10
cycloneive_lcell_comb \inst18|Add1~10 (
// Equation(s):
// \inst18|Add1~10_combout  = (\inst18|e1:INC[8]~q  & (!\inst18|Add1~9 )) # (!\inst18|e1:INC[8]~q  & ((\inst18|Add1~9 ) # (GND)))
// \inst18|Add1~11  = CARRY((!\inst18|Add1~9 ) # (!\inst18|e1:INC[8]~q ))

	.dataa(\inst18|e1:INC[8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|Add1~9 ),
	.combout(\inst18|Add1~10_combout ),
	.cout(\inst18|Add1~11 ));
// synopsys translate_off
defparam \inst18|Add1~10 .lut_mask = 16'h5A5F;
defparam \inst18|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N12
cycloneive_lcell_comb \inst18|Add1~12 (
// Equation(s):
// \inst18|Add1~12_combout  = (\inst18|e1:INC[9]~q  & (\inst18|Add1~11  $ (GND))) # (!\inst18|e1:INC[9]~q  & (!\inst18|Add1~11  & VCC))
// \inst18|Add1~13  = CARRY((\inst18|e1:INC[9]~q  & !\inst18|Add1~11 ))

	.dataa(\inst18|e1:INC[9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|Add1~11 ),
	.combout(\inst18|Add1~12_combout ),
	.cout(\inst18|Add1~13 ));
// synopsys translate_off
defparam \inst18|Add1~12 .lut_mask = 16'hA50A;
defparam \inst18|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N14
cycloneive_lcell_comb \inst18|Add1~14 (
// Equation(s):
// \inst18|Add1~14_combout  = (\inst18|e1:INC[10]~q  & (!\inst18|Add1~13 )) # (!\inst18|e1:INC[10]~q  & ((\inst18|Add1~13 ) # (GND)))
// \inst18|Add1~15  = CARRY((!\inst18|Add1~13 ) # (!\inst18|e1:INC[10]~q ))

	.dataa(gnd),
	.datab(\inst18|e1:INC[10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|Add1~13 ),
	.combout(\inst18|Add1~14_combout ),
	.cout(\inst18|Add1~15 ));
// synopsys translate_off
defparam \inst18|Add1~14 .lut_mask = 16'h3C3F;
defparam \inst18|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y30_N15
dffeas \inst18|e1:INC[10] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|Add1~14_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:INC[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:INC[10] .is_wysiwyg = "true";
defparam \inst18|e1:INC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N16
cycloneive_lcell_comb \inst18|Add1~16 (
// Equation(s):
// \inst18|Add1~16_combout  = (\inst18|e1:INC[11]~q  & (\inst18|Add1~15  $ (GND))) # (!\inst18|e1:INC[11]~q  & (!\inst18|Add1~15  & VCC))
// \inst18|Add1~17  = CARRY((\inst18|e1:INC[11]~q  & !\inst18|Add1~15 ))

	.dataa(gnd),
	.datab(\inst18|e1:INC[11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|Add1~15 ),
	.combout(\inst18|Add1~16_combout ),
	.cout(\inst18|Add1~17 ));
// synopsys translate_off
defparam \inst18|Add1~16 .lut_mask = 16'hC30C;
defparam \inst18|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y30_N17
dffeas \inst18|e1:INC[11] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|Add1~16_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:INC[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:INC[11] .is_wysiwyg = "true";
defparam \inst18|e1:INC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N18
cycloneive_lcell_comb \inst18|Add1~18 (
// Equation(s):
// \inst18|Add1~18_combout  = (\inst18|e1:INC[12]~q  & (!\inst18|Add1~17 )) # (!\inst18|e1:INC[12]~q  & ((\inst18|Add1~17 ) # (GND)))
// \inst18|Add1~19  = CARRY((!\inst18|Add1~17 ) # (!\inst18|e1:INC[12]~q ))

	.dataa(gnd),
	.datab(\inst18|e1:INC[12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|Add1~17 ),
	.combout(\inst18|Add1~18_combout ),
	.cout(\inst18|Add1~19 ));
// synopsys translate_off
defparam \inst18|Add1~18 .lut_mask = 16'h3C3F;
defparam \inst18|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y30_N19
dffeas \inst18|e1:INC[12] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|Add1~18_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:INC[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:INC[12] .is_wysiwyg = "true";
defparam \inst18|e1:INC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N20
cycloneive_lcell_comb \inst18|Add1~20 (
// Equation(s):
// \inst18|Add1~20_combout  = (\inst18|e1:INC[13]~q  & (\inst18|Add1~19  $ (GND))) # (!\inst18|e1:INC[13]~q  & (!\inst18|Add1~19  & VCC))
// \inst18|Add1~21  = CARRY((\inst18|e1:INC[13]~q  & !\inst18|Add1~19 ))

	.dataa(gnd),
	.datab(\inst18|e1:INC[13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|Add1~19 ),
	.combout(\inst18|Add1~20_combout ),
	.cout(\inst18|Add1~21 ));
// synopsys translate_off
defparam \inst18|Add1~20 .lut_mask = 16'hC30C;
defparam \inst18|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y30_N21
dffeas \inst18|e1:INC[13] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|Add1~20_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:INC[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:INC[13] .is_wysiwyg = "true";
defparam \inst18|e1:INC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N22
cycloneive_lcell_comb \inst18|Add1~22 (
// Equation(s):
// \inst18|Add1~22_combout  = (\inst18|e1:INC[14]~q  & (!\inst18|Add1~21 )) # (!\inst18|e1:INC[14]~q  & ((\inst18|Add1~21 ) # (GND)))
// \inst18|Add1~23  = CARRY((!\inst18|Add1~21 ) # (!\inst18|e1:INC[14]~q ))

	.dataa(\inst18|e1:INC[14]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|Add1~21 ),
	.combout(\inst18|Add1~22_combout ),
	.cout(\inst18|Add1~23 ));
// synopsys translate_off
defparam \inst18|Add1~22 .lut_mask = 16'h5A5F;
defparam \inst18|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N24
cycloneive_lcell_comb \inst18|Add1~24 (
// Equation(s):
// \inst18|Add1~24_combout  = (\inst18|e1:INC[15]~q  & (\inst18|Add1~23  $ (GND))) # (!\inst18|e1:INC[15]~q  & (!\inst18|Add1~23  & VCC))
// \inst18|Add1~25  = CARRY((\inst18|e1:INC[15]~q  & !\inst18|Add1~23 ))

	.dataa(gnd),
	.datab(\inst18|e1:INC[15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|Add1~23 ),
	.combout(\inst18|Add1~24_combout ),
	.cout(\inst18|Add1~25 ));
// synopsys translate_off
defparam \inst18|Add1~24 .lut_mask = 16'hC30C;
defparam \inst18|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y30_N25
dffeas \inst18|e1:INC[15] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|Add1~24_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:INC[15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:INC[15] .is_wysiwyg = "true";
defparam \inst18|e1:INC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N26
cycloneive_lcell_comb \inst18|Add1~26 (
// Equation(s):
// \inst18|Add1~26_combout  = (\inst18|e1:INC[16]~q  & (!\inst18|Add1~25 )) # (!\inst18|e1:INC[16]~q  & ((\inst18|Add1~25 ) # (GND)))
// \inst18|Add1~27  = CARRY((!\inst18|Add1~25 ) # (!\inst18|e1:INC[16]~q ))

	.dataa(\inst18|e1:INC[16]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|Add1~25 ),
	.combout(\inst18|Add1~26_combout ),
	.cout(\inst18|Add1~27 ));
// synopsys translate_off
defparam \inst18|Add1~26 .lut_mask = 16'h5A5F;
defparam \inst18|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y30_N27
dffeas \inst18|e1:INC[16] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|Add1~26_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:INC[16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:INC[16] .is_wysiwyg = "true";
defparam \inst18|e1:INC[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y30_N23
dffeas \inst18|e1:INC[14] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|Add1~22_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:INC[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:INC[14] .is_wysiwyg = "true";
defparam \inst18|e1:INC[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y30_N13
dffeas \inst18|e1:INC[9] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|Add1~12_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:INC[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:INC[9] .is_wysiwyg = "true";
defparam \inst18|e1:INC[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y30_N11
dffeas \inst18|e1:INC[8] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|Add1~10_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:INC[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:INC[8] .is_wysiwyg = "true";
defparam \inst18|e1:INC[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y30_N7
dffeas \inst18|e1:INC[6] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|Add1~6_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:INC[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:INC[6] .is_wysiwyg = "true";
defparam \inst18|e1:INC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N0
cycloneive_lcell_comb \inst18|e1:countr[3]~1 (
// Equation(s):
// \inst18|e1:countr[3]~1_combout  = (\inst18|e1:INC[3]~q  & (\inst18|e1:countr[3]~q  & VCC)) # (!\inst18|e1:INC[3]~q  & (\inst18|e1:countr[3]~q  $ (VCC)))
// \inst18|e1:countr[3]~2  = CARRY((!\inst18|e1:INC[3]~q  & \inst18|e1:countr[3]~q ))

	.dataa(\inst18|e1:INC[3]~q ),
	.datab(\inst18|e1:countr[3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst18|e1:countr[3]~1_combout ),
	.cout(\inst18|e1:countr[3]~2 ));
// synopsys translate_off
defparam \inst18|e1:countr[3]~1 .lut_mask = 16'h9944;
defparam \inst18|e1:countr[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y30_N1
dffeas \inst18|e1:countr[3] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|e1:countr[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:countr[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:countr[3] .is_wysiwyg = "true";
defparam \inst18|e1:countr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N4
cycloneive_lcell_comb \inst18|e1:countr[5]~1 (
// Equation(s):
// \inst18|e1:countr[5]~1_combout  = ((\inst18|e1:INC[5]~q  $ (\inst18|e1:countr[5]~q  $ (!\inst18|e1:countr[4]~2 )))) # (GND)
// \inst18|e1:countr[5]~2  = CARRY((\inst18|e1:INC[5]~q  & ((\inst18|e1:countr[5]~q ) # (!\inst18|e1:countr[4]~2 ))) # (!\inst18|e1:INC[5]~q  & (\inst18|e1:countr[5]~q  & !\inst18|e1:countr[4]~2 )))

	.dataa(\inst18|e1:INC[5]~q ),
	.datab(\inst18|e1:countr[5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|e1:countr[4]~2 ),
	.combout(\inst18|e1:countr[5]~1_combout ),
	.cout(\inst18|e1:countr[5]~2 ));
// synopsys translate_off
defparam \inst18|e1:countr[5]~1 .lut_mask = 16'h698E;
defparam \inst18|e1:countr[5]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y30_N5
dffeas \inst18|e1:countr[5] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|e1:countr[5]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:countr[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:countr[5] .is_wysiwyg = "true";
defparam \inst18|e1:countr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N6
cycloneive_lcell_comb \inst18|e1:countr[6]~1 (
// Equation(s):
// \inst18|e1:countr[6]~1_combout  = (\inst18|e1:countr[6]~q  & ((\inst18|e1:INC[6]~q  & (\inst18|e1:countr[5]~2  & VCC)) # (!\inst18|e1:INC[6]~q  & (!\inst18|e1:countr[5]~2 )))) # (!\inst18|e1:countr[6]~q  & ((\inst18|e1:INC[6]~q  & (!\inst18|e1:countr[5]~2 
// )) # (!\inst18|e1:INC[6]~q  & ((\inst18|e1:countr[5]~2 ) # (GND)))))
// \inst18|e1:countr[6]~2  = CARRY((\inst18|e1:countr[6]~q  & (!\inst18|e1:INC[6]~q  & !\inst18|e1:countr[5]~2 )) # (!\inst18|e1:countr[6]~q  & ((!\inst18|e1:countr[5]~2 ) # (!\inst18|e1:INC[6]~q ))))

	.dataa(\inst18|e1:countr[6]~q ),
	.datab(\inst18|e1:INC[6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|e1:countr[5]~2 ),
	.combout(\inst18|e1:countr[6]~1_combout ),
	.cout(\inst18|e1:countr[6]~2 ));
// synopsys translate_off
defparam \inst18|e1:countr[6]~1 .lut_mask = 16'h9617;
defparam \inst18|e1:countr[6]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N18
cycloneive_lcell_comb \inst18|e1:countr[12]~1 (
// Equation(s):
// \inst18|e1:countr[12]~1_combout  = (\inst18|e1:countr[12]~q  & ((\inst18|e1:INC[12]~q  & (\inst18|e1:countr[11]~2  & VCC)) # (!\inst18|e1:INC[12]~q  & (!\inst18|e1:countr[11]~2 )))) # (!\inst18|e1:countr[12]~q  & ((\inst18|e1:INC[12]~q  & 
// (!\inst18|e1:countr[11]~2 )) # (!\inst18|e1:INC[12]~q  & ((\inst18|e1:countr[11]~2 ) # (GND)))))
// \inst18|e1:countr[12]~2  = CARRY((\inst18|e1:countr[12]~q  & (!\inst18|e1:INC[12]~q  & !\inst18|e1:countr[11]~2 )) # (!\inst18|e1:countr[12]~q  & ((!\inst18|e1:countr[11]~2 ) # (!\inst18|e1:INC[12]~q ))))

	.dataa(\inst18|e1:countr[12]~q ),
	.datab(\inst18|e1:INC[12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|e1:countr[11]~2 ),
	.combout(\inst18|e1:countr[12]~1_combout ),
	.cout(\inst18|e1:countr[12]~2 ));
// synopsys translate_off
defparam \inst18|e1:countr[12]~1 .lut_mask = 16'h9617;
defparam \inst18|e1:countr[12]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N20
cycloneive_lcell_comb \inst18|e1:countr[13]~1 (
// Equation(s):
// \inst18|e1:countr[13]~1_combout  = ((\inst18|e1:INC[13]~q  $ (\inst18|e1:countr[13]~q  $ (!\inst18|e1:countr[12]~2 )))) # (GND)
// \inst18|e1:countr[13]~2  = CARRY((\inst18|e1:INC[13]~q  & ((\inst18|e1:countr[13]~q ) # (!\inst18|e1:countr[12]~2 ))) # (!\inst18|e1:INC[13]~q  & (\inst18|e1:countr[13]~q  & !\inst18|e1:countr[12]~2 )))

	.dataa(\inst18|e1:INC[13]~q ),
	.datab(\inst18|e1:countr[13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|e1:countr[12]~2 ),
	.combout(\inst18|e1:countr[13]~1_combout ),
	.cout(\inst18|e1:countr[13]~2 ));
// synopsys translate_off
defparam \inst18|e1:countr[13]~1 .lut_mask = 16'h698E;
defparam \inst18|e1:countr[13]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y30_N21
dffeas \inst18|e1:countr[13] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|e1:countr[13]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:countr[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:countr[13] .is_wysiwyg = "true";
defparam \inst18|e1:countr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N22
cycloneive_lcell_comb \inst18|e1:countr[14]~1 (
// Equation(s):
// \inst18|e1:countr[14]~1_combout  = (\inst18|e1:countr[14]~q  & ((\inst18|e1:INC[14]~q  & (\inst18|e1:countr[13]~2  & VCC)) # (!\inst18|e1:INC[14]~q  & (!\inst18|e1:countr[13]~2 )))) # (!\inst18|e1:countr[14]~q  & ((\inst18|e1:INC[14]~q  & 
// (!\inst18|e1:countr[13]~2 )) # (!\inst18|e1:INC[14]~q  & ((\inst18|e1:countr[13]~2 ) # (GND)))))
// \inst18|e1:countr[14]~2  = CARRY((\inst18|e1:countr[14]~q  & (!\inst18|e1:INC[14]~q  & !\inst18|e1:countr[13]~2 )) # (!\inst18|e1:countr[14]~q  & ((!\inst18|e1:countr[13]~2 ) # (!\inst18|e1:INC[14]~q ))))

	.dataa(\inst18|e1:countr[14]~q ),
	.datab(\inst18|e1:INC[14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|e1:countr[13]~2 ),
	.combout(\inst18|e1:countr[14]~1_combout ),
	.cout(\inst18|e1:countr[14]~2 ));
// synopsys translate_off
defparam \inst18|e1:countr[14]~1 .lut_mask = 16'h9617;
defparam \inst18|e1:countr[14]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N26
cycloneive_lcell_comb \inst18|e1:countr[16]~1 (
// Equation(s):
// \inst18|e1:countr[16]~1_combout  = (\inst18|e1:countr[16]~q  & ((\inst18|e1:INC[16]~q  & (\inst18|e1:countr[15]~2  & VCC)) # (!\inst18|e1:INC[16]~q  & (!\inst18|e1:countr[15]~2 )))) # (!\inst18|e1:countr[16]~q  & ((\inst18|e1:INC[16]~q  & 
// (!\inst18|e1:countr[15]~2 )) # (!\inst18|e1:INC[16]~q  & ((\inst18|e1:countr[15]~2 ) # (GND)))))
// \inst18|e1:countr[16]~2  = CARRY((\inst18|e1:countr[16]~q  & (!\inst18|e1:INC[16]~q  & !\inst18|e1:countr[15]~2 )) # (!\inst18|e1:countr[16]~q  & ((!\inst18|e1:countr[15]~2 ) # (!\inst18|e1:INC[16]~q ))))

	.dataa(\inst18|e1:countr[16]~q ),
	.datab(\inst18|e1:INC[16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|e1:countr[15]~2 ),
	.combout(\inst18|e1:countr[16]~1_combout ),
	.cout(\inst18|e1:countr[16]~2 ));
// synopsys translate_off
defparam \inst18|e1:countr[16]~1 .lut_mask = 16'h9617;
defparam \inst18|e1:countr[16]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y30_N27
dffeas \inst18|e1:countr[16] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|e1:countr[16]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:countr[16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:countr[16] .is_wysiwyg = "true";
defparam \inst18|e1:countr[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y30_N29
dffeas \inst18|e1:INC[17] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|Add1~28_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:INC[17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:INC[17] .is_wysiwyg = "true";
defparam \inst18|e1:INC[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N28
cycloneive_lcell_comb \inst18|e1:countr[17]~1 (
// Equation(s):
// \inst18|e1:countr[17]~1_combout  = ((\inst18|e1:countr[17]~q  $ (\inst18|e1:INC[17]~q  $ (!\inst18|e1:countr[16]~2 )))) # (GND)
// \inst18|e1:countr[17]~2  = CARRY((\inst18|e1:countr[17]~q  & ((\inst18|e1:INC[17]~q ) # (!\inst18|e1:countr[16]~2 ))) # (!\inst18|e1:countr[17]~q  & (\inst18|e1:INC[17]~q  & !\inst18|e1:countr[16]~2 )))

	.dataa(\inst18|e1:countr[17]~q ),
	.datab(\inst18|e1:INC[17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|e1:countr[16]~2 ),
	.combout(\inst18|e1:countr[17]~1_combout ),
	.cout(\inst18|e1:countr[17]~2 ));
// synopsys translate_off
defparam \inst18|e1:countr[17]~1 .lut_mask = 16'h698E;
defparam \inst18|e1:countr[17]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N30
cycloneive_lcell_comb \inst18|e1:countr[18]~1 (
// Equation(s):
// \inst18|e1:countr[18]~1_combout  = \inst18|e1:INC[18]~q  $ (\inst18|e1:countr[17]~2  $ (\inst18|e1:countr[18]~q ))

	.dataa(\inst18|e1:INC[18]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst18|e1:countr[18]~q ),
	.cin(\inst18|e1:countr[17]~2 ),
	.combout(\inst18|e1:countr[18]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|e1:countr[18]~1 .lut_mask = 16'hA55A;
defparam \inst18|e1:countr[18]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y30_N31
dffeas \inst18|e1:countr[18] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|e1:countr[18]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:countr[18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:countr[18] .is_wysiwyg = "true";
defparam \inst18|e1:countr[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X45_Y30_N29
dffeas \inst18|e1:countr[17] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|e1:countr[17]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:countr[17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:countr[17] .is_wysiwyg = "true";
defparam \inst18|e1:countr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N28
cycloneive_lcell_comb \inst19~0 (
// Equation(s):
// \inst19~0_combout  = (\inst18|e1:countr[18]~q ) # ((\SW[0]~input_o ) # (\inst18|e1:countr[17]~q ))

	.dataa(gnd),
	.datab(\inst18|e1:countr[18]~q ),
	.datac(\SW[0]~input_o ),
	.datad(\inst18|e1:countr[17]~q ),
	.cin(gnd),
	.combout(\inst19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19~0 .lut_mask = 16'hFFFC;
defparam \inst19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N24
cycloneive_lcell_comb \inst19~2 (
// Equation(s):
// \inst19~2_combout  = (\inst19~0_combout ) # ((\inst19~1_combout  & \inst18|e1:countr[16]~q ))

	.dataa(\inst19~1_combout ),
	.datab(gnd),
	.datac(\inst18|e1:countr[16]~q ),
	.datad(\inst19~0_combout ),
	.cin(gnd),
	.combout(\inst19~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst19~2 .lut_mask = 16'hFFA0;
defparam \inst19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N27
dffeas \inst4|state.s5 (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|state.s4~q ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst19~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.s5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.s5 .is_wysiwyg = "true";
defparam \inst4|state.s5 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y33_N13
dffeas \inst4|state.s6 (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|state.s5~q ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst19~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.s6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.s6 .is_wysiwyg = "true";
defparam \inst4|state.s6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N2
cycloneive_lcell_comb \inst4|state.s7~feeder (
// Equation(s):
// \inst4|state.s7~feeder_combout  = \inst4|state.s6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|state.s6~q ),
	.cin(gnd),
	.combout(\inst4|state.s7~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|state.s7~feeder .lut_mask = 16'hFF00;
defparam \inst4|state.s7~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N3
dffeas \inst4|state.s7 (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst4|state.s7~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.s7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.s7 .is_wysiwyg = "true";
defparam \inst4|state.s7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N6
cycloneive_lcell_comb \inst4|state.s0~0 (
// Equation(s):
// \inst4|state.s0~0_combout  = !\inst4|state.s7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|state.s7~q ),
	.cin(gnd),
	.combout(\inst4|state.s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|state.s0~0 .lut_mask = 16'h00FF;
defparam \inst4|state.s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N7
dffeas \inst4|state.s0 (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst4|state.s0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.s0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.s0 .is_wysiwyg = "true";
defparam \inst4|state.s0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N0
cycloneive_lcell_comb \inst4|state.s1~0 (
// Equation(s):
// \inst4|state.s1~0_combout  = !\inst4|state.s0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|state.s0~q ),
	.cin(gnd),
	.combout(\inst4|state.s1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|state.s1~0 .lut_mask = 16'h00FF;
defparam \inst4|state.s1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N1
dffeas \inst4|state.s1 (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst4|state.s1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.s1 .is_wysiwyg = "true";
defparam \inst4|state.s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N10
cycloneive_lcell_comb \inst4|state.s2~feeder (
// Equation(s):
// \inst4|state.s2~feeder_combout  = \inst4|state.s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|state.s1~q ),
	.cin(gnd),
	.combout(\inst4|state.s2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|state.s2~feeder .lut_mask = 16'hFF00;
defparam \inst4|state.s2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N11
dffeas \inst4|state.s2 (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst4|state.s2~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.s2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.s2 .is_wysiwyg = "true";
defparam \inst4|state.s2 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y33_N29
dffeas \inst4|state.s3 (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|state.s2~q ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst19~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.s3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.s3 .is_wysiwyg = "true";
defparam \inst4|state.s3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N8
cycloneive_lcell_comb \inst4|state.s4~feeder (
// Equation(s):
// \inst4|state.s4~feeder_combout  = \inst4|state.s3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|state.s3~q ),
	.cin(gnd),
	.combout(\inst4|state.s4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|state.s4~feeder .lut_mask = 16'hFF00;
defparam \inst4|state.s4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N9
dffeas \inst4|state.s4 (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst4|state.s4~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst19~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.s4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.s4 .is_wysiwyg = "true";
defparam \inst4|state.s4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N12
cycloneive_lcell_comb \inst4|WideOr10~0 (
// Equation(s):
// \inst4|WideOr10~0_combout  = (\inst4|state.s2~q ) # ((\inst4|state.s4~q ) # ((\inst4|state.s6~q ) # (!\inst4|state.s0~q )))

	.dataa(\inst4|state.s2~q ),
	.datab(\inst4|state.s4~q ),
	.datac(\inst4|state.s6~q ),
	.datad(\inst4|state.s0~q ),
	.cin(gnd),
	.combout(\inst4|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideOr10~0 .lut_mask = 16'hFEFF;
defparam \inst4|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N0
cycloneive_lcell_comb \iGen|xcolumn~0 (
// Equation(s):
// \iGen|xcolumn~0_combout  = (\iGen|LessThan0~3_combout  & ((\iGen|Add0~20_combout ) # (\iGen|Add0~0_combout )))

	.dataa(\iGen|Add0~20_combout ),
	.datab(gnd),
	.datac(\iGen|Add0~0_combout ),
	.datad(\iGen|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\iGen|xcolumn~0_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|xcolumn~0 .lut_mask = 16'hFA00;
defparam \iGen|xcolumn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N1
dffeas \iGen|xcolumn[0] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|xcolumn~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|xcolumn [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|xcolumn[0] .is_wysiwyg = "true";
defparam \iGen|xcolumn[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N26
cycloneive_lcell_comb \iGen|xcolumn~9 (
// Equation(s):
// \iGen|xcolumn~9_combout  = (\iGen|LessThan0~3_combout  & ((\iGen|Add0~20_combout ) # (\iGen|Add0~2_combout )))

	.dataa(\iGen|Add0~20_combout ),
	.datab(\iGen|Add0~2_combout ),
	.datac(gnd),
	.datad(\iGen|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\iGen|xcolumn~9_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|xcolumn~9 .lut_mask = 16'hEE00;
defparam \iGen|xcolumn~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N27
dffeas \iGen|xcolumn[1] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|xcolumn~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|xcolumn [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|xcolumn[1] .is_wysiwyg = "true";
defparam \iGen|xcolumn[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N28
cycloneive_lcell_comb \iGen|xcolumn~8 (
// Equation(s):
// \iGen|xcolumn~8_combout  = (\iGen|LessThan0~3_combout  & ((\iGen|Add0~20_combout ) # (\iGen|Add0~4_combout )))

	.dataa(\iGen|Add0~20_combout ),
	.datab(\iGen|LessThan0~3_combout ),
	.datac(\iGen|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\iGen|xcolumn~8_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|xcolumn~8 .lut_mask = 16'hC8C8;
defparam \iGen|xcolumn~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N29
dffeas \iGen|xcolumn[2] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|xcolumn~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|xcolumn [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|xcolumn[2] .is_wysiwyg = "true";
defparam \iGen|xcolumn[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
cycloneive_lcell_comb \iGen|xcolumn~7 (
// Equation(s):
// \iGen|xcolumn~7_combout  = (\iGen|LessThan0~3_combout  & ((\iGen|Add0~20_combout ) # (\iGen|Add0~6_combout )))

	.dataa(gnd),
	.datab(\iGen|LessThan0~3_combout ),
	.datac(\iGen|Add0~20_combout ),
	.datad(\iGen|Add0~6_combout ),
	.cin(gnd),
	.combout(\iGen|xcolumn~7_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|xcolumn~7 .lut_mask = 16'hCCC0;
defparam \iGen|xcolumn~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N19
dffeas \iGen|xcolumn[3] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|xcolumn~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|xcolumn [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|xcolumn[3] .is_wysiwyg = "true";
defparam \iGen|xcolumn[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N12
cycloneive_lcell_comb \iGen|xcolumn~6 (
// Equation(s):
// \iGen|xcolumn~6_combout  = (\iGen|LessThan0~3_combout  & ((\iGen|Add0~20_combout ) # (\iGen|Add0~8_combout )))

	.dataa(\iGen|LessThan0~3_combout ),
	.datab(\iGen|Add0~20_combout ),
	.datac(gnd),
	.datad(\iGen|Add0~8_combout ),
	.cin(gnd),
	.combout(\iGen|xcolumn~6_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|xcolumn~6 .lut_mask = 16'hAA88;
defparam \iGen|xcolumn~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N13
dffeas \iGen|xcolumn[4] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|xcolumn~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|xcolumn [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|xcolumn[4] .is_wysiwyg = "true";
defparam \iGen|xcolumn[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
cycloneive_lcell_comb \iGen|xcolumn~5 (
// Equation(s):
// \iGen|xcolumn~5_combout  = (\iGen|LessThan0~3_combout  & ((\iGen|Add0~20_combout ) # (\iGen|Add0~10_combout )))

	.dataa(\iGen|Add0~20_combout ),
	.datab(\iGen|LessThan0~3_combout ),
	.datac(\iGen|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\iGen|xcolumn~5_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|xcolumn~5 .lut_mask = 16'hC8C8;
defparam \iGen|xcolumn~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N25
dffeas \iGen|xcolumn[5] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|xcolumn~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|xcolumn [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|xcolumn[5] .is_wysiwyg = "true";
defparam \iGen|xcolumn[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N22
cycloneive_lcell_comb \iGen|xcolumn~4 (
// Equation(s):
// \iGen|xcolumn~4_combout  = (\iGen|LessThan0~3_combout  & ((\iGen|Add0~20_combout ) # (\iGen|Add0~12_combout )))

	.dataa(gnd),
	.datab(\iGen|LessThan0~3_combout ),
	.datac(\iGen|Add0~20_combout ),
	.datad(\iGen|Add0~12_combout ),
	.cin(gnd),
	.combout(\iGen|xcolumn~4_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|xcolumn~4 .lut_mask = 16'hCCC0;
defparam \iGen|xcolumn~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N23
dffeas \iGen|xcolumn[6] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|xcolumn~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|xcolumn [6]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|xcolumn[6] .is_wysiwyg = "true";
defparam \iGen|xcolumn[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
cycloneive_lcell_comb \iGen|xcolumn~2 (
// Equation(s):
// \iGen|xcolumn~2_combout  = (\iGen|LessThan0~3_combout  & ((\iGen|Add0~14_combout ) # (\iGen|Add0~20_combout )))

	.dataa(\iGen|Add0~14_combout ),
	.datab(\iGen|LessThan0~3_combout ),
	.datac(\iGen|Add0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\iGen|xcolumn~2_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|xcolumn~2 .lut_mask = 16'hC8C8;
defparam \iGen|xcolumn~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N11
dffeas \iGen|xcolumn[7] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|xcolumn~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|xcolumn [7]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|xcolumn[7] .is_wysiwyg = "true";
defparam \iGen|xcolumn[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N2
cycloneive_lcell_comb \inst|Add0~0 (
// Equation(s):
// \inst|Add0~0_combout  = \iGen|xcolumn [6] $ (!\iGen|xcolumn [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\iGen|xcolumn [6]),
	.datad(\iGen|xcolumn [7]),
	.cin(gnd),
	.combout(\inst|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~0 .lut_mask = 16'hF00F;
defparam \inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N28
cycloneive_lcell_comb \inst|Add0~1 (
// Equation(s):
// \inst|Add0~1_combout  = \iGen|xcolumn [8] $ (((\iGen|xcolumn [6]) # (\iGen|xcolumn [7])))

	.dataa(\iGen|xcolumn [8]),
	.datab(gnd),
	.datac(\iGen|xcolumn [6]),
	.datad(\iGen|xcolumn [7]),
	.cin(gnd),
	.combout(\inst|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~1 .lut_mask = 16'h555A;
defparam \inst|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N20
cycloneive_lcell_comb \iGen|xcolumn~3 (
// Equation(s):
// \iGen|xcolumn~3_combout  = (\iGen|LessThan0~3_combout  & ((\iGen|Add0~20_combout ) # (\iGen|Add0~18_combout )))

	.dataa(gnd),
	.datab(\iGen|LessThan0~3_combout ),
	.datac(\iGen|Add0~20_combout ),
	.datad(\iGen|Add0~18_combout ),
	.cin(gnd),
	.combout(\iGen|xcolumn~3_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|xcolumn~3 .lut_mask = 16'hCCC0;
defparam \iGen|xcolumn~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N21
dffeas \iGen|xcolumn[9] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|xcolumn~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|xcolumn [9]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|xcolumn[9] .is_wysiwyg = "true";
defparam \iGen|xcolumn[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N4
cycloneive_lcell_comb \inst|Add0~2 (
// Equation(s):
// \inst|Add0~2_combout  = \iGen|xcolumn [9] $ ((((!\iGen|xcolumn [6] & !\iGen|xcolumn [7])) # (!\iGen|xcolumn [8])))

	.dataa(\iGen|xcolumn [8]),
	.datab(\iGen|xcolumn [9]),
	.datac(\iGen|xcolumn [6]),
	.datad(\iGen|xcolumn [7]),
	.cin(gnd),
	.combout(\inst|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~2 .lut_mask = 16'h9993;
defparam \inst|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N0
cycloneive_lcell_comb \iGen|xcolumn~1 (
// Equation(s):
// \iGen|xcolumn~1_combout  = (\iGen|LessThan0~3_combout  & ((\iGen|Add0~20_combout ) # (\iGen|Add0~16_combout )))

	.dataa(gnd),
	.datab(\iGen|LessThan0~3_combout ),
	.datac(\iGen|Add0~20_combout ),
	.datad(\iGen|Add0~16_combout ),
	.cin(gnd),
	.combout(\iGen|xcolumn~1_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|xcolumn~1 .lut_mask = 16'hCCC0;
defparam \iGen|xcolumn~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N1
dffeas \iGen|xcolumn[8] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|xcolumn~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|xcolumn [8]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|xcolumn[8] .is_wysiwyg = "true";
defparam \iGen|xcolumn[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N22
cycloneive_lcell_comb \inst|Add0~3 (
// Equation(s):
// \inst|Add0~3_combout  = (!\iGen|xcolumn [9] & (((!\iGen|xcolumn [7] & !\iGen|xcolumn [6])) # (!\iGen|xcolumn [8])))

	.dataa(\iGen|xcolumn [7]),
	.datab(\iGen|xcolumn [8]),
	.datac(\iGen|xcolumn [9]),
	.datad(\iGen|xcolumn [6]),
	.cin(gnd),
	.combout(\inst|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~3 .lut_mask = 16'h0307;
defparam \inst|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X44_Y30_N0
cycloneive_mac_mult \inst|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst|Add0~3_combout ,\inst|Add0~2_combout ,\inst|Add0~1_combout ,\inst|Add0~0_combout ,!\iGen|xcolumn [6],\iGen|xcolumn [5],\iGen|xcolumn [4],\iGen|xcolumn [3],\iGen|xcolumn [2],\iGen|xcolumn [1],\iGen|xcolumn [0],gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\inst|Add0~3_combout ,\inst|Add0~2_combout ,\inst|Add0~1_combout ,\inst|Add0~0_combout ,!\iGen|xcolumn [6],\iGen|xcolumn [5],\iGen|xcolumn [4],\iGen|xcolumn [3],\iGen|xcolumn [2],\iGen|xcolumn [1],\iGen|xcolumn [0],gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \inst|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \inst|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \inst|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \inst|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \inst|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \inst|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N0
cycloneive_lcell_comb \iGen|Add1~29 (
// Equation(s):
// \iGen|Add1~29_combout  = (\iGen|Add1~9_combout  & ((\iGen|Add1~0_combout ) # ((\iGen|LessThan0~3_combout  & \iGen|yrow [0])))) # (!\iGen|Add1~9_combout  & (\iGen|LessThan0~3_combout  & (\iGen|yrow [0])))

	.dataa(\iGen|Add1~9_combout ),
	.datab(\iGen|LessThan0~3_combout ),
	.datac(\iGen|yrow [0]),
	.datad(\iGen|Add1~0_combout ),
	.cin(gnd),
	.combout(\iGen|Add1~29_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|Add1~29 .lut_mask = 16'hEAC0;
defparam \iGen|Add1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N1
dffeas \iGen|yrow[0] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|Add1~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|yrow [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|yrow[0] .is_wysiwyg = "true";
defparam \iGen|yrow[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N2
cycloneive_lcell_comb \iGen|Add1~30 (
// Equation(s):
// \iGen|Add1~30_combout  = (\iGen|Add1~9_combout  & ((\iGen|Add1~4_combout ) # ((\iGen|LessThan0~3_combout  & \iGen|yrow [2])))) # (!\iGen|Add1~9_combout  & (\iGen|LessThan0~3_combout  & (\iGen|yrow [2])))

	.dataa(\iGen|Add1~9_combout ),
	.datab(\iGen|LessThan0~3_combout ),
	.datac(\iGen|yrow [2]),
	.datad(\iGen|Add1~4_combout ),
	.cin(gnd),
	.combout(\iGen|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|Add1~30 .lut_mask = 16'hEAC0;
defparam \iGen|Add1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N3
dffeas \iGen|yrow[2] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|Add1~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|yrow [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|yrow[2] .is_wysiwyg = "true";
defparam \iGen|yrow[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N26
cycloneive_lcell_comb \inst|Add1~0 (
// Equation(s):
// \inst|Add1~0_combout  = \iGen|yrow [4] $ (\iGen|yrow [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\iGen|yrow [4]),
	.datad(\iGen|yrow [5]),
	.cin(gnd),
	.combout(\inst|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add1~0 .lut_mask = 16'h0FF0;
defparam \inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N18
cycloneive_lcell_comb \iGen|Add1~19 (
// Equation(s):
// \iGen|Add1~19_combout  = (\iGen|LessThan0~3_combout  & ((\iGen|yrow [6]) # ((\iGen|Add1~9_combout  & \iGen|Add1~17_combout )))) # (!\iGen|LessThan0~3_combout  & (((\iGen|Add1~9_combout  & \iGen|Add1~17_combout ))))

	.dataa(\iGen|LessThan0~3_combout ),
	.datab(\iGen|yrow [6]),
	.datac(\iGen|Add1~9_combout ),
	.datad(\iGen|Add1~17_combout ),
	.cin(gnd),
	.combout(\iGen|Add1~19_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|Add1~19 .lut_mask = 16'hF888;
defparam \iGen|Add1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N23
dffeas \iGen|yrow[6] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\iGen|Add1~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|yrow [6]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|yrow[6] .is_wysiwyg = "true";
defparam \iGen|yrow[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N22
cycloneive_lcell_comb \inst|Add1~1 (
// Equation(s):
// \inst|Add1~1_combout  = \iGen|yrow [6] $ (((\iGen|yrow [4] & \iGen|yrow [5])))

	.dataa(\iGen|yrow [4]),
	.datab(gnd),
	.datac(\iGen|yrow [6]),
	.datad(\iGen|yrow [5]),
	.cin(gnd),
	.combout(\inst|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add1~1 .lut_mask = 16'h5AF0;
defparam \inst|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N24
cycloneive_lcell_comb \inst|Add1~2 (
// Equation(s):
// \inst|Add1~2_combout  = \iGen|yrow [7] $ (((\iGen|yrow [6] & (\iGen|yrow [5] & \iGen|yrow [4]))))

	.dataa(\iGen|yrow [6]),
	.datab(\iGen|yrow [7]),
	.datac(\iGen|yrow [5]),
	.datad(\iGen|yrow [4]),
	.cin(gnd),
	.combout(\inst|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add1~2 .lut_mask = 16'h6CCC;
defparam \inst|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N16
cycloneive_lcell_comb \inst|Add1~4 (
// Equation(s):
// \inst|Add1~4_combout  = \inst|Add1~3_combout  $ (!\iGen|yrow [8])

	.dataa(\inst|Add1~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\iGen|yrow [8]),
	.cin(gnd),
	.combout(\inst|Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add1~4 .lut_mask = 16'hAA55;
defparam \inst|Add1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N24
cycloneive_lcell_comb \inst|Add1~5 (
// Equation(s):
// \inst|Add1~5_combout  = \iGen|yrow [9] $ (((!\inst|Add1~3_combout  & !\iGen|yrow [8])))

	.dataa(\inst|Add1~3_combout ),
	.datab(\iGen|yrow [9]),
	.datac(\iGen|yrow [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Add1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add1~5 .lut_mask = 16'hC9C9;
defparam \inst|Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N18
cycloneive_lcell_comb \inst|Add1~6 (
// Equation(s):
// \inst|Add1~6_combout  = (!\inst|Add1~3_combout  & (!\iGen|yrow [9] & !\iGen|yrow [8]))

	.dataa(\inst|Add1~3_combout ),
	.datab(\iGen|yrow [9]),
	.datac(gnd),
	.datad(\iGen|yrow [8]),
	.cin(gnd),
	.combout(\inst|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add1~6 .lut_mask = 16'h0011;
defparam \inst|Add1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X44_Y28_N0
cycloneive_mac_mult \inst|Mult1|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst|Add1~6_combout ,\inst|Add1~5_combout ,\inst|Add1~4_combout ,\inst|Add1~2_combout ,\inst|Add1~1_combout ,\inst|Add1~0_combout ,!\iGen|yrow [4],\iGen|yrow [3],\iGen|yrow [2],\iGen|yrow [1],\iGen|yrow [0],gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\inst|Add1~6_combout ,\inst|Add1~5_combout ,\inst|Add1~4_combout ,\inst|Add1~2_combout ,\inst|Add1~1_combout ,\inst|Add1~0_combout ,!\iGen|yrow [4],\iGen|yrow [3],\iGen|yrow [2],\iGen|yrow [1],\iGen|yrow [0],gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \inst|Mult1|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \inst|Mult1|auto_generated|mac_mult1 .dataa_width = 18;
defparam \inst|Mult1|auto_generated|mac_mult1 .datab_clock = "none";
defparam \inst|Mult1|auto_generated|mac_mult1 .datab_width = 18;
defparam \inst|Mult1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \inst|Mult1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N12
cycloneive_lcell_comb \inst|Add2~0 (
// Equation(s):
// \inst|Add2~0_combout  = (\inst|Mult0|auto_generated|mac_out2~DATAOUT2  & (\inst|Mult1|auto_generated|mac_out2~DATAOUT2  $ (VCC))) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT2  & (\inst|Mult1|auto_generated|mac_out2~DATAOUT2  & VCC))
// \inst|Add2~1  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT2  & \inst|Mult1|auto_generated|mac_out2~DATAOUT2 ))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add2~0_combout ),
	.cout(\inst|Add2~1 ));
// synopsys translate_off
defparam \inst|Add2~0 .lut_mask = 16'h6688;
defparam \inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N14
cycloneive_lcell_comb \inst|Add2~2 (
// Equation(s):
// \inst|Add2~2_combout  = (\inst|Mult1|auto_generated|mac_out2~DATAOUT3  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT3  & (\inst|Add2~1  & VCC)) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\inst|Add2~1 )))) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT3  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\inst|Add2~1 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\inst|Add2~1 ) # (GND)))))
// \inst|Add2~3  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT3  & (!\inst|Mult0|auto_generated|mac_out2~DATAOUT3  & !\inst|Add2~1 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT3  & ((!\inst|Add2~1 ) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT3 ))))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT3 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~1 ),
	.combout(\inst|Add2~2_combout ),
	.cout(\inst|Add2~3 ));
// synopsys translate_off
defparam \inst|Add2~2 .lut_mask = 16'h9617;
defparam \inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N16
cycloneive_lcell_comb \inst|Add2~4 (
// Equation(s):
// \inst|Add2~4_combout  = ((\inst|Mult0|auto_generated|mac_out2~DATAOUT4  $ (\inst|Mult1|auto_generated|mac_out2~DATAOUT4  $ (!\inst|Add2~3 )))) # (GND)
// \inst|Add2~5  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT4  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT4 ) # (!\inst|Add2~3 ))) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT4  & (\inst|Mult1|auto_generated|mac_out2~DATAOUT4  & !\inst|Add2~3 
// )))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~3 ),
	.combout(\inst|Add2~4_combout ),
	.cout(\inst|Add2~5 ));
// synopsys translate_off
defparam \inst|Add2~4 .lut_mask = 16'h698E;
defparam \inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N18
cycloneive_lcell_comb \inst|Add2~6 (
// Equation(s):
// \inst|Add2~6_combout  = (\inst|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT5  & (\inst|Add2~5  & VCC)) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT5  & (!\inst|Add2~5 )))) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT5  & (!\inst|Add2~5 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT5  & ((\inst|Add2~5 ) # (GND)))))
// \inst|Add2~7  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\inst|Mult1|auto_generated|mac_out2~DATAOUT5  & !\inst|Add2~5 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT5  & ((!\inst|Add2~5 ) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT5 ))))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~5 ),
	.combout(\inst|Add2~6_combout ),
	.cout(\inst|Add2~7 ));
// synopsys translate_off
defparam \inst|Add2~6 .lut_mask = 16'h9617;
defparam \inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N22
cycloneive_lcell_comb \inst|Add2~10 (
// Equation(s):
// \inst|Add2~10_combout  = (\inst|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT7  & (\inst|Add2~9  & VCC)) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT7  & (!\inst|Add2~9 )))) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT7  & (!\inst|Add2~9 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT7  & ((\inst|Add2~9 ) # (GND)))))
// \inst|Add2~11  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\inst|Mult1|auto_generated|mac_out2~DATAOUT7  & !\inst|Add2~9 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT7  & ((!\inst|Add2~9 ) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT7 ))))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~9 ),
	.combout(\inst|Add2~10_combout ),
	.cout(\inst|Add2~11 ));
// synopsys translate_off
defparam \inst|Add2~10 .lut_mask = 16'h9617;
defparam \inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N24
cycloneive_lcell_comb \inst|Add2~12 (
// Equation(s):
// \inst|Add2~12_combout  = ((\inst|Mult0|auto_generated|mac_out2~DATAOUT8  $ (\inst|Mult1|auto_generated|mac_out2~DATAOUT8  $ (!\inst|Add2~11 )))) # (GND)
// \inst|Add2~13  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT8  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT8 ) # (!\inst|Add2~11 ))) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT8  & (\inst|Mult1|auto_generated|mac_out2~DATAOUT8  & 
// !\inst|Add2~11 )))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~11 ),
	.combout(\inst|Add2~12_combout ),
	.cout(\inst|Add2~13 ));
// synopsys translate_off
defparam \inst|Add2~12 .lut_mask = 16'h698E;
defparam \inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N26
cycloneive_lcell_comb \inst|Add2~14 (
// Equation(s):
// \inst|Add2~14_combout  = (\inst|Mult1|auto_generated|mac_out2~DATAOUT9  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT9  & (\inst|Add2~13  & VCC)) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\inst|Add2~13 )))) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT9  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\inst|Add2~13 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\inst|Add2~13 ) # (GND)))))
// \inst|Add2~15  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT9  & (!\inst|Mult0|auto_generated|mac_out2~DATAOUT9  & !\inst|Add2~13 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT9  & ((!\inst|Add2~13 ) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT9 ))))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT9 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~13 ),
	.combout(\inst|Add2~14_combout ),
	.cout(\inst|Add2~15 ));
// synopsys translate_off
defparam \inst|Add2~14 .lut_mask = 16'h9617;
defparam \inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N28
cycloneive_lcell_comb \inst|Add2~16 (
// Equation(s):
// \inst|Add2~16_combout  = ((\inst|Mult1|auto_generated|mac_out2~DATAOUT10  $ (\inst|Mult0|auto_generated|mac_out2~DATAOUT10  $ (!\inst|Add2~15 )))) # (GND)
// \inst|Add2~17  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT10  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT10 ) # (!\inst|Add2~15 ))) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT10  & (\inst|Mult0|auto_generated|mac_out2~DATAOUT10  & 
// !\inst|Add2~15 )))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT10 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~15 ),
	.combout(\inst|Add2~16_combout ),
	.cout(\inst|Add2~17 ));
// synopsys translate_off
defparam \inst|Add2~16 .lut_mask = 16'h698E;
defparam \inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N30
cycloneive_lcell_comb \inst|Add2~18 (
// Equation(s):
// \inst|Add2~18_combout  = (\inst|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT11  & (\inst|Add2~17  & VCC)) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT11  & (!\inst|Add2~17 )))) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT11  & (!\inst|Add2~17 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT11  & ((\inst|Add2~17 ) # (GND)))))
// \inst|Add2~19  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\inst|Mult1|auto_generated|mac_out2~DATAOUT11  & !\inst|Add2~17 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT11  & ((!\inst|Add2~17 ) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT11 ))))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~17 ),
	.combout(\inst|Add2~18_combout ),
	.cout(\inst|Add2~19 ));
// synopsys translate_off
defparam \inst|Add2~18 .lut_mask = 16'h9617;
defparam \inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N0
cycloneive_lcell_comb \inst|Add2~20 (
// Equation(s):
// \inst|Add2~20_combout  = ((\inst|Mult0|auto_generated|mac_out2~DATAOUT12  $ (\inst|Mult1|auto_generated|mac_out2~DATAOUT12  $ (!\inst|Add2~19 )))) # (GND)
// \inst|Add2~21  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT12  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT12 ) # (!\inst|Add2~19 ))) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT12  & (\inst|Mult1|auto_generated|mac_out2~DATAOUT12  & 
// !\inst|Add2~19 )))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~19 ),
	.combout(\inst|Add2~20_combout ),
	.cout(\inst|Add2~21 ));
// synopsys translate_off
defparam \inst|Add2~20 .lut_mask = 16'h698E;
defparam \inst|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N2
cycloneive_lcell_comb \inst|Add2~22 (
// Equation(s):
// \inst|Add2~22_combout  = (\inst|Mult1|auto_generated|mac_out2~DATAOUT13  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT13  & (\inst|Add2~21  & VCC)) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\inst|Add2~21 )))) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT13  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\inst|Add2~21 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\inst|Add2~21 ) # (GND)))))
// \inst|Add2~23  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT13  & (!\inst|Mult0|auto_generated|mac_out2~DATAOUT13  & !\inst|Add2~21 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT13  & ((!\inst|Add2~21 ) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT13 ))))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT13 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~21 ),
	.combout(\inst|Add2~22_combout ),
	.cout(\inst|Add2~23 ));
// synopsys translate_off
defparam \inst|Add2~22 .lut_mask = 16'h9617;
defparam \inst|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N6
cycloneive_lcell_comb \inst|Add2~26 (
// Equation(s):
// \inst|Add2~26_combout  = (\inst|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT15  & (\inst|Add2~25  & VCC)) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT15  & (!\inst|Add2~25 )))) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT15  & (!\inst|Add2~25 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT15  & ((\inst|Add2~25 ) # (GND)))))
// \inst|Add2~27  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\inst|Mult1|auto_generated|mac_out2~DATAOUT15  & !\inst|Add2~25 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT15  & ((!\inst|Add2~25 ) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT15 ))))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~25 ),
	.combout(\inst|Add2~26_combout ),
	.cout(\inst|Add2~27 ));
// synopsys translate_off
defparam \inst|Add2~26 .lut_mask = 16'h9617;
defparam \inst|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N8
cycloneive_lcell_comb \inst|Add2~28 (
// Equation(s):
// \inst|Add2~28_combout  = ((\inst|Mult0|auto_generated|mac_out2~DATAOUT16  $ (\inst|Mult1|auto_generated|mac_out2~DATAOUT16  $ (!\inst|Add2~27 )))) # (GND)
// \inst|Add2~29  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT16  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT16 ) # (!\inst|Add2~27 ))) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT16  & (\inst|Mult1|auto_generated|mac_out2~DATAOUT16  & 
// !\inst|Add2~27 )))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~27 ),
	.combout(\inst|Add2~28_combout ),
	.cout(\inst|Add2~29 ));
// synopsys translate_off
defparam \inst|Add2~28 .lut_mask = 16'h698E;
defparam \inst|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N10
cycloneive_lcell_comb \inst|Add2~30 (
// Equation(s):
// \inst|Add2~30_combout  = (\inst|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT17  & (\inst|Add2~29  & VCC)) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT17  & (!\inst|Add2~29 )))) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT17  & (!\inst|Add2~29 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT17  & ((\inst|Add2~29 ) # (GND)))))
// \inst|Add2~31  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\inst|Mult1|auto_generated|mac_out2~DATAOUT17  & !\inst|Add2~29 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT17  & ((!\inst|Add2~29 ) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT17 ))))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~29 ),
	.combout(\inst|Add2~30_combout ),
	.cout(\inst|Add2~31 ));
// synopsys translate_off
defparam \inst|Add2~30 .lut_mask = 16'h9617;
defparam \inst|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N12
cycloneive_lcell_comb \inst|Add2~32 (
// Equation(s):
// \inst|Add2~32_combout  = ((\inst|Mult1|auto_generated|mac_out2~DATAOUT18  $ (\inst|Mult0|auto_generated|mac_out2~DATAOUT18  $ (!\inst|Add2~31 )))) # (GND)
// \inst|Add2~33  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT18  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT18 ) # (!\inst|Add2~31 ))) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT18  & (\inst|Mult0|auto_generated|mac_out2~DATAOUT18  & 
// !\inst|Add2~31 )))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~31 ),
	.combout(\inst|Add2~32_combout ),
	.cout(\inst|Add2~33 ));
// synopsys translate_off
defparam \inst|Add2~32 .lut_mask = 16'h698E;
defparam \inst|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y30_N23
dffeas \inst18|e1:countr[14] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|e1:countr[14]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:countr[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:countr[14] .is_wysiwyg = "true";
defparam \inst18|e1:countr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y30_N19
dffeas \inst18|e1:countr[12] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|e1:countr[12]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:countr[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:countr[12] .is_wysiwyg = "true";
defparam \inst18|e1:countr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y30_N7
dffeas \inst18|e1:countr[6] (
	.clk(\iGen|VS_N~clkctrl_outclk ),
	.d(\inst18|e1:countr[6]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst18|Equal3~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|e1:countr[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|e1:countr[6] .is_wysiwyg = "true";
defparam \inst18|e1:countr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N0
cycloneive_lcell_comb \inst18|LessThan0~0 (
// Equation(s):
// \inst18|LessThan0~0_combout  = (\inst|Add2~44_combout ) # ((\inst|Add2~42_combout ) # (\inst|Add2~0_combout ))

	.dataa(\inst|Add2~44_combout ),
	.datab(gnd),
	.datac(\inst|Add2~42_combout ),
	.datad(\inst|Add2~0_combout ),
	.cin(gnd),
	.combout(\inst18|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LessThan0~0 .lut_mask = 16'hFFFA;
defparam \inst18|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N16
cycloneive_lcell_comb \inst18|LessThan0~2 (
// Equation(s):
// \inst18|LessThan0~2_cout  = CARRY(\inst18|LessThan0~0_combout )

	.dataa(gnd),
	.datab(\inst18|LessThan0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst18|LessThan0~2_cout ));
// synopsys translate_off
defparam \inst18|LessThan0~2 .lut_mask = 16'h00CC;
defparam \inst18|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N18
cycloneive_lcell_comb \inst18|LessThan0~4 (
// Equation(s):
// \inst18|LessThan0~4_cout  = CARRY((\inst18|e1:countr[3]~q  & ((!\inst18|LessThan0~2_cout ) # (!\inst|Add2~2_combout ))) # (!\inst18|e1:countr[3]~q  & (!\inst|Add2~2_combout  & !\inst18|LessThan0~2_cout )))

	.dataa(\inst18|e1:countr[3]~q ),
	.datab(\inst|Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan0~2_cout ),
	.combout(),
	.cout(\inst18|LessThan0~4_cout ));
// synopsys translate_off
defparam \inst18|LessThan0~4 .lut_mask = 16'h002B;
defparam \inst18|LessThan0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N20
cycloneive_lcell_comb \inst18|LessThan0~6 (
// Equation(s):
// \inst18|LessThan0~6_cout  = CARRY((\inst18|e1:countr[4]~q  & (\inst|Add2~4_combout  & !\inst18|LessThan0~4_cout )) # (!\inst18|e1:countr[4]~q  & ((\inst|Add2~4_combout ) # (!\inst18|LessThan0~4_cout ))))

	.dataa(\inst18|e1:countr[4]~q ),
	.datab(\inst|Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan0~4_cout ),
	.combout(),
	.cout(\inst18|LessThan0~6_cout ));
// synopsys translate_off
defparam \inst18|LessThan0~6 .lut_mask = 16'h004D;
defparam \inst18|LessThan0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N22
cycloneive_lcell_comb \inst18|LessThan0~8 (
// Equation(s):
// \inst18|LessThan0~8_cout  = CARRY((\inst18|e1:countr[5]~q  & ((!\inst18|LessThan0~6_cout ) # (!\inst|Add2~6_combout ))) # (!\inst18|e1:countr[5]~q  & (!\inst|Add2~6_combout  & !\inst18|LessThan0~6_cout )))

	.dataa(\inst18|e1:countr[5]~q ),
	.datab(\inst|Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan0~6_cout ),
	.combout(),
	.cout(\inst18|LessThan0~8_cout ));
// synopsys translate_off
defparam \inst18|LessThan0~8 .lut_mask = 16'h002B;
defparam \inst18|LessThan0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N24
cycloneive_lcell_comb \inst18|LessThan0~10 (
// Equation(s):
// \inst18|LessThan0~10_cout  = CARRY((\inst|Add2~8_combout  & ((!\inst18|LessThan0~8_cout ) # (!\inst18|e1:countr[6]~q ))) # (!\inst|Add2~8_combout  & (!\inst18|e1:countr[6]~q  & !\inst18|LessThan0~8_cout )))

	.dataa(\inst|Add2~8_combout ),
	.datab(\inst18|e1:countr[6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan0~8_cout ),
	.combout(),
	.cout(\inst18|LessThan0~10_cout ));
// synopsys translate_off
defparam \inst18|LessThan0~10 .lut_mask = 16'h002B;
defparam \inst18|LessThan0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N26
cycloneive_lcell_comb \inst18|LessThan0~12 (
// Equation(s):
// \inst18|LessThan0~12_cout  = CARRY((\inst18|e1:countr[7]~q  & ((!\inst18|LessThan0~10_cout ) # (!\inst|Add2~10_combout ))) # (!\inst18|e1:countr[7]~q  & (!\inst|Add2~10_combout  & !\inst18|LessThan0~10_cout )))

	.dataa(\inst18|e1:countr[7]~q ),
	.datab(\inst|Add2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan0~10_cout ),
	.combout(),
	.cout(\inst18|LessThan0~12_cout ));
// synopsys translate_off
defparam \inst18|LessThan0~12 .lut_mask = 16'h002B;
defparam \inst18|LessThan0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N28
cycloneive_lcell_comb \inst18|LessThan0~14 (
// Equation(s):
// \inst18|LessThan0~14_cout  = CARRY((\inst18|e1:countr[8]~q  & (\inst|Add2~12_combout  & !\inst18|LessThan0~12_cout )) # (!\inst18|e1:countr[8]~q  & ((\inst|Add2~12_combout ) # (!\inst18|LessThan0~12_cout ))))

	.dataa(\inst18|e1:countr[8]~q ),
	.datab(\inst|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan0~12_cout ),
	.combout(),
	.cout(\inst18|LessThan0~14_cout ));
// synopsys translate_off
defparam \inst18|LessThan0~14 .lut_mask = 16'h004D;
defparam \inst18|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N30
cycloneive_lcell_comb \inst18|LessThan0~16 (
// Equation(s):
// \inst18|LessThan0~16_cout  = CARRY((\inst18|e1:countr[9]~q  & ((!\inst18|LessThan0~14_cout ) # (!\inst|Add2~14_combout ))) # (!\inst18|e1:countr[9]~q  & (!\inst|Add2~14_combout  & !\inst18|LessThan0~14_cout )))

	.dataa(\inst18|e1:countr[9]~q ),
	.datab(\inst|Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan0~14_cout ),
	.combout(),
	.cout(\inst18|LessThan0~16_cout ));
// synopsys translate_off
defparam \inst18|LessThan0~16 .lut_mask = 16'h002B;
defparam \inst18|LessThan0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N0
cycloneive_lcell_comb \inst18|LessThan0~18 (
// Equation(s):
// \inst18|LessThan0~18_cout  = CARRY((\inst18|e1:countr[10]~q  & (\inst|Add2~16_combout  & !\inst18|LessThan0~16_cout )) # (!\inst18|e1:countr[10]~q  & ((\inst|Add2~16_combout ) # (!\inst18|LessThan0~16_cout ))))

	.dataa(\inst18|e1:countr[10]~q ),
	.datab(\inst|Add2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan0~16_cout ),
	.combout(),
	.cout(\inst18|LessThan0~18_cout ));
// synopsys translate_off
defparam \inst18|LessThan0~18 .lut_mask = 16'h004D;
defparam \inst18|LessThan0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N2
cycloneive_lcell_comb \inst18|LessThan0~20 (
// Equation(s):
// \inst18|LessThan0~20_cout  = CARRY((\inst18|e1:countr[11]~q  & ((!\inst18|LessThan0~18_cout ) # (!\inst|Add2~18_combout ))) # (!\inst18|e1:countr[11]~q  & (!\inst|Add2~18_combout  & !\inst18|LessThan0~18_cout )))

	.dataa(\inst18|e1:countr[11]~q ),
	.datab(\inst|Add2~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan0~18_cout ),
	.combout(),
	.cout(\inst18|LessThan0~20_cout ));
// synopsys translate_off
defparam \inst18|LessThan0~20 .lut_mask = 16'h002B;
defparam \inst18|LessThan0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N4
cycloneive_lcell_comb \inst18|LessThan0~22 (
// Equation(s):
// \inst18|LessThan0~22_cout  = CARRY((\inst|Add2~20_combout  & ((!\inst18|LessThan0~20_cout ) # (!\inst18|e1:countr[12]~q ))) # (!\inst|Add2~20_combout  & (!\inst18|e1:countr[12]~q  & !\inst18|LessThan0~20_cout )))

	.dataa(\inst|Add2~20_combout ),
	.datab(\inst18|e1:countr[12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan0~20_cout ),
	.combout(),
	.cout(\inst18|LessThan0~22_cout ));
// synopsys translate_off
defparam \inst18|LessThan0~22 .lut_mask = 16'h002B;
defparam \inst18|LessThan0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N6
cycloneive_lcell_comb \inst18|LessThan0~24 (
// Equation(s):
// \inst18|LessThan0~24_cout  = CARRY((\inst|Add2~22_combout  & (\inst18|e1:countr[13]~q  & !\inst18|LessThan0~22_cout )) # (!\inst|Add2~22_combout  & ((\inst18|e1:countr[13]~q ) # (!\inst18|LessThan0~22_cout ))))

	.dataa(\inst|Add2~22_combout ),
	.datab(\inst18|e1:countr[13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan0~22_cout ),
	.combout(),
	.cout(\inst18|LessThan0~24_cout ));
// synopsys translate_off
defparam \inst18|LessThan0~24 .lut_mask = 16'h004D;
defparam \inst18|LessThan0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N8
cycloneive_lcell_comb \inst18|LessThan0~26 (
// Equation(s):
// \inst18|LessThan0~26_cout  = CARRY((\inst|Add2~24_combout  & ((!\inst18|LessThan0~24_cout ) # (!\inst18|e1:countr[14]~q ))) # (!\inst|Add2~24_combout  & (!\inst18|e1:countr[14]~q  & !\inst18|LessThan0~24_cout )))

	.dataa(\inst|Add2~24_combout ),
	.datab(\inst18|e1:countr[14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan0~24_cout ),
	.combout(),
	.cout(\inst18|LessThan0~26_cout ));
// synopsys translate_off
defparam \inst18|LessThan0~26 .lut_mask = 16'h002B;
defparam \inst18|LessThan0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N10
cycloneive_lcell_comb \inst18|LessThan0~28 (
// Equation(s):
// \inst18|LessThan0~28_cout  = CARRY((\inst18|e1:countr[15]~q  & ((!\inst18|LessThan0~26_cout ) # (!\inst|Add2~26_combout ))) # (!\inst18|e1:countr[15]~q  & (!\inst|Add2~26_combout  & !\inst18|LessThan0~26_cout )))

	.dataa(\inst18|e1:countr[15]~q ),
	.datab(\inst|Add2~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan0~26_cout ),
	.combout(),
	.cout(\inst18|LessThan0~28_cout ));
// synopsys translate_off
defparam \inst18|LessThan0~28 .lut_mask = 16'h002B;
defparam \inst18|LessThan0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N12
cycloneive_lcell_comb \inst18|LessThan0~30 (
// Equation(s):
// \inst18|LessThan0~30_cout  = CARRY((\inst18|e1:countr[16]~q  & (\inst|Add2~28_combout  & !\inst18|LessThan0~28_cout )) # (!\inst18|e1:countr[16]~q  & ((\inst|Add2~28_combout ) # (!\inst18|LessThan0~28_cout ))))

	.dataa(\inst18|e1:countr[16]~q ),
	.datab(\inst|Add2~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan0~28_cout ),
	.combout(),
	.cout(\inst18|LessThan0~30_cout ));
// synopsys translate_off
defparam \inst18|LessThan0~30 .lut_mask = 16'h004D;
defparam \inst18|LessThan0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N14
cycloneive_lcell_comb \inst18|LessThan0~32 (
// Equation(s):
// \inst18|LessThan0~32_cout  = CARRY((\inst18|e1:countr[17]~q  & ((!\inst18|LessThan0~30_cout ) # (!\inst|Add2~30_combout ))) # (!\inst18|e1:countr[17]~q  & (!\inst|Add2~30_combout  & !\inst18|LessThan0~30_cout )))

	.dataa(\inst18|e1:countr[17]~q ),
	.datab(\inst|Add2~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|LessThan0~30_cout ),
	.combout(),
	.cout(\inst18|LessThan0~32_cout ));
// synopsys translate_off
defparam \inst18|LessThan0~32 .lut_mask = 16'h002B;
defparam \inst18|LessThan0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N16
cycloneive_lcell_comb \inst18|LessThan0~33 (
// Equation(s):
// \inst18|LessThan0~33_combout  = (\inst18|e1:countr[18]~q  & (!\inst18|LessThan0~32_cout  & \inst|Add2~32_combout )) # (!\inst18|e1:countr[18]~q  & ((\inst|Add2~32_combout ) # (!\inst18|LessThan0~32_cout )))

	.dataa(gnd),
	.datab(\inst18|e1:countr[18]~q ),
	.datac(gnd),
	.datad(\inst|Add2~32_combout ),
	.cin(\inst18|LessThan0~32_cout ),
	.combout(\inst18|LessThan0~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LessThan0~33 .lut_mask = 16'h3F03;
defparam \inst18|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N20
cycloneive_lcell_comb \inst|Add2~40 (
// Equation(s):
// \inst|Add2~40_combout  = \inst|Mult1|auto_generated|mac_out2~DATAOUT21  $ (\inst|Mult0|auto_generated|mac_out2~DATAOUT21  $ (!\inst|Add2~39 ))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|Add2~39 ),
	.combout(\inst|Add2~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add2~40 .lut_mask = 16'h6969;
defparam \inst|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N24
cycloneive_lcell_comb \inst18|Sel[0]~1 (
// Equation(s):
// \inst18|Sel[0]~1_combout  = (\inst|Add2~40_combout ) # ((\inst18|Sel[0]~0_combout  & !\inst18|LessThan0~33_combout ))

	.dataa(\inst18|Sel[0]~0_combout ),
	.datab(gnd),
	.datac(\inst18|LessThan0~33_combout ),
	.datad(\inst|Add2~40_combout ),
	.cin(gnd),
	.combout(\inst18|Sel[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Sel[0]~1 .lut_mask = 16'hFF0A;
defparam \inst18|Sel[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N10
cycloneive_lcell_comb \inst2|Equal1~0 (
// Equation(s):
// \inst2|Equal1~0_combout  = (\inst4|WideOr10~0_combout  & ((\inst18|Sel[0]~1_combout ) # (\inst4|WideOr8~0_combout  $ (\inst4|WideOr9~0_combout )))) # (!\inst4|WideOr10~0_combout  & ((\inst4|WideOr8~0_combout ) # ((\inst4|WideOr9~0_combout ))))

	.dataa(\inst4|WideOr8~0_combout ),
	.datab(\inst4|WideOr10~0_combout ),
	.datac(\inst4|WideOr9~0_combout ),
	.datad(\inst18|Sel[0]~1_combout ),
	.cin(gnd),
	.combout(\inst2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal1~0 .lut_mask = 16'hFE7A;
defparam \inst2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N28
cycloneive_lcell_comb \inst2|Equal0~0 (
// Equation(s):
// \inst2|Equal0~0_combout  = (\inst4|WideOr10~0_combout  & ((\inst18|Sel[0]~1_combout ) # (\inst4|WideOr8~0_combout  $ (\inst4|WideOr9~0_combout )))) # (!\inst4|WideOr10~0_combout  & (((\inst4|WideOr9~0_combout ))))

	.dataa(\inst4|WideOr8~0_combout ),
	.datab(\inst4|WideOr10~0_combout ),
	.datac(\inst4|WideOr9~0_combout ),
	.datad(\inst18|Sel[0]~1_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~0 .lut_mask = 16'hFC78;
defparam \inst2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N30
cycloneive_lcell_comb \inst3|Add2~0 (
// Equation(s):
// \inst3|Add2~0_combout  = \iGen|xcolumn [6] $ (!\iGen|xcolumn [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\iGen|xcolumn [6]),
	.datad(\iGen|xcolumn [7]),
	.cin(gnd),
	.combout(\inst3|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add2~0 .lut_mask = 16'hF00F;
defparam \inst3|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N0
cycloneive_lcell_comb \inst3|Add2~1 (
// Equation(s):
// \inst3|Add2~1_combout  = (\iGen|xcolumn [7] & ((\iGen|xcolumn [8]) # ((!\iGen|xcolumn [5] & !\iGen|xcolumn [6])))) # (!\iGen|xcolumn [7] & (((\iGen|xcolumn [6]) # (!\iGen|xcolumn [8]))))

	.dataa(\iGen|xcolumn [7]),
	.datab(\iGen|xcolumn [5]),
	.datac(\iGen|xcolumn [8]),
	.datad(\iGen|xcolumn [6]),
	.cin(gnd),
	.combout(\inst3|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add2~1 .lut_mask = 16'hF5A7;
defparam \inst3|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N2
cycloneive_lcell_comb \inst3|Add0~6 (
// Equation(s):
// \inst3|Add0~6_combout  = (\iGen|xcolumn [8]) # ((\iGen|xcolumn [7] & ((\iGen|xcolumn [5]) # (\iGen|xcolumn [6]))))

	.dataa(\iGen|xcolumn [7]),
	.datab(\iGen|xcolumn [5]),
	.datac(\iGen|xcolumn [8]),
	.datad(\iGen|xcolumn [6]),
	.cin(gnd),
	.combout(\inst3|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~6 .lut_mask = 16'hFAF8;
defparam \inst3|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N10
cycloneive_lcell_comb \inst3|Add2~2 (
// Equation(s):
// \inst3|Add2~2_combout  = \inst3|Add2~1_combout  $ (\iGen|xcolumn [9] $ (\inst3|Add0~6_combout ))

	.dataa(gnd),
	.datab(\inst3|Add2~1_combout ),
	.datac(\iGen|xcolumn [9]),
	.datad(\inst3|Add0~6_combout ),
	.cin(gnd),
	.combout(\inst3|Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add2~2 .lut_mask = 16'hC33C;
defparam \inst3|Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N20
cycloneive_lcell_comb \inst3|Add2~3 (
// Equation(s):
// \inst3|Add2~3_combout  = (\inst3|Add2~1_combout  & (!\iGen|xcolumn [9] & !\inst3|Add0~6_combout )) # (!\inst3|Add2~1_combout  & ((!\inst3|Add0~6_combout ) # (!\iGen|xcolumn [9])))

	.dataa(gnd),
	.datab(\inst3|Add2~1_combout ),
	.datac(\iGen|xcolumn [9]),
	.datad(\inst3|Add0~6_combout ),
	.cin(gnd),
	.combout(\inst3|Add2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add2~3 .lut_mask = 16'h033F;
defparam \inst3|Add2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X71_Y30_N0
cycloneive_mac_mult \inst3|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst3|Add2~3_combout ,\inst3|Add2~3_combout ,\inst3|Add2~3_combout ,\inst3|Add2~2_combout ,\inst|Add0~1_combout ,\inst3|Add2~0_combout ,!\iGen|xcolumn [6],\iGen|xcolumn [5],\iGen|xcolumn [4],\iGen|xcolumn [3],\iGen|xcolumn [2],\iGen|xcolumn [1],\iGen|xcolumn [0],gnd,gnd,gnd,gnd,gnd}),
	.datab({\inst3|Add2~3_combout ,\inst3|Add2~3_combout ,\inst3|Add2~3_combout ,\inst3|Add2~2_combout ,\inst|Add0~1_combout ,\inst3|Add2~0_combout ,!\iGen|xcolumn [6],\iGen|xcolumn [5],\iGen|xcolumn [4],\iGen|xcolumn [3],\iGen|xcolumn [2],\iGen|xcolumn [1],\iGen|xcolumn [0],gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst3|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \inst3|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \inst3|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \inst3|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \inst3|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \inst3|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \inst3|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N0
cycloneive_lcell_comb \inst3|Add1~0 (
// Equation(s):
// \inst3|Add1~0_combout  = \iGen|yrow [3] $ (VCC)
// \inst3|Add1~1  = CARRY(\iGen|yrow [3])

	.dataa(gnd),
	.datab(\iGen|yrow [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Add1~0_combout ),
	.cout(\inst3|Add1~1 ));
// synopsys translate_off
defparam \inst3|Add1~0 .lut_mask = 16'h33CC;
defparam \inst3|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N2
cycloneive_lcell_comb \inst3|Add1~2 (
// Equation(s):
// \inst3|Add1~2_combout  = (\iGen|yrow [4] & (!\inst3|Add1~1 )) # (!\iGen|yrow [4] & ((\inst3|Add1~1 ) # (GND)))
// \inst3|Add1~3  = CARRY((!\inst3|Add1~1 ) # (!\iGen|yrow [4]))

	.dataa(\iGen|yrow [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~1 ),
	.combout(\inst3|Add1~2_combout ),
	.cout(\inst3|Add1~3 ));
// synopsys translate_off
defparam \inst3|Add1~2 .lut_mask = 16'h5A5F;
defparam \inst3|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N4
cycloneive_lcell_comb \inst3|Add1~4 (
// Equation(s):
// \inst3|Add1~4_combout  = (\iGen|yrow [5] & (\inst3|Add1~3  $ (GND))) # (!\iGen|yrow [5] & (!\inst3|Add1~3  & VCC))
// \inst3|Add1~5  = CARRY((\iGen|yrow [5] & !\inst3|Add1~3 ))

	.dataa(gnd),
	.datab(\iGen|yrow [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~3 ),
	.combout(\inst3|Add1~4_combout ),
	.cout(\inst3|Add1~5 ));
// synopsys translate_off
defparam \inst3|Add1~4 .lut_mask = 16'hC30C;
defparam \inst3|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N0
cycloneive_lcell_comb \inst3|Add3~1 (
// Equation(s):
// \inst3|Add3~1_cout  = CARRY((\inst3|Add1~0_combout  & \inst3|Add1~2_combout ))

	.dataa(\inst3|Add1~0_combout ),
	.datab(\inst3|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst3|Add3~1_cout ));
// synopsys translate_off
defparam \inst3|Add3~1 .lut_mask = 16'h0088;
defparam \inst3|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N2
cycloneive_lcell_comb \inst3|Add3~2 (
// Equation(s):
// \inst3|Add3~2_combout  = (\inst3|Add1~4_combout  & (!\inst3|Add3~1_cout )) # (!\inst3|Add1~4_combout  & ((\inst3|Add3~1_cout ) # (GND)))
// \inst3|Add3~3  = CARRY((!\inst3|Add3~1_cout ) # (!\inst3|Add1~4_combout ))

	.dataa(gnd),
	.datab(\inst3|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add3~1_cout ),
	.combout(\inst3|Add3~2_combout ),
	.cout(\inst3|Add3~3 ));
// synopsys translate_off
defparam \inst3|Add3~2 .lut_mask = 16'h3C3F;
defparam \inst3|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N4
cycloneive_lcell_comb \inst3|Add3~4 (
// Equation(s):
// \inst3|Add3~4_combout  = (\inst3|Add1~6_combout  & (\inst3|Add3~3  $ (GND))) # (!\inst3|Add1~6_combout  & (!\inst3|Add3~3  & VCC))
// \inst3|Add3~5  = CARRY((\inst3|Add1~6_combout  & !\inst3|Add3~3 ))

	.dataa(\inst3|Add1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add3~3 ),
	.combout(\inst3|Add3~4_combout ),
	.cout(\inst3|Add3~5 ));
// synopsys translate_off
defparam \inst3|Add3~4 .lut_mask = 16'hA50A;
defparam \inst3|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N6
cycloneive_lcell_comb \inst3|Add3~6 (
// Equation(s):
// \inst3|Add3~6_combout  = (\inst3|Add1~8_combout  & (\inst3|Add3~5  & VCC)) # (!\inst3|Add1~8_combout  & (!\inst3|Add3~5 ))
// \inst3|Add3~7  = CARRY((!\inst3|Add1~8_combout  & !\inst3|Add3~5 ))

	.dataa(\inst3|Add1~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add3~5 ),
	.combout(\inst3|Add3~6_combout ),
	.cout(\inst3|Add3~7 ));
// synopsys translate_off
defparam \inst3|Add3~6 .lut_mask = 16'hA505;
defparam \inst3|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N8
cycloneive_lcell_comb \inst3|Add3~8 (
// Equation(s):
// \inst3|Add3~8_combout  = (\inst3|Add1~10_combout  & ((GND) # (!\inst3|Add3~7 ))) # (!\inst3|Add1~10_combout  & (\inst3|Add3~7  $ (GND)))
// \inst3|Add3~9  = CARRY((\inst3|Add1~10_combout ) # (!\inst3|Add3~7 ))

	.dataa(\inst3|Add1~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add3~7 ),
	.combout(\inst3|Add3~8_combout ),
	.cout(\inst3|Add3~9 ));
// synopsys translate_off
defparam \inst3|Add3~8 .lut_mask = 16'h5AAF;
defparam \inst3|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N10
cycloneive_lcell_comb \inst3|Add3~10 (
// Equation(s):
// \inst3|Add3~10_combout  = (\inst3|Add1~12_combout  & (\inst3|Add3~9  & VCC)) # (!\inst3|Add1~12_combout  & (!\inst3|Add3~9 ))
// \inst3|Add3~11  = CARRY((!\inst3|Add1~12_combout  & !\inst3|Add3~9 ))

	.dataa(\inst3|Add1~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add3~9 ),
	.combout(\inst3|Add3~10_combout ),
	.cout(\inst3|Add3~11 ));
// synopsys translate_off
defparam \inst3|Add3~10 .lut_mask = 16'hA505;
defparam \inst3|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N12
cycloneive_lcell_comb \inst3|Add3~12 (
// Equation(s):
// \inst3|Add3~12_combout  = (\inst3|Add1~14_combout  & (\inst3|Add3~11  $ (GND))) # (!\inst3|Add1~14_combout  & ((GND) # (!\inst3|Add3~11 )))
// \inst3|Add3~13  = CARRY((!\inst3|Add3~11 ) # (!\inst3|Add1~14_combout ))

	.dataa(\inst3|Add1~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add3~11 ),
	.combout(\inst3|Add3~12_combout ),
	.cout(\inst3|Add3~13 ));
// synopsys translate_off
defparam \inst3|Add3~12 .lut_mask = 16'hA55F;
defparam \inst3|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N14
cycloneive_lcell_comb \inst3|Add3~14 (
// Equation(s):
// \inst3|Add3~14_combout  = (\inst3|Add1~14_combout  & (!\inst3|Add3~13 )) # (!\inst3|Add1~14_combout  & (\inst3|Add3~13  & VCC))
// \inst3|Add3~15  = CARRY((\inst3|Add1~14_combout  & !\inst3|Add3~13 ))

	.dataa(\inst3|Add1~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add3~13 ),
	.combout(\inst3|Add3~14_combout ),
	.cout(\inst3|Add3~15 ));
// synopsys translate_off
defparam \inst3|Add3~14 .lut_mask = 16'h5A0A;
defparam \inst3|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N16
cycloneive_lcell_comb \inst3|Add3~16 (
// Equation(s):
// \inst3|Add3~16_combout  = \inst3|Add1~14_combout  $ (!\inst3|Add3~15 )

	.dataa(\inst3|Add1~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst3|Add3~15 ),
	.combout(\inst3|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add3~16 .lut_mask = 16'hA5A5;
defparam \inst3|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X71_Y28_N0
cycloneive_mac_mult \inst3|Mult1|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst3|Add3~16_combout ,\inst3|Add3~14_combout ,\inst3|Add3~12_combout ,\inst3|Add3~10_combout ,\inst3|Add3~8_combout ,\inst3|Add3~6_combout ,\inst3|Add3~4_combout ,\inst3|Add3~2_combout ,!\iGen|yrow [4],\iGen|yrow [3],\iGen|yrow [2],\iGen|yrow [1],\iGen|yrow [0],gnd,gnd,gnd,gnd,gnd}),
	.datab({\inst3|Add3~16_combout ,\inst3|Add3~14_combout ,\inst3|Add3~12_combout ,\inst3|Add3~10_combout ,\inst3|Add3~8_combout ,\inst3|Add3~6_combout ,\inst3|Add3~4_combout ,\inst3|Add3~2_combout ,!\iGen|yrow [4],\iGen|yrow [3],\iGen|yrow [2],\iGen|yrow [1],\iGen|yrow [0],gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst3|Mult1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \inst3|Mult1|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \inst3|Mult1|auto_generated|mac_mult1 .dataa_width = 18;
defparam \inst3|Mult1|auto_generated|mac_mult1 .datab_clock = "none";
defparam \inst3|Mult1|auto_generated|mac_mult1 .datab_width = 18;
defparam \inst3|Mult1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \inst3|Mult1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N30
cycloneive_lcell_comb \inst3|Add4~22 (
// Equation(s):
// \inst3|Add4~22_combout  = (\inst3|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\inst3|Mult1|auto_generated|mac_out2~DATAOUT13  & (\inst3|Add4~21  & VCC)) # (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT13  & (!\inst3|Add4~21 )))) # 
// (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\inst3|Mult1|auto_generated|mac_out2~DATAOUT13  & (!\inst3|Add4~21 )) # (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT13  & ((\inst3|Add4~21 ) # (GND)))))
// \inst3|Add4~23  = CARRY((\inst3|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT13  & !\inst3|Add4~21 )) # (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT13  & ((!\inst3|Add4~21 ) # 
// (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT13 ))))

	.dataa(\inst3|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datab(\inst3|Mult1|auto_generated|mac_out2~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~21 ),
	.combout(\inst3|Add4~22_combout ),
	.cout(\inst3|Add4~23 ));
// synopsys translate_off
defparam \inst3|Add4~22 .lut_mask = 16'h9617;
defparam \inst3|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N0
cycloneive_lcell_comb \inst3|Add4~24 (
// Equation(s):
// \inst3|Add4~24_combout  = ((\inst3|Mult1|auto_generated|mac_out2~DATAOUT14  $ (\inst3|Mult0|auto_generated|mac_out2~DATAOUT14  $ (!\inst3|Add4~23 )))) # (GND)
// \inst3|Add4~25  = CARRY((\inst3|Mult1|auto_generated|mac_out2~DATAOUT14  & ((\inst3|Mult0|auto_generated|mac_out2~DATAOUT14 ) # (!\inst3|Add4~23 ))) # (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT14  & (\inst3|Mult0|auto_generated|mac_out2~DATAOUT14  & 
// !\inst3|Add4~23 )))

	.dataa(\inst3|Mult1|auto_generated|mac_out2~DATAOUT14 ),
	.datab(\inst3|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~23 ),
	.combout(\inst3|Add4~24_combout ),
	.cout(\inst3|Add4~25 ));
// synopsys translate_off
defparam \inst3|Add4~24 .lut_mask = 16'h698E;
defparam \inst3|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N2
cycloneive_lcell_comb \inst3|Add4~26 (
// Equation(s):
// \inst3|Add4~26_combout  = (\inst3|Mult1|auto_generated|mac_out2~DATAOUT15  & ((\inst3|Mult0|auto_generated|mac_out2~DATAOUT15  & (\inst3|Add4~25  & VCC)) # (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\inst3|Add4~25 )))) # 
// (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT15  & ((\inst3|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\inst3|Add4~25 )) # (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\inst3|Add4~25 ) # (GND)))))
// \inst3|Add4~27  = CARRY((\inst3|Mult1|auto_generated|mac_out2~DATAOUT15  & (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT15  & !\inst3|Add4~25 )) # (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT15  & ((!\inst3|Add4~25 ) # 
// (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT15 ))))

	.dataa(\inst3|Mult1|auto_generated|mac_out2~DATAOUT15 ),
	.datab(\inst3|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~25 ),
	.combout(\inst3|Add4~26_combout ),
	.cout(\inst3|Add4~27 ));
// synopsys translate_off
defparam \inst3|Add4~26 .lut_mask = 16'h9617;
defparam \inst3|Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N4
cycloneive_lcell_comb \inst3|Add4~28 (
// Equation(s):
// \inst3|Add4~28_combout  = ((\inst3|Mult0|auto_generated|mac_out2~DATAOUT16  $ (\inst3|Mult1|auto_generated|mac_out2~DATAOUT16  $ (!\inst3|Add4~27 )))) # (GND)
// \inst3|Add4~29  = CARRY((\inst3|Mult0|auto_generated|mac_out2~DATAOUT16  & ((\inst3|Mult1|auto_generated|mac_out2~DATAOUT16 ) # (!\inst3|Add4~27 ))) # (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT16  & (\inst3|Mult1|auto_generated|mac_out2~DATAOUT16  & 
// !\inst3|Add4~27 )))

	.dataa(\inst3|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datab(\inst3|Mult1|auto_generated|mac_out2~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~27 ),
	.combout(\inst3|Add4~28_combout ),
	.cout(\inst3|Add4~29 ));
// synopsys translate_off
defparam \inst3|Add4~28 .lut_mask = 16'h698E;
defparam \inst3|Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N8
cycloneive_lcell_comb \inst3|Add4~32 (
// Equation(s):
// \inst3|Add4~32_combout  = ((\inst3|Mult1|auto_generated|mac_out2~DATAOUT18  $ (\inst3|Mult0|auto_generated|mac_out2~DATAOUT18  $ (!\inst3|Add4~31 )))) # (GND)
// \inst3|Add4~33  = CARRY((\inst3|Mult1|auto_generated|mac_out2~DATAOUT18  & ((\inst3|Mult0|auto_generated|mac_out2~DATAOUT18 ) # (!\inst3|Add4~31 ))) # (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT18  & (\inst3|Mult0|auto_generated|mac_out2~DATAOUT18  & 
// !\inst3|Add4~31 )))

	.dataa(\inst3|Mult1|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\inst3|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~31 ),
	.combout(\inst3|Add4~32_combout ),
	.cout(\inst3|Add4~33 ));
// synopsys translate_off
defparam \inst3|Add4~32 .lut_mask = 16'h698E;
defparam \inst3|Add4~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N10
cycloneive_lcell_comb \inst3|Add4~34 (
// Equation(s):
// \inst3|Add4~34_combout  = (\inst3|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\inst3|Mult0|auto_generated|mac_out2~DATAOUT19  & (\inst3|Add4~33  & VCC)) # (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\inst3|Add4~33 )))) # 
// (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\inst3|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\inst3|Add4~33 )) # (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\inst3|Add4~33 ) # (GND)))))
// \inst3|Add4~35  = CARRY((\inst3|Mult1|auto_generated|mac_out2~DATAOUT19  & (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT19  & !\inst3|Add4~33 )) # (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT19  & ((!\inst3|Add4~33 ) # 
// (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\inst3|Mult1|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\inst3|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~33 ),
	.combout(\inst3|Add4~34_combout ),
	.cout(\inst3|Add4~35 ));
// synopsys translate_off
defparam \inst3|Add4~34 .lut_mask = 16'h9617;
defparam \inst3|Add4~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N14
cycloneive_lcell_comb \inst3|Add4~38 (
// Equation(s):
// \inst3|Add4~38_combout  = (\inst3|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\inst3|Mult0|auto_generated|mac_out2~DATAOUT21  & (\inst3|Add4~37  & VCC)) # (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\inst3|Add4~37 )))) # 
// (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\inst3|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\inst3|Add4~37 )) # (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\inst3|Add4~37 ) # (GND)))))
// \inst3|Add4~39  = CARRY((\inst3|Mult1|auto_generated|mac_out2~DATAOUT21  & (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT21  & !\inst3|Add4~37 )) # (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT21  & ((!\inst3|Add4~37 ) # 
// (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\inst3|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\inst3|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~37 ),
	.combout(\inst3|Add4~38_combout ),
	.cout(\inst3|Add4~39 ));
// synopsys translate_off
defparam \inst3|Add4~38 .lut_mask = 16'h9617;
defparam \inst3|Add4~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N16
cycloneive_lcell_comb \inst3|Add4~40 (
// Equation(s):
// \inst3|Add4~40_combout  = ((\inst3|Mult1|auto_generated|mac_out2~DATAOUT22  $ (\inst3|Mult0|auto_generated|mac_out2~DATAOUT22  $ (!\inst3|Add4~39 )))) # (GND)
// \inst3|Add4~41  = CARRY((\inst3|Mult1|auto_generated|mac_out2~DATAOUT22  & ((\inst3|Mult0|auto_generated|mac_out2~DATAOUT22 ) # (!\inst3|Add4~39 ))) # (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT22  & (\inst3|Mult0|auto_generated|mac_out2~DATAOUT22  & 
// !\inst3|Add4~39 )))

	.dataa(\inst3|Mult1|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\inst3|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~39 ),
	.combout(\inst3|Add4~40_combout ),
	.cout(\inst3|Add4~41 ));
// synopsys translate_off
defparam \inst3|Add4~40 .lut_mask = 16'h698E;
defparam \inst3|Add4~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N18
cycloneive_lcell_comb \inst3|Add4~42 (
// Equation(s):
// \inst3|Add4~42_combout  = (\inst3|Mult1|auto_generated|mac_out2~DATAOUT23  & ((\inst3|Mult0|auto_generated|mac_out2~DATAOUT23  & (\inst3|Add4~41  & VCC)) # (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\inst3|Add4~41 )))) # 
// (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT23  & ((\inst3|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\inst3|Add4~41 )) # (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\inst3|Add4~41 ) # (GND)))))
// \inst3|Add4~43  = CARRY((\inst3|Mult1|auto_generated|mac_out2~DATAOUT23  & (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT23  & !\inst3|Add4~41 )) # (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT23  & ((!\inst3|Add4~41 ) # 
// (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\inst3|Mult1|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\inst3|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~41 ),
	.combout(\inst3|Add4~42_combout ),
	.cout(\inst3|Add4~43 ));
// synopsys translate_off
defparam \inst3|Add4~42 .lut_mask = 16'h9617;
defparam \inst3|Add4~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N20
cycloneive_lcell_comb \inst3|Add4~44 (
// Equation(s):
// \inst3|Add4~44_combout  = ((\inst3|Mult0|auto_generated|mac_out2~DATAOUT24  $ (\inst3|Mult1|auto_generated|mac_out2~DATAOUT24  $ (!\inst3|Add4~43 )))) # (GND)
// \inst3|Add4~45  = CARRY((\inst3|Mult0|auto_generated|mac_out2~DATAOUT24  & ((\inst3|Mult1|auto_generated|mac_out2~DATAOUT24 ) # (!\inst3|Add4~43 ))) # (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT24  & (\inst3|Mult1|auto_generated|mac_out2~DATAOUT24  & 
// !\inst3|Add4~43 )))

	.dataa(\inst3|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\inst3|Mult1|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~43 ),
	.combout(\inst3|Add4~44_combout ),
	.cout(\inst3|Add4~45 ));
// synopsys translate_off
defparam \inst3|Add4~44 .lut_mask = 16'h698E;
defparam \inst3|Add4~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N22
cycloneive_lcell_comb \inst3|Add4~46 (
// Equation(s):
// \inst3|Add4~46_combout  = (\inst3|Mult1|auto_generated|mac_out2~DATAOUT25  & ((\inst3|Mult0|auto_generated|mac_out2~DATAOUT25  & (\inst3|Add4~45  & VCC)) # (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\inst3|Add4~45 )))) # 
// (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT25  & ((\inst3|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\inst3|Add4~45 )) # (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\inst3|Add4~45 ) # (GND)))))
// \inst3|Add4~47  = CARRY((\inst3|Mult1|auto_generated|mac_out2~DATAOUT25  & (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT25  & !\inst3|Add4~45 )) # (!\inst3|Mult1|auto_generated|mac_out2~DATAOUT25  & ((!\inst3|Add4~45 ) # 
// (!\inst3|Mult0|auto_generated|mac_out2~DATAOUT25 ))))

	.dataa(\inst3|Mult1|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\inst3|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add4~45 ),
	.combout(\inst3|Add4~46_combout ),
	.cout(\inst3|Add4~47 ));
// synopsys translate_off
defparam \inst3|Add4~46 .lut_mask = 16'h9617;
defparam \inst3|Add4~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N24
cycloneive_lcell_comb \inst3|Add4~48 (
// Equation(s):
// \inst3|Add4~48_combout  = \inst3|Mult1|auto_generated|mac_out2~DATAOUT25  $ (\inst3|Mult0|auto_generated|mac_out2~DATAOUT25  $ (!\inst3|Add4~47 ))

	.dataa(\inst3|Mult1|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\inst3|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst3|Add4~47 ),
	.combout(\inst3|Add4~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add4~48 .lut_mask = 16'h6969;
defparam \inst3|Add4~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N16
cycloneive_lcell_comb \inst3|LessThan12~7 (
// Equation(s):
// \inst3|LessThan12~7_combout  = (\inst3|LessThan12~6_combout ) # ((\inst3|Add4~42_combout ) # ((\inst3|Add4~40_combout ) # (\inst3|Add4~38_combout )))

	.dataa(\inst3|LessThan12~6_combout ),
	.datab(\inst3|Add4~42_combout ),
	.datac(\inst3|Add4~40_combout ),
	.datad(\inst3|Add4~38_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan12~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan12~7 .lut_mask = 16'hFFFE;
defparam \inst3|LessThan12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N2
cycloneive_lcell_comb \inst3|LessThan12~8 (
// Equation(s):
// \inst3|LessThan12~8_combout  = (!\inst3|Add4~48_combout  & ((\inst3|Add4~46_combout ) # ((\inst3|Add4~44_combout ) # (\inst3|LessThan12~7_combout ))))

	.dataa(\inst3|Add4~46_combout ),
	.datab(\inst3|Add4~48_combout ),
	.datac(\inst3|Add4~44_combout ),
	.datad(\inst3|LessThan12~7_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan12~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan12~8 .lut_mask = 16'h3332;
defparam \inst3|LessThan12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N12
cycloneive_lcell_comb \iReg|LCD_G~2 (
// Equation(s):
// \iReg|LCD_G~2_combout  = (!\inst2|Equal0~0_combout  & \inst3|LessThan12~8_combout )

	.dataa(gnd),
	.datab(\inst2|Equal0~0_combout ),
	.datac(gnd),
	.datad(\inst3|LessThan12~8_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_G~2_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_G~2 .lut_mask = 16'h3300;
defparam \iReg|LCD_G~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N6
cycloneive_lcell_comb \inst|Add3~0 (
// Equation(s):
// \inst|Add3~0_combout  = (\iGen|yrow [1] & (\iGen|yrow [0] $ (VCC))) # (!\iGen|yrow [1] & (\iGen|yrow [0] & VCC))
// \inst|Add3~1  = CARRY((\iGen|yrow [1] & \iGen|yrow [0]))

	.dataa(\iGen|yrow [1]),
	.datab(\iGen|yrow [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add3~0_combout ),
	.cout(\inst|Add3~1 ));
// synopsys translate_off
defparam \inst|Add3~0 .lut_mask = 16'h6688;
defparam \inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N8
cycloneive_lcell_comb \inst|Add3~2 (
// Equation(s):
// \inst|Add3~2_combout  = (\iGen|yrow [1] & ((\iGen|yrow [2] & (\inst|Add3~1  & VCC)) # (!\iGen|yrow [2] & (!\inst|Add3~1 )))) # (!\iGen|yrow [1] & ((\iGen|yrow [2] & (!\inst|Add3~1 )) # (!\iGen|yrow [2] & ((\inst|Add3~1 ) # (GND)))))
// \inst|Add3~3  = CARRY((\iGen|yrow [1] & (!\iGen|yrow [2] & !\inst|Add3~1 )) # (!\iGen|yrow [1] & ((!\inst|Add3~1 ) # (!\iGen|yrow [2]))))

	.dataa(\iGen|yrow [1]),
	.datab(\iGen|yrow [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~1 ),
	.combout(\inst|Add3~2_combout ),
	.cout(\inst|Add3~3 ));
// synopsys translate_off
defparam \inst|Add3~2 .lut_mask = 16'h9617;
defparam \inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N10
cycloneive_lcell_comb \inst|Add3~4 (
// Equation(s):
// \inst|Add3~4_combout  = ((\iGen|yrow [2] $ (\iGen|yrow [3] $ (!\inst|Add3~3 )))) # (GND)
// \inst|Add3~5  = CARRY((\iGen|yrow [2] & ((\iGen|yrow [3]) # (!\inst|Add3~3 ))) # (!\iGen|yrow [2] & (\iGen|yrow [3] & !\inst|Add3~3 )))

	.dataa(\iGen|yrow [2]),
	.datab(\iGen|yrow [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~3 ),
	.combout(\inst|Add3~4_combout ),
	.cout(\inst|Add3~5 ));
// synopsys translate_off
defparam \inst|Add3~4 .lut_mask = 16'h698E;
defparam \inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N12
cycloneive_lcell_comb \inst|Add3~6 (
// Equation(s):
// \inst|Add3~6_combout  = (\iGen|yrow [4] & ((\iGen|yrow [3] & (\inst|Add3~5  & VCC)) # (!\iGen|yrow [3] & (!\inst|Add3~5 )))) # (!\iGen|yrow [4] & ((\iGen|yrow [3] & (!\inst|Add3~5 )) # (!\iGen|yrow [3] & ((\inst|Add3~5 ) # (GND)))))
// \inst|Add3~7  = CARRY((\iGen|yrow [4] & (!\iGen|yrow [3] & !\inst|Add3~5 )) # (!\iGen|yrow [4] & ((!\inst|Add3~5 ) # (!\iGen|yrow [3]))))

	.dataa(\iGen|yrow [4]),
	.datab(\iGen|yrow [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~5 ),
	.combout(\inst|Add3~6_combout ),
	.cout(\inst|Add3~7 ));
// synopsys translate_off
defparam \inst|Add3~6 .lut_mask = 16'h9617;
defparam \inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N14
cycloneive_lcell_comb \inst|Add3~8 (
// Equation(s):
// \inst|Add3~8_combout  = ((\iGen|yrow [5] $ (\iGen|yrow [4] $ (!\inst|Add3~7 )))) # (GND)
// \inst|Add3~9  = CARRY((\iGen|yrow [5] & ((\iGen|yrow [4]) # (!\inst|Add3~7 ))) # (!\iGen|yrow [5] & (\iGen|yrow [4] & !\inst|Add3~7 )))

	.dataa(\iGen|yrow [5]),
	.datab(\iGen|yrow [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~7 ),
	.combout(\inst|Add3~8_combout ),
	.cout(\inst|Add3~9 ));
// synopsys translate_off
defparam \inst|Add3~8 .lut_mask = 16'h698E;
defparam \inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N16
cycloneive_lcell_comb \inst|Add3~10 (
// Equation(s):
// \inst|Add3~10_combout  = (\iGen|yrow [5] & ((\iGen|yrow [6] & (\inst|Add3~9  & VCC)) # (!\iGen|yrow [6] & (!\inst|Add3~9 )))) # (!\iGen|yrow [5] & ((\iGen|yrow [6] & (!\inst|Add3~9 )) # (!\iGen|yrow [6] & ((\inst|Add3~9 ) # (GND)))))
// \inst|Add3~11  = CARRY((\iGen|yrow [5] & (!\iGen|yrow [6] & !\inst|Add3~9 )) # (!\iGen|yrow [5] & ((!\inst|Add3~9 ) # (!\iGen|yrow [6]))))

	.dataa(\iGen|yrow [5]),
	.datab(\iGen|yrow [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~9 ),
	.combout(\inst|Add3~10_combout ),
	.cout(\inst|Add3~11 ));
// synopsys translate_off
defparam \inst|Add3~10 .lut_mask = 16'h9617;
defparam \inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N18
cycloneive_lcell_comb \inst|Add3~12 (
// Equation(s):
// \inst|Add3~12_combout  = ((\iGen|yrow [7] $ (\iGen|yrow [6] $ (!\inst|Add3~11 )))) # (GND)
// \inst|Add3~13  = CARRY((\iGen|yrow [7] & ((\iGen|yrow [6]) # (!\inst|Add3~11 ))) # (!\iGen|yrow [7] & (\iGen|yrow [6] & !\inst|Add3~11 )))

	.dataa(\iGen|yrow [7]),
	.datab(\iGen|yrow [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~11 ),
	.combout(\inst|Add3~12_combout ),
	.cout(\inst|Add3~13 ));
// synopsys translate_off
defparam \inst|Add3~12 .lut_mask = 16'h698E;
defparam \inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N6
cycloneive_lcell_comb \inst|Add5~1 (
// Equation(s):
// \inst|Add5~1_cout  = CARRY((\inst|Add3~0_combout  & \iGen|yrow [0]))

	.dataa(\inst|Add3~0_combout ),
	.datab(\iGen|yrow [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|Add5~1_cout ));
// synopsys translate_off
defparam \inst|Add5~1 .lut_mask = 16'h0088;
defparam \inst|Add5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N8
cycloneive_lcell_comb \inst|Add5~2 (
// Equation(s):
// \inst|Add5~2_combout  = (\inst|Add3~2_combout  & (\inst|Add5~1_cout  & VCC)) # (!\inst|Add3~2_combout  & (!\inst|Add5~1_cout ))
// \inst|Add5~3  = CARRY((!\inst|Add3~2_combout  & !\inst|Add5~1_cout ))

	.dataa(gnd),
	.datab(\inst|Add3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add5~1_cout ),
	.combout(\inst|Add5~2_combout ),
	.cout(\inst|Add5~3 ));
// synopsys translate_off
defparam \inst|Add5~2 .lut_mask = 16'hC303;
defparam \inst|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N12
cycloneive_lcell_comb \inst|Add5~6 (
// Equation(s):
// \inst|Add5~6_combout  = (\inst|Add3~6_combout  & (\inst|Add5~5  & VCC)) # (!\inst|Add3~6_combout  & (!\inst|Add5~5 ))
// \inst|Add5~7  = CARRY((!\inst|Add3~6_combout  & !\inst|Add5~5 ))

	.dataa(gnd),
	.datab(\inst|Add3~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add5~5 ),
	.combout(\inst|Add5~6_combout ),
	.cout(\inst|Add5~7 ));
// synopsys translate_off
defparam \inst|Add5~6 .lut_mask = 16'hC303;
defparam \inst|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N16
cycloneive_lcell_comb \inst|Add5~10 (
// Equation(s):
// \inst|Add5~10_combout  = (\inst|Add3~10_combout  & (\inst|Add5~9  & VCC)) # (!\inst|Add3~10_combout  & (!\inst|Add5~9 ))
// \inst|Add5~11  = CARRY((!\inst|Add3~10_combout  & !\inst|Add5~9 ))

	.dataa(gnd),
	.datab(\inst|Add3~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add5~9 ),
	.combout(\inst|Add5~10_combout ),
	.cout(\inst|Add5~11 ));
// synopsys translate_off
defparam \inst|Add5~10 .lut_mask = 16'hC303;
defparam \inst|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N18
cycloneive_lcell_comb \inst|Add5~12 (
// Equation(s):
// \inst|Add5~12_combout  = (\inst|Add3~12_combout  & (\inst|Add5~11  $ (GND))) # (!\inst|Add3~12_combout  & (!\inst|Add5~11  & VCC))
// \inst|Add5~13  = CARRY((\inst|Add3~12_combout  & !\inst|Add5~11 ))

	.dataa(gnd),
	.datab(\inst|Add3~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add5~11 ),
	.combout(\inst|Add5~12_combout ),
	.cout(\inst|Add5~13 ));
// synopsys translate_off
defparam \inst|Add5~12 .lut_mask = 16'hC30C;
defparam \inst|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N20
cycloneive_lcell_comb \inst|Add5~14 (
// Equation(s):
// \inst|Add5~14_combout  = (\inst|Add3~14_combout  & (!\inst|Add5~13 )) # (!\inst|Add3~14_combout  & ((\inst|Add5~13 ) # (GND)))
// \inst|Add5~15  = CARRY((!\inst|Add5~13 ) # (!\inst|Add3~14_combout ))

	.dataa(\inst|Add3~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add5~13 ),
	.combout(\inst|Add5~14_combout ),
	.cout(\inst|Add5~15 ));
// synopsys translate_off
defparam \inst|Add5~14 .lut_mask = 16'h5A5F;
defparam \inst|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N14
cycloneive_lcell_comb \inst|Add6~6 (
// Equation(s):
// \inst|Add6~6_combout  = (\inst|Add5~8_combout  & ((\iGen|xcolumn [3] & (\inst|Add6~5  & VCC)) # (!\iGen|xcolumn [3] & (!\inst|Add6~5 )))) # (!\inst|Add5~8_combout  & ((\iGen|xcolumn [3] & (!\inst|Add6~5 )) # (!\iGen|xcolumn [3] & ((\inst|Add6~5 ) # 
// (GND)))))
// \inst|Add6~7  = CARRY((\inst|Add5~8_combout  & (!\iGen|xcolumn [3] & !\inst|Add6~5 )) # (!\inst|Add5~8_combout  & ((!\inst|Add6~5 ) # (!\iGen|xcolumn [3]))))

	.dataa(\inst|Add5~8_combout ),
	.datab(\iGen|xcolumn [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add6~5 ),
	.combout(\inst|Add6~6_combout ),
	.cout(\inst|Add6~7 ));
// synopsys translate_off
defparam \inst|Add6~6 .lut_mask = 16'h9617;
defparam \inst|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N16
cycloneive_lcell_comb \inst|Add6~8 (
// Equation(s):
// \inst|Add6~8_combout  = ((\iGen|xcolumn [4] $ (\inst|Add5~10_combout  $ (!\inst|Add6~7 )))) # (GND)
// \inst|Add6~9  = CARRY((\iGen|xcolumn [4] & ((\inst|Add5~10_combout ) # (!\inst|Add6~7 ))) # (!\iGen|xcolumn [4] & (\inst|Add5~10_combout  & !\inst|Add6~7 )))

	.dataa(\iGen|xcolumn [4]),
	.datab(\inst|Add5~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add6~7 ),
	.combout(\inst|Add6~8_combout ),
	.cout(\inst|Add6~9 ));
// synopsys translate_off
defparam \inst|Add6~8 .lut_mask = 16'h698E;
defparam \inst|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N18
cycloneive_lcell_comb \inst|Add6~10 (
// Equation(s):
// \inst|Add6~10_combout  = (\inst|Add5~12_combout  & ((\iGen|xcolumn [5] & (\inst|Add6~9  & VCC)) # (!\iGen|xcolumn [5] & (!\inst|Add6~9 )))) # (!\inst|Add5~12_combout  & ((\iGen|xcolumn [5] & (!\inst|Add6~9 )) # (!\iGen|xcolumn [5] & ((\inst|Add6~9 ) # 
// (GND)))))
// \inst|Add6~11  = CARRY((\inst|Add5~12_combout  & (!\iGen|xcolumn [5] & !\inst|Add6~9 )) # (!\inst|Add5~12_combout  & ((!\inst|Add6~9 ) # (!\iGen|xcolumn [5]))))

	.dataa(\inst|Add5~12_combout ),
	.datab(\iGen|xcolumn [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add6~9 ),
	.combout(\inst|Add6~10_combout ),
	.cout(\inst|Add6~11 ));
// synopsys translate_off
defparam \inst|Add6~10 .lut_mask = 16'h9617;
defparam \inst|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N22
cycloneive_lcell_comb \inst|Add6~14 (
// Equation(s):
// \inst|Add6~14_combout  = (\inst|Add5~16_combout  & ((\iGen|xcolumn [7] & (\inst|Add6~13  & VCC)) # (!\iGen|xcolumn [7] & (!\inst|Add6~13 )))) # (!\inst|Add5~16_combout  & ((\iGen|xcolumn [7] & (!\inst|Add6~13 )) # (!\iGen|xcolumn [7] & ((\inst|Add6~13 ) # 
// (GND)))))
// \inst|Add6~15  = CARRY((\inst|Add5~16_combout  & (!\iGen|xcolumn [7] & !\inst|Add6~13 )) # (!\inst|Add5~16_combout  & ((!\inst|Add6~13 ) # (!\iGen|xcolumn [7]))))

	.dataa(\inst|Add5~16_combout ),
	.datab(\iGen|xcolumn [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add6~13 ),
	.combout(\inst|Add6~14_combout ),
	.cout(\inst|Add6~15 ));
// synopsys translate_off
defparam \inst|Add6~14 .lut_mask = 16'h9617;
defparam \inst|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N24
cycloneive_lcell_comb \inst|Add6~16 (
// Equation(s):
// \inst|Add6~16_combout  = ((\inst|Add5~18_combout  $ (\iGen|xcolumn [8] $ (!\inst|Add6~15 )))) # (GND)
// \inst|Add6~17  = CARRY((\inst|Add5~18_combout  & ((\iGen|xcolumn [8]) # (!\inst|Add6~15 ))) # (!\inst|Add5~18_combout  & (\iGen|xcolumn [8] & !\inst|Add6~15 )))

	.dataa(\inst|Add5~18_combout ),
	.datab(\iGen|xcolumn [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add6~15 ),
	.combout(\inst|Add6~16_combout ),
	.cout(\inst|Add6~17 ));
// synopsys translate_off
defparam \inst|Add6~16 .lut_mask = 16'h698E;
defparam \inst|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N0
cycloneive_lcell_comb \inst|LessThan14~0 (
// Equation(s):
// \inst|LessThan14~0_combout  = (\inst|Add6~12_combout  & (\inst|Add6~8_combout  & (\inst|Add6~14_combout  & \inst|Add6~10_combout )))

	.dataa(\inst|Add6~12_combout ),
	.datab(\inst|Add6~8_combout ),
	.datac(\inst|Add6~14_combout ),
	.datad(\inst|Add6~10_combout ),
	.cin(gnd),
	.combout(\inst|LessThan14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan14~0 .lut_mask = 16'h8000;
defparam \inst|LessThan14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N4
cycloneive_lcell_comb \inst|LessThan14~3 (
// Equation(s):
// \inst|LessThan14~3_combout  = (\inst|Add6~16_combout  & (\inst|LessThan14~0_combout  & ((\inst|LessThan14~2_combout ) # (\inst|Add6~6_combout ))))

	.dataa(\inst|LessThan14~2_combout ),
	.datab(\inst|Add6~16_combout ),
	.datac(\inst|Add6~6_combout ),
	.datad(\inst|LessThan14~0_combout ),
	.cin(gnd),
	.combout(\inst|LessThan14~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan14~3 .lut_mask = 16'hC800;
defparam \inst|LessThan14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N26
cycloneive_lcell_comb \inst|Add6~18 (
// Equation(s):
// \inst|Add6~18_combout  = (\inst|Add5~20_combout  & ((\iGen|xcolumn [9] & (\inst|Add6~17  & VCC)) # (!\iGen|xcolumn [9] & (!\inst|Add6~17 )))) # (!\inst|Add5~20_combout  & ((\iGen|xcolumn [9] & (!\inst|Add6~17 )) # (!\iGen|xcolumn [9] & ((\inst|Add6~17 ) # 
// (GND)))))
// \inst|Add6~19  = CARRY((\inst|Add5~20_combout  & (!\iGen|xcolumn [9] & !\inst|Add6~17 )) # (!\inst|Add5~20_combout  & ((!\inst|Add6~17 ) # (!\iGen|xcolumn [9]))))

	.dataa(\inst|Add5~20_combout ),
	.datab(\iGen|xcolumn [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add6~17 ),
	.combout(\inst|Add6~18_combout ),
	.cout(\inst|Add6~19 ));
// synopsys translate_off
defparam \inst|Add6~18 .lut_mask = 16'h9617;
defparam \inst|Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N28
cycloneive_lcell_comb \inst|Add6~20 (
// Equation(s):
// \inst|Add6~20_combout  = !\inst|Add6~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|Add6~19 ),
	.combout(\inst|Add6~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add6~20 .lut_mask = 16'h0F0F;
defparam \inst|Add6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N6
cycloneive_lcell_comb \inst|LSPflag~3 (
// Equation(s):
// \inst|LSPflag~3_combout  = (!\inst|LSPflag~2_combout  & ((\inst|LessThan14~3_combout ) # ((\inst|Add6~18_combout ) # (\inst|Add6~20_combout ))))

	.dataa(\inst|LSPflag~2_combout ),
	.datab(\inst|LessThan14~3_combout ),
	.datac(\inst|Add6~18_combout ),
	.datad(\inst|Add6~20_combout ),
	.cin(gnd),
	.combout(\inst|LSPflag~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LSPflag~3 .lut_mask = 16'h5554;
defparam \inst|LSPflag~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N28
cycloneive_lcell_comb \inst|LessThan12~5 (
// Equation(s):
// \inst|LessThan12~5_combout  = (\inst|Add2~26_combout ) # ((\inst|Add2~32_combout ) # ((\inst|Add2~28_combout ) # (\inst|Add2~30_combout )))

	.dataa(\inst|Add2~26_combout ),
	.datab(\inst|Add2~32_combout ),
	.datac(\inst|Add2~28_combout ),
	.datad(\inst|Add2~30_combout ),
	.cin(gnd),
	.combout(\inst|LessThan12~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan12~5 .lut_mask = 16'hFFFE;
defparam \inst|LessThan12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N26
cycloneive_lcell_comb \inst|LessThan12~3 (
// Equation(s):
// \inst|LessThan12~3_combout  = (\inst|Add2~22_combout  & ((\inst|LessThan12~2_combout ) # ((\inst|Add2~20_combout ) # (\inst|Add2~18_combout ))))

	.dataa(\inst|LessThan12~2_combout ),
	.datab(\inst|Add2~20_combout ),
	.datac(\inst|Add2~18_combout ),
	.datad(\inst|Add2~22_combout ),
	.cin(gnd),
	.combout(\inst|LessThan12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan12~3 .lut_mask = 16'hFE00;
defparam \inst|LessThan12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N22
cycloneive_lcell_comb \inst|LessThan12~6 (
// Equation(s):
// \inst|LessThan12~6_combout  = (!\inst|Add2~40_combout  & ((\inst|LessThan12~4_combout ) # ((\inst|LessThan12~5_combout ) # (\inst|LessThan12~3_combout ))))

	.dataa(\inst|LessThan12~4_combout ),
	.datab(\inst|LessThan12~5_combout ),
	.datac(\inst|LessThan12~3_combout ),
	.datad(\inst|Add2~40_combout ),
	.cin(gnd),
	.combout(\inst|LessThan12~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan12~6 .lut_mask = 16'h00FE;
defparam \inst|LessThan12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N4
cycloneive_lcell_comb \inst2|VGA_B[7]~5 (
// Equation(s):
// \inst2|VGA_B[7]~5_combout  = (\inst2|Equal0~0_combout  & ((\inst|LessThan12~6_combout  & (\inst|RGB~3_combout )) # (!\inst|LessThan12~6_combout  & ((!\inst|LSPflag~3_combout )))))

	.dataa(\inst|RGB~3_combout ),
	.datab(\inst|LSPflag~3_combout ),
	.datac(\inst|LessThan12~6_combout ),
	.datad(\inst2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[7]~5 .lut_mask = 16'hA300;
defparam \inst2|VGA_B[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N26
cycloneive_lcell_comb \inst2|VGA_B[7]~6 (
// Equation(s):
// \inst2|VGA_B[7]~6_combout  = (\inst2|Equal1~0_combout  & (!\inst3|LessThan12~8_combout  & !\inst2|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\inst2|Equal1~0_combout ),
	.datac(\inst3|LessThan12~8_combout ),
	.datad(\inst2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[7]~6 .lut_mask = 16'h000C;
defparam \inst2|VGA_B[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N4
cycloneive_lcell_comb \inst3|Add0~4 (
// Equation(s):
// \inst3|Add0~4_combout  = \iGen|xcolumn [7] $ (((\iGen|xcolumn [5]) # (\iGen|xcolumn [6])))

	.dataa(\iGen|xcolumn [7]),
	.datab(\iGen|xcolumn [5]),
	.datac(gnd),
	.datad(\iGen|xcolumn [6]),
	.cin(gnd),
	.combout(\inst3|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~4 .lut_mask = 16'h5566;
defparam \inst3|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N6
cycloneive_lcell_comb \inst3|Add1~6 (
// Equation(s):
// \inst3|Add1~6_combout  = (\iGen|yrow [6] & (!\inst3|Add1~5 )) # (!\iGen|yrow [6] & ((\inst3|Add1~5 ) # (GND)))
// \inst3|Add1~7  = CARRY((!\inst3|Add1~5 ) # (!\iGen|yrow [6]))

	.dataa(\iGen|yrow [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~5 ),
	.combout(\inst3|Add1~6_combout ),
	.cout(\inst3|Add1~7 ));
// synopsys translate_off
defparam \inst3|Add1~6 .lut_mask = 16'h5A5F;
defparam \inst3|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N8
cycloneive_lcell_comb \inst3|Add1~8 (
// Equation(s):
// \inst3|Add1~8_combout  = (\iGen|yrow [7] & ((GND) # (!\inst3|Add1~7 ))) # (!\iGen|yrow [7] & (\inst3|Add1~7  $ (GND)))
// \inst3|Add1~9  = CARRY((\iGen|yrow [7]) # (!\inst3|Add1~7 ))

	.dataa(gnd),
	.datab(\iGen|yrow [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~7 ),
	.combout(\inst3|Add1~8_combout ),
	.cout(\inst3|Add1~9 ));
// synopsys translate_off
defparam \inst3|Add1~8 .lut_mask = 16'h3CCF;
defparam \inst3|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N8
cycloneive_lcell_comb \inst3|Add5~4 (
// Equation(s):
// \inst3|Add5~4_combout  = ((\iGen|yrow [2] $ (\inst3|Add1~0_combout  $ (!\inst3|Add5~3 )))) # (GND)
// \inst3|Add5~5  = CARRY((\iGen|yrow [2] & ((\inst3|Add1~0_combout ) # (!\inst3|Add5~3 ))) # (!\iGen|yrow [2] & (\inst3|Add1~0_combout  & !\inst3|Add5~3 )))

	.dataa(\iGen|yrow [2]),
	.datab(\inst3|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add5~3 ),
	.combout(\inst3|Add5~4_combout ),
	.cout(\inst3|Add5~5 ));
// synopsys translate_off
defparam \inst3|Add5~4 .lut_mask = 16'h698E;
defparam \inst3|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N10
cycloneive_lcell_comb \inst3|Add5~6 (
// Equation(s):
// \inst3|Add5~6_combout  = (\inst3|Add1~2_combout  & ((\inst3|Add1~0_combout  & (\inst3|Add5~5  & VCC)) # (!\inst3|Add1~0_combout  & (!\inst3|Add5~5 )))) # (!\inst3|Add1~2_combout  & ((\inst3|Add1~0_combout  & (!\inst3|Add5~5 )) # (!\inst3|Add1~0_combout  & 
// ((\inst3|Add5~5 ) # (GND)))))
// \inst3|Add5~7  = CARRY((\inst3|Add1~2_combout  & (!\inst3|Add1~0_combout  & !\inst3|Add5~5 )) # (!\inst3|Add1~2_combout  & ((!\inst3|Add5~5 ) # (!\inst3|Add1~0_combout ))))

	.dataa(\inst3|Add1~2_combout ),
	.datab(\inst3|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add5~5 ),
	.combout(\inst3|Add5~6_combout ),
	.cout(\inst3|Add5~7 ));
// synopsys translate_off
defparam \inst3|Add5~6 .lut_mask = 16'h9617;
defparam \inst3|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N12
cycloneive_lcell_comb \inst3|Add5~8 (
// Equation(s):
// \inst3|Add5~8_combout  = ((\inst3|Add1~2_combout  $ (\inst3|Add1~4_combout  $ (!\inst3|Add5~7 )))) # (GND)
// \inst3|Add5~9  = CARRY((\inst3|Add1~2_combout  & ((\inst3|Add1~4_combout ) # (!\inst3|Add5~7 ))) # (!\inst3|Add1~2_combout  & (\inst3|Add1~4_combout  & !\inst3|Add5~7 )))

	.dataa(\inst3|Add1~2_combout ),
	.datab(\inst3|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add5~7 ),
	.combout(\inst3|Add5~8_combout ),
	.cout(\inst3|Add5~9 ));
// synopsys translate_off
defparam \inst3|Add5~8 .lut_mask = 16'h698E;
defparam \inst3|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N14
cycloneive_lcell_comb \inst3|Add5~10 (
// Equation(s):
// \inst3|Add5~10_combout  = (\inst3|Add1~4_combout  & ((\inst3|Add1~6_combout  & (\inst3|Add5~9  & VCC)) # (!\inst3|Add1~6_combout  & (!\inst3|Add5~9 )))) # (!\inst3|Add1~4_combout  & ((\inst3|Add1~6_combout  & (!\inst3|Add5~9 )) # (!\inst3|Add1~6_combout  
// & ((\inst3|Add5~9 ) # (GND)))))
// \inst3|Add5~11  = CARRY((\inst3|Add1~4_combout  & (!\inst3|Add1~6_combout  & !\inst3|Add5~9 )) # (!\inst3|Add1~4_combout  & ((!\inst3|Add5~9 ) # (!\inst3|Add1~6_combout ))))

	.dataa(\inst3|Add1~4_combout ),
	.datab(\inst3|Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add5~9 ),
	.combout(\inst3|Add5~10_combout ),
	.cout(\inst3|Add5~11 ));
// synopsys translate_off
defparam \inst3|Add5~10 .lut_mask = 16'h9617;
defparam \inst3|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N16
cycloneive_lcell_comb \inst3|Add5~12 (
// Equation(s):
// \inst3|Add5~12_combout  = ((\inst3|Add1~6_combout  $ (\inst3|Add1~8_combout  $ (!\inst3|Add5~11 )))) # (GND)
// \inst3|Add5~13  = CARRY((\inst3|Add1~6_combout  & ((\inst3|Add1~8_combout ) # (!\inst3|Add5~11 ))) # (!\inst3|Add1~6_combout  & (\inst3|Add1~8_combout  & !\inst3|Add5~11 )))

	.dataa(\inst3|Add1~6_combout ),
	.datab(\inst3|Add1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add5~11 ),
	.combout(\inst3|Add5~12_combout ),
	.cout(\inst3|Add5~13 ));
// synopsys translate_off
defparam \inst3|Add5~12 .lut_mask = 16'h698E;
defparam \inst3|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N18
cycloneive_lcell_comb \inst3|Add5~14 (
// Equation(s):
// \inst3|Add5~14_combout  = (\inst3|Add1~10_combout  & ((\inst3|Add1~8_combout  & (\inst3|Add5~13  & VCC)) # (!\inst3|Add1~8_combout  & (!\inst3|Add5~13 )))) # (!\inst3|Add1~10_combout  & ((\inst3|Add1~8_combout  & (!\inst3|Add5~13 )) # 
// (!\inst3|Add1~8_combout  & ((\inst3|Add5~13 ) # (GND)))))
// \inst3|Add5~15  = CARRY((\inst3|Add1~10_combout  & (!\inst3|Add1~8_combout  & !\inst3|Add5~13 )) # (!\inst3|Add1~10_combout  & ((!\inst3|Add5~13 ) # (!\inst3|Add1~8_combout ))))

	.dataa(\inst3|Add1~10_combout ),
	.datab(\inst3|Add1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add5~13 ),
	.combout(\inst3|Add5~14_combout ),
	.cout(\inst3|Add5~15 ));
// synopsys translate_off
defparam \inst3|Add5~14 .lut_mask = 16'h9617;
defparam \inst3|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N0
cycloneive_lcell_comb \inst3|Add7~1 (
// Equation(s):
// \inst3|Add7~1_cout  = CARRY(\inst3|Add5~0_combout )

	.dataa(\inst3|Add5~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst3|Add7~1_cout ));
// synopsys translate_off
defparam \inst3|Add7~1 .lut_mask = 16'h00AA;
defparam \inst3|Add7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N2
cycloneive_lcell_comb \inst3|Add7~2 (
// Equation(s):
// \inst3|Add7~2_combout  = (\inst3|Add5~2_combout  & (\inst3|Add7~1_cout  & VCC)) # (!\inst3|Add5~2_combout  & (!\inst3|Add7~1_cout ))
// \inst3|Add7~3  = CARRY((!\inst3|Add5~2_combout  & !\inst3|Add7~1_cout ))

	.dataa(\inst3|Add5~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add7~1_cout ),
	.combout(\inst3|Add7~2_combout ),
	.cout(\inst3|Add7~3 ));
// synopsys translate_off
defparam \inst3|Add7~2 .lut_mask = 16'hA505;
defparam \inst3|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N6
cycloneive_lcell_comb \inst3|Add7~6 (
// Equation(s):
// \inst3|Add7~6_combout  = (\inst3|Add5~6_combout  & (\inst3|Add7~5  & VCC)) # (!\inst3|Add5~6_combout  & (!\inst3|Add7~5 ))
// \inst3|Add7~7  = CARRY((!\inst3|Add5~6_combout  & !\inst3|Add7~5 ))

	.dataa(gnd),
	.datab(\inst3|Add5~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add7~5 ),
	.combout(\inst3|Add7~6_combout ),
	.cout(\inst3|Add7~7 ));
// synopsys translate_off
defparam \inst3|Add7~6 .lut_mask = 16'hC303;
defparam \inst3|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N10
cycloneive_lcell_comb \inst3|Add7~10 (
// Equation(s):
// \inst3|Add7~10_combout  = (\inst3|Add5~10_combout  & (!\inst3|Add7~9 )) # (!\inst3|Add5~10_combout  & ((\inst3|Add7~9 ) # (GND)))
// \inst3|Add7~11  = CARRY((!\inst3|Add7~9 ) # (!\inst3|Add5~10_combout ))

	.dataa(gnd),
	.datab(\inst3|Add5~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add7~9 ),
	.combout(\inst3|Add7~10_combout ),
	.cout(\inst3|Add7~11 ));
// synopsys translate_off
defparam \inst3|Add7~10 .lut_mask = 16'h3C3F;
defparam \inst3|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N14
cycloneive_lcell_comb \inst3|Add7~14 (
// Equation(s):
// \inst3|Add7~14_combout  = (\inst3|Add5~14_combout  & (!\inst3|Add7~13 )) # (!\inst3|Add5~14_combout  & ((\inst3|Add7~13 ) # (GND)))
// \inst3|Add7~15  = CARRY((!\inst3|Add7~13 ) # (!\inst3|Add5~14_combout ))

	.dataa(gnd),
	.datab(\inst3|Add5~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add7~13 ),
	.combout(\inst3|Add7~14_combout ),
	.cout(\inst3|Add7~15 ));
// synopsys translate_off
defparam \inst3|Add7~14 .lut_mask = 16'h3C3F;
defparam \inst3|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N4
cycloneive_lcell_comb \inst3|Add8~1 (
// Equation(s):
// \inst3|Add8~1_cout  = CARRY((\iGen|xcolumn [0] & \inst3|Add7~2_combout ))

	.dataa(\iGen|xcolumn [0]),
	.datab(\inst3|Add7~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst3|Add8~1_cout ));
// synopsys translate_off
defparam \inst3|Add8~1 .lut_mask = 16'h0088;
defparam \inst3|Add8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N14
cycloneive_lcell_comb \inst3|Add8~10 (
// Equation(s):
// \inst3|Add8~10_combout  = (\inst3|Add7~12_combout  & ((\iGen|xcolumn [5] & (!\inst3|Add8~9 )) # (!\iGen|xcolumn [5] & (\inst3|Add8~9  & VCC)))) # (!\inst3|Add7~12_combout  & ((\iGen|xcolumn [5] & ((\inst3|Add8~9 ) # (GND))) # (!\iGen|xcolumn [5] & 
// (!\inst3|Add8~9 ))))
// \inst3|Add8~11  = CARRY((\inst3|Add7~12_combout  & (\iGen|xcolumn [5] & !\inst3|Add8~9 )) # (!\inst3|Add7~12_combout  & ((\iGen|xcolumn [5]) # (!\inst3|Add8~9 ))))

	.dataa(\inst3|Add7~12_combout ),
	.datab(\iGen|xcolumn [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add8~9 ),
	.combout(\inst3|Add8~10_combout ),
	.cout(\inst3|Add8~11 ));
// synopsys translate_off
defparam \inst3|Add8~10 .lut_mask = 16'h694D;
defparam \inst3|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N16
cycloneive_lcell_comb \inst3|Add8~12 (
// Equation(s):
// \inst3|Add8~12_combout  = ((\inst3|Add0~5_combout  $ (\inst3|Add7~14_combout  $ (\inst3|Add8~11 )))) # (GND)
// \inst3|Add8~13  = CARRY((\inst3|Add0~5_combout  & (\inst3|Add7~14_combout  & !\inst3|Add8~11 )) # (!\inst3|Add0~5_combout  & ((\inst3|Add7~14_combout ) # (!\inst3|Add8~11 ))))

	.dataa(\inst3|Add0~5_combout ),
	.datab(\inst3|Add7~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add8~11 ),
	.combout(\inst3|Add8~12_combout ),
	.cout(\inst3|Add8~13 ));
// synopsys translate_off
defparam \inst3|Add8~12 .lut_mask = 16'h964D;
defparam \inst3|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N18
cycloneive_lcell_comb \inst3|Add8~14 (
// Equation(s):
// \inst3|Add8~14_combout  = (\inst3|Add7~16_combout  & ((\inst3|Add0~4_combout  & (\inst3|Add8~13  & VCC)) # (!\inst3|Add0~4_combout  & (!\inst3|Add8~13 )))) # (!\inst3|Add7~16_combout  & ((\inst3|Add0~4_combout  & (!\inst3|Add8~13 )) # 
// (!\inst3|Add0~4_combout  & ((\inst3|Add8~13 ) # (GND)))))
// \inst3|Add8~15  = CARRY((\inst3|Add7~16_combout  & (!\inst3|Add0~4_combout  & !\inst3|Add8~13 )) # (!\inst3|Add7~16_combout  & ((!\inst3|Add8~13 ) # (!\inst3|Add0~4_combout ))))

	.dataa(\inst3|Add7~16_combout ),
	.datab(\inst3|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add8~13 ),
	.combout(\inst3|Add8~14_combout ),
	.cout(\inst3|Add8~15 ));
// synopsys translate_off
defparam \inst3|Add8~14 .lut_mask = 16'h9617;
defparam \inst3|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N0
cycloneive_lcell_comb \inst3|LessThan14~2 (
// Equation(s):
// \inst3|LessThan14~2_combout  = (\inst3|Add8~14_combout  & (\inst3|Add8~10_combout  & \inst3|Add8~12_combout ))

	.dataa(gnd),
	.datab(\inst3|Add8~14_combout ),
	.datac(\inst3|Add8~10_combout ),
	.datad(\inst3|Add8~12_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan14~2 .lut_mask = 16'hC000;
defparam \inst3|LessThan14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N16
cycloneive_lcell_comb \inst3|Add0~0 (
// Equation(s):
// \inst3|Add0~0_combout  = (\iGen|xcolumn [7] & ((\iGen|xcolumn [5]) # (\iGen|xcolumn [6])))

	.dataa(\iGen|xcolumn [7]),
	.datab(\iGen|xcolumn [5]),
	.datac(gnd),
	.datad(\iGen|xcolumn [6]),
	.cin(gnd),
	.combout(\inst3|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~0 .lut_mask = 16'hAA88;
defparam \inst3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N26
cycloneive_lcell_comb \inst3|Add0~1 (
// Equation(s):
// \inst3|Add0~1_combout  = (\iGen|xcolumn [8]) # ((\iGen|xcolumn [9]) # (\inst3|Add0~0_combout ))

	.dataa(gnd),
	.datab(\iGen|xcolumn [8]),
	.datac(\iGen|xcolumn [9]),
	.datad(\inst3|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst3|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~1 .lut_mask = 16'hFFFC;
defparam \inst3|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N8
cycloneive_lcell_comb \inst3|Add0~2 (
// Equation(s):
// \inst3|Add0~2_combout  = \iGen|xcolumn [9] $ (((\iGen|xcolumn [8]) # (\inst3|Add0~0_combout )))

	.dataa(gnd),
	.datab(\iGen|xcolumn [8]),
	.datac(\iGen|xcolumn [9]),
	.datad(\inst3|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst3|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~2 .lut_mask = 16'h0F3C;
defparam \inst3|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N10
cycloneive_lcell_comb \inst3|Add1~10 (
// Equation(s):
// \inst3|Add1~10_combout  = (\iGen|yrow [8] & (\inst3|Add1~9  & VCC)) # (!\iGen|yrow [8] & (!\inst3|Add1~9 ))
// \inst3|Add1~11  = CARRY((!\iGen|yrow [8] & !\inst3|Add1~9 ))

	.dataa(gnd),
	.datab(\iGen|yrow [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~9 ),
	.combout(\inst3|Add1~10_combout ),
	.cout(\inst3|Add1~11 ));
// synopsys translate_off
defparam \inst3|Add1~10 .lut_mask = 16'hC303;
defparam \inst3|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N12
cycloneive_lcell_comb \inst3|Add1~12 (
// Equation(s):
// \inst3|Add1~12_combout  = (\iGen|yrow [9] & ((GND) # (!\inst3|Add1~11 ))) # (!\iGen|yrow [9] & (\inst3|Add1~11  $ (GND)))
// \inst3|Add1~13  = CARRY((\iGen|yrow [9]) # (!\inst3|Add1~11 ))

	.dataa(gnd),
	.datab(\iGen|yrow [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~11 ),
	.combout(\inst3|Add1~12_combout ),
	.cout(\inst3|Add1~13 ));
// synopsys translate_off
defparam \inst3|Add1~12 .lut_mask = 16'h3CCF;
defparam \inst3|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N14
cycloneive_lcell_comb \inst3|Add1~14 (
// Equation(s):
// \inst3|Add1~14_combout  = \inst3|Add1~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst3|Add1~13 ),
	.combout(\inst3|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add1~14 .lut_mask = 16'hF0F0;
defparam \inst3|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N20
cycloneive_lcell_comb \inst3|Add5~16 (
// Equation(s):
// \inst3|Add5~16_combout  = ((\inst3|Add1~12_combout  $ (\inst3|Add1~10_combout  $ (!\inst3|Add5~15 )))) # (GND)
// \inst3|Add5~17  = CARRY((\inst3|Add1~12_combout  & ((\inst3|Add1~10_combout ) # (!\inst3|Add5~15 ))) # (!\inst3|Add1~12_combout  & (\inst3|Add1~10_combout  & !\inst3|Add5~15 )))

	.dataa(\inst3|Add1~12_combout ),
	.datab(\inst3|Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add5~15 ),
	.combout(\inst3|Add5~16_combout ),
	.cout(\inst3|Add5~17 ));
// synopsys translate_off
defparam \inst3|Add5~16 .lut_mask = 16'h698E;
defparam \inst3|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N22
cycloneive_lcell_comb \inst3|Add5~18 (
// Equation(s):
// \inst3|Add5~18_combout  = (\inst3|Add1~12_combout  & ((\inst3|Add1~14_combout  & (!\inst3|Add5~17 )) # (!\inst3|Add1~14_combout  & (\inst3|Add5~17  & VCC)))) # (!\inst3|Add1~12_combout  & ((\inst3|Add1~14_combout  & ((\inst3|Add5~17 ) # (GND))) # 
// (!\inst3|Add1~14_combout  & (!\inst3|Add5~17 ))))
// \inst3|Add5~19  = CARRY((\inst3|Add1~12_combout  & (\inst3|Add1~14_combout  & !\inst3|Add5~17 )) # (!\inst3|Add1~12_combout  & ((\inst3|Add1~14_combout ) # (!\inst3|Add5~17 ))))

	.dataa(\inst3|Add1~12_combout ),
	.datab(\inst3|Add1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add5~17 ),
	.combout(\inst3|Add5~18_combout ),
	.cout(\inst3|Add5~19 ));
// synopsys translate_off
defparam \inst3|Add5~18 .lut_mask = 16'h694D;
defparam \inst3|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N18
cycloneive_lcell_comb \inst3|Add7~18 (
// Equation(s):
// \inst3|Add7~18_combout  = (\inst3|Add5~18_combout  & (!\inst3|Add7~17 )) # (!\inst3|Add5~18_combout  & ((\inst3|Add7~17 ) # (GND)))
// \inst3|Add7~19  = CARRY((!\inst3|Add7~17 ) # (!\inst3|Add5~18_combout ))

	.dataa(gnd),
	.datab(\inst3|Add5~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add7~17 ),
	.combout(\inst3|Add7~18_combout ),
	.cout(\inst3|Add7~19 ));
// synopsys translate_off
defparam \inst3|Add7~18 .lut_mask = 16'h3C3F;
defparam \inst3|Add7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N20
cycloneive_lcell_comb \inst3|Add8~16 (
// Equation(s):
// \inst3|Add8~16_combout  = ((\inst3|Add0~3_combout  $ (\inst3|Add7~18_combout  $ (\inst3|Add8~15 )))) # (GND)
// \inst3|Add8~17  = CARRY((\inst3|Add0~3_combout  & (\inst3|Add7~18_combout  & !\inst3|Add8~15 )) # (!\inst3|Add0~3_combout  & ((\inst3|Add7~18_combout ) # (!\inst3|Add8~15 ))))

	.dataa(\inst3|Add0~3_combout ),
	.datab(\inst3|Add7~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add8~15 ),
	.combout(\inst3|Add8~16_combout ),
	.cout(\inst3|Add8~17 ));
// synopsys translate_off
defparam \inst3|Add8~16 .lut_mask = 16'h964D;
defparam \inst3|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N22
cycloneive_lcell_comb \inst3|Add8~18 (
// Equation(s):
// \inst3|Add8~18_combout  = (\inst3|Add7~20_combout  & ((\inst3|Add0~2_combout  & (!\inst3|Add8~17 )) # (!\inst3|Add0~2_combout  & (\inst3|Add8~17  & VCC)))) # (!\inst3|Add7~20_combout  & ((\inst3|Add0~2_combout  & ((\inst3|Add8~17 ) # (GND))) # 
// (!\inst3|Add0~2_combout  & (!\inst3|Add8~17 ))))
// \inst3|Add8~19  = CARRY((\inst3|Add7~20_combout  & (\inst3|Add0~2_combout  & !\inst3|Add8~17 )) # (!\inst3|Add7~20_combout  & ((\inst3|Add0~2_combout ) # (!\inst3|Add8~17 ))))

	.dataa(\inst3|Add7~20_combout ),
	.datab(\inst3|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add8~17 ),
	.combout(\inst3|Add8~18_combout ),
	.cout(\inst3|Add8~19 ));
// synopsys translate_off
defparam \inst3|Add8~18 .lut_mask = 16'h694D;
defparam \inst3|Add8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N24
cycloneive_lcell_comb \inst3|Add8~20 (
// Equation(s):
// \inst3|Add8~20_combout  = ((\inst3|Add7~22_combout  $ (\inst3|Add0~1_combout  $ (\inst3|Add8~19 )))) # (GND)
// \inst3|Add8~21  = CARRY((\inst3|Add7~22_combout  & ((!\inst3|Add8~19 ) # (!\inst3|Add0~1_combout ))) # (!\inst3|Add7~22_combout  & (!\inst3|Add0~1_combout  & !\inst3|Add8~19 )))

	.dataa(\inst3|Add7~22_combout ),
	.datab(\inst3|Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add8~19 ),
	.combout(\inst3|Add8~20_combout ),
	.cout(\inst3|Add8~21 ));
// synopsys translate_off
defparam \inst3|Add8~20 .lut_mask = 16'h962B;
defparam \inst3|Add8~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N0
cycloneive_lcell_comb \inst3|LessThan14~0 (
// Equation(s):
// \inst3|LessThan14~0_combout  = (\inst3|Add8~22_combout ) # ((\inst3|Add8~20_combout ) # ((\inst3|Add8~18_combout ) # (\inst3|Add8~16_combout )))

	.dataa(\inst3|Add8~22_combout ),
	.datab(\inst3|Add8~20_combout ),
	.datac(\inst3|Add8~18_combout ),
	.datad(\inst3|Add8~16_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan14~0 .lut_mask = 16'hFFFE;
defparam \inst3|LessThan14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N28
cycloneive_lcell_comb \inst3|Add8~24 (
// Equation(s):
// \inst3|Add8~24_combout  = ((\inst3|Add7~26_combout  $ (\inst3|Add0~1_combout  $ (\inst3|Add8~23 )))) # (GND)
// \inst3|Add8~25  = CARRY((\inst3|Add7~26_combout  & ((!\inst3|Add8~23 ) # (!\inst3|Add0~1_combout ))) # (!\inst3|Add7~26_combout  & (!\inst3|Add0~1_combout  & !\inst3|Add8~23 )))

	.dataa(\inst3|Add7~26_combout ),
	.datab(\inst3|Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add8~23 ),
	.combout(\inst3|Add8~24_combout ),
	.cout(\inst3|Add8~25 ));
// synopsys translate_off
defparam \inst3|Add8~24 .lut_mask = 16'h962B;
defparam \inst3|Add8~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N2
cycloneive_lcell_comb \inst3|LessThan14~3 (
// Equation(s):
// \inst3|LessThan14~3_combout  = (\inst3|LessThan14~0_combout ) # ((\inst3|Add8~24_combout ) # ((\inst3|LessThan14~1_combout  & \inst3|LessThan14~2_combout )))

	.dataa(\inst3|LessThan14~1_combout ),
	.datab(\inst3|LessThan14~2_combout ),
	.datac(\inst3|LessThan14~0_combout ),
	.datad(\inst3|Add8~24_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan14~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan14~3 .lut_mask = 16'hFFF8;
defparam \inst3|LessThan14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N26
cycloneive_lcell_comb \inst3|Add5~22 (
// Equation(s):
// \inst3|Add5~22_combout  = \inst3|Add5~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst3|Add5~21 ),
	.combout(\inst3|Add5~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add5~22 .lut_mask = 16'hF0F0;
defparam \inst3|Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N26
cycloneive_lcell_comb \inst3|Add7~26 (
// Equation(s):
// \inst3|Add7~26_combout  = \inst3|Add1~14_combout  $ (!\inst3|Add7~25 )

	.dataa(gnd),
	.datab(\inst3|Add1~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst3|Add7~25 ),
	.combout(\inst3|Add7~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add7~26 .lut_mask = 16'hC3C3;
defparam \inst3|Add7~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N30
cycloneive_lcell_comb \inst3|Add8~26 (
// Equation(s):
// \inst3|Add8~26_combout  = \inst3|Add7~26_combout  $ (\inst3|Add8~25  $ (!\inst3|Add0~1_combout ))

	.dataa(gnd),
	.datab(\inst3|Add7~26_combout ),
	.datac(gnd),
	.datad(\inst3|Add0~1_combout ),
	.cin(\inst3|Add8~25 ),
	.combout(\inst3|Add8~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add8~26 .lut_mask = 16'h3CC3;
defparam \inst3|Add8~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N30
cycloneive_lcell_comb \inst3|Add0~5 (
// Equation(s):
// \inst3|Add0~5_combout  = \iGen|xcolumn [5] $ (\iGen|xcolumn [6])

	.dataa(gnd),
	.datab(\iGen|xcolumn [5]),
	.datac(gnd),
	.datad(\iGen|xcolumn [6]),
	.cin(gnd),
	.combout(\inst3|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~5 .lut_mask = 16'h33CC;
defparam \inst3|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N16
cycloneive_lcell_comb \inst3|Add6~16 (
// Equation(s):
// \inst3|Add6~16_combout  = ((\inst3|Add0~3_combout  $ (\inst3|Add5~18_combout  $ (\inst3|Add6~15 )))) # (GND)
// \inst3|Add6~17  = CARRY((\inst3|Add0~3_combout  & (\inst3|Add5~18_combout  & !\inst3|Add6~15 )) # (!\inst3|Add0~3_combout  & ((\inst3|Add5~18_combout ) # (!\inst3|Add6~15 ))))

	.dataa(\inst3|Add0~3_combout ),
	.datab(\inst3|Add5~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add6~15 ),
	.combout(\inst3|Add6~16_combout ),
	.cout(\inst3|Add6~17 ));
// synopsys translate_off
defparam \inst3|Add6~16 .lut_mask = 16'h964D;
defparam \inst3|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N18
cycloneive_lcell_comb \inst3|Add6~18 (
// Equation(s):
// \inst3|Add6~18_combout  = (\inst3|Add5~20_combout  & ((\inst3|Add0~2_combout  & (!\inst3|Add6~17 )) # (!\inst3|Add0~2_combout  & (\inst3|Add6~17  & VCC)))) # (!\inst3|Add5~20_combout  & ((\inst3|Add0~2_combout  & ((\inst3|Add6~17 ) # (GND))) # 
// (!\inst3|Add0~2_combout  & (!\inst3|Add6~17 ))))
// \inst3|Add6~19  = CARRY((\inst3|Add5~20_combout  & (\inst3|Add0~2_combout  & !\inst3|Add6~17 )) # (!\inst3|Add5~20_combout  & ((\inst3|Add0~2_combout ) # (!\inst3|Add6~17 ))))

	.dataa(\inst3|Add5~20_combout ),
	.datab(\inst3|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add6~17 ),
	.combout(\inst3|Add6~18_combout ),
	.cout(\inst3|Add6~19 ));
// synopsys translate_off
defparam \inst3|Add6~18 .lut_mask = 16'h694D;
defparam \inst3|Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N20
cycloneive_lcell_comb \inst3|Add6~20 (
// Equation(s):
// \inst3|Add6~20_combout  = ((\inst3|Add0~1_combout  $ (\inst3|Add5~22_combout  $ (\inst3|Add6~19 )))) # (GND)
// \inst3|Add6~21  = CARRY((\inst3|Add0~1_combout  & (\inst3|Add5~22_combout  & !\inst3|Add6~19 )) # (!\inst3|Add0~1_combout  & ((\inst3|Add5~22_combout ) # (!\inst3|Add6~19 ))))

	.dataa(\inst3|Add0~1_combout ),
	.datab(\inst3|Add5~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add6~19 ),
	.combout(\inst3|Add6~20_combout ),
	.cout(\inst3|Add6~21 ));
// synopsys translate_off
defparam \inst3|Add6~20 .lut_mask = 16'h964D;
defparam \inst3|Add6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N22
cycloneive_lcell_comb \inst3|Add6~22 (
// Equation(s):
// \inst3|Add6~22_combout  = (\inst3|Add0~1_combout  & ((\inst3|Add1~14_combout  & ((\inst3|Add6~21 ) # (GND))) # (!\inst3|Add1~14_combout  & (!\inst3|Add6~21 )))) # (!\inst3|Add0~1_combout  & ((\inst3|Add1~14_combout  & (!\inst3|Add6~21 )) # 
// (!\inst3|Add1~14_combout  & (\inst3|Add6~21  & VCC))))
// \inst3|Add6~23  = CARRY((\inst3|Add0~1_combout  & ((\inst3|Add1~14_combout ) # (!\inst3|Add6~21 ))) # (!\inst3|Add0~1_combout  & (\inst3|Add1~14_combout  & !\inst3|Add6~21 )))

	.dataa(\inst3|Add0~1_combout ),
	.datab(\inst3|Add1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add6~21 ),
	.combout(\inst3|Add6~22_combout ),
	.cout(\inst3|Add6~23 ));
// synopsys translate_off
defparam \inst3|Add6~22 .lut_mask = 16'h968E;
defparam \inst3|Add6~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N24
cycloneive_lcell_comb \inst3|Add6~24 (
// Equation(s):
// \inst3|Add6~24_combout  = \inst3|Add0~1_combout  $ (\inst3|Add1~14_combout  $ (!\inst3|Add6~23 ))

	.dataa(\inst3|Add0~1_combout ),
	.datab(\inst3|Add1~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst3|Add6~23 ),
	.combout(\inst3|Add6~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add6~24 .lut_mask = 16'h6969;
defparam \inst3|Add6~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N28
cycloneive_lcell_comb \inst3|LSPflag~6 (
// Equation(s):
// \inst3|LSPflag~6_combout  = (!\inst3|Add6~20_combout  & (!\inst3|Add6~22_combout  & !\inst3|Add6~18_combout ))

	.dataa(gnd),
	.datab(\inst3|Add6~20_combout ),
	.datac(\inst3|Add6~22_combout ),
	.datad(\inst3|Add6~18_combout ),
	.cin(gnd),
	.combout(\inst3|LSPflag~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LSPflag~6 .lut_mask = 16'h0003;
defparam \inst3|LSPflag~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N12
cycloneive_lcell_comb \inst3|LSPflag~8 (
// Equation(s):
// \inst3|LSPflag~8_combout  = (\inst3|Add6~24_combout ) # ((!\inst3|Add6~16_combout  & \inst3|LSPflag~6_combout ))

	.dataa(gnd),
	.datab(\inst3|Add6~16_combout ),
	.datac(\inst3|Add6~24_combout ),
	.datad(\inst3|LSPflag~6_combout ),
	.cin(gnd),
	.combout(\inst3|LSPflag~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LSPflag~8 .lut_mask = 16'hF3F0;
defparam \inst3|LSPflag~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N22
cycloneive_lcell_comb \inst3|LSPflag~9 (
// Equation(s):
// \inst3|LSPflag~9_combout  = (\inst3|LessThan14~3_combout  & (!\inst3|Add8~26_combout  & ((\inst3|LSPflag~7_combout ) # (\inst3|LSPflag~8_combout ))))

	.dataa(\inst3|LSPflag~7_combout ),
	.datab(\inst3|LessThan14~3_combout ),
	.datac(\inst3|Add8~26_combout ),
	.datad(\inst3|LSPflag~8_combout ),
	.cin(gnd),
	.combout(\inst3|LSPflag~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LSPflag~9 .lut_mask = 16'h0C08;
defparam \inst3|LSPflag~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N28
cycloneive_lcell_comb \inst2|VGA_B[7]~7 (
// Equation(s):
// \inst2|VGA_B[7]~7_combout  = (\inst2|VGA_B[7]~5_combout ) # ((\inst2|VGA_B[7]~6_combout  & !\inst3|LSPflag~9_combout ))

	.dataa(gnd),
	.datab(\inst2|VGA_B[7]~5_combout ),
	.datac(\inst2|VGA_B[7]~6_combout ),
	.datad(\inst3|LSPflag~9_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[7]~7 .lut_mask = 16'hCCFC;
defparam \inst2|VGA_B[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N30
cycloneive_lcell_comb \inst2|VGA_B[7]~8 (
// Equation(s):
// \inst2|VGA_B[7]~8_combout  = (\inst2|VGA_B[7]~7_combout ) # ((\inst3|RGB~0_combout  & (\inst2|Equal1~0_combout  & \iReg|LCD_G~2_combout )))

	.dataa(\inst3|RGB~0_combout ),
	.datab(\inst2|Equal1~0_combout ),
	.datac(\iReg|LCD_G~2_combout ),
	.datad(\inst2|VGA_B[7]~7_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[7]~8 .lut_mask = 16'hFF80;
defparam \inst2|VGA_B[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N0
cycloneive_lcell_comb \inst|LessThan3~0 (
// Equation(s):
// \inst|LessThan3~0_combout  = (!\iGen|yrow [9] & (((!\iGen|yrow [8]) # (!\iGen|yrow [7])) # (!\inst1|Add11~0_combout )))

	.dataa(\iGen|yrow [9]),
	.datab(\inst1|Add11~0_combout ),
	.datac(\iGen|yrow [7]),
	.datad(\iGen|yrow [8]),
	.cin(gnd),
	.combout(\inst|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan3~0 .lut_mask = 16'h1555;
defparam \inst|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N2
cycloneive_lcell_comb \inst2|VGA_B[7]~2 (
// Equation(s):
// \inst2|VGA_B[7]~2_combout  = (\inst|LessThan3~0_combout  & (((!\iGen|xcolumn [7] & !\iGen|xcolumn [8])) # (!\iGen|xcolumn [9])))

	.dataa(\iGen|xcolumn [7]),
	.datab(\iGen|xcolumn [8]),
	.datac(\iGen|xcolumn [9]),
	.datad(\inst|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[7]~2 .lut_mask = 16'h1F00;
defparam \inst2|VGA_B[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N18
cycloneive_lcell_comb \inst3|LessThan3~0 (
// Equation(s):
// \inst3|LessThan3~0_combout  = (!\inst3|Add1~12_combout  & !\inst3|Add1~10_combout )

	.dataa(\inst3|Add1~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|Add1~10_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan3~0 .lut_mask = 16'h0055;
defparam \inst3|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N12
cycloneive_lcell_comb \inst3|LessThan5~0 (
// Equation(s):
// \inst3|LessThan5~0_combout  = (((!\iGen|xcolumn [6]) # (!\iGen|xcolumn [8])) # (!\iGen|xcolumn [5])) # (!\iGen|xcolumn [7])

	.dataa(\iGen|xcolumn [7]),
	.datab(\iGen|xcolumn [5]),
	.datac(\iGen|xcolumn [8]),
	.datad(\iGen|xcolumn [6]),
	.cin(gnd),
	.combout(\inst3|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan5~0 .lut_mask = 16'h7FFF;
defparam \inst3|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N14
cycloneive_lcell_comb \inst3|LSPflag:romID[1]~0 (
// Equation(s):
// \inst3|LSPflag:romID[1]~0_combout  = (\inst3|Add1~14_combout  & (\inst3|Add0~1_combout  & (!\iGen|xcolumn [9] & \inst3|LessThan5~0_combout )))

	.dataa(\inst3|Add1~14_combout ),
	.datab(\inst3|Add0~1_combout ),
	.datac(\iGen|xcolumn [9]),
	.datad(\inst3|LessThan5~0_combout ),
	.cin(gnd),
	.combout(\inst3|LSPflag:romID[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LSPflag:romID[1]~0 .lut_mask = 16'h0800;
defparam \inst3|LSPflag:romID[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N22
cycloneive_lcell_comb \inst3|LSPflag~4 (
// Equation(s):
// \inst3|LSPflag~4_combout  = ((\inst3|Add1~14_combout  & ((!\inst3|LessThan3~0_combout ) # (!\inst3|LessThan3~1_combout )))) # (!\inst3|LSPflag:romID[1]~0_combout )

	.dataa(\inst3|LessThan3~1_combout ),
	.datab(\inst3|LessThan3~0_combout ),
	.datac(\inst3|Add1~14_combout ),
	.datad(\inst3|LSPflag:romID[1]~0_combout ),
	.cin(gnd),
	.combout(\inst3|LSPflag~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LSPflag~4 .lut_mask = 16'h70FF;
defparam \inst3|LSPflag~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N6
cycloneive_lcell_comb \inst2|VGA_B[7]~3 (
// Equation(s):
// \inst2|VGA_B[7]~3_combout  = (\inst2|Equal1~0_combout  & ((\inst2|Equal0~0_combout  & (\inst2|VGA_B[7]~2_combout )) # (!\inst2|Equal0~0_combout  & ((!\inst3|LSPflag~4_combout )))))

	.dataa(\inst2|Equal1~0_combout ),
	.datab(\inst2|VGA_B[7]~2_combout ),
	.datac(\inst3|LSPflag~4_combout ),
	.datad(\inst2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[7]~3 .lut_mask = 16'h880A;
defparam \inst2|VGA_B[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N2
cycloneive_lcell_comb \inst1|Add0~1 (
// Equation(s):
// \inst1|Add0~1_cout  = CARRY(!\iGen|xcolumn [0])

	.dataa(gnd),
	.datab(\iGen|xcolumn [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst1|Add0~1_cout ));
// synopsys translate_off
defparam \inst1|Add0~1 .lut_mask = 16'h0033;
defparam \inst1|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N4
cycloneive_lcell_comb \inst1|Add0~2 (
// Equation(s):
// \inst1|Add0~2_combout  = (\iGen|xcolumn [1] & ((\inst1|Add0~1_cout ) # (GND))) # (!\iGen|xcolumn [1] & (!\inst1|Add0~1_cout ))
// \inst1|Add0~3  = CARRY((\iGen|xcolumn [1]) # (!\inst1|Add0~1_cout ))

	.dataa(gnd),
	.datab(\iGen|xcolumn [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~1_cout ),
	.combout(\inst1|Add0~2_combout ),
	.cout(\inst1|Add0~3 ));
// synopsys translate_off
defparam \inst1|Add0~2 .lut_mask = 16'hC3CF;
defparam \inst1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N6
cycloneive_lcell_comb \inst1|Add0~4 (
// Equation(s):
// \inst1|Add0~4_combout  = (\iGen|xcolumn [2] & (!\inst1|Add0~3  & VCC)) # (!\iGen|xcolumn [2] & (\inst1|Add0~3  $ (GND)))
// \inst1|Add0~5  = CARRY((!\iGen|xcolumn [2] & !\inst1|Add0~3 ))

	.dataa(gnd),
	.datab(\iGen|xcolumn [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~3 ),
	.combout(\inst1|Add0~4_combout ),
	.cout(\inst1|Add0~5 ));
// synopsys translate_off
defparam \inst1|Add0~4 .lut_mask = 16'h3C03;
defparam \inst1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N8
cycloneive_lcell_comb \inst1|Add0~6 (
// Equation(s):
// \inst1|Add0~6_combout  = (\iGen|xcolumn [3] & ((\inst1|Add0~5 ) # (GND))) # (!\iGen|xcolumn [3] & (!\inst1|Add0~5 ))
// \inst1|Add0~7  = CARRY((\iGen|xcolumn [3]) # (!\inst1|Add0~5 ))

	.dataa(\iGen|xcolumn [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~5 ),
	.combout(\inst1|Add0~6_combout ),
	.cout(\inst1|Add0~7 ));
// synopsys translate_off
defparam \inst1|Add0~6 .lut_mask = 16'hA5AF;
defparam \inst1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N10
cycloneive_lcell_comb \inst1|Add0~8 (
// Equation(s):
// \inst1|Add0~8_combout  = (\iGen|xcolumn [4] & (!\inst1|Add0~7  & VCC)) # (!\iGen|xcolumn [4] & (\inst1|Add0~7  $ (GND)))
// \inst1|Add0~9  = CARRY((!\iGen|xcolumn [4] & !\inst1|Add0~7 ))

	.dataa(gnd),
	.datab(\iGen|xcolumn [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~7 ),
	.combout(\inst1|Add0~8_combout ),
	.cout(\inst1|Add0~9 ));
// synopsys translate_off
defparam \inst1|Add0~8 .lut_mask = 16'h3C03;
defparam \inst1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N12
cycloneive_lcell_comb \inst1|Add0~10 (
// Equation(s):
// \inst1|Add0~10_combout  = (\iGen|xcolumn [5] & ((\inst1|Add0~9 ) # (GND))) # (!\iGen|xcolumn [5] & (!\inst1|Add0~9 ))
// \inst1|Add0~11  = CARRY((\iGen|xcolumn [5]) # (!\inst1|Add0~9 ))

	.dataa(\iGen|xcolumn [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~9 ),
	.combout(\inst1|Add0~10_combout ),
	.cout(\inst1|Add0~11 ));
// synopsys translate_off
defparam \inst1|Add0~10 .lut_mask = 16'hA5AF;
defparam \inst1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N14
cycloneive_lcell_comb \inst1|Add0~12 (
// Equation(s):
// \inst1|Add0~12_combout  = (\iGen|xcolumn [6] & (!\inst1|Add0~11  & VCC)) # (!\iGen|xcolumn [6] & (\inst1|Add0~11  $ (GND)))
// \inst1|Add0~13  = CARRY((!\iGen|xcolumn [6] & !\inst1|Add0~11 ))

	.dataa(\iGen|xcolumn [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~11 ),
	.combout(\inst1|Add0~12_combout ),
	.cout(\inst1|Add0~13 ));
// synopsys translate_off
defparam \inst1|Add0~12 .lut_mask = 16'h5A05;
defparam \inst1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N16
cycloneive_lcell_comb \inst1|Add0~14 (
// Equation(s):
// \inst1|Add0~14_combout  = (\iGen|xcolumn [7] & (!\inst1|Add0~13 )) # (!\iGen|xcolumn [7] & (\inst1|Add0~13  & VCC))
// \inst1|Add0~15  = CARRY((\iGen|xcolumn [7] & !\inst1|Add0~13 ))

	.dataa(gnd),
	.datab(\iGen|xcolumn [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~13 ),
	.combout(\inst1|Add0~14_combout ),
	.cout(\inst1|Add0~15 ));
// synopsys translate_off
defparam \inst1|Add0~14 .lut_mask = 16'h3C0C;
defparam \inst1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N18
cycloneive_lcell_comb \inst1|Add0~16 (
// Equation(s):
// \inst1|Add0~16_combout  = (\iGen|xcolumn [8] & (!\inst1|Add0~15  & VCC)) # (!\iGen|xcolumn [8] & (\inst1|Add0~15  $ (GND)))
// \inst1|Add0~17  = CARRY((!\iGen|xcolumn [8] & !\inst1|Add0~15 ))

	.dataa(gnd),
	.datab(\iGen|xcolumn [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~15 ),
	.combout(\inst1|Add0~16_combout ),
	.cout(\inst1|Add0~17 ));
// synopsys translate_off
defparam \inst1|Add0~16 .lut_mask = 16'h3C03;
defparam \inst1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N20
cycloneive_lcell_comb \inst1|Add0~18 (
// Equation(s):
// \inst1|Add0~18_combout  = (\iGen|xcolumn [9] & (!\inst1|Add0~17 )) # (!\iGen|xcolumn [9] & (\inst1|Add0~17  & VCC))
// \inst1|Add0~19  = CARRY((\iGen|xcolumn [9] & !\inst1|Add0~17 ))

	.dataa(\iGen|xcolumn [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~17 ),
	.combout(\inst1|Add0~18_combout ),
	.cout(\inst1|Add0~19 ));
// synopsys translate_off
defparam \inst1|Add0~18 .lut_mask = 16'h5A0A;
defparam \inst1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N22
cycloneive_lcell_comb \inst1|Add0~20 (
// Equation(s):
// \inst1|Add0~20_combout  = \inst1|Add0~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1|Add0~19 ),
	.combout(\inst1|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~20 .lut_mask = 16'hF0F0;
defparam \inst1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N4
cycloneive_lcell_comb \inst1|Add8~0 (
// Equation(s):
// \inst1|Add8~0_combout  = (\inst1|Add0~2_combout  & (\iGen|xcolumn [0] $ (VCC))) # (!\inst1|Add0~2_combout  & (\iGen|xcolumn [0] & VCC))
// \inst1|Add8~1  = CARRY((\inst1|Add0~2_combout  & \iGen|xcolumn [0]))

	.dataa(\inst1|Add0~2_combout ),
	.datab(\iGen|xcolumn [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|Add8~0_combout ),
	.cout(\inst1|Add8~1 ));
// synopsys translate_off
defparam \inst1|Add8~0 .lut_mask = 16'h6688;
defparam \inst1|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N6
cycloneive_lcell_comb \inst1|Add8~2 (
// Equation(s):
// \inst1|Add8~2_combout  = (\inst1|Add0~2_combout  & ((\inst1|Add0~4_combout  & (\inst1|Add8~1  & VCC)) # (!\inst1|Add0~4_combout  & (!\inst1|Add8~1 )))) # (!\inst1|Add0~2_combout  & ((\inst1|Add0~4_combout  & (!\inst1|Add8~1 )) # (!\inst1|Add0~4_combout  & 
// ((\inst1|Add8~1 ) # (GND)))))
// \inst1|Add8~3  = CARRY((\inst1|Add0~2_combout  & (!\inst1|Add0~4_combout  & !\inst1|Add8~1 )) # (!\inst1|Add0~2_combout  & ((!\inst1|Add8~1 ) # (!\inst1|Add0~4_combout ))))

	.dataa(\inst1|Add0~2_combout ),
	.datab(\inst1|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add8~1 ),
	.combout(\inst1|Add8~2_combout ),
	.cout(\inst1|Add8~3 ));
// synopsys translate_off
defparam \inst1|Add8~2 .lut_mask = 16'h9617;
defparam \inst1|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N14
cycloneive_lcell_comb \inst1|Add8~10 (
// Equation(s):
// \inst1|Add8~10_combout  = (\inst1|Add0~10_combout  & ((\inst1|Add0~12_combout  & (\inst1|Add8~9  & VCC)) # (!\inst1|Add0~12_combout  & (!\inst1|Add8~9 )))) # (!\inst1|Add0~10_combout  & ((\inst1|Add0~12_combout  & (!\inst1|Add8~9 )) # 
// (!\inst1|Add0~12_combout  & ((\inst1|Add8~9 ) # (GND)))))
// \inst1|Add8~11  = CARRY((\inst1|Add0~10_combout  & (!\inst1|Add0~12_combout  & !\inst1|Add8~9 )) # (!\inst1|Add0~10_combout  & ((!\inst1|Add8~9 ) # (!\inst1|Add0~12_combout ))))

	.dataa(\inst1|Add0~10_combout ),
	.datab(\inst1|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add8~9 ),
	.combout(\inst1|Add8~10_combout ),
	.cout(\inst1|Add8~11 ));
// synopsys translate_off
defparam \inst1|Add8~10 .lut_mask = 16'h9617;
defparam \inst1|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N18
cycloneive_lcell_comb \inst1|Add8~14 (
// Equation(s):
// \inst1|Add8~14_combout  = (\inst1|Add0~16_combout  & ((\inst1|Add0~14_combout  & (\inst1|Add8~13  & VCC)) # (!\inst1|Add0~14_combout  & (!\inst1|Add8~13 )))) # (!\inst1|Add0~16_combout  & ((\inst1|Add0~14_combout  & (!\inst1|Add8~13 )) # 
// (!\inst1|Add0~14_combout  & ((\inst1|Add8~13 ) # (GND)))))
// \inst1|Add8~15  = CARRY((\inst1|Add0~16_combout  & (!\inst1|Add0~14_combout  & !\inst1|Add8~13 )) # (!\inst1|Add0~16_combout  & ((!\inst1|Add8~13 ) # (!\inst1|Add0~14_combout ))))

	.dataa(\inst1|Add0~16_combout ),
	.datab(\inst1|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add8~13 ),
	.combout(\inst1|Add8~14_combout ),
	.cout(\inst1|Add8~15 ));
// synopsys translate_off
defparam \inst1|Add8~14 .lut_mask = 16'h9617;
defparam \inst1|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N20
cycloneive_lcell_comb \inst1|Add8~16 (
// Equation(s):
// \inst1|Add8~16_combout  = ((\inst1|Add0~16_combout  $ (\inst1|Add0~18_combout  $ (!\inst1|Add8~15 )))) # (GND)
// \inst1|Add8~17  = CARRY((\inst1|Add0~16_combout  & ((\inst1|Add0~18_combout ) # (!\inst1|Add8~15 ))) # (!\inst1|Add0~16_combout  & (\inst1|Add0~18_combout  & !\inst1|Add8~15 )))

	.dataa(\inst1|Add0~16_combout ),
	.datab(\inst1|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add8~15 ),
	.combout(\inst1|Add8~16_combout ),
	.cout(\inst1|Add8~17 ));
// synopsys translate_off
defparam \inst1|Add8~16 .lut_mask = 16'h698E;
defparam \inst1|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N22
cycloneive_lcell_comb \inst1|Add8~18 (
// Equation(s):
// \inst1|Add8~18_combout  = (\inst1|Add0~18_combout  & ((\inst1|Add0~20_combout  & (\inst1|Add8~17  & VCC)) # (!\inst1|Add0~20_combout  & (!\inst1|Add8~17 )))) # (!\inst1|Add0~18_combout  & ((\inst1|Add0~20_combout  & (!\inst1|Add8~17 )) # 
// (!\inst1|Add0~20_combout  & ((\inst1|Add8~17 ) # (GND)))))
// \inst1|Add8~19  = CARRY((\inst1|Add0~18_combout  & (!\inst1|Add0~20_combout  & !\inst1|Add8~17 )) # (!\inst1|Add0~18_combout  & ((!\inst1|Add8~17 ) # (!\inst1|Add0~20_combout ))))

	.dataa(\inst1|Add0~18_combout ),
	.datab(\inst1|Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add8~17 ),
	.combout(\inst1|Add8~18_combout ),
	.cout(\inst1|Add8~19 ));
// synopsys translate_off
defparam \inst1|Add8~18 .lut_mask = 16'h9617;
defparam \inst1|Add8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N24
cycloneive_lcell_comb \inst1|Add8~20 (
// Equation(s):
// \inst1|Add8~20_combout  = (((!\inst1|Add8~19 ))) # (GND)
// \inst1|Add8~21  = CARRY(\inst1|Add0~20_combout )

	.dataa(gnd),
	.datab(\inst1|Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add8~19 ),
	.combout(\inst1|Add8~20_combout ),
	.cout(\inst1|Add8~21 ));
// synopsys translate_off
defparam \inst1|Add8~20 .lut_mask = 16'h0FCC;
defparam \inst1|Add8~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N24
cycloneive_lcell_comb \inst1|Add9~20 (
// Equation(s):
// \inst1|Add9~20_combout  = (\inst1|Add8~22_combout  & (\inst1|Add9~19  $ (GND))) # (!\inst1|Add8~22_combout  & (!\inst1|Add9~19  & VCC))
// \inst1|Add9~21  = CARRY((\inst1|Add8~22_combout  & !\inst1|Add9~19 ))

	.dataa(\inst1|Add8~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add9~19 ),
	.combout(\inst1|Add9~20_combout ),
	.cout(\inst1|Add9~21 ));
// synopsys translate_off
defparam \inst1|Add9~20 .lut_mask = 16'hA50A;
defparam \inst1|Add9~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N26
cycloneive_lcell_comb \inst1|Add9~22 (
// Equation(s):
// \inst1|Add9~22_combout  = (\inst1|Add0~20_combout  & (!\inst1|Add9~21 )) # (!\inst1|Add0~20_combout  & ((\inst1|Add9~21 ) # (GND)))
// \inst1|Add9~23  = CARRY((!\inst1|Add9~21 ) # (!\inst1|Add0~20_combout ))

	.dataa(\inst1|Add0~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add9~21 ),
	.combout(\inst1|Add9~22_combout ),
	.cout(\inst1|Add9~23 ));
// synopsys translate_off
defparam \inst1|Add9~22 .lut_mask = 16'h5A5F;
defparam \inst1|Add9~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N28
cycloneive_lcell_comb \inst1|Add9~24 (
// Equation(s):
// \inst1|Add9~24_combout  = \inst1|Add9~23  $ (!\inst1|Add0~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|Add0~20_combout ),
	.cin(\inst1|Add9~23 ),
	.combout(\inst1|Add9~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add9~24 .lut_mask = 16'hF00F;
defparam \inst1|Add9~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N8
cycloneive_lcell_comb \inst|Add9~1 (
// Equation(s):
// \inst|Add9~1_cout  = CARRY(\iGen|yrow [1])

	.dataa(gnd),
	.datab(\iGen|yrow [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|Add9~1_cout ));
// synopsys translate_off
defparam \inst|Add9~1 .lut_mask = 16'h00CC;
defparam \inst|Add9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N10
cycloneive_lcell_comb \inst|Add9~2 (
// Equation(s):
// \inst|Add9~2_combout  = (\iGen|yrow [2] & (\inst|Add9~1_cout  & VCC)) # (!\iGen|yrow [2] & (!\inst|Add9~1_cout ))
// \inst|Add9~3  = CARRY((!\iGen|yrow [2] & !\inst|Add9~1_cout ))

	.dataa(gnd),
	.datab(\iGen|yrow [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add9~1_cout ),
	.combout(\inst|Add9~2_combout ),
	.cout(\inst|Add9~3 ));
// synopsys translate_off
defparam \inst|Add9~2 .lut_mask = 16'hC303;
defparam \inst|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N12
cycloneive_lcell_comb \inst|Add9~4 (
// Equation(s):
// \inst|Add9~4_combout  = (\iGen|yrow [3] & ((GND) # (!\inst|Add9~3 ))) # (!\iGen|yrow [3] & (\inst|Add9~3  $ (GND)))
// \inst|Add9~5  = CARRY((\iGen|yrow [3]) # (!\inst|Add9~3 ))

	.dataa(\iGen|yrow [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add9~3 ),
	.combout(\inst|Add9~4_combout ),
	.cout(\inst|Add9~5 ));
// synopsys translate_off
defparam \inst|Add9~4 .lut_mask = 16'h5AAF;
defparam \inst|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N16
cycloneive_lcell_comb \inst|Add9~8 (
// Equation(s):
// \inst|Add9~8_combout  = (\iGen|yrow [5] & ((GND) # (!\inst|Add9~7 ))) # (!\iGen|yrow [5] & (\inst|Add9~7  $ (GND)))
// \inst|Add9~9  = CARRY((\iGen|yrow [5]) # (!\inst|Add9~7 ))

	.dataa(\iGen|yrow [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add9~7 ),
	.combout(\inst|Add9~8_combout ),
	.cout(\inst|Add9~9 ));
// synopsys translate_off
defparam \inst|Add9~8 .lut_mask = 16'h5AAF;
defparam \inst|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N18
cycloneive_lcell_comb \inst|Add9~10 (
// Equation(s):
// \inst|Add9~10_combout  = (\iGen|yrow [6] & (!\inst|Add9~9 )) # (!\iGen|yrow [6] & ((\inst|Add9~9 ) # (GND)))
// \inst|Add9~11  = CARRY((!\inst|Add9~9 ) # (!\iGen|yrow [6]))

	.dataa(\iGen|yrow [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add9~9 ),
	.combout(\inst|Add9~10_combout ),
	.cout(\inst|Add9~11 ));
// synopsys translate_off
defparam \inst|Add9~10 .lut_mask = 16'h5A5F;
defparam \inst|Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N22
cycloneive_lcell_comb \inst|Add9~14 (
// Equation(s):
// \inst|Add9~14_combout  = (\iGen|yrow [8] & (!\inst|Add9~13 )) # (!\iGen|yrow [8] & ((\inst|Add9~13 ) # (GND)))
// \inst|Add9~15  = CARRY((!\inst|Add9~13 ) # (!\iGen|yrow [8]))

	.dataa(\iGen|yrow [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add9~13 ),
	.combout(\inst|Add9~14_combout ),
	.cout(\inst|Add9~15 ));
// synopsys translate_off
defparam \inst|Add9~14 .lut_mask = 16'h5A5F;
defparam \inst|Add9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N24
cycloneive_lcell_comb \inst|Add9~16 (
// Equation(s):
// \inst|Add9~16_combout  = (\iGen|yrow [9] & (\inst|Add9~15  $ (GND))) # (!\iGen|yrow [9] & (!\inst|Add9~15  & VCC))
// \inst|Add9~17  = CARRY((\iGen|yrow [9] & !\inst|Add9~15 ))

	.dataa(gnd),
	.datab(\iGen|yrow [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add9~15 ),
	.combout(\inst|Add9~16_combout ),
	.cout(\inst|Add9~17 ));
// synopsys translate_off
defparam \inst|Add9~16 .lut_mask = 16'hC30C;
defparam \inst|Add9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N26
cycloneive_lcell_comb \inst|Add9~18 (
// Equation(s):
// \inst|Add9~18_combout  = \inst|Add9~17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|Add9~17 ),
	.combout(\inst|Add9~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add9~18 .lut_mask = 16'hF0F0;
defparam \inst|Add9~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N26
cycloneive_lcell_comb \inst1|Add8~22 (
// Equation(s):
// \inst1|Add8~22_combout  = \inst1|Add8~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1|Add8~21 ),
	.combout(\inst1|Add8~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add8~22 .lut_mask = 16'hF0F0;
defparam \inst1|Add8~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N2
cycloneive_lcell_comb \inst1|LessThan16~1 (
// Equation(s):
// \inst1|LessThan16~1_cout  = CARRY(\inst1|Add8~0_combout )

	.dataa(\inst1|Add8~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst1|LessThan16~1_cout ));
// synopsys translate_off
defparam \inst1|LessThan16~1 .lut_mask = 16'h00AA;
defparam \inst1|LessThan16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N4
cycloneive_lcell_comb \inst1|LessThan16~3 (
// Equation(s):
// \inst1|LessThan16~3_cout  = CARRY((\iGen|yrow [0] & ((!\inst1|LessThan16~1_cout ) # (!\inst1|Add8~2_combout ))) # (!\iGen|yrow [0] & (!\inst1|Add8~2_combout  & !\inst1|LessThan16~1_cout )))

	.dataa(\iGen|yrow [0]),
	.datab(\inst1|Add8~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|LessThan16~1_cout ),
	.combout(),
	.cout(\inst1|LessThan16~3_cout ));
// synopsys translate_off
defparam \inst1|LessThan16~3 .lut_mask = 16'h002B;
defparam \inst1|LessThan16~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N6
cycloneive_lcell_comb \inst1|LessThan16~5 (
// Equation(s):
// \inst1|LessThan16~5_cout  = CARRY((\inst1|Add8~4_combout  & ((\iGen|yrow [1]) # (!\inst1|LessThan16~3_cout ))) # (!\inst1|Add8~4_combout  & (\iGen|yrow [1] & !\inst1|LessThan16~3_cout )))

	.dataa(\inst1|Add8~4_combout ),
	.datab(\iGen|yrow [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|LessThan16~3_cout ),
	.combout(),
	.cout(\inst1|LessThan16~5_cout ));
// synopsys translate_off
defparam \inst1|LessThan16~5 .lut_mask = 16'h008E;
defparam \inst1|LessThan16~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N8
cycloneive_lcell_comb \inst1|LessThan16~7 (
// Equation(s):
// \inst1|LessThan16~7_cout  = CARRY((\inst1|Add8~6_combout  & (\inst|Add9~2_combout  & !\inst1|LessThan16~5_cout )) # (!\inst1|Add8~6_combout  & ((\inst|Add9~2_combout ) # (!\inst1|LessThan16~5_cout ))))

	.dataa(\inst1|Add8~6_combout ),
	.datab(\inst|Add9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|LessThan16~5_cout ),
	.combout(),
	.cout(\inst1|LessThan16~7_cout ));
// synopsys translate_off
defparam \inst1|LessThan16~7 .lut_mask = 16'h004D;
defparam \inst1|LessThan16~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N10
cycloneive_lcell_comb \inst1|LessThan16~9 (
// Equation(s):
// \inst1|LessThan16~9_cout  = CARRY((\inst1|Add8~8_combout  & ((!\inst1|LessThan16~7_cout ) # (!\inst|Add9~4_combout ))) # (!\inst1|Add8~8_combout  & (!\inst|Add9~4_combout  & !\inst1|LessThan16~7_cout )))

	.dataa(\inst1|Add8~8_combout ),
	.datab(\inst|Add9~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|LessThan16~7_cout ),
	.combout(),
	.cout(\inst1|LessThan16~9_cout ));
// synopsys translate_off
defparam \inst1|LessThan16~9 .lut_mask = 16'h002B;
defparam \inst1|LessThan16~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N12
cycloneive_lcell_comb \inst1|LessThan16~11 (
// Equation(s):
// \inst1|LessThan16~11_cout  = CARRY((\inst|Add9~6_combout  & ((!\inst1|LessThan16~9_cout ) # (!\inst1|Add8~10_combout ))) # (!\inst|Add9~6_combout  & (!\inst1|Add8~10_combout  & !\inst1|LessThan16~9_cout )))

	.dataa(\inst|Add9~6_combout ),
	.datab(\inst1|Add8~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|LessThan16~9_cout ),
	.combout(),
	.cout(\inst1|LessThan16~11_cout ));
// synopsys translate_off
defparam \inst1|LessThan16~11 .lut_mask = 16'h002B;
defparam \inst1|LessThan16~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N14
cycloneive_lcell_comb \inst1|LessThan16~13 (
// Equation(s):
// \inst1|LessThan16~13_cout  = CARRY((\inst1|Add8~12_combout  & ((!\inst1|LessThan16~11_cout ) # (!\inst|Add9~8_combout ))) # (!\inst1|Add8~12_combout  & (!\inst|Add9~8_combout  & !\inst1|LessThan16~11_cout )))

	.dataa(\inst1|Add8~12_combout ),
	.datab(\inst|Add9~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|LessThan16~11_cout ),
	.combout(),
	.cout(\inst1|LessThan16~13_cout ));
// synopsys translate_off
defparam \inst1|LessThan16~13 .lut_mask = 16'h002B;
defparam \inst1|LessThan16~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N16
cycloneive_lcell_comb \inst1|LessThan16~15 (
// Equation(s):
// \inst1|LessThan16~15_cout  = CARRY((\inst1|Add8~14_combout  & (\inst|Add9~10_combout  & !\inst1|LessThan16~13_cout )) # (!\inst1|Add8~14_combout  & ((\inst|Add9~10_combout ) # (!\inst1|LessThan16~13_cout ))))

	.dataa(\inst1|Add8~14_combout ),
	.datab(\inst|Add9~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|LessThan16~13_cout ),
	.combout(),
	.cout(\inst1|LessThan16~15_cout ));
// synopsys translate_off
defparam \inst1|LessThan16~15 .lut_mask = 16'h004D;
defparam \inst1|LessThan16~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N18
cycloneive_lcell_comb \inst1|LessThan16~17 (
// Equation(s):
// \inst1|LessThan16~17_cout  = CARRY((\inst|Add9~12_combout  & (\inst1|Add8~16_combout  & !\inst1|LessThan16~15_cout )) # (!\inst|Add9~12_combout  & ((\inst1|Add8~16_combout ) # (!\inst1|LessThan16~15_cout ))))

	.dataa(\inst|Add9~12_combout ),
	.datab(\inst1|Add8~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|LessThan16~15_cout ),
	.combout(),
	.cout(\inst1|LessThan16~17_cout ));
// synopsys translate_off
defparam \inst1|LessThan16~17 .lut_mask = 16'h004D;
defparam \inst1|LessThan16~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N20
cycloneive_lcell_comb \inst1|LessThan16~19 (
// Equation(s):
// \inst1|LessThan16~19_cout  = CARRY((\inst1|Add8~18_combout  & (\inst|Add9~14_combout  & !\inst1|LessThan16~17_cout )) # (!\inst1|Add8~18_combout  & ((\inst|Add9~14_combout ) # (!\inst1|LessThan16~17_cout ))))

	.dataa(\inst1|Add8~18_combout ),
	.datab(\inst|Add9~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|LessThan16~17_cout ),
	.combout(),
	.cout(\inst1|LessThan16~19_cout ));
// synopsys translate_off
defparam \inst1|LessThan16~19 .lut_mask = 16'h004D;
defparam \inst1|LessThan16~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N22
cycloneive_lcell_comb \inst1|LessThan16~21 (
// Equation(s):
// \inst1|LessThan16~21_cout  = CARRY((\inst1|Add8~20_combout  & ((!\inst1|LessThan16~19_cout ) # (!\inst|Add9~16_combout ))) # (!\inst1|Add8~20_combout  & (!\inst|Add9~16_combout  & !\inst1|LessThan16~19_cout )))

	.dataa(\inst1|Add8~20_combout ),
	.datab(\inst|Add9~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|LessThan16~19_cout ),
	.combout(),
	.cout(\inst1|LessThan16~21_cout ));
// synopsys translate_off
defparam \inst1|LessThan16~21 .lut_mask = 16'h002B;
defparam \inst1|LessThan16~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N24
cycloneive_lcell_comb \inst1|LessThan16~22 (
// Equation(s):
// \inst1|LessThan16~22_combout  = (\inst|Add9~18_combout  & ((!\inst1|Add8~22_combout ) # (!\inst1|LessThan16~21_cout ))) # (!\inst|Add9~18_combout  & (!\inst1|LessThan16~21_cout  & !\inst1|Add8~22_combout ))

	.dataa(gnd),
	.datab(\inst|Add9~18_combout ),
	.datac(gnd),
	.datad(\inst1|Add8~22_combout ),
	.cin(\inst1|LessThan16~21_cout ),
	.combout(\inst1|LessThan16~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan16~22 .lut_mask = 16'h0CCF;
defparam \inst1|LessThan16~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N0
cycloneive_lcell_comb \inst1|LSPflag~0 (
// Equation(s):
// \inst1|LSPflag~0_combout  = (!\inst1|Add9~24_combout  & ((\inst1|LessThan16~22_combout ) # (\inst1|Add0~20_combout )))

	.dataa(gnd),
	.datab(\inst1|Add9~24_combout ),
	.datac(\inst1|LessThan16~22_combout ),
	.datad(\inst1|Add0~20_combout ),
	.cin(gnd),
	.combout(\inst1|LSPflag~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LSPflag~0 .lut_mask = 16'h3330;
defparam \inst1|LSPflag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N2
cycloneive_lcell_comb \inst1|LSPflag~1 (
// Equation(s):
// \inst1|LSPflag~1_combout  = ((!\inst1|LessThan15~21_combout  & (!\inst1|Add9~22_combout  & !\inst1|Add9~20_combout ))) # (!\inst1|LSPflag~0_combout )

	.dataa(\inst1|LessThan15~21_combout ),
	.datab(\inst1|LSPflag~0_combout ),
	.datac(\inst1|Add9~22_combout ),
	.datad(\inst1|Add9~20_combout ),
	.cin(gnd),
	.combout(\inst1|LSPflag~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LSPflag~1 .lut_mask = 16'h3337;
defparam \inst1|LSPflag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N0
cycloneive_lcell_comb \inst1|LessThan5~0 (
// Equation(s):
// \inst1|LessThan5~0_combout  = (\inst1|Add0~18_combout  & ((\inst1|Add0~14_combout ) # (\inst1|Add0~16_combout )))

	.dataa(gnd),
	.datab(\inst1|Add0~18_combout ),
	.datac(\inst1|Add0~14_combout ),
	.datad(\inst1|Add0~16_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan5~0 .lut_mask = 16'hCCC0;
defparam \inst1|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N28
cycloneive_lcell_comb \inst2|VGA_R[7]~2 (
// Equation(s):
// \inst2|VGA_R[7]~2_combout  = (!\inst1|Add0~20_combout  & (!\inst1|LessThan5~0_combout  & (!\inst2|Equal1~0_combout  & \inst|LessThan3~0_combout )))

	.dataa(\inst1|Add0~20_combout ),
	.datab(\inst1|LessThan5~0_combout ),
	.datac(\inst2|Equal1~0_combout ),
	.datad(\inst|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[7]~2 .lut_mask = 16'h0100;
defparam \inst2|VGA_R[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N24
cycloneive_lcell_comb \inst2|VGA_B[7]~4 (
// Equation(s):
// \inst2|VGA_B[7]~4_combout  = (\inst2|VGA_B[7]~3_combout ) # ((\inst1|LessThan12~9_combout  & (\inst1|LSPflag~1_combout  & \inst2|VGA_R[7]~2_combout )))

	.dataa(\inst1|LessThan12~9_combout ),
	.datab(\inst2|VGA_B[7]~3_combout ),
	.datac(\inst1|LSPflag~1_combout ),
	.datad(\inst2|VGA_R[7]~2_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[7]~4 .lut_mask = 16'hECCC;
defparam \inst2|VGA_B[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N16
cycloneive_lcell_comb \inst2|VGA_B[7]~11 (
// Equation(s):
// \inst2|VGA_B[7]~11_combout  = (\inst2|VGA_B[7]~4_combout  & ((\inst2|VGA_B[7]~8_combout ) # ((\inst2|VGA_B[7]~10_combout  & !\inst2|Equal1~0_combout ))))

	.dataa(\inst2|VGA_B[7]~10_combout ),
	.datab(\inst2|Equal1~0_combout ),
	.datac(\inst2|VGA_B[7]~8_combout ),
	.datad(\inst2|VGA_B[7]~4_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[7]~11 .lut_mask = 16'hF200;
defparam \inst2|VGA_B[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N17
dffeas \iReg|LCD_B[5] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|VGA_B[7]~11_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iGen|LCD_DEN~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_B[5] .is_wysiwyg = "true";
defparam \iReg|LCD_B[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N0
cycloneive_lcell_comb \inst1|Add1~0 (
// Equation(s):
// \inst1|Add1~0_combout  = \inst1|Add0~12_combout  $ (!\inst1|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|Add0~12_combout ),
	.datad(\inst1|Add0~14_combout ),
	.cin(gnd),
	.combout(\inst1|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~0 .lut_mask = 16'hF00F;
defparam \inst1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N24
cycloneive_lcell_comb \inst1|Add1~1 (
// Equation(s):
// \inst1|Add1~1_combout  = \inst1|Add0~16_combout  $ (((\inst1|Add0~14_combout ) # (\inst1|Add0~12_combout )))

	.dataa(gnd),
	.datab(\inst1|Add0~14_combout ),
	.datac(\inst1|Add0~12_combout ),
	.datad(\inst1|Add0~16_combout ),
	.cin(gnd),
	.combout(\inst1|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~1 .lut_mask = 16'h03FC;
defparam \inst1|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N26
cycloneive_lcell_comb \inst1|Add1~2 (
// Equation(s):
// \inst1|Add1~2_combout  = \inst1|Add0~18_combout  $ ((((!\inst1|Add0~14_combout  & !\inst1|Add0~12_combout )) # (!\inst1|Add0~16_combout )))

	.dataa(\inst1|Add0~16_combout ),
	.datab(\inst1|Add0~14_combout ),
	.datac(\inst1|Add0~12_combout ),
	.datad(\inst1|Add0~18_combout ),
	.cin(gnd),
	.combout(\inst1|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~2 .lut_mask = 16'hA857;
defparam \inst1|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N28
cycloneive_lcell_comb \inst1|Add1~3 (
// Equation(s):
// \inst1|Add1~3_combout  = (!\inst1|Add0~12_combout  & !\inst1|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|Add0~12_combout ),
	.datad(\inst1|Add0~14_combout ),
	.cin(gnd),
	.combout(\inst1|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~3 .lut_mask = 16'h000F;
defparam \inst1|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N30
cycloneive_lcell_comb \inst1|Add1~4 (
// Equation(s):
// \inst1|Add1~4_combout  = \inst1|Add0~20_combout  $ (((!\inst1|Add0~18_combout  & ((\inst1|Add1~3_combout ) # (!\inst1|Add0~16_combout )))))

	.dataa(\inst1|Add0~18_combout ),
	.datab(\inst1|Add0~16_combout ),
	.datac(\inst1|Add0~20_combout ),
	.datad(\inst1|Add1~3_combout ),
	.cin(gnd),
	.combout(\inst1|Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~4 .lut_mask = 16'hA5E1;
defparam \inst1|Add1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N12
cycloneive_lcell_comb \inst1|Add1~5 (
// Equation(s):
// \inst1|Add1~5_combout  = (\inst1|Add0~18_combout ) # ((\inst1|Add0~16_combout  & ((\inst1|Add0~12_combout ) # (\inst1|Add0~14_combout ))))

	.dataa(\inst1|Add0~12_combout ),
	.datab(\inst1|Add0~16_combout ),
	.datac(\inst1|Add0~14_combout ),
	.datad(\inst1|Add0~18_combout ),
	.cin(gnd),
	.combout(\inst1|Add1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~5 .lut_mask = 16'hFFC8;
defparam \inst1|Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N30
cycloneive_lcell_comb \inst1|Add1~6 (
// Equation(s):
// \inst1|Add1~6_combout  = (\inst1|Add0~20_combout ) # (!\inst1|Add1~5_combout )

	.dataa(gnd),
	.datab(\inst1|Add0~20_combout ),
	.datac(gnd),
	.datad(\inst1|Add1~5_combout ),
	.cin(gnd),
	.combout(\inst1|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~6 .lut_mask = 16'hCCFF;
defparam \inst1|Add1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X44_Y33_N0
cycloneive_mac_mult \inst1|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst1|Add1~6_combout ,\inst1|Add1~6_combout ,\inst1|Add1~4_combout ,\inst1|Add1~2_combout ,\inst1|Add1~1_combout ,\inst1|Add1~0_combout ,!\inst1|Add0~12_combout ,\inst1|Add0~10_combout ,\inst1|Add0~8_combout ,\inst1|Add0~6_combout ,\inst1|Add0~4_combout ,
\inst1|Add0~2_combout ,\iGen|xcolumn [0],gnd,gnd,gnd,gnd,gnd}),
	.datab({\inst1|Add1~6_combout ,\inst1|Add1~6_combout ,\inst1|Add1~4_combout ,\inst1|Add1~2_combout ,\inst1|Add1~1_combout ,\inst1|Add1~0_combout ,!\inst1|Add0~12_combout ,\inst1|Add0~10_combout ,\inst1|Add0~8_combout ,\inst1|Add0~6_combout ,\inst1|Add0~4_combout ,
\inst1|Add0~2_combout ,\iGen|xcolumn [0],gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst1|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \inst1|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \inst1|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \inst1|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \inst1|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \inst1|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \inst1|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N8
cycloneive_lcell_comb \inst1|Add3~0 (
// Equation(s):
// \inst1|Add3~0_combout  = (\inst|Mult1|auto_generated|mac_out2~DATAOUT2  & (\inst1|Mult0|auto_generated|mac_out2~DATAOUT2  $ (VCC))) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT2  & (\inst1|Mult0|auto_generated|mac_out2~DATAOUT2  & VCC))
// \inst1|Add3~1  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT2  & \inst1|Mult0|auto_generated|mac_out2~DATAOUT2 ))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT2 ),
	.datab(\inst1|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|Add3~0_combout ),
	.cout(\inst1|Add3~1 ));
// synopsys translate_off
defparam \inst1|Add3~0 .lut_mask = 16'h6688;
defparam \inst1|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N14
cycloneive_lcell_comb \inst1|Add3~6 (
// Equation(s):
// \inst1|Add3~6_combout  = (\inst1|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT5  & (\inst1|Add3~5  & VCC)) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT5  & (!\inst1|Add3~5 )))) # 
// (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT5  & (!\inst1|Add3~5 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT5  & ((\inst1|Add3~5 ) # (GND)))))
// \inst1|Add3~7  = CARRY((\inst1|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\inst|Mult1|auto_generated|mac_out2~DATAOUT5  & !\inst1|Add3~5 )) # (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT5  & ((!\inst1|Add3~5 ) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT5 ))))

	.dataa(\inst1|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~5 ),
	.combout(\inst1|Add3~6_combout ),
	.cout(\inst1|Add3~7 ));
// synopsys translate_off
defparam \inst1|Add3~6 .lut_mask = 16'h9617;
defparam \inst1|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N16
cycloneive_lcell_comb \inst1|Add3~8 (
// Equation(s):
// \inst1|Add3~8_combout  = ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT6  $ (\inst|Mult1|auto_generated|mac_out2~DATAOUT6  $ (!\inst1|Add3~7 )))) # (GND)
// \inst1|Add3~9  = CARRY((\inst1|Mult0|auto_generated|mac_out2~DATAOUT6  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT6 ) # (!\inst1|Add3~7 ))) # (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT6  & (\inst|Mult1|auto_generated|mac_out2~DATAOUT6  & 
// !\inst1|Add3~7 )))

	.dataa(\inst1|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~7 ),
	.combout(\inst1|Add3~8_combout ),
	.cout(\inst1|Add3~9 ));
// synopsys translate_off
defparam \inst1|Add3~8 .lut_mask = 16'h698E;
defparam \inst1|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N18
cycloneive_lcell_comb \inst1|Add3~10 (
// Equation(s):
// \inst1|Add3~10_combout  = (\inst1|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT7  & (\inst1|Add3~9  & VCC)) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT7  & (!\inst1|Add3~9 )))) # 
// (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT7  & (!\inst1|Add3~9 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT7  & ((\inst1|Add3~9 ) # (GND)))))
// \inst1|Add3~11  = CARRY((\inst1|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\inst|Mult1|auto_generated|mac_out2~DATAOUT7  & !\inst1|Add3~9 )) # (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT7  & ((!\inst1|Add3~9 ) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT7 ))))

	.dataa(\inst1|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~9 ),
	.combout(\inst1|Add3~10_combout ),
	.cout(\inst1|Add3~11 ));
// synopsys translate_off
defparam \inst1|Add3~10 .lut_mask = 16'h9617;
defparam \inst1|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N20
cycloneive_lcell_comb \inst1|Add3~12 (
// Equation(s):
// \inst1|Add3~12_combout  = ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT8  $ (\inst|Mult1|auto_generated|mac_out2~DATAOUT8  $ (!\inst1|Add3~11 )))) # (GND)
// \inst1|Add3~13  = CARRY((\inst1|Mult0|auto_generated|mac_out2~DATAOUT8  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT8 ) # (!\inst1|Add3~11 ))) # (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT8  & (\inst|Mult1|auto_generated|mac_out2~DATAOUT8  & 
// !\inst1|Add3~11 )))

	.dataa(\inst1|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~11 ),
	.combout(\inst1|Add3~12_combout ),
	.cout(\inst1|Add3~13 ));
// synopsys translate_off
defparam \inst1|Add3~12 .lut_mask = 16'h698E;
defparam \inst1|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N22
cycloneive_lcell_comb \inst1|Add3~14 (
// Equation(s):
// \inst1|Add3~14_combout  = (\inst|Mult1|auto_generated|mac_out2~DATAOUT9  & ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT9  & (\inst1|Add3~13  & VCC)) # (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\inst1|Add3~13 )))) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT9  & ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\inst1|Add3~13 )) # (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\inst1|Add3~13 ) # (GND)))))
// \inst1|Add3~15  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT9  & (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT9  & !\inst1|Add3~13 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT9  & ((!\inst1|Add3~13 ) # 
// (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT9 ))))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT9 ),
	.datab(\inst1|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~13 ),
	.combout(\inst1|Add3~14_combout ),
	.cout(\inst1|Add3~15 ));
// synopsys translate_off
defparam \inst1|Add3~14 .lut_mask = 16'h9617;
defparam \inst1|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N24
cycloneive_lcell_comb \inst1|Add3~16 (
// Equation(s):
// \inst1|Add3~16_combout  = ((\inst|Mult1|auto_generated|mac_out2~DATAOUT10  $ (\inst1|Mult0|auto_generated|mac_out2~DATAOUT10  $ (!\inst1|Add3~15 )))) # (GND)
// \inst1|Add3~17  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT10  & ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT10 ) # (!\inst1|Add3~15 ))) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT10  & (\inst1|Mult0|auto_generated|mac_out2~DATAOUT10  & 
// !\inst1|Add3~15 )))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT10 ),
	.datab(\inst1|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~15 ),
	.combout(\inst1|Add3~16_combout ),
	.cout(\inst1|Add3~17 ));
// synopsys translate_off
defparam \inst1|Add3~16 .lut_mask = 16'h698E;
defparam \inst1|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N28
cycloneive_lcell_comb \inst1|Add3~20 (
// Equation(s):
// \inst1|Add3~20_combout  = ((\inst|Mult1|auto_generated|mac_out2~DATAOUT12  $ (\inst1|Mult0|auto_generated|mac_out2~DATAOUT12  $ (!\inst1|Add3~19 )))) # (GND)
// \inst1|Add3~21  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT12  & ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT12 ) # (!\inst1|Add3~19 ))) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT12  & (\inst1|Mult0|auto_generated|mac_out2~DATAOUT12  & 
// !\inst1|Add3~19 )))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\inst1|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~19 ),
	.combout(\inst1|Add3~20_combout ),
	.cout(\inst1|Add3~21 ));
// synopsys translate_off
defparam \inst1|Add3~20 .lut_mask = 16'h698E;
defparam \inst1|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N30
cycloneive_lcell_comb \inst1|Add3~22 (
// Equation(s):
// \inst1|Add3~22_combout  = (\inst1|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT13  & (\inst1|Add3~21  & VCC)) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT13  & (!\inst1|Add3~21 )))) # 
// (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT13  & (!\inst1|Add3~21 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT13  & ((\inst1|Add3~21 ) # (GND)))))
// \inst1|Add3~23  = CARRY((\inst1|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\inst|Mult1|auto_generated|mac_out2~DATAOUT13  & !\inst1|Add3~21 )) # (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT13  & ((!\inst1|Add3~21 ) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT13 ))))

	.dataa(\inst1|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~21 ),
	.combout(\inst1|Add3~22_combout ),
	.cout(\inst1|Add3~23 ));
// synopsys translate_off
defparam \inst1|Add3~22 .lut_mask = 16'h9617;
defparam \inst1|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N2
cycloneive_lcell_comb \inst1|Add3~26 (
// Equation(s):
// \inst1|Add3~26_combout  = (\inst1|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT15  & (\inst1|Add3~25  & VCC)) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT15  & (!\inst1|Add3~25 )))) # 
// (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT15  & (!\inst1|Add3~25 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT15  & ((\inst1|Add3~25 ) # (GND)))))
// \inst1|Add3~27  = CARRY((\inst1|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\inst|Mult1|auto_generated|mac_out2~DATAOUT15  & !\inst1|Add3~25 )) # (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT15  & ((!\inst1|Add3~25 ) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT15 ))))

	.dataa(\inst1|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~25 ),
	.combout(\inst1|Add3~26_combout ),
	.cout(\inst1|Add3~27 ));
// synopsys translate_off
defparam \inst1|Add3~26 .lut_mask = 16'h9617;
defparam \inst1|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N4
cycloneive_lcell_comb \inst1|Add3~28 (
// Equation(s):
// \inst1|Add3~28_combout  = ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT16  $ (\inst|Mult1|auto_generated|mac_out2~DATAOUT16  $ (!\inst1|Add3~27 )))) # (GND)
// \inst1|Add3~29  = CARRY((\inst1|Mult0|auto_generated|mac_out2~DATAOUT16  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT16 ) # (!\inst1|Add3~27 ))) # (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT16  & (\inst|Mult1|auto_generated|mac_out2~DATAOUT16  & 
// !\inst1|Add3~27 )))

	.dataa(\inst1|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~27 ),
	.combout(\inst1|Add3~28_combout ),
	.cout(\inst1|Add3~29 ));
// synopsys translate_off
defparam \inst1|Add3~28 .lut_mask = 16'h698E;
defparam \inst1|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N8
cycloneive_lcell_comb \inst1|Add3~32 (
// Equation(s):
// \inst1|Add3~32_combout  = ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT18  $ (\inst|Mult1|auto_generated|mac_out2~DATAOUT18  $ (!\inst1|Add3~31 )))) # (GND)
// \inst1|Add3~33  = CARRY((\inst1|Mult0|auto_generated|mac_out2~DATAOUT18  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT18 ) # (!\inst1|Add3~31 ))) # (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT18  & (\inst|Mult1|auto_generated|mac_out2~DATAOUT18  & 
// !\inst1|Add3~31 )))

	.dataa(\inst1|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~31 ),
	.combout(\inst1|Add3~32_combout ),
	.cout(\inst1|Add3~33 ));
// synopsys translate_off
defparam \inst1|Add3~32 .lut_mask = 16'h698E;
defparam \inst1|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N10
cycloneive_lcell_comb \inst1|Add3~34 (
// Equation(s):
// \inst1|Add3~34_combout  = (\inst1|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT19  & (\inst1|Add3~33  & VCC)) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT19  & (!\inst1|Add3~33 )))) # 
// (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT19  & (!\inst1|Add3~33 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\inst1|Add3~33 ) # (GND)))))
// \inst1|Add3~35  = CARRY((\inst1|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\inst|Mult1|auto_generated|mac_out2~DATAOUT19  & !\inst1|Add3~33 )) # (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT19  & ((!\inst1|Add3~33 ) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\inst1|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~33 ),
	.combout(\inst1|Add3~34_combout ),
	.cout(\inst1|Add3~35 ));
// synopsys translate_off
defparam \inst1|Add3~34 .lut_mask = 16'h9617;
defparam \inst1|Add3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N12
cycloneive_lcell_comb \inst1|Add3~36 (
// Equation(s):
// \inst1|Add3~36_combout  = ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT20  $ (\inst|Mult1|auto_generated|mac_out2~DATAOUT20  $ (!\inst1|Add3~35 )))) # (GND)
// \inst1|Add3~37  = CARRY((\inst1|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT20 ) # (!\inst1|Add3~35 ))) # (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT20  & (\inst|Mult1|auto_generated|mac_out2~DATAOUT20  & 
// !\inst1|Add3~35 )))

	.dataa(\inst1|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~35 ),
	.combout(\inst1|Add3~36_combout ),
	.cout(\inst1|Add3~37 ));
// synopsys translate_off
defparam \inst1|Add3~36 .lut_mask = 16'h698E;
defparam \inst1|Add3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N14
cycloneive_lcell_comb \inst1|Add3~38 (
// Equation(s):
// \inst1|Add3~38_combout  = (\inst|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT21  & (\inst1|Add3~37  & VCC)) # (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\inst1|Add3~37 )))) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\inst1|Add3~37 )) # (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\inst1|Add3~37 ) # (GND)))))
// \inst1|Add3~39  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT21  & (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT21  & !\inst1|Add3~37 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT21  & ((!\inst1|Add3~37 ) # 
// (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\inst1|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~37 ),
	.combout(\inst1|Add3~38_combout ),
	.cout(\inst1|Add3~39 ));
// synopsys translate_off
defparam \inst1|Add3~38 .lut_mask = 16'h9617;
defparam \inst1|Add3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N16
cycloneive_lcell_comb \inst1|Add3~40 (
// Equation(s):
// \inst1|Add3~40_combout  = ((\inst|Mult1|auto_generated|mac_out2~DATAOUT21  $ (\inst1|Mult0|auto_generated|mac_out2~DATAOUT22  $ (!\inst1|Add3~39 )))) # (GND)
// \inst1|Add3~41  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT22 ) # (!\inst1|Add3~39 ))) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT21  & (\inst1|Mult0|auto_generated|mac_out2~DATAOUT22  & 
// !\inst1|Add3~39 )))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\inst1|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~39 ),
	.combout(\inst1|Add3~40_combout ),
	.cout(\inst1|Add3~41 ));
// synopsys translate_off
defparam \inst1|Add3~40 .lut_mask = 16'h698E;
defparam \inst1|Add3~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N18
cycloneive_lcell_comb \inst1|Add3~42 (
// Equation(s):
// \inst1|Add3~42_combout  = (\inst|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT23  & (\inst1|Add3~41  & VCC)) # (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\inst1|Add3~41 )))) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\inst1|Add3~41 )) # (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\inst1|Add3~41 ) # (GND)))))
// \inst1|Add3~43  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT21  & (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT23  & !\inst1|Add3~41 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT21  & ((!\inst1|Add3~41 ) # 
// (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\inst1|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~41 ),
	.combout(\inst1|Add3~42_combout ),
	.cout(\inst1|Add3~43 ));
// synopsys translate_off
defparam \inst1|Add3~42 .lut_mask = 16'h9617;
defparam \inst1|Add3~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N20
cycloneive_lcell_comb \inst1|Add3~44 (
// Equation(s):
// \inst1|Add3~44_combout  = ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT24  $ (\inst|Mult1|auto_generated|mac_out2~DATAOUT21  $ (!\inst1|Add3~43 )))) # (GND)
// \inst1|Add3~45  = CARRY((\inst1|Mult0|auto_generated|mac_out2~DATAOUT24  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT21 ) # (!\inst1|Add3~43 ))) # (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT24  & (\inst|Mult1|auto_generated|mac_out2~DATAOUT21  & 
// !\inst1|Add3~43 )))

	.dataa(\inst1|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~43 ),
	.combout(\inst1|Add3~44_combout ),
	.cout(\inst1|Add3~45 ));
// synopsys translate_off
defparam \inst1|Add3~44 .lut_mask = 16'h698E;
defparam \inst1|Add3~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N22
cycloneive_lcell_comb \inst1|Add3~46 (
// Equation(s):
// \inst1|Add3~46_combout  = (\inst|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT25  & (\inst1|Add3~45  & VCC)) # (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\inst1|Add3~45 )))) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\inst1|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\inst1|Add3~45 )) # (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\inst1|Add3~45 ) # (GND)))))
// \inst1|Add3~47  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT21  & (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT25  & !\inst1|Add3~45 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT21  & ((!\inst1|Add3~45 ) # 
// (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT25 ))))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\inst1|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~45 ),
	.combout(\inst1|Add3~46_combout ),
	.cout(\inst1|Add3~47 ));
// synopsys translate_off
defparam \inst1|Add3~46 .lut_mask = 16'h9617;
defparam \inst1|Add3~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N24
cycloneive_lcell_comb \inst1|Add3~48 (
// Equation(s):
// \inst1|Add3~48_combout  = \inst|Mult1|auto_generated|mac_out2~DATAOUT21  $ (\inst1|Add3~47  $ (!\inst1|Mult0|auto_generated|mac_out2~DATAOUT25 ))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.cin(\inst1|Add3~47 ),
	.combout(\inst1|Add3~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add3~48 .lut_mask = 16'h5AA5;
defparam \inst1|Add3~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N14
cycloneive_lcell_comb \iReg|LCD_B~1 (
// Equation(s):
// \iReg|LCD_B~1_combout  = (\inst1|Add3~46_combout ) # ((\inst1|Add3~40_combout ) # (\inst1|Add3~44_combout ))

	.dataa(gnd),
	.datab(\inst1|Add3~46_combout ),
	.datac(\inst1|Add3~40_combout ),
	.datad(\inst1|Add3~44_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_B~1_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_B~1 .lut_mask = 16'hFFFC;
defparam \iReg|LCD_B~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N30
cycloneive_lcell_comb \inst1|LessThan12~10 (
// Equation(s):
// \inst1|LessThan12~10_combout  = (\inst1|Add3~34_combout ) # ((\inst1|Add3~38_combout ) # ((\inst1|Add3~32_combout ) # (\inst1|Add3~36_combout )))

	.dataa(\inst1|Add3~34_combout ),
	.datab(\inst1|Add3~38_combout ),
	.datac(\inst1|Add3~32_combout ),
	.datad(\inst1|Add3~36_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan12~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan12~10 .lut_mask = 16'hFFFE;
defparam \inst1|LessThan12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N8
cycloneive_lcell_comb \iReg|LCD_B~2 (
// Equation(s):
// \iReg|LCD_B~2_combout  = (\inst1|LessThan12~11_combout ) # ((\inst1|Add3~42_combout ) # ((\iReg|LCD_B~1_combout ) # (\inst1|LessThan12~10_combout )))

	.dataa(\inst1|LessThan12~11_combout ),
	.datab(\inst1|Add3~42_combout ),
	.datac(\iReg|LCD_B~1_combout ),
	.datad(\inst1|LessThan12~10_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_B~2_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_B~2 .lut_mask = 16'hFFFE;
defparam \iReg|LCD_B~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N2
cycloneive_lcell_comb \inst1|LessThan12~1 (
// Equation(s):
// \inst1|LessThan12~1_combout  = (\inst1|Add3~8_combout ) # ((\inst1|Add3~6_combout ) # (\inst1|Add3~10_combout ))

	.dataa(gnd),
	.datab(\inst1|Add3~8_combout ),
	.datac(\inst1|Add3~6_combout ),
	.datad(\inst1|Add3~10_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan12~1 .lut_mask = 16'hFFFC;
defparam \inst1|LessThan12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N28
cycloneive_lcell_comb \inst1|Add3~50 (
// Equation(s):
// \inst1|Add3~50_combout  = (\iGen|xcolumn [0] & (\iGen|yrow [0] $ (VCC))) # (!\iGen|xcolumn [0] & (\iGen|yrow [0] & VCC))
// \inst1|Add3~51  = CARRY((\iGen|xcolumn [0] & \iGen|yrow [0]))

	.dataa(\iGen|xcolumn [0]),
	.datab(\iGen|yrow [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|Add3~50_combout ),
	.cout(\inst1|Add3~51 ));
// synopsys translate_off
defparam \inst1|Add3~50 .lut_mask = 16'h6688;
defparam \inst1|Add3~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N30
cycloneive_lcell_comb \inst1|Add3~52 (
// Equation(s):
// \inst1|Add3~52_combout  = \inst1|Add3~51 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1|Add3~51 ),
	.combout(\inst1|Add3~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add3~52 .lut_mask = 16'hF0F0;
defparam \inst1|Add3~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N4
cycloneive_lcell_comb \inst1|LessThan12~2 (
// Equation(s):
// \inst1|LessThan12~2_combout  = (\inst1|Add3~2_combout ) # ((\inst1|Add3~52_combout ) # ((\inst1|Add3~0_combout ) # (\inst1|Add3~50_combout )))

	.dataa(\inst1|Add3~2_combout ),
	.datab(\inst1|Add3~52_combout ),
	.datac(\inst1|Add3~0_combout ),
	.datad(\inst1|Add3~50_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan12~2 .lut_mask = 16'hFFFE;
defparam \inst1|LessThan12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N0
cycloneive_lcell_comb \inst1|LessThan12~0 (
// Equation(s):
// \inst1|LessThan12~0_combout  = (\inst1|Add3~12_combout  & (\inst1|Add3~14_combout  & \inst1|Add3~16_combout ))

	.dataa(gnd),
	.datab(\inst1|Add3~12_combout ),
	.datac(\inst1|Add3~14_combout ),
	.datad(\inst1|Add3~16_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan12~0 .lut_mask = 16'hC000;
defparam \inst1|LessThan12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N6
cycloneive_lcell_comb \inst1|LessThan12~3 (
// Equation(s):
// \inst1|LessThan12~3_combout  = (\inst1|LessThan12~0_combout  & ((\inst1|LessThan12~1_combout ) # ((\inst1|Add3~4_combout  & \inst1|LessThan12~2_combout ))))

	.dataa(\inst1|Add3~4_combout ),
	.datab(\inst1|LessThan12~1_combout ),
	.datac(\inst1|LessThan12~2_combout ),
	.datad(\inst1|LessThan12~0_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan12~3 .lut_mask = 16'hEC00;
defparam \inst1|LessThan12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N28
cycloneive_lcell_comb \inst1|LessThan12~4 (
// Equation(s):
// \inst1|LessThan12~4_combout  = (\inst1|Add3~22_combout  & ((\inst1|Add3~18_combout ) # ((\inst1|LessThan12~3_combout ) # (\inst1|Add3~20_combout ))))

	.dataa(\inst1|Add3~18_combout ),
	.datab(\inst1|Add3~22_combout ),
	.datac(\inst1|LessThan12~3_combout ),
	.datad(\inst1|Add3~20_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan12~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan12~4 .lut_mask = 16'hCCC8;
defparam \inst1|LessThan12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N26
cycloneive_lcell_comb \iReg|LCD_B~3 (
// Equation(s):
// \iReg|LCD_B~3_combout  = (\iReg|LCD_B~0_combout  & (!\inst1|Add3~48_combout  & ((\iReg|LCD_B~2_combout ) # (\inst1|LessThan12~4_combout ))))

	.dataa(\iReg|LCD_B~0_combout ),
	.datab(\inst1|Add3~48_combout ),
	.datac(\iReg|LCD_B~2_combout ),
	.datad(\inst1|LessThan12~4_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_B~3_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_B~3 .lut_mask = 16'h2220;
defparam \iReg|LCD_B~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N22
cycloneive_lcell_comb \inst1|LSPflag~4 (
// Equation(s):
// \inst1|LSPflag~4_combout  = (\inst1|LessThan5~0_combout ) # ((\inst1|Add0~20_combout ) # (!\inst|LessThan3~0_combout ))

	.dataa(gnd),
	.datab(\inst1|LessThan5~0_combout ),
	.datac(\inst1|Add0~20_combout ),
	.datad(\inst|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst1|LSPflag~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LSPflag~4 .lut_mask = 16'hFCFF;
defparam \inst1|LSPflag~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N2
cycloneive_lcell_comb \iReg|LCD_B~4 (
// Equation(s):
// \iReg|LCD_B~4_combout  = (\inst1|Equal2~0_combout  & (!\inst2|Equal1~0_combout  & (\iReg|LCD_B~3_combout  & !\inst1|LSPflag~4_combout )))

	.dataa(\inst1|Equal2~0_combout ),
	.datab(\inst2|Equal1~0_combout ),
	.datac(\iReg|LCD_B~3_combout ),
	.datad(\inst1|LSPflag~4_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_B~4_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_B~4 .lut_mask = 16'h0020;
defparam \iReg|LCD_B~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N28
cycloneive_lcell_comb \iReg|LCD_B~5 (
// Equation(s):
// \iReg|LCD_B~5_combout  = (\iGen|LCD_DEN~q  & ((\inst2|VGA_B[7]~3_combout ) # (\iReg|LCD_B~4_combout )))

	.dataa(\inst2|VGA_B[7]~3_combout ),
	.datab(gnd),
	.datac(\iGen|LCD_DEN~q ),
	.datad(\iReg|LCD_B~4_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_B~5_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_B~5 .lut_mask = 16'hF0A0;
defparam \iReg|LCD_B~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N29
dffeas \iReg|LCD_B[4] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iReg|LCD_B~5_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_B[4] .is_wysiwyg = "true";
defparam \iReg|LCD_B[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N6
cycloneive_lcell_comb \inst1|LessThan12~5 (
// Equation(s):
// \inst1|LessThan12~5_combout  = (\inst1|Add3~24_combout ) # ((\inst1|LessThan12~4_combout ) # ((\inst1|Add3~28_combout ) # (\inst1|Add3~26_combout )))

	.dataa(\inst1|Add3~24_combout ),
	.datab(\inst1|LessThan12~4_combout ),
	.datac(\inst1|Add3~28_combout ),
	.datad(\inst1|Add3~26_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan12~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan12~5 .lut_mask = 16'hFFFE;
defparam \inst1|LessThan12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N26
cycloneive_lcell_comb \inst1|LessThan12~6 (
// Equation(s):
// \inst1|LessThan12~6_combout  = (\inst1|Add3~30_combout ) # ((\inst1|Add3~34_combout ) # ((\inst1|Add3~32_combout ) # (\inst1|LessThan12~5_combout )))

	.dataa(\inst1|Add3~30_combout ),
	.datab(\inst1|Add3~34_combout ),
	.datac(\inst1|Add3~32_combout ),
	.datad(\inst1|LessThan12~5_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan12~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan12~6 .lut_mask = 16'hFFFE;
defparam \inst1|LessThan12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N28
cycloneive_lcell_comb \inst1|LessThan12~7 (
// Equation(s):
// \inst1|LessThan12~7_combout  = (\inst1|Add3~36_combout ) # ((\inst1|Add3~38_combout ) # ((\inst1|LessThan12~6_combout ) # (\inst1|Add3~40_combout )))

	.dataa(\inst1|Add3~36_combout ),
	.datab(\inst1|Add3~38_combout ),
	.datac(\inst1|LessThan12~6_combout ),
	.datad(\inst1|Add3~40_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan12~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan12~7 .lut_mask = 16'hFFFE;
defparam \inst1|LessThan12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N24
cycloneive_lcell_comb \inst1|LessThan12~8 (
// Equation(s):
// \inst1|LessThan12~8_combout  = (\inst1|LessThan12~7_combout ) # (\inst1|Add3~42_combout )

	.dataa(gnd),
	.datab(\inst1|LessThan12~7_combout ),
	.datac(gnd),
	.datad(\inst1|Add3~42_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan12~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan12~8 .lut_mask = 16'hFFCC;
defparam \inst1|LessThan12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N2
cycloneive_lcell_comb \inst1|LessThan12~9 (
// Equation(s):
// \inst1|LessThan12~9_combout  = (!\inst1|Add3~48_combout  & ((\inst1|Add3~44_combout ) # ((\inst1|Add3~46_combout ) # (\inst1|LessThan12~8_combout ))))

	.dataa(\inst1|Add3~44_combout ),
	.datab(\inst1|Add3~46_combout ),
	.datac(\inst1|Add3~48_combout ),
	.datad(\inst1|LessThan12~8_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan12~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan12~9 .lut_mask = 16'h0F0E;
defparam \inst1|LessThan12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N20
cycloneive_lcell_comb \inst2|VGA_B[7]~15 (
// Equation(s):
// \inst2|VGA_B[7]~15_combout  = (!\inst1|LSPflag~4_combout  & (\inst1|LessThan12~9_combout  & !\inst2|Equal1~0_combout ))

	.dataa(gnd),
	.datab(\inst1|LSPflag~4_combout ),
	.datac(\inst1|LessThan12~9_combout ),
	.datad(\inst2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[7]~15 .lut_mask = 16'h0030;
defparam \inst2|VGA_B[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N8
cycloneive_lcell_comb \inst2|VGA_B[5]~13 (
// Equation(s):
// \inst2|VGA_B[5]~13_combout  = (\inst2|VGA_B[5]~12_combout ) # ((\inst3|LSPflag~9_combout  & (!\inst3|LessThan12~8_combout  & !\inst2|Equal0~0_combout )))

	.dataa(\inst2|VGA_B[5]~12_combout ),
	.datab(\inst3|LSPflag~9_combout ),
	.datac(\inst3|LessThan12~8_combout ),
	.datad(\inst2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[5]~13 .lut_mask = 16'hAAAE;
defparam \inst2|VGA_B[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N26
cycloneive_lcell_comb \inst2|VGA_B[5]~14 (
// Equation(s):
// \inst2|VGA_B[5]~14_combout  = (\inst2|VGA_B[7]~3_combout  & ((\inst2|VGA_B[5]~13_combout ) # ((!\inst3|RGB~0_combout  & \iReg|LCD_G~2_combout ))))

	.dataa(\inst3|RGB~0_combout ),
	.datab(\inst2|VGA_B[7]~3_combout ),
	.datac(\inst2|VGA_B[5]~13_combout ),
	.datad(\iReg|LCD_G~2_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[5]~14 .lut_mask = 16'hC4C0;
defparam \inst2|VGA_B[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N0
cycloneive_lcell_comb \inst2|VGA_B[5]~32 (
// Equation(s):
// \inst2|VGA_B[5]~32_combout  = (\inst2|VGA_B[5]~14_combout ) # ((\inst2|VGA_B[7]~15_combout  & ((!\inst1|LSPflag~1_combout ) # (!\inst1|RGB~0_combout ))))

	.dataa(\inst1|RGB~0_combout ),
	.datab(\inst2|VGA_B[7]~15_combout ),
	.datac(\inst2|VGA_B[5]~14_combout ),
	.datad(\inst1|LSPflag~1_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[5]~32 .lut_mask = 16'hF4FC;
defparam \inst2|VGA_B[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N1
dffeas \iReg|LCD_B[3] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|VGA_B[5]~32_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iGen|LCD_DEN~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_B[3] .is_wysiwyg = "true";
defparam \iReg|LCD_B[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N6
cycloneive_lcell_comb \inst|LessThan2~0 (
// Equation(s):
// \inst|LessThan2~0_combout  = (!\iGen|yrow [9] & !\iGen|yrow [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\iGen|yrow [9]),
	.datad(\iGen|yrow [8]),
	.cin(gnd),
	.combout(\inst|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan2~0 .lut_mask = 16'h000F;
defparam \inst|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N8
cycloneive_lcell_comb \inst|LSPflag:romID[1]~0 (
// Equation(s):
// \inst|LSPflag:romID[1]~0_combout  = (\inst|LessThan2~0_combout  & ((\iGen|xcolumn [7] & (\iGen|xcolumn [8] & !\iGen|xcolumn [9])) # (!\iGen|xcolumn [7] & (!\iGen|xcolumn [8] & \iGen|xcolumn [9]))))

	.dataa(\iGen|xcolumn [7]),
	.datab(\iGen|xcolumn [8]),
	.datac(\iGen|xcolumn [9]),
	.datad(\inst|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\inst|LSPflag:romID[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LSPflag:romID[1]~0 .lut_mask = 16'h1800;
defparam \inst|LSPflag:romID[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N20
cycloneive_lcell_comb \inst|LSPflag:romID[0]~0 (
// Equation(s):
// \inst|LSPflag:romID[0]~0_combout  = (!\inst|LessThan2~1_combout  & (!\iGen|xcolumn [8] & (!\iGen|xcolumn [9] & \inst|LessThan3~0_combout )))

	.dataa(\inst|LessThan2~1_combout ),
	.datab(\iGen|xcolumn [8]),
	.datac(\iGen|xcolumn [9]),
	.datad(\inst|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst|LSPflag:romID[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LSPflag:romID[0]~0 .lut_mask = 16'h0100;
defparam \inst|LSPflag:romID[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N14
cycloneive_lcell_comb \inst|Equal0~0 (
// Equation(s):
// \inst|Equal0~0_combout  = (\inst|LSPflag:romID[1]~0_combout ) # (\inst|LSPflag:romID[0]~0_combout )

	.dataa(gnd),
	.datab(\inst|LSPflag:romID[1]~0_combout ),
	.datac(\inst|LSPflag:romID[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~0 .lut_mask = 16'hFCFC;
defparam \inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N6
cycloneive_lcell_comb \inst|Add7~0 (
// Equation(s):
// \inst|Add7~0_combout  = (\iGen|xcolumn [1] & (\iGen|xcolumn [0] $ (VCC))) # (!\iGen|xcolumn [1] & (\iGen|xcolumn [0] & VCC))
// \inst|Add7~1  = CARRY((\iGen|xcolumn [1] & \iGen|xcolumn [0]))

	.dataa(\iGen|xcolumn [1]),
	.datab(\iGen|xcolumn [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add7~0_combout ),
	.cout(\inst|Add7~1 ));
// synopsys translate_off
defparam \inst|Add7~0 .lut_mask = 16'h6688;
defparam \inst|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N8
cycloneive_lcell_comb \inst|Add7~2 (
// Equation(s):
// \inst|Add7~2_combout  = (\iGen|xcolumn [1] & ((\iGen|xcolumn [2] & (\inst|Add7~1  & VCC)) # (!\iGen|xcolumn [2] & (!\inst|Add7~1 )))) # (!\iGen|xcolumn [1] & ((\iGen|xcolumn [2] & (!\inst|Add7~1 )) # (!\iGen|xcolumn [2] & ((\inst|Add7~1 ) # (GND)))))
// \inst|Add7~3  = CARRY((\iGen|xcolumn [1] & (!\iGen|xcolumn [2] & !\inst|Add7~1 )) # (!\iGen|xcolumn [1] & ((!\inst|Add7~1 ) # (!\iGen|xcolumn [2]))))

	.dataa(\iGen|xcolumn [1]),
	.datab(\iGen|xcolumn [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add7~1 ),
	.combout(\inst|Add7~2_combout ),
	.cout(\inst|Add7~3 ));
// synopsys translate_off
defparam \inst|Add7~2 .lut_mask = 16'h9617;
defparam \inst|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N12
cycloneive_lcell_comb \inst|Add7~6 (
// Equation(s):
// \inst|Add7~6_combout  = (\iGen|xcolumn [3] & ((\iGen|xcolumn [4] & (\inst|Add7~5  & VCC)) # (!\iGen|xcolumn [4] & (!\inst|Add7~5 )))) # (!\iGen|xcolumn [3] & ((\iGen|xcolumn [4] & (!\inst|Add7~5 )) # (!\iGen|xcolumn [4] & ((\inst|Add7~5 ) # (GND)))))
// \inst|Add7~7  = CARRY((\iGen|xcolumn [3] & (!\iGen|xcolumn [4] & !\inst|Add7~5 )) # (!\iGen|xcolumn [3] & ((!\inst|Add7~5 ) # (!\iGen|xcolumn [4]))))

	.dataa(\iGen|xcolumn [3]),
	.datab(\iGen|xcolumn [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add7~5 ),
	.combout(\inst|Add7~6_combout ),
	.cout(\inst|Add7~7 ));
// synopsys translate_off
defparam \inst|Add7~6 .lut_mask = 16'h9617;
defparam \inst|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N14
cycloneive_lcell_comb \inst|Add7~8 (
// Equation(s):
// \inst|Add7~8_combout  = ((\iGen|xcolumn [4] $ (\iGen|xcolumn [5] $ (!\inst|Add7~7 )))) # (GND)
// \inst|Add7~9  = CARRY((\iGen|xcolumn [4] & ((\iGen|xcolumn [5]) # (!\inst|Add7~7 ))) # (!\iGen|xcolumn [4] & (\iGen|xcolumn [5] & !\inst|Add7~7 )))

	.dataa(\iGen|xcolumn [4]),
	.datab(\iGen|xcolumn [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add7~7 ),
	.combout(\inst|Add7~8_combout ),
	.cout(\inst|Add7~9 ));
// synopsys translate_off
defparam \inst|Add7~8 .lut_mask = 16'h698E;
defparam \inst|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N16
cycloneive_lcell_comb \inst|Add7~10 (
// Equation(s):
// \inst|Add7~10_combout  = (\iGen|xcolumn [6] & ((\iGen|xcolumn [5] & (\inst|Add7~9  & VCC)) # (!\iGen|xcolumn [5] & (!\inst|Add7~9 )))) # (!\iGen|xcolumn [6] & ((\iGen|xcolumn [5] & (!\inst|Add7~9 )) # (!\iGen|xcolumn [5] & ((\inst|Add7~9 ) # (GND)))))
// \inst|Add7~11  = CARRY((\iGen|xcolumn [6] & (!\iGen|xcolumn [5] & !\inst|Add7~9 )) # (!\iGen|xcolumn [6] & ((!\inst|Add7~9 ) # (!\iGen|xcolumn [5]))))

	.dataa(\iGen|xcolumn [6]),
	.datab(\iGen|xcolumn [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add7~9 ),
	.combout(\inst|Add7~10_combout ),
	.cout(\inst|Add7~11 ));
// synopsys translate_off
defparam \inst|Add7~10 .lut_mask = 16'h9617;
defparam \inst|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N18
cycloneive_lcell_comb \inst|Add7~12 (
// Equation(s):
// \inst|Add7~12_combout  = ((\iGen|xcolumn [6] $ (\iGen|xcolumn [7] $ (!\inst|Add7~11 )))) # (GND)
// \inst|Add7~13  = CARRY((\iGen|xcolumn [6] & ((\iGen|xcolumn [7]) # (!\inst|Add7~11 ))) # (!\iGen|xcolumn [6] & (\iGen|xcolumn [7] & !\inst|Add7~11 )))

	.dataa(\iGen|xcolumn [6]),
	.datab(\iGen|xcolumn [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add7~11 ),
	.combout(\inst|Add7~12_combout ),
	.cout(\inst|Add7~13 ));
// synopsys translate_off
defparam \inst|Add7~12 .lut_mask = 16'h698E;
defparam \inst|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N20
cycloneive_lcell_comb \inst|Add7~14 (
// Equation(s):
// \inst|Add7~14_combout  = (\iGen|xcolumn [7] & ((\iGen|xcolumn [8] & (\inst|Add7~13  & VCC)) # (!\iGen|xcolumn [8] & (!\inst|Add7~13 )))) # (!\iGen|xcolumn [7] & ((\iGen|xcolumn [8] & (!\inst|Add7~13 )) # (!\iGen|xcolumn [8] & ((\inst|Add7~13 ) # (GND)))))
// \inst|Add7~15  = CARRY((\iGen|xcolumn [7] & (!\iGen|xcolumn [8] & !\inst|Add7~13 )) # (!\iGen|xcolumn [7] & ((!\inst|Add7~13 ) # (!\iGen|xcolumn [8]))))

	.dataa(\iGen|xcolumn [7]),
	.datab(\iGen|xcolumn [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add7~13 ),
	.combout(\inst|Add7~14_combout ),
	.cout(\inst|Add7~15 ));
// synopsys translate_off
defparam \inst|Add7~14 .lut_mask = 16'h9617;
defparam \inst|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N22
cycloneive_lcell_comb \inst|Add7~16 (
// Equation(s):
// \inst|Add7~16_combout  = ((\iGen|xcolumn [8] $ (\iGen|xcolumn [9] $ (!\inst|Add7~15 )))) # (GND)
// \inst|Add7~17  = CARRY((\iGen|xcolumn [8] & ((\iGen|xcolumn [9]) # (!\inst|Add7~15 ))) # (!\iGen|xcolumn [8] & (\iGen|xcolumn [9] & !\inst|Add7~15 )))

	.dataa(\iGen|xcolumn [8]),
	.datab(\iGen|xcolumn [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add7~15 ),
	.combout(\inst|Add7~16_combout ),
	.cout(\inst|Add7~17 ));
// synopsys translate_off
defparam \inst|Add7~16 .lut_mask = 16'h698E;
defparam \inst|Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N24
cycloneive_lcell_comb \inst|Add7~18 (
// Equation(s):
// \inst|Add7~18_combout  = (\iGen|xcolumn [9] & (!\inst|Add7~17 )) # (!\iGen|xcolumn [9] & ((\inst|Add7~17 ) # (GND)))
// \inst|Add7~19  = CARRY((!\inst|Add7~17 ) # (!\iGen|xcolumn [9]))

	.dataa(gnd),
	.datab(\iGen|xcolumn [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add7~17 ),
	.combout(\inst|Add7~18_combout ),
	.cout(\inst|Add7~19 ));
// synopsys translate_off
defparam \inst|Add7~18 .lut_mask = 16'h3C3F;
defparam \inst|Add7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N26
cycloneive_lcell_comb \inst|Add7~20 (
// Equation(s):
// \inst|Add7~20_combout  = !\inst|Add7~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|Add7~19 ),
	.combout(\inst|Add7~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add7~20 .lut_mask = 16'h0F0F;
defparam \inst|Add7~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N10
cycloneive_lcell_comb \inst|Add8~0 (
// Equation(s):
// \inst|Add8~0_combout  = \inst|Add7~0_combout  $ (VCC)
// \inst|Add8~1  = CARRY(\inst|Add7~0_combout )

	.dataa(gnd),
	.datab(\inst|Add7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add8~0_combout ),
	.cout(\inst|Add8~1 ));
// synopsys translate_off
defparam \inst|Add8~0 .lut_mask = 16'h33CC;
defparam \inst|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N12
cycloneive_lcell_comb \inst|Add8~2 (
// Equation(s):
// \inst|Add8~2_combout  = (\inst|Add7~2_combout  & (!\inst|Add8~1 )) # (!\inst|Add7~2_combout  & ((\inst|Add8~1 ) # (GND)))
// \inst|Add8~3  = CARRY((!\inst|Add8~1 ) # (!\inst|Add7~2_combout ))

	.dataa(gnd),
	.datab(\inst|Add7~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~1 ),
	.combout(\inst|Add8~2_combout ),
	.cout(\inst|Add8~3 ));
// synopsys translate_off
defparam \inst|Add8~2 .lut_mask = 16'h3C3F;
defparam \inst|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N14
cycloneive_lcell_comb \inst|Add8~4 (
// Equation(s):
// \inst|Add8~4_combout  = (\inst|Add7~4_combout  & ((GND) # (!\inst|Add8~3 ))) # (!\inst|Add7~4_combout  & (\inst|Add8~3  $ (GND)))
// \inst|Add8~5  = CARRY((\inst|Add7~4_combout ) # (!\inst|Add8~3 ))

	.dataa(\inst|Add7~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~3 ),
	.combout(\inst|Add8~4_combout ),
	.cout(\inst|Add8~5 ));
// synopsys translate_off
defparam \inst|Add8~4 .lut_mask = 16'h5AAF;
defparam \inst|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N16
cycloneive_lcell_comb \inst|Add8~6 (
// Equation(s):
// \inst|Add8~6_combout  = (\inst|Add7~6_combout  & (\inst|Add8~5  & VCC)) # (!\inst|Add7~6_combout  & (!\inst|Add8~5 ))
// \inst|Add8~7  = CARRY((!\inst|Add7~6_combout  & !\inst|Add8~5 ))

	.dataa(\inst|Add7~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~5 ),
	.combout(\inst|Add8~6_combout ),
	.cout(\inst|Add8~7 ));
// synopsys translate_off
defparam \inst|Add8~6 .lut_mask = 16'hA505;
defparam \inst|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N18
cycloneive_lcell_comb \inst|Add8~8 (
// Equation(s):
// \inst|Add8~8_combout  = (\inst|Add7~8_combout  & ((GND) # (!\inst|Add8~7 ))) # (!\inst|Add7~8_combout  & (\inst|Add8~7  $ (GND)))
// \inst|Add8~9  = CARRY((\inst|Add7~8_combout ) # (!\inst|Add8~7 ))

	.dataa(\inst|Add7~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~7 ),
	.combout(\inst|Add8~8_combout ),
	.cout(\inst|Add8~9 ));
// synopsys translate_off
defparam \inst|Add8~8 .lut_mask = 16'h5AAF;
defparam \inst|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N26
cycloneive_lcell_comb \inst|Add8~16 (
// Equation(s):
// \inst|Add8~16_combout  = (\inst|Add7~16_combout  & (\inst|Add8~15  $ (GND))) # (!\inst|Add7~16_combout  & (!\inst|Add8~15  & VCC))
// \inst|Add8~17  = CARRY((\inst|Add7~16_combout  & !\inst|Add8~15 ))

	.dataa(\inst|Add7~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~15 ),
	.combout(\inst|Add8~16_combout ),
	.cout(\inst|Add8~17 ));
// synopsys translate_off
defparam \inst|Add8~16 .lut_mask = 16'hA50A;
defparam \inst|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N28
cycloneive_lcell_comb \inst|Add8~18 (
// Equation(s):
// \inst|Add8~18_combout  = (\inst|Add7~18_combout  & (!\inst|Add8~17 )) # (!\inst|Add7~18_combout  & ((\inst|Add8~17 ) # (GND)))
// \inst|Add8~19  = CARRY((!\inst|Add8~17 ) # (!\inst|Add7~18_combout ))

	.dataa(\inst|Add7~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~17 ),
	.combout(\inst|Add8~18_combout ),
	.cout(\inst|Add8~19 ));
// synopsys translate_off
defparam \inst|Add8~18 .lut_mask = 16'h5A5F;
defparam \inst|Add8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N30
cycloneive_lcell_comb \inst|Add8~20 (
// Equation(s):
// \inst|Add8~20_combout  = \inst|Add8~19  $ (!\inst|Add7~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Add7~20_combout ),
	.cin(\inst|Add8~19 ),
	.combout(\inst|Add8~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~20 .lut_mask = 16'hF00F;
defparam \inst|Add8~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N0
cycloneive_lcell_comb \inst|LessThan15~0 (
// Equation(s):
// \inst|LessThan15~0_combout  = (\inst|Add8~0_combout ) # (\iGen|xcolumn [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Add8~0_combout ),
	.datad(\iGen|xcolumn [0]),
	.cin(gnd),
	.combout(\inst|LessThan15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan15~0 .lut_mask = 16'hFFF0;
defparam \inst|LessThan15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N8
cycloneive_lcell_comb \inst|LessThan15~2 (
// Equation(s):
// \inst|LessThan15~2_cout  = CARRY(\inst|LessThan15~0_combout )

	.dataa(gnd),
	.datab(\inst|LessThan15~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|LessThan15~2_cout ));
// synopsys translate_off
defparam \inst|LessThan15~2 .lut_mask = 16'h00CC;
defparam \inst|LessThan15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N10
cycloneive_lcell_comb \inst|LessThan15~4 (
// Equation(s):
// \inst|LessThan15~4_cout  = CARRY((\iGen|yrow [0] & ((!\inst|LessThan15~2_cout ) # (!\inst|Add8~2_combout ))) # (!\iGen|yrow [0] & (!\inst|Add8~2_combout  & !\inst|LessThan15~2_cout )))

	.dataa(\iGen|yrow [0]),
	.datab(\inst|Add8~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan15~2_cout ),
	.combout(),
	.cout(\inst|LessThan15~4_cout ));
// synopsys translate_off
defparam \inst|LessThan15~4 .lut_mask = 16'h002B;
defparam \inst|LessThan15~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N12
cycloneive_lcell_comb \inst|LessThan15~6 (
// Equation(s):
// \inst|LessThan15~6_cout  = CARRY((\iGen|yrow [1] & (\inst|Add8~4_combout  & !\inst|LessThan15~4_cout )) # (!\iGen|yrow [1] & ((\inst|Add8~4_combout ) # (!\inst|LessThan15~4_cout ))))

	.dataa(\iGen|yrow [1]),
	.datab(\inst|Add8~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan15~4_cout ),
	.combout(),
	.cout(\inst|LessThan15~6_cout ));
// synopsys translate_off
defparam \inst|LessThan15~6 .lut_mask = 16'h004D;
defparam \inst|LessThan15~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N14
cycloneive_lcell_comb \inst|LessThan15~8 (
// Equation(s):
// \inst|LessThan15~8_cout  = CARRY((\iGen|yrow [2] & ((!\inst|LessThan15~6_cout ) # (!\inst|Add8~6_combout ))) # (!\iGen|yrow [2] & (!\inst|Add8~6_combout  & !\inst|LessThan15~6_cout )))

	.dataa(\iGen|yrow [2]),
	.datab(\inst|Add8~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan15~6_cout ),
	.combout(),
	.cout(\inst|LessThan15~8_cout ));
// synopsys translate_off
defparam \inst|LessThan15~8 .lut_mask = 16'h002B;
defparam \inst|LessThan15~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N16
cycloneive_lcell_comb \inst|LessThan15~10 (
// Equation(s):
// \inst|LessThan15~10_cout  = CARRY((\iGen|yrow [3] & (\inst|Add8~8_combout  & !\inst|LessThan15~8_cout )) # (!\iGen|yrow [3] & ((\inst|Add8~8_combout ) # (!\inst|LessThan15~8_cout ))))

	.dataa(\iGen|yrow [3]),
	.datab(\inst|Add8~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan15~8_cout ),
	.combout(),
	.cout(\inst|LessThan15~10_cout ));
// synopsys translate_off
defparam \inst|LessThan15~10 .lut_mask = 16'h004D;
defparam \inst|LessThan15~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N18
cycloneive_lcell_comb \inst|LessThan15~12 (
// Equation(s):
// \inst|LessThan15~12_cout  = CARRY((\inst|Add8~10_combout  & (\iGen|yrow [4] & !\inst|LessThan15~10_cout )) # (!\inst|Add8~10_combout  & ((\iGen|yrow [4]) # (!\inst|LessThan15~10_cout ))))

	.dataa(\inst|Add8~10_combout ),
	.datab(\iGen|yrow [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan15~10_cout ),
	.combout(),
	.cout(\inst|LessThan15~12_cout ));
// synopsys translate_off
defparam \inst|LessThan15~12 .lut_mask = 16'h004D;
defparam \inst|LessThan15~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N20
cycloneive_lcell_comb \inst|LessThan15~14 (
// Equation(s):
// \inst|LessThan15~14_cout  = CARRY((\inst|Add8~12_combout  & ((!\inst|LessThan15~12_cout ) # (!\iGen|yrow [5]))) # (!\inst|Add8~12_combout  & (!\iGen|yrow [5] & !\inst|LessThan15~12_cout )))

	.dataa(\inst|Add8~12_combout ),
	.datab(\iGen|yrow [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan15~12_cout ),
	.combout(),
	.cout(\inst|LessThan15~14_cout ));
// synopsys translate_off
defparam \inst|LessThan15~14 .lut_mask = 16'h002B;
defparam \inst|LessThan15~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N22
cycloneive_lcell_comb \inst|LessThan15~16 (
// Equation(s):
// \inst|LessThan15~16_cout  = CARRY((\inst|Add8~14_combout  & (\iGen|yrow [6] & !\inst|LessThan15~14_cout )) # (!\inst|Add8~14_combout  & ((\iGen|yrow [6]) # (!\inst|LessThan15~14_cout ))))

	.dataa(\inst|Add8~14_combout ),
	.datab(\iGen|yrow [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan15~14_cout ),
	.combout(),
	.cout(\inst|LessThan15~16_cout ));
// synopsys translate_off
defparam \inst|LessThan15~16 .lut_mask = 16'h004D;
defparam \inst|LessThan15~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N24
cycloneive_lcell_comb \inst|LessThan15~18 (
// Equation(s):
// \inst|LessThan15~18_cout  = CARRY((\iGen|yrow [7] & (\inst|Add8~16_combout  & !\inst|LessThan15~16_cout )) # (!\iGen|yrow [7] & ((\inst|Add8~16_combout ) # (!\inst|LessThan15~16_cout ))))

	.dataa(\iGen|yrow [7]),
	.datab(\inst|Add8~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan15~16_cout ),
	.combout(),
	.cout(\inst|LessThan15~18_cout ));
// synopsys translate_off
defparam \inst|LessThan15~18 .lut_mask = 16'h004D;
defparam \inst|LessThan15~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N26
cycloneive_lcell_comb \inst|LessThan15~20 (
// Equation(s):
// \inst|LessThan15~20_cout  = CARRY((\iGen|yrow [8] & ((!\inst|LessThan15~18_cout ) # (!\inst|Add8~18_combout ))) # (!\iGen|yrow [8] & (!\inst|Add8~18_combout  & !\inst|LessThan15~18_cout )))

	.dataa(\iGen|yrow [8]),
	.datab(\inst|Add8~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan15~18_cout ),
	.combout(),
	.cout(\inst|LessThan15~20_cout ));
// synopsys translate_off
defparam \inst|LessThan15~20 .lut_mask = 16'h002B;
defparam \inst|LessThan15~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N28
cycloneive_lcell_comb \inst|LessThan15~21 (
// Equation(s):
// \inst|LessThan15~21_combout  = (\inst|Add8~20_combout  & ((!\iGen|yrow [9]) # (!\inst|LessThan15~20_cout ))) # (!\inst|Add8~20_combout  & (!\inst|LessThan15~20_cout  & !\iGen|yrow [9]))

	.dataa(gnd),
	.datab(\inst|Add8~20_combout ),
	.datac(gnd),
	.datad(\iGen|yrow [9]),
	.cin(\inst|LessThan15~20_cout ),
	.combout(\inst|LessThan15~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan15~21 .lut_mask = 16'h0CCF;
defparam \inst|LessThan15~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N4
cycloneive_lcell_comb \inst|LessThan16~1 (
// Equation(s):
// \inst|LessThan16~1_cout  = CARRY(\inst|Add7~0_combout )

	.dataa(\inst|Add7~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|LessThan16~1_cout ));
// synopsys translate_off
defparam \inst|LessThan16~1 .lut_mask = 16'h00AA;
defparam \inst|LessThan16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N6
cycloneive_lcell_comb \inst|LessThan16~3 (
// Equation(s):
// \inst|LessThan16~3_cout  = CARRY((\iGen|yrow [0] & ((!\inst|LessThan16~1_cout ) # (!\inst|Add7~2_combout ))) # (!\iGen|yrow [0] & (!\inst|Add7~2_combout  & !\inst|LessThan16~1_cout )))

	.dataa(\iGen|yrow [0]),
	.datab(\inst|Add7~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan16~1_cout ),
	.combout(),
	.cout(\inst|LessThan16~3_cout ));
// synopsys translate_off
defparam \inst|LessThan16~3 .lut_mask = 16'h002B;
defparam \inst|LessThan16~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N8
cycloneive_lcell_comb \inst|LessThan16~5 (
// Equation(s):
// \inst|LessThan16~5_cout  = CARRY((\inst|Add7~4_combout  & ((\iGen|yrow [1]) # (!\inst|LessThan16~3_cout ))) # (!\inst|Add7~4_combout  & (\iGen|yrow [1] & !\inst|LessThan16~3_cout )))

	.dataa(\inst|Add7~4_combout ),
	.datab(\iGen|yrow [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan16~3_cout ),
	.combout(),
	.cout(\inst|LessThan16~5_cout ));
// synopsys translate_off
defparam \inst|LessThan16~5 .lut_mask = 16'h008E;
defparam \inst|LessThan16~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N10
cycloneive_lcell_comb \inst|LessThan16~7 (
// Equation(s):
// \inst|LessThan16~7_cout  = CARRY((\inst|Add9~2_combout  & ((!\inst|LessThan16~5_cout ) # (!\inst|Add7~6_combout ))) # (!\inst|Add9~2_combout  & (!\inst|Add7~6_combout  & !\inst|LessThan16~5_cout )))

	.dataa(\inst|Add9~2_combout ),
	.datab(\inst|Add7~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan16~5_cout ),
	.combout(),
	.cout(\inst|LessThan16~7_cout ));
// synopsys translate_off
defparam \inst|LessThan16~7 .lut_mask = 16'h002B;
defparam \inst|LessThan16~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N12
cycloneive_lcell_comb \inst|LessThan16~9 (
// Equation(s):
// \inst|LessThan16~9_cout  = CARRY((\inst|Add9~4_combout  & (\inst|Add7~8_combout  & !\inst|LessThan16~7_cout )) # (!\inst|Add9~4_combout  & ((\inst|Add7~8_combout ) # (!\inst|LessThan16~7_cout ))))

	.dataa(\inst|Add9~4_combout ),
	.datab(\inst|Add7~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan16~7_cout ),
	.combout(),
	.cout(\inst|LessThan16~9_cout ));
// synopsys translate_off
defparam \inst|LessThan16~9 .lut_mask = 16'h004D;
defparam \inst|LessThan16~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N14
cycloneive_lcell_comb \inst|LessThan16~11 (
// Equation(s):
// \inst|LessThan16~11_cout  = CARRY((\inst|Add9~6_combout  & ((!\inst|LessThan16~9_cout ) # (!\inst|Add7~10_combout ))) # (!\inst|Add9~6_combout  & (!\inst|Add7~10_combout  & !\inst|LessThan16~9_cout )))

	.dataa(\inst|Add9~6_combout ),
	.datab(\inst|Add7~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan16~9_cout ),
	.combout(),
	.cout(\inst|LessThan16~11_cout ));
// synopsys translate_off
defparam \inst|LessThan16~11 .lut_mask = 16'h002B;
defparam \inst|LessThan16~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N16
cycloneive_lcell_comb \inst|LessThan16~13 (
// Equation(s):
// \inst|LessThan16~13_cout  = CARRY((\inst|Add9~8_combout  & (\inst|Add7~12_combout  & !\inst|LessThan16~11_cout )) # (!\inst|Add9~8_combout  & ((\inst|Add7~12_combout ) # (!\inst|LessThan16~11_cout ))))

	.dataa(\inst|Add9~8_combout ),
	.datab(\inst|Add7~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan16~11_cout ),
	.combout(),
	.cout(\inst|LessThan16~13_cout ));
// synopsys translate_off
defparam \inst|LessThan16~13 .lut_mask = 16'h004D;
defparam \inst|LessThan16~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N18
cycloneive_lcell_comb \inst|LessThan16~15 (
// Equation(s):
// \inst|LessThan16~15_cout  = CARRY((\inst|Add7~14_combout  & (\inst|Add9~10_combout  & !\inst|LessThan16~13_cout )) # (!\inst|Add7~14_combout  & ((\inst|Add9~10_combout ) # (!\inst|LessThan16~13_cout ))))

	.dataa(\inst|Add7~14_combout ),
	.datab(\inst|Add9~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan16~13_cout ),
	.combout(),
	.cout(\inst|LessThan16~15_cout ));
// synopsys translate_off
defparam \inst|LessThan16~15 .lut_mask = 16'h004D;
defparam \inst|LessThan16~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N20
cycloneive_lcell_comb \inst|LessThan16~17 (
// Equation(s):
// \inst|LessThan16~17_cout  = CARRY((\inst|Add9~12_combout  & (\inst|Add7~16_combout  & !\inst|LessThan16~15_cout )) # (!\inst|Add9~12_combout  & ((\inst|Add7~16_combout ) # (!\inst|LessThan16~15_cout ))))

	.dataa(\inst|Add9~12_combout ),
	.datab(\inst|Add7~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan16~15_cout ),
	.combout(),
	.cout(\inst|LessThan16~17_cout ));
// synopsys translate_off
defparam \inst|LessThan16~17 .lut_mask = 16'h004D;
defparam \inst|LessThan16~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N22
cycloneive_lcell_comb \inst|LessThan16~19 (
// Equation(s):
// \inst|LessThan16~19_cout  = CARRY((\inst|Add9~14_combout  & ((!\inst|LessThan16~17_cout ) # (!\inst|Add7~18_combout ))) # (!\inst|Add9~14_combout  & (!\inst|Add7~18_combout  & !\inst|LessThan16~17_cout )))

	.dataa(\inst|Add9~14_combout ),
	.datab(\inst|Add7~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan16~17_cout ),
	.combout(),
	.cout(\inst|LessThan16~19_cout ));
// synopsys translate_off
defparam \inst|LessThan16~19 .lut_mask = 16'h002B;
defparam \inst|LessThan16~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N24
cycloneive_lcell_comb \inst|LessThan16~20 (
// Equation(s):
// \inst|LessThan16~20_combout  = (\inst|Add9~16_combout  & ((\inst|LessThan16~19_cout ) # (!\inst|Add7~20_combout ))) # (!\inst|Add9~16_combout  & (\inst|LessThan16~19_cout  & !\inst|Add7~20_combout ))

	.dataa(gnd),
	.datab(\inst|Add9~16_combout ),
	.datac(gnd),
	.datad(\inst|Add7~20_combout ),
	.cin(\inst|LessThan16~19_cout ),
	.combout(\inst|LessThan16~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan16~20 .lut_mask = 16'hC0FC;
defparam \inst|LessThan16~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N16
cycloneive_lcell_comb \inst2|VGA_G[4]~2 (
// Equation(s):
// \inst2|VGA_G[4]~2_combout  = (\inst|Equal0~0_combout  & (((!\inst|Add9~18_combout  & !\inst|LessThan16~20_combout )) # (!\inst|LessThan15~21_combout )))

	.dataa(\inst|Add9~18_combout ),
	.datab(\inst|Equal0~0_combout ),
	.datac(\inst|LessThan15~21_combout ),
	.datad(\inst|LessThan16~20_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_G[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_G[4]~2 .lut_mask = 16'h0C4C;
defparam \inst2|VGA_G[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N2
cycloneive_lcell_comb \inst2|VGA_B[4]~18 (
// Equation(s):
// \inst2|VGA_B[4]~18_combout  = (\inst|LessThan12~6_combout  & (\inst2|VGA_B[4]~17_combout  & (\inst2|VGA_G[4]~2_combout ))) # (!\inst|LessThan12~6_combout  & (((\inst|LSPflag~3_combout ))))

	.dataa(\inst2|VGA_B[4]~17_combout ),
	.datab(\inst2|VGA_G[4]~2_combout ),
	.datac(\inst|LessThan12~6_combout ),
	.datad(\inst|LSPflag~3_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[4]~18 .lut_mask = 16'h8F80;
defparam \inst2|VGA_B[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N4
cycloneive_lcell_comb \inst2|VGA_B[4]~16 (
// Equation(s):
// \inst2|VGA_B[4]~16_combout  = (!\inst1|RGB~0_combout  & (\inst2|VGA_R[7]~2_combout  & (\inst1|LessThan12~9_combout  & \inst1|LSPflag~1_combout )))

	.dataa(\inst1|RGB~0_combout ),
	.datab(\inst2|VGA_R[7]~2_combout ),
	.datac(\inst1|LessThan12~9_combout ),
	.datad(\inst1|LSPflag~1_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[4]~16 .lut_mask = 16'h4000;
defparam \inst2|VGA_B[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N14
cycloneive_lcell_comb \inst2|VGA_B[4]~19 (
// Equation(s):
// \inst2|VGA_B[4]~19_combout  = (\inst2|VGA_B[4]~16_combout ) # ((\inst2|VGA_B[7]~3_combout  & (\inst2|VGA_B[4]~18_combout  & \inst2|Equal0~0_combout )))

	.dataa(\inst2|VGA_B[7]~3_combout ),
	.datab(\inst2|VGA_B[4]~18_combout ),
	.datac(\inst2|VGA_B[4]~16_combout ),
	.datad(\inst2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[4]~19 .lut_mask = 16'hF8F0;
defparam \inst2|VGA_B[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N28
cycloneive_lcell_comb \inst3|LessThan2~0 (
// Equation(s):
// \inst3|LessThan2~0_combout  = ((!\inst3|Add1~4_combout ) # (!\inst3|Add1~2_combout )) # (!\inst3|Add1~6_combout )

	.dataa(\inst3|Add1~6_combout ),
	.datab(\inst3|Add1~2_combout ),
	.datac(gnd),
	.datad(\inst3|Add1~4_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan2~0 .lut_mask = 16'h77FF;
defparam \inst3|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N30
cycloneive_lcell_comb \inst3|LSPflag:romID[0]~1 (
// Equation(s):
// \inst3|LSPflag:romID[0]~1_combout  = (\inst3|LessThan3~0_combout  & ((\inst3|Add1~8_combout  & ((\inst3|LessThan2~0_combout ) # (!\inst3|Add1~14_combout ))) # (!\inst3|Add1~8_combout  & ((!\inst3|LessThan2~0_combout ))))) # (!\inst3|LessThan3~0_combout  & 
// (((!\inst3|Add1~14_combout ))))

	.dataa(\inst3|Add1~8_combout ),
	.datab(\inst3|LessThan3~0_combout ),
	.datac(\inst3|Add1~14_combout ),
	.datad(\inst3|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\inst3|LSPflag:romID[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LSPflag:romID[0]~1 .lut_mask = 16'h8B4F;
defparam \inst3|LSPflag:romID[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N18
cycloneive_lcell_comb \inst3|Add0~3 (
// Equation(s):
// \inst3|Add0~3_combout  = \iGen|xcolumn [8] $ (((\iGen|xcolumn [7] & ((\iGen|xcolumn [5]) # (\iGen|xcolumn [6])))))

	.dataa(\iGen|xcolumn [7]),
	.datab(\iGen|xcolumn [5]),
	.datac(\iGen|xcolumn [8]),
	.datad(\iGen|xcolumn [6]),
	.cin(gnd),
	.combout(\inst3|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~3 .lut_mask = 16'h5A78;
defparam \inst3|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N24
cycloneive_lcell_comb \inst3|LSPflag:romID[1]~1 (
// Equation(s):
// \inst3|LSPflag:romID[1]~1_combout  = (((!\inst3|Add0~5_combout  & \inst3|Add0~4_combout )) # (!\inst3|Add0~3_combout )) # (!\inst3|Add0~2_combout )

	.dataa(\inst3|Add0~5_combout ),
	.datab(\inst3|Add0~2_combout ),
	.datac(\inst3|Add0~3_combout ),
	.datad(\inst3|Add0~4_combout ),
	.cin(gnd),
	.combout(\inst3|LSPflag:romID[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LSPflag:romID[1]~1 .lut_mask = 16'h7F3F;
defparam \inst3|LSPflag:romID[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N24
cycloneive_lcell_comb \inst3|LSPflag:romID[1]~2 (
// Equation(s):
// \inst3|LSPflag:romID[1]~2_combout  = (!\inst3|Add1~8_combout  & (\inst3|LSPflag:romID[1]~0_combout  & (\inst3|LSPflag:romID[1]~1_combout  & \inst3|LessThan3~0_combout )))

	.dataa(\inst3|Add1~8_combout ),
	.datab(\inst3|LSPflag:romID[1]~0_combout ),
	.datac(\inst3|LSPflag:romID[1]~1_combout ),
	.datad(\inst3|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst3|LSPflag:romID[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LSPflag:romID[1]~2 .lut_mask = 16'h4000;
defparam \inst3|LSPflag:romID[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N0
cycloneive_lcell_comb \inst3|Equal0~0 (
// Equation(s):
// \inst3|Equal0~0_combout  = (\inst3|LSPflag:romID[1]~2_combout ) # ((\inst3|LSPflag:romID[0]~0_combout  & (\inst3|LSPflag:romID[0]~1_combout  & !\inst3|Add0~4_combout )))

	.dataa(\inst3|LSPflag:romID[0]~0_combout ),
	.datab(\inst3|LSPflag:romID[0]~1_combout ),
	.datac(\inst3|LSPflag:romID[1]~2_combout ),
	.datad(\inst3|Add0~4_combout ),
	.cin(gnd),
	.combout(\inst3|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal0~0 .lut_mask = 16'hF0F8;
defparam \inst3|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N2
cycloneive_lcell_comb \inst3|Add11~1 (
// Equation(s):
// \inst3|Add11~1_cout  = CARRY(\iGen|yrow [0])

	.dataa(gnd),
	.datab(\iGen|yrow [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst3|Add11~1_cout ));
// synopsys translate_off
defparam \inst3|Add11~1 .lut_mask = 16'h00CC;
defparam \inst3|Add11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N8
cycloneive_lcell_comb \inst3|Add11~6 (
// Equation(s):
// \inst3|Add11~6_combout  = (\inst3|Add1~0_combout  & (\inst3|Add11~5  & VCC)) # (!\inst3|Add1~0_combout  & (!\inst3|Add11~5 ))
// \inst3|Add11~7  = CARRY((!\inst3|Add1~0_combout  & !\inst3|Add11~5 ))

	.dataa(gnd),
	.datab(\inst3|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add11~5 ),
	.combout(\inst3|Add11~6_combout ),
	.cout(\inst3|Add11~7 ));
// synopsys translate_off
defparam \inst3|Add11~6 .lut_mask = 16'hC303;
defparam \inst3|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N12
cycloneive_lcell_comb \inst3|Add11~10 (
// Equation(s):
// \inst3|Add11~10_combout  = (\inst3|Add1~4_combout  & (!\inst3|Add11~9 )) # (!\inst3|Add1~4_combout  & ((\inst3|Add11~9 ) # (GND)))
// \inst3|Add11~11  = CARRY((!\inst3|Add11~9 ) # (!\inst3|Add1~4_combout ))

	.dataa(gnd),
	.datab(\inst3|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add11~9 ),
	.combout(\inst3|Add11~10_combout ),
	.cout(\inst3|Add11~11 ));
// synopsys translate_off
defparam \inst3|Add11~10 .lut_mask = 16'h3C3F;
defparam \inst3|Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N14
cycloneive_lcell_comb \inst3|Add11~12 (
// Equation(s):
// \inst3|Add11~12_combout  = (\inst3|Add1~6_combout  & (\inst3|Add11~11  $ (GND))) # (!\inst3|Add1~6_combout  & (!\inst3|Add11~11  & VCC))
// \inst3|Add11~13  = CARRY((\inst3|Add1~6_combout  & !\inst3|Add11~11 ))

	.dataa(\inst3|Add1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add11~11 ),
	.combout(\inst3|Add11~12_combout ),
	.cout(\inst3|Add11~13 ));
// synopsys translate_off
defparam \inst3|Add11~12 .lut_mask = 16'hA50A;
defparam \inst3|Add11~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N16
cycloneive_lcell_comb \inst3|Add11~14 (
// Equation(s):
// \inst3|Add11~14_combout  = (\inst3|Add1~8_combout  & (!\inst3|Add11~13 )) # (!\inst3|Add1~8_combout  & ((\inst3|Add11~13 ) # (GND)))
// \inst3|Add11~15  = CARRY((!\inst3|Add11~13 ) # (!\inst3|Add1~8_combout ))

	.dataa(gnd),
	.datab(\inst3|Add1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add11~13 ),
	.combout(\inst3|Add11~14_combout ),
	.cout(\inst3|Add11~15 ));
// synopsys translate_off
defparam \inst3|Add11~14 .lut_mask = 16'h3C3F;
defparam \inst3|Add11~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N4
cycloneive_lcell_comb \inst3|Add9~4 (
// Equation(s):
// \inst3|Add9~4_combout  = ((\iGen|xcolumn [2] $ (\iGen|xcolumn [3] $ (!\inst3|Add9~3 )))) # (GND)
// \inst3|Add9~5  = CARRY((\iGen|xcolumn [2] & ((\iGen|xcolumn [3]) # (!\inst3|Add9~3 ))) # (!\iGen|xcolumn [2] & (\iGen|xcolumn [3] & !\inst3|Add9~3 )))

	.dataa(\iGen|xcolumn [2]),
	.datab(\iGen|xcolumn [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add9~3 ),
	.combout(\inst3|Add9~4_combout ),
	.cout(\inst3|Add9~5 ));
// synopsys translate_off
defparam \inst3|Add9~4 .lut_mask = 16'h698E;
defparam \inst3|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N6
cycloneive_lcell_comb \inst3|Add9~6 (
// Equation(s):
// \inst3|Add9~6_combout  = (\iGen|xcolumn [4] & ((\iGen|xcolumn [3] & (\inst3|Add9~5  & VCC)) # (!\iGen|xcolumn [3] & (!\inst3|Add9~5 )))) # (!\iGen|xcolumn [4] & ((\iGen|xcolumn [3] & (!\inst3|Add9~5 )) # (!\iGen|xcolumn [3] & ((\inst3|Add9~5 ) # (GND)))))
// \inst3|Add9~7  = CARRY((\iGen|xcolumn [4] & (!\iGen|xcolumn [3] & !\inst3|Add9~5 )) # (!\iGen|xcolumn [4] & ((!\inst3|Add9~5 ) # (!\iGen|xcolumn [3]))))

	.dataa(\iGen|xcolumn [4]),
	.datab(\iGen|xcolumn [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add9~5 ),
	.combout(\inst3|Add9~6_combout ),
	.cout(\inst3|Add9~7 ));
// synopsys translate_off
defparam \inst3|Add9~6 .lut_mask = 16'h9617;
defparam \inst3|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N8
cycloneive_lcell_comb \inst3|Add9~8 (
// Equation(s):
// \inst3|Add9~8_combout  = ((\iGen|xcolumn [4] $ (\iGen|xcolumn [5] $ (\inst3|Add9~7 )))) # (GND)
// \inst3|Add9~9  = CARRY((\iGen|xcolumn [4] & ((!\inst3|Add9~7 ) # (!\iGen|xcolumn [5]))) # (!\iGen|xcolumn [4] & (!\iGen|xcolumn [5] & !\inst3|Add9~7 )))

	.dataa(\iGen|xcolumn [4]),
	.datab(\iGen|xcolumn [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add9~7 ),
	.combout(\inst3|Add9~8_combout ),
	.cout(\inst3|Add9~9 ));
// synopsys translate_off
defparam \inst3|Add9~8 .lut_mask = 16'h962B;
defparam \inst3|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N10
cycloneive_lcell_comb \inst3|Add9~10 (
// Equation(s):
// \inst3|Add9~10_combout  = (\inst3|Add0~5_combout  & ((\iGen|xcolumn [5] & ((\inst3|Add9~9 ) # (GND))) # (!\iGen|xcolumn [5] & (!\inst3|Add9~9 )))) # (!\inst3|Add0~5_combout  & ((\iGen|xcolumn [5] & (!\inst3|Add9~9 )) # (!\iGen|xcolumn [5] & (\inst3|Add9~9 
//  & VCC))))
// \inst3|Add9~11  = CARRY((\inst3|Add0~5_combout  & ((\iGen|xcolumn [5]) # (!\inst3|Add9~9 ))) # (!\inst3|Add0~5_combout  & (\iGen|xcolumn [5] & !\inst3|Add9~9 )))

	.dataa(\inst3|Add0~5_combout ),
	.datab(\iGen|xcolumn [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add9~9 ),
	.combout(\inst3|Add9~10_combout ),
	.cout(\inst3|Add9~11 ));
// synopsys translate_off
defparam \inst3|Add9~10 .lut_mask = 16'h968E;
defparam \inst3|Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N28
cycloneive_lcell_comb \inst3|LessThan16~4 (
// Equation(s):
// \inst3|LessThan16~4_combout  = (\inst3|Add11~8_combout  & (((\inst3|Add11~6_combout  & !\inst3|Add9~8_combout )) # (!\inst3|Add9~10_combout ))) # (!\inst3|Add11~8_combout  & (\inst3|Add11~6_combout  & (!\inst3|Add9~8_combout  & !\inst3|Add9~10_combout )))

	.dataa(\inst3|Add11~8_combout ),
	.datab(\inst3|Add11~6_combout ),
	.datac(\inst3|Add9~8_combout ),
	.datad(\inst3|Add9~10_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan16~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan16~4 .lut_mask = 16'h08AE;
defparam \inst3|LessThan16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N12
cycloneive_lcell_comb \inst3|Add9~12 (
// Equation(s):
// \inst3|Add9~12_combout  = ((\inst3|Add0~5_combout  $ (\inst3|Add0~4_combout  $ (\inst3|Add9~11 )))) # (GND)
// \inst3|Add9~13  = CARRY((\inst3|Add0~5_combout  & (\inst3|Add0~4_combout  & !\inst3|Add9~11 )) # (!\inst3|Add0~5_combout  & ((\inst3|Add0~4_combout ) # (!\inst3|Add9~11 ))))

	.dataa(\inst3|Add0~5_combout ),
	.datab(\inst3|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add9~11 ),
	.combout(\inst3|Add9~12_combout ),
	.cout(\inst3|Add9~13 ));
// synopsys translate_off
defparam \inst3|Add9~12 .lut_mask = 16'h964D;
defparam \inst3|Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N30
cycloneive_lcell_comb \inst3|LessThan16~5 (
// Equation(s):
// \inst3|LessThan16~5_combout  = (\inst3|Add9~12_combout  & (\inst3|Add11~10_combout  & ((\inst3|LessThan16~3_combout ) # (\inst3|LessThan16~4_combout )))) # (!\inst3|Add9~12_combout  & ((\inst3|LessThan16~3_combout ) # ((\inst3|LessThan16~4_combout ) # 
// (\inst3|Add11~10_combout ))))

	.dataa(\inst3|LessThan16~3_combout ),
	.datab(\inst3|LessThan16~4_combout ),
	.datac(\inst3|Add9~12_combout ),
	.datad(\inst3|Add11~10_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan16~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan16~5 .lut_mask = 16'hEF0E;
defparam \inst3|LessThan16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N14
cycloneive_lcell_comb \inst3|Add9~14 (
// Equation(s):
// \inst3|Add9~14_combout  = (\inst3|Add0~4_combout  & ((\inst3|Add0~3_combout  & (!\inst3|Add9~13 )) # (!\inst3|Add0~3_combout  & (\inst3|Add9~13  & VCC)))) # (!\inst3|Add0~4_combout  & ((\inst3|Add0~3_combout  & ((\inst3|Add9~13 ) # (GND))) # 
// (!\inst3|Add0~3_combout  & (!\inst3|Add9~13 ))))
// \inst3|Add9~15  = CARRY((\inst3|Add0~4_combout  & (\inst3|Add0~3_combout  & !\inst3|Add9~13 )) # (!\inst3|Add0~4_combout  & ((\inst3|Add0~3_combout ) # (!\inst3|Add9~13 ))))

	.dataa(\inst3|Add0~4_combout ),
	.datab(\inst3|Add0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add9~13 ),
	.combout(\inst3|Add9~14_combout ),
	.cout(\inst3|Add9~15 ));
// synopsys translate_off
defparam \inst3|Add9~14 .lut_mask = 16'h694D;
defparam \inst3|Add9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N8
cycloneive_lcell_comb \inst3|LessThan16~6 (
// Equation(s):
// \inst3|LessThan16~6_combout  = (\inst3|LessThan16~5_combout  & ((\inst3|Add11~12_combout ) # (!\inst3|Add9~14_combout ))) # (!\inst3|LessThan16~5_combout  & (\inst3|Add11~12_combout  & !\inst3|Add9~14_combout ))

	.dataa(gnd),
	.datab(\inst3|LessThan16~5_combout ),
	.datac(\inst3|Add11~12_combout ),
	.datad(\inst3|Add9~14_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan16~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan16~6 .lut_mask = 16'hC0FC;
defparam \inst3|LessThan16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N16
cycloneive_lcell_comb \inst3|Add9~16 (
// Equation(s):
// \inst3|Add9~16_combout  = ((\inst3|Add0~2_combout  $ (\inst3|Add0~3_combout  $ (!\inst3|Add9~15 )))) # (GND)
// \inst3|Add9~17  = CARRY((\inst3|Add0~2_combout  & (!\inst3|Add0~3_combout  & !\inst3|Add9~15 )) # (!\inst3|Add0~2_combout  & ((!\inst3|Add9~15 ) # (!\inst3|Add0~3_combout ))))

	.dataa(\inst3|Add0~2_combout ),
	.datab(\inst3|Add0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add9~15 ),
	.combout(\inst3|Add9~16_combout ),
	.cout(\inst3|Add9~17 ));
// synopsys translate_off
defparam \inst3|Add9~16 .lut_mask = 16'h6917;
defparam \inst3|Add9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N24
cycloneive_lcell_comb \inst3|LSPflag~13 (
// Equation(s):
// \inst3|LSPflag~13_combout  = (\inst3|LSPflag~12_combout  & (\inst3|LessThan16~6_combout  & (\inst3|Add11~14_combout  $ (!\inst3|Add9~16_combout ))))

	.dataa(\inst3|LSPflag~12_combout ),
	.datab(\inst3|Add11~14_combout ),
	.datac(\inst3|LessThan16~6_combout ),
	.datad(\inst3|Add9~16_combout ),
	.cin(gnd),
	.combout(\inst3|LSPflag~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LSPflag~13 .lut_mask = 16'h8020;
defparam \inst3|LSPflag~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N20
cycloneive_lcell_comb \inst3|Add11~18 (
// Equation(s):
// \inst3|Add11~18_combout  = (\inst3|Add1~12_combout  & (!\inst3|Add11~17 )) # (!\inst3|Add1~12_combout  & ((\inst3|Add11~17 ) # (GND)))
// \inst3|Add11~19  = CARRY((!\inst3|Add11~17 ) # (!\inst3|Add1~12_combout ))

	.dataa(\inst3|Add1~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add11~17 ),
	.combout(\inst3|Add11~18_combout ),
	.cout(\inst3|Add11~19 ));
// synopsys translate_off
defparam \inst3|Add11~18 .lut_mask = 16'h5A5F;
defparam \inst3|Add11~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N22
cycloneive_lcell_comb \inst3|Add11~20 (
// Equation(s):
// \inst3|Add11~20_combout  = (\inst3|Add1~14_combout  & (!\inst3|Add11~19  & VCC)) # (!\inst3|Add1~14_combout  & (\inst3|Add11~19  $ (GND)))
// \inst3|Add11~21  = CARRY((!\inst3|Add1~14_combout  & !\inst3|Add11~19 ))

	.dataa(\inst3|Add1~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add11~19 ),
	.combout(\inst3|Add11~20_combout ),
	.cout(\inst3|Add11~21 ));
// synopsys translate_off
defparam \inst3|Add11~20 .lut_mask = 16'h5A05;
defparam \inst3|Add11~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N24
cycloneive_lcell_comb \inst3|Add11~22 (
// Equation(s):
// \inst3|Add11~22_combout  = \inst3|Add1~14_combout  $ (!\inst3|Add11~21 )

	.dataa(\inst3|Add1~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst3|Add11~21 ),
	.combout(\inst3|Add11~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add11~22 .lut_mask = 16'hA5A5;
defparam \inst3|Add11~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N10
cycloneive_lcell_comb \inst3|LSPflag~11 (
// Equation(s):
// \inst3|LSPflag~11_combout  = (\inst3|Add9~22_combout  & (\inst3|Add11~20_combout  & (\inst3|Add0~1_combout  $ (\inst3|Add11~22_combout )))) # (!\inst3|Add9~22_combout  & (!\inst3|Add11~20_combout  & (\inst3|Add0~1_combout  $ (\inst3|Add11~22_combout ))))

	.dataa(\inst3|Add9~22_combout ),
	.datab(\inst3|Add11~20_combout ),
	.datac(\inst3|Add0~1_combout ),
	.datad(\inst3|Add11~22_combout ),
	.cin(gnd),
	.combout(\inst3|LSPflag~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LSPflag~11 .lut_mask = 16'h0990;
defparam \inst3|LSPflag~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N26
cycloneive_lcell_comb \inst3|LSPflag~14 (
// Equation(s):
// \inst3|LSPflag~14_combout  = (\inst3|LSPflag~11_combout  & ((\inst3|LSPflag~16_combout  & ((\inst3|Add11~18_combout ) # (!\inst3|Add9~20_combout ))) # (!\inst3|LSPflag~16_combout  & (!\inst3|Add9~20_combout  & \inst3|Add11~18_combout ))))

	.dataa(\inst3|LSPflag~16_combout ),
	.datab(\inst3|Add9~20_combout ),
	.datac(\inst3|Add11~18_combout ),
	.datad(\inst3|LSPflag~11_combout ),
	.cin(gnd),
	.combout(\inst3|LSPflag~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LSPflag~14 .lut_mask = 16'hB200;
defparam \inst3|LSPflag~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N0
cycloneive_lcell_comb \inst3|Add10~1 (
// Equation(s):
// \inst3|Add10~1_cout  = CARRY((\inst3|Add9~0_combout  & \iGen|xcolumn [0]))

	.dataa(\inst3|Add9~0_combout ),
	.datab(\iGen|xcolumn [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst3|Add10~1_cout ));
// synopsys translate_off
defparam \inst3|Add10~1 .lut_mask = 16'h0088;
defparam \inst3|Add10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N2
cycloneive_lcell_comb \inst3|Add10~2 (
// Equation(s):
// \inst3|Add10~2_combout  = (\inst3|Add9~2_combout  & (\inst3|Add10~1_cout  & VCC)) # (!\inst3|Add9~2_combout  & (!\inst3|Add10~1_cout ))
// \inst3|Add10~3  = CARRY((!\inst3|Add9~2_combout  & !\inst3|Add10~1_cout ))

	.dataa(\inst3|Add9~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add10~1_cout ),
	.combout(\inst3|Add10~2_combout ),
	.cout(\inst3|Add10~3 ));
// synopsys translate_off
defparam \inst3|Add10~2 .lut_mask = 16'hA505;
defparam \inst3|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N4
cycloneive_lcell_comb \inst3|Add10~4 (
// Equation(s):
// \inst3|Add10~4_combout  = (\inst3|Add9~4_combout  & ((GND) # (!\inst3|Add10~3 ))) # (!\inst3|Add9~4_combout  & (\inst3|Add10~3  $ (GND)))
// \inst3|Add10~5  = CARRY((\inst3|Add9~4_combout ) # (!\inst3|Add10~3 ))

	.dataa(gnd),
	.datab(\inst3|Add9~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add10~3 ),
	.combout(\inst3|Add10~4_combout ),
	.cout(\inst3|Add10~5 ));
// synopsys translate_off
defparam \inst3|Add10~4 .lut_mask = 16'h3CCF;
defparam \inst3|Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N6
cycloneive_lcell_comb \inst3|Add10~6 (
// Equation(s):
// \inst3|Add10~6_combout  = (\inst3|Add9~6_combout  & (\inst3|Add10~5  & VCC)) # (!\inst3|Add9~6_combout  & (!\inst3|Add10~5 ))
// \inst3|Add10~7  = CARRY((!\inst3|Add9~6_combout  & !\inst3|Add10~5 ))

	.dataa(gnd),
	.datab(\inst3|Add9~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add10~5 ),
	.combout(\inst3|Add10~6_combout ),
	.cout(\inst3|Add10~7 ));
// synopsys translate_off
defparam \inst3|Add10~6 .lut_mask = 16'hC303;
defparam \inst3|Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N8
cycloneive_lcell_comb \inst3|Add10~8 (
// Equation(s):
// \inst3|Add10~8_combout  = (\inst3|Add9~8_combout  & ((GND) # (!\inst3|Add10~7 ))) # (!\inst3|Add9~8_combout  & (\inst3|Add10~7  $ (GND)))
// \inst3|Add10~9  = CARRY((\inst3|Add9~8_combout ) # (!\inst3|Add10~7 ))

	.dataa(gnd),
	.datab(\inst3|Add9~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add10~7 ),
	.combout(\inst3|Add10~8_combout ),
	.cout(\inst3|Add10~9 ));
// synopsys translate_off
defparam \inst3|Add10~8 .lut_mask = 16'h3CCF;
defparam \inst3|Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N10
cycloneive_lcell_comb \inst3|Add10~10 (
// Equation(s):
// \inst3|Add10~10_combout  = (\inst3|Add9~10_combout  & (\inst3|Add10~9  & VCC)) # (!\inst3|Add9~10_combout  & (!\inst3|Add10~9 ))
// \inst3|Add10~11  = CARRY((!\inst3|Add9~10_combout  & !\inst3|Add10~9 ))

	.dataa(\inst3|Add9~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add10~9 ),
	.combout(\inst3|Add10~10_combout ),
	.cout(\inst3|Add10~11 ));
// synopsys translate_off
defparam \inst3|Add10~10 .lut_mask = 16'hA505;
defparam \inst3|Add10~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N12
cycloneive_lcell_comb \inst3|Add10~12 (
// Equation(s):
// \inst3|Add10~12_combout  = (\inst3|Add9~12_combout  & (\inst3|Add10~11  $ (GND))) # (!\inst3|Add9~12_combout  & (!\inst3|Add10~11  & VCC))
// \inst3|Add10~13  = CARRY((\inst3|Add9~12_combout  & !\inst3|Add10~11 ))

	.dataa(\inst3|Add9~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add10~11 ),
	.combout(\inst3|Add10~12_combout ),
	.cout(\inst3|Add10~13 ));
// synopsys translate_off
defparam \inst3|Add10~12 .lut_mask = 16'hA50A;
defparam \inst3|Add10~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N18
cycloneive_lcell_comb \inst3|Add10~18 (
// Equation(s):
// \inst3|Add10~18_combout  = (\inst3|Add9~18_combout  & (!\inst3|Add10~17 )) # (!\inst3|Add9~18_combout  & ((\inst3|Add10~17 ) # (GND)))
// \inst3|Add10~19  = CARRY((!\inst3|Add10~17 ) # (!\inst3|Add9~18_combout ))

	.dataa(\inst3|Add9~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add10~17 ),
	.combout(\inst3|Add10~18_combout ),
	.cout(\inst3|Add10~19 ));
// synopsys translate_off
defparam \inst3|Add10~18 .lut_mask = 16'h5A5F;
defparam \inst3|Add10~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N24
cycloneive_lcell_comb \inst3|Add10~24 (
// Equation(s):
// \inst3|Add10~24_combout  = (\inst3|Add0~1_combout  & (!\inst3|Add10~23  & VCC)) # (!\inst3|Add0~1_combout  & (\inst3|Add10~23  $ (GND)))
// \inst3|Add10~25  = CARRY((!\inst3|Add0~1_combout  & !\inst3|Add10~23 ))

	.dataa(gnd),
	.datab(\inst3|Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add10~23 ),
	.combout(\inst3|Add10~24_combout ),
	.cout(\inst3|Add10~25 ));
// synopsys translate_off
defparam \inst3|Add10~24 .lut_mask = 16'h3C03;
defparam \inst3|Add10~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N26
cycloneive_lcell_comb \inst3|Add10~26 (
// Equation(s):
// \inst3|Add10~26_combout  = \inst3|Add10~25  $ (!\inst3|Add0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|Add0~1_combout ),
	.cin(\inst3|Add10~25 ),
	.combout(\inst3|Add10~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add10~26 .lut_mask = 16'hF00F;
defparam \inst3|Add10~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N30
cycloneive_lcell_comb \inst3|LessThan15~2 (
// Equation(s):
// \inst3|LessThan15~2_combout  = (\inst3|Add10~22_combout  & (!\inst3|Add1~14_combout  & (\inst3|Add10~26_combout  & \inst3|Add10~24_combout ))) # (!\inst3|Add10~22_combout  & (\inst3|Add1~14_combout  & (!\inst3|Add10~26_combout  & !\inst3|Add10~24_combout 
// )))

	.dataa(\inst3|Add10~22_combout ),
	.datab(\inst3|Add1~14_combout ),
	.datac(\inst3|Add10~26_combout ),
	.datad(\inst3|Add10~24_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan15~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan15~2 .lut_mask = 16'h2004;
defparam \inst3|LessThan15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N18
cycloneive_lcell_comb \inst3|LessThan15~3 (
// Equation(s):
// \inst3|LessThan15~3_combout  = (\inst3|LessThan15~2_combout  & (\inst3|Add10~20_combout  $ (!\inst3|Add1~12_combout )))

	.dataa(\inst3|Add10~20_combout ),
	.datab(gnd),
	.datac(\inst3|Add1~12_combout ),
	.datad(\inst3|LessThan15~2_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan15~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan15~3 .lut_mask = 16'hA500;
defparam \inst3|LessThan15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N0
cycloneive_lcell_comb \inst3|LessThan15~5 (
// Equation(s):
// \inst3|LessThan15~5_combout  = (\inst3|Add1~4_combout  & (\inst3|Add10~12_combout  & (\inst3|Add1~2_combout  $ (!\inst3|Add10~10_combout )))) # (!\inst3|Add1~4_combout  & (!\inst3|Add10~12_combout  & (\inst3|Add1~2_combout  $ (!\inst3|Add10~10_combout 
// ))))

	.dataa(\inst3|Add1~4_combout ),
	.datab(\inst3|Add1~2_combout ),
	.datac(\inst3|Add10~10_combout ),
	.datad(\inst3|Add10~12_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan15~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan15~5 .lut_mask = 16'h8241;
defparam \inst3|LessThan15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N6
cycloneive_lcell_comb \inst3|LessThan15~12 (
// Equation(s):
// \inst3|LessThan15~12_combout  = (\inst3|Add1~4_combout  & (!\inst3|Add1~2_combout  & (\inst3|Add10~10_combout  & \inst3|Add10~12_combout ))) # (!\inst3|Add1~4_combout  & ((\inst3|Add10~12_combout ) # ((!\inst3|Add1~2_combout  & \inst3|Add10~10_combout 
// ))))

	.dataa(\inst3|Add1~4_combout ),
	.datab(\inst3|Add1~2_combout ),
	.datac(\inst3|Add10~10_combout ),
	.datad(\inst3|Add10~12_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan15~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan15~12 .lut_mask = 16'h7510;
defparam \inst3|LessThan15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N16
cycloneive_lcell_comb \inst3|LessThan15~13 (
// Equation(s):
// \inst3|LessThan15~13_combout  = (\inst3|LessThan15~12_combout ) # ((!\inst3|Add1~0_combout  & (\inst3|LessThan15~5_combout  & \inst3|Add10~8_combout )))

	.dataa(\inst3|Add1~0_combout ),
	.datab(\inst3|LessThan15~5_combout ),
	.datac(\inst3|Add10~8_combout ),
	.datad(\inst3|LessThan15~12_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan15~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan15~13 .lut_mask = 16'hFF40;
defparam \inst3|LessThan15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N0
cycloneive_lcell_comb \inst3|LessThan15~4 (
// Equation(s):
// \inst3|LessThan15~4_combout  = (\inst3|Add10~16_combout  & (\inst3|Add1~8_combout  & (\inst3|Add1~10_combout  $ (!\inst3|Add10~18_combout )))) # (!\inst3|Add10~16_combout  & (!\inst3|Add1~8_combout  & (\inst3|Add1~10_combout  $ (!\inst3|Add10~18_combout 
// ))))

	.dataa(\inst3|Add10~16_combout ),
	.datab(\inst3|Add1~8_combout ),
	.datac(\inst3|Add1~10_combout ),
	.datad(\inst3|Add10~18_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan15~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan15~4 .lut_mask = 16'h9009;
defparam \inst3|LessThan15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N24
cycloneive_lcell_comb \inst3|LessThan15~9 (
// Equation(s):
// \inst3|LessThan15~9_combout  = (\iGen|yrow [2] & (\inst3|Add10~6_combout  & (!\iGen|yrow [1] & \inst3|Add10~4_combout ))) # (!\iGen|yrow [2] & ((\inst3|Add10~6_combout ) # ((!\iGen|yrow [1] & \inst3|Add10~4_combout ))))

	.dataa(\iGen|yrow [2]),
	.datab(\inst3|Add10~6_combout ),
	.datac(\iGen|yrow [1]),
	.datad(\inst3|Add10~4_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan15~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan15~9 .lut_mask = 16'h4D44;
defparam \inst3|LessThan15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N26
cycloneive_lcell_comb \inst3|LessThan15~6 (
// Equation(s):
// \inst3|LessThan15~6_combout  = (\iGen|yrow [0] & (\inst3|Add10~2_combout  & ((\iGen|xcolumn [1]) # (!\iGen|xcolumn [0])))) # (!\iGen|yrow [0] & ((\iGen|xcolumn [1]) # ((\inst3|Add10~2_combout ) # (!\iGen|xcolumn [0]))))

	.dataa(\iGen|xcolumn [1]),
	.datab(\iGen|xcolumn [0]),
	.datac(\iGen|yrow [0]),
	.datad(\inst3|Add10~2_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan15~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan15~6 .lut_mask = 16'hBF0B;
defparam \inst3|LessThan15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N28
cycloneive_lcell_comb \inst3|LessThan15~7 (
// Equation(s):
// \inst3|LessThan15~7_combout  = \iGen|yrow [1] $ (\inst3|Add10~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iGen|yrow [1]),
	.datad(\inst3|Add10~4_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan15~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan15~7 .lut_mask = 16'h0FF0;
defparam \inst3|LessThan15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N22
cycloneive_lcell_comb \inst3|LessThan15~8 (
// Equation(s):
// \inst3|LessThan15~8_combout  = (\inst3|LessThan15~6_combout  & (!\inst3|LessThan15~7_combout  & (\iGen|yrow [2] $ (!\inst3|Add10~6_combout ))))

	.dataa(\iGen|yrow [2]),
	.datab(\inst3|Add10~6_combout ),
	.datac(\inst3|LessThan15~6_combout ),
	.datad(\inst3|LessThan15~7_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan15~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan15~8 .lut_mask = 16'h0090;
defparam \inst3|LessThan15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N12
cycloneive_lcell_comb \inst3|LessThan15~11 (
// Equation(s):
// \inst3|LessThan15~11_combout  = (!\inst3|LessThan15~10_combout  & (\inst3|LessThan15~5_combout  & ((\inst3|LessThan15~9_combout ) # (\inst3|LessThan15~8_combout ))))

	.dataa(\inst3|LessThan15~10_combout ),
	.datab(\inst3|LessThan15~9_combout ),
	.datac(\inst3|LessThan15~8_combout ),
	.datad(\inst3|LessThan15~5_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan15~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan15~11 .lut_mask = 16'h5400;
defparam \inst3|LessThan15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N30
cycloneive_lcell_comb \inst3|LessThan15~15 (
// Equation(s):
// \inst3|LessThan15~15_combout  = (!\inst3|LessThan15~14_combout  & (\inst3|LessThan15~4_combout  & ((\inst3|LessThan15~13_combout ) # (\inst3|LessThan15~11_combout ))))

	.dataa(\inst3|LessThan15~14_combout ),
	.datab(\inst3|LessThan15~13_combout ),
	.datac(\inst3|LessThan15~4_combout ),
	.datad(\inst3|LessThan15~11_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan15~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan15~15 .lut_mask = 16'h5040;
defparam \inst3|LessThan15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N28
cycloneive_lcell_comb \inst3|LessThan15~0 (
// Equation(s):
// \inst3|LessThan15~0_combout  = (\inst3|Add10~22_combout  & (!\inst3|Add1~14_combout  & (\inst3|Add10~26_combout  & \inst3|Add10~24_combout ))) # (!\inst3|Add10~22_combout  & (\inst3|Add1~14_combout  & (!\inst3|Add10~26_combout  & !\inst3|Add10~24_combout 
// )))

	.dataa(\inst3|Add10~22_combout ),
	.datab(\inst3|Add1~14_combout ),
	.datac(\inst3|Add10~26_combout ),
	.datad(\inst3|Add10~24_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan15~0 .lut_mask = 16'h2004;
defparam \inst3|LessThan15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N0
cycloneive_lcell_comb \inst3|LessThan15~1 (
// Equation(s):
// \inst3|LessThan15~1_combout  = (\inst3|LessThan15~0_combout  & (\inst3|Add10~20_combout  & (!\inst3|Add1~12_combout ))) # (!\inst3|LessThan15~0_combout  & (((!\inst3|Add10~26_combout ))))

	.dataa(\inst3|Add10~20_combout ),
	.datab(\inst3|Add1~12_combout ),
	.datac(\inst3|Add10~26_combout ),
	.datad(\inst3|LessThan15~0_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan15~1 .lut_mask = 16'h220F;
defparam \inst3|LessThan15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N20
cycloneive_lcell_comb \inst3|LessThan15~18 (
// Equation(s):
// \inst3|LessThan15~18_combout  = (\inst3|LessThan15~1_combout ) # ((\inst3|LessThan15~3_combout  & ((\inst3|LessThan15~17_combout ) # (\inst3|LessThan15~15_combout ))))

	.dataa(\inst3|LessThan15~17_combout ),
	.datab(\inst3|LessThan15~3_combout ),
	.datac(\inst3|LessThan15~15_combout ),
	.datad(\inst3|LessThan15~1_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan15~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan15~18 .lut_mask = 16'hFFC8;
defparam \inst3|LessThan15~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N12
cycloneive_lcell_comb \inst3|LSPflag~15 (
// Equation(s):
// \inst3|LSPflag~15_combout  = (\inst3|LessThan15~18_combout  & ((\inst3|LSPflag~10_combout ) # ((\inst3|LSPflag~13_combout ) # (\inst3|LSPflag~14_combout ))))

	.dataa(\inst3|LSPflag~10_combout ),
	.datab(\inst3|LSPflag~13_combout ),
	.datac(\inst3|LSPflag~14_combout ),
	.datad(\inst3|LessThan15~18_combout ),
	.cin(gnd),
	.combout(\inst3|LSPflag~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LSPflag~15 .lut_mask = 16'hFE00;
defparam \inst3|LSPflag~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N16
cycloneive_lcell_comb \inst2|VGA_G[4]~3 (
// Equation(s):
// \inst2|VGA_G[4]~3_combout  = (\inst3|Equal0~0_combout  & !\inst3|LSPflag~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|Equal0~0_combout ),
	.datad(\inst3|LSPflag~15_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_G[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_G[4]~3 .lut_mask = 16'h00F0;
defparam \inst2|VGA_G[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N24
cycloneive_lcell_comb \inst2|VGA_B[4]~21 (
// Equation(s):
// \inst2|VGA_B[4]~21_combout  = (\inst3|LessThan12~8_combout  & (\inst2|VGA_B[4]~20_combout  & ((\inst2|VGA_G[4]~3_combout )))) # (!\inst3|LessThan12~8_combout  & (((\inst3|LSPflag~9_combout ))))

	.dataa(\inst2|VGA_B[4]~20_combout ),
	.datab(\inst3|LSPflag~9_combout ),
	.datac(\inst3|LessThan12~8_combout ),
	.datad(\inst2|VGA_G[4]~3_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[4]~21 .lut_mask = 16'hAC0C;
defparam \inst2|VGA_B[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N18
cycloneive_lcell_comb \inst2|VGA_B[4]~22 (
// Equation(s):
// \inst2|VGA_B[4]~22_combout  = (\inst2|VGA_B[4]~19_combout ) # ((\inst2|VGA_B[7]~3_combout  & (!\inst2|Equal0~0_combout  & \inst2|VGA_B[4]~21_combout )))

	.dataa(\inst2|VGA_B[7]~3_combout ),
	.datab(\inst2|Equal0~0_combout ),
	.datac(\inst2|VGA_B[4]~19_combout ),
	.datad(\inst2|VGA_B[4]~21_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[4]~22 .lut_mask = 16'hF2F0;
defparam \inst2|VGA_B[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N19
dffeas \iReg|LCD_B[2] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|VGA_B[4]~22_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iGen|LCD_DEN~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_B[2] .is_wysiwyg = "true";
defparam \iReg|LCD_B[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N28
cycloneive_lcell_comb \inst3|Add0~7 (
// Equation(s):
// \inst3|Add0~7_combout  = (\iGen|xcolumn [5]) # (\iGen|xcolumn [6])

	.dataa(gnd),
	.datab(\iGen|xcolumn [5]),
	.datac(gnd),
	.datad(\iGen|xcolumn [6]),
	.cin(gnd),
	.combout(\inst3|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~7 .lut_mask = 16'hFFCC;
defparam \inst3|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N6
cycloneive_lcell_comb \inst3|Add14~1 (
// Equation(s):
// \inst3|Add14~1_cout  = CARRY(!\iGen|xcolumn [0])

	.dataa(gnd),
	.datab(\iGen|xcolumn [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst3|Add14~1_cout ));
// synopsys translate_off
defparam \inst3|Add14~1 .lut_mask = 16'h0033;
defparam \inst3|Add14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N8
cycloneive_lcell_comb \inst3|Add14~2 (
// Equation(s):
// \inst3|Add14~2_combout  = (\iGen|xcolumn [1] & ((\inst3|Add14~1_cout ) # (GND))) # (!\iGen|xcolumn [1] & (!\inst3|Add14~1_cout ))
// \inst3|Add14~3  = CARRY((\iGen|xcolumn [1]) # (!\inst3|Add14~1_cout ))

	.dataa(gnd),
	.datab(\iGen|xcolumn [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add14~1_cout ),
	.combout(\inst3|Add14~2_combout ),
	.cout(\inst3|Add14~3 ));
// synopsys translate_off
defparam \inst3|Add14~2 .lut_mask = 16'hC3CF;
defparam \inst3|Add14~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N14
cycloneive_lcell_comb \inst3|Add14~8 (
// Equation(s):
// \inst3|Add14~8_combout  = (\iGen|xcolumn [4] & (!\inst3|Add14~7  & VCC)) # (!\iGen|xcolumn [4] & (\inst3|Add14~7  $ (GND)))
// \inst3|Add14~9  = CARRY((!\iGen|xcolumn [4] & !\inst3|Add14~7 ))

	.dataa(\iGen|xcolumn [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add14~7 ),
	.combout(\inst3|Add14~8_combout ),
	.cout(\inst3|Add14~9 ));
// synopsys translate_off
defparam \inst3|Add14~8 .lut_mask = 16'h5A05;
defparam \inst3|Add14~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N16
cycloneive_lcell_comb \inst3|Add14~10 (
// Equation(s):
// \inst3|Add14~10_combout  = (\iGen|xcolumn [5] & (!\inst3|Add14~9 )) # (!\iGen|xcolumn [5] & ((\inst3|Add14~9 ) # (GND)))
// \inst3|Add14~11  = CARRY((!\inst3|Add14~9 ) # (!\iGen|xcolumn [5]))

	.dataa(\iGen|xcolumn [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add14~9 ),
	.combout(\inst3|Add14~10_combout ),
	.cout(\inst3|Add14~11 ));
// synopsys translate_off
defparam \inst3|Add14~10 .lut_mask = 16'h5A5F;
defparam \inst3|Add14~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N18
cycloneive_lcell_comb \inst3|Add14~12 (
// Equation(s):
// \inst3|Add14~12_combout  = (\inst3|Add14~11  & (\iGen|xcolumn [5] $ (\iGen|xcolumn [6] $ (VCC)))) # (!\inst3|Add14~11  & ((\iGen|xcolumn [5] $ (\iGen|xcolumn [6])) # (GND)))
// \inst3|Add14~13  = CARRY((\iGen|xcolumn [5] $ (\iGen|xcolumn [6])) # (!\inst3|Add14~11 ))

	.dataa(\iGen|xcolumn [5]),
	.datab(\iGen|xcolumn [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add14~11 ),
	.combout(\inst3|Add14~12_combout ),
	.cout(\inst3|Add14~13 ));
// synopsys translate_off
defparam \inst3|Add14~12 .lut_mask = 16'h966F;
defparam \inst3|Add14~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N20
cycloneive_lcell_comb \inst3|Add14~14 (
// Equation(s):
// \inst3|Add14~14_combout  = (\inst3|Add14~13  & ((\iGen|xcolumn [7] $ (!\inst3|Add0~7_combout )))) # (!\inst3|Add14~13  & (\iGen|xcolumn [7] $ ((\inst3|Add0~7_combout ))))
// \inst3|Add14~15  = CARRY((!\inst3|Add14~13  & (\iGen|xcolumn [7] $ (\inst3|Add0~7_combout ))))

	.dataa(\iGen|xcolumn [7]),
	.datab(\inst3|Add0~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add14~13 ),
	.combout(\inst3|Add14~14_combout ),
	.cout(\inst3|Add14~15 ));
// synopsys translate_off
defparam \inst3|Add14~14 .lut_mask = 16'h9606;
defparam \inst3|Add14~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N24
cycloneive_lcell_comb \inst3|Add14~18 (
// Equation(s):
// \inst3|Add14~18_combout  = (\inst3|Add14~17  & (\inst3|Add0~6_combout  $ ((!\iGen|xcolumn [9])))) # (!\inst3|Add14~17  & ((\inst3|Add0~6_combout  $ (\iGen|xcolumn [9])) # (GND)))
// \inst3|Add14~19  = CARRY((\inst3|Add0~6_combout  $ (!\iGen|xcolumn [9])) # (!\inst3|Add14~17 ))

	.dataa(\inst3|Add0~6_combout ),
	.datab(\iGen|xcolumn [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add14~17 ),
	.combout(\inst3|Add14~18_combout ),
	.cout(\inst3|Add14~19 ));
// synopsys translate_off
defparam \inst3|Add14~18 .lut_mask = 16'h969F;
defparam \inst3|Add14~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N26
cycloneive_lcell_comb \inst3|Add14~20 (
// Equation(s):
// \inst3|Add14~20_combout  = (\inst3|Add0~1_combout  & (\inst3|Add14~19  $ (GND))) # (!\inst3|Add0~1_combout  & (!\inst3|Add14~19  & VCC))
// \inst3|Add14~21  = CARRY((\inst3|Add0~1_combout  & !\inst3|Add14~19 ))

	.dataa(gnd),
	.datab(\inst3|Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add14~19 ),
	.combout(\inst3|Add14~20_combout ),
	.cout(\inst3|Add14~21 ));
// synopsys translate_off
defparam \inst3|Add14~20 .lut_mask = 16'hC30C;
defparam \inst3|Add14~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N28
cycloneive_lcell_comb \inst3|Add14~22 (
// Equation(s):
// \inst3|Add14~22_combout  = \inst3|Add14~21  $ (\inst3|Add0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|Add0~1_combout ),
	.cin(\inst3|Add14~21 ),
	.combout(\inst3|Add14~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add14~22 .lut_mask = 16'h0FF0;
defparam \inst3|Add14~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N0
cycloneive_lcell_comb \inst3|Add14~24 (
// Equation(s):
// \inst3|Add14~24_combout  = ((\inst3|LSPflag:romID[1]~2_combout  & \inst3|Add14~22_combout )) # (!\inst3|Add0~1_combout )

	.dataa(\inst3|LSPflag:romID[1]~2_combout ),
	.datab(gnd),
	.datac(\inst3|Add14~22_combout ),
	.datad(\inst3|Add0~1_combout ),
	.cin(gnd),
	.combout(\inst3|Add14~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add14~24 .lut_mask = 16'hA0FF;
defparam \inst3|Add14~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N24
cycloneive_lcell_comb \inst3|Add12~11 (
// Equation(s):
// \inst3|Add12~11_combout  = (\inst3|LSPflag:romID[1]~2_combout  & ((\inst3|Add1~2_combout ))) # (!\inst3|LSPflag:romID[1]~2_combout  & (\inst3|Add12~0_combout ))

	.dataa(\inst3|Add12~0_combout ),
	.datab(\inst3|Add1~2_combout ),
	.datac(\inst3|LSPflag:romID[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|Add12~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add12~11 .lut_mask = 16'hCACA;
defparam \inst3|Add12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N0
cycloneive_lcell_comb \inst3|Add14~25 (
// Equation(s):
// \inst3|Add14~25_combout  = ((\inst3|LSPflag:romID[1]~2_combout  & \inst3|Add14~20_combout )) # (!\inst3|Add0~1_combout )

	.dataa(gnd),
	.datab(\inst3|LSPflag:romID[1]~2_combout ),
	.datac(\inst3|Add14~20_combout ),
	.datad(\inst3|Add0~1_combout ),
	.cin(gnd),
	.combout(\inst3|Add14~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add14~25 .lut_mask = 16'hC0FF;
defparam \inst3|Add14~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N26
cycloneive_lcell_comb \inst3|Add14~26 (
// Equation(s):
// \inst3|Add14~26_combout  = (\inst3|LSPflag:romID[1]~2_combout  & (\inst3|Add14~18_combout )) # (!\inst3|LSPflag:romID[1]~2_combout  & ((!\inst3|Add0~2_combout )))

	.dataa(gnd),
	.datab(\inst3|Add14~18_combout ),
	.datac(\inst3|LSPflag:romID[1]~2_combout ),
	.datad(\inst3|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst3|Add14~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add14~26 .lut_mask = 16'hC0CF;
defparam \inst3|Add14~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N28
cycloneive_lcell_comb \inst3|Add14~28 (
// Equation(s):
// \inst3|Add14~28_combout  = (\inst3|LSPflag:romID[1]~2_combout  & (\inst3|Add14~14_combout )) # (!\inst3|LSPflag:romID[1]~2_combout  & ((\inst3|Add0~4_combout )))

	.dataa(\inst3|LSPflag:romID[1]~2_combout ),
	.datab(gnd),
	.datac(\inst3|Add14~14_combout ),
	.datad(\inst3|Add0~4_combout ),
	.cin(gnd),
	.combout(\inst3|Add14~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add14~28 .lut_mask = 16'hF5A0;
defparam \inst3|Add14~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N2
cycloneive_lcell_comb \inst3|Add13~0 (
// Equation(s):
// \inst3|Add13~0_combout  = (\iGen|yrow [0] & (\inst3|Add14~28_combout  $ (VCC))) # (!\iGen|yrow [0] & (\inst3|Add14~28_combout  & VCC))
// \inst3|Add13~1  = CARRY((\iGen|yrow [0] & \inst3|Add14~28_combout ))

	.dataa(\iGen|yrow [0]),
	.datab(\inst3|Add14~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Add13~0_combout ),
	.cout(\inst3|Add13~1 ));
// synopsys translate_off
defparam \inst3|Add13~0 .lut_mask = 16'h6688;
defparam \inst3|Add13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N4
cycloneive_lcell_comb \inst3|Add13~2 (
// Equation(s):
// \inst3|Add13~2_combout  = (\inst3|Add14~27_combout  & ((\iGen|yrow [1] & (\inst3|Add13~1  & VCC)) # (!\iGen|yrow [1] & (!\inst3|Add13~1 )))) # (!\inst3|Add14~27_combout  & ((\iGen|yrow [1] & (!\inst3|Add13~1 )) # (!\iGen|yrow [1] & ((\inst3|Add13~1 ) # 
// (GND)))))
// \inst3|Add13~3  = CARRY((\inst3|Add14~27_combout  & (!\iGen|yrow [1] & !\inst3|Add13~1 )) # (!\inst3|Add14~27_combout  & ((!\inst3|Add13~1 ) # (!\iGen|yrow [1]))))

	.dataa(\inst3|Add14~27_combout ),
	.datab(\iGen|yrow [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add13~1 ),
	.combout(\inst3|Add13~2_combout ),
	.cout(\inst3|Add13~3 ));
// synopsys translate_off
defparam \inst3|Add13~2 .lut_mask = 16'h9617;
defparam \inst3|Add13~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N8
cycloneive_lcell_comb \inst3|Add13~6 (
// Equation(s):
// \inst3|Add13~6_combout  = (\inst3|Add1~0_combout  & ((\inst3|Add14~25_combout  & (\inst3|Add13~5  & VCC)) # (!\inst3|Add14~25_combout  & (!\inst3|Add13~5 )))) # (!\inst3|Add1~0_combout  & ((\inst3|Add14~25_combout  & (!\inst3|Add13~5 )) # 
// (!\inst3|Add14~25_combout  & ((\inst3|Add13~5 ) # (GND)))))
// \inst3|Add13~7  = CARRY((\inst3|Add1~0_combout  & (!\inst3|Add14~25_combout  & !\inst3|Add13~5 )) # (!\inst3|Add1~0_combout  & ((!\inst3|Add13~5 ) # (!\inst3|Add14~25_combout ))))

	.dataa(\inst3|Add1~0_combout ),
	.datab(\inst3|Add14~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add13~5 ),
	.combout(\inst3|Add13~6_combout ),
	.cout(\inst3|Add13~7 ));
// synopsys translate_off
defparam \inst3|Add13~6 .lut_mask = 16'h9617;
defparam \inst3|Add13~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N10
cycloneive_lcell_comb \inst3|Add13~8 (
// Equation(s):
// \inst3|Add13~8_combout  = ((\inst3|Add14~24_combout  $ (\inst3|Add12~11_combout  $ (!\inst3|Add13~7 )))) # (GND)
// \inst3|Add13~9  = CARRY((\inst3|Add14~24_combout  & ((\inst3|Add12~11_combout ) # (!\inst3|Add13~7 ))) # (!\inst3|Add14~24_combout  & (\inst3|Add12~11_combout  & !\inst3|Add13~7 )))

	.dataa(\inst3|Add14~24_combout ),
	.datab(\inst3|Add12~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add13~7 ),
	.combout(\inst3|Add13~8_combout ),
	.cout(\inst3|Add13~9 ));
// synopsys translate_off
defparam \inst3|Add13~8 .lut_mask = 16'h698E;
defparam \inst3|Add13~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N14
cycloneive_lcell_comb \inst3|Add13~12 (
// Equation(s):
// \inst3|Add13~12_combout  = ((\inst3|Add12~9_combout  $ (\inst3|Add14~24_combout  $ (!\inst3|Add13~11 )))) # (GND)
// \inst3|Add13~13  = CARRY((\inst3|Add12~9_combout  & ((\inst3|Add14~24_combout ) # (!\inst3|Add13~11 ))) # (!\inst3|Add12~9_combout  & (\inst3|Add14~24_combout  & !\inst3|Add13~11 )))

	.dataa(\inst3|Add12~9_combout ),
	.datab(\inst3|Add14~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add13~11 ),
	.combout(\inst3|Add13~12_combout ),
	.cout(\inst3|Add13~13 ));
// synopsys translate_off
defparam \inst3|Add13~12 .lut_mask = 16'h698E;
defparam \inst3|Add13~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N16
cycloneive_lcell_comb \inst3|Add13~14 (
// Equation(s):
// \inst3|Add13~14_combout  = (\inst3|Add12~8_combout  & ((\inst3|Add14~24_combout  & (\inst3|Add13~13  & VCC)) # (!\inst3|Add14~24_combout  & (!\inst3|Add13~13 )))) # (!\inst3|Add12~8_combout  & ((\inst3|Add14~24_combout  & (!\inst3|Add13~13 )) # 
// (!\inst3|Add14~24_combout  & ((\inst3|Add13~13 ) # (GND)))))
// \inst3|Add13~15  = CARRY((\inst3|Add12~8_combout  & (!\inst3|Add14~24_combout  & !\inst3|Add13~13 )) # (!\inst3|Add12~8_combout  & ((!\inst3|Add13~13 ) # (!\inst3|Add14~24_combout ))))

	.dataa(\inst3|Add12~8_combout ),
	.datab(\inst3|Add14~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add13~13 ),
	.combout(\inst3|Add13~14_combout ),
	.cout(\inst3|Add13~15 ));
// synopsys translate_off
defparam \inst3|Add13~14 .lut_mask = 16'h9617;
defparam \inst3|Add13~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \inst3|Mux1~0 (
// Equation(s):
// \inst3|Mux1~0_combout  = (\inst3|Equal0~0_combout  & \inst3|Add13~14_combout )

	.dataa(gnd),
	.datab(\inst3|Equal0~0_combout ),
	.datac(\inst3|Add13~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux1~0 .lut_mask = 16'hC0C0;
defparam \inst3|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N25
dffeas \inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N20
cycloneive_lcell_comb \inst3|Add12~12 (
// Equation(s):
// \inst3|Add12~12_combout  = \inst3|Add12~7  $ (\inst3|Add1~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|Add1~10_combout ),
	.cin(\inst3|Add12~7 ),
	.combout(\inst3|Add12~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add12~12 .lut_mask = 16'h0FF0;
defparam \inst3|Add12~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N2
cycloneive_lcell_comb \inst3|Add12~14 (
// Equation(s):
// \inst3|Add12~14_combout  = (\inst3|Add12~12_combout  & !\inst3|LSPflag:romID[1]~2_combout )

	.dataa(gnd),
	.datab(\inst3|Add12~12_combout ),
	.datac(\inst3|LSPflag:romID[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|Add12~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add12~14 .lut_mask = 16'h0C0C;
defparam \inst3|Add12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N18
cycloneive_lcell_comb \inst3|Add13~16 (
// Equation(s):
// \inst3|Add13~16_combout  = \inst3|Add14~24_combout  $ (\inst3|Add13~15  $ (!\inst3|Add12~14_combout ))

	.dataa(gnd),
	.datab(\inst3|Add14~24_combout ),
	.datac(gnd),
	.datad(\inst3|Add12~14_combout ),
	.cin(\inst3|Add13~15 ),
	.combout(\inst3|Add13~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add13~16 .lut_mask = 16'h3CC3;
defparam \inst3|Add13~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout  = ((!\inst3|Add13~14_combout  & (!\inst3|Add13~16_combout  & !\inst3|Add13~12_combout ))) # (!\inst3|Equal0~0_combout )

	.dataa(\inst3|Add13~14_combout ),
	.datab(\inst3|Add13~16_combout ),
	.datac(\inst3|Equal0~0_combout ),
	.datad(\inst3|Add13~12_combout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0 .lut_mask = 16'h0F1F;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N8
cycloneive_lcell_comb \inst3|Mux15~0 (
// Equation(s):
// \inst3|Mux15~0_combout  = (\iGen|xcolumn [0] & ((\inst3|LSPflag:romID[0]~2_combout ) # (\inst3|LSPflag:romID[1]~2_combout )))

	.dataa(\inst3|LSPflag:romID[0]~2_combout ),
	.datab(\iGen|xcolumn [0]),
	.datac(\inst3|LSPflag:romID[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux15~0 .lut_mask = 16'hC8C8;
defparam \inst3|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N6
cycloneive_lcell_comb \inst3|LSPflag:romID[0]~2 (
// Equation(s):
// \inst3|LSPflag:romID[0]~2_combout  = (\inst3|LSPflag:romID[0]~0_combout  & (\inst3|LSPflag:romID[0]~1_combout  & !\inst3|Add0~4_combout ))

	.dataa(\inst3|LSPflag:romID[0]~0_combout ),
	.datab(gnd),
	.datac(\inst3|LSPflag:romID[0]~1_combout ),
	.datad(\inst3|Add0~4_combout ),
	.cin(gnd),
	.combout(\inst3|LSPflag:romID[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LSPflag:romID[0]~2 .lut_mask = 16'h00A0;
defparam \inst3|LSPflag:romID[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N10
cycloneive_lcell_comb \inst3|Mux14~0 (
// Equation(s):
// \inst3|Mux14~0_combout  = (\inst3|LSPflag:romID[1]~2_combout  & (((\inst3|Add14~2_combout )))) # (!\inst3|LSPflag:romID[1]~2_combout  & (\iGen|xcolumn [1] & ((\inst3|LSPflag:romID[0]~2_combout ))))

	.dataa(\iGen|xcolumn [1]),
	.datab(\inst3|Add14~2_combout ),
	.datac(\inst3|LSPflag:romID[1]~2_combout ),
	.datad(\inst3|LSPflag:romID[0]~2_combout ),
	.cin(gnd),
	.combout(\inst3|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux14~0 .lut_mask = 16'hCAC0;
defparam \inst3|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N2
cycloneive_lcell_comb \inst3|Mux13~0 (
// Equation(s):
// \inst3|Mux13~0_combout  = (\inst3|LSPflag:romID[1]~2_combout  & (\inst3|Add14~4_combout )) # (!\inst3|LSPflag:romID[1]~2_combout  & (((\inst3|LSPflag:romID[0]~2_combout  & \iGen|xcolumn [2]))))

	.dataa(\inst3|Add14~4_combout ),
	.datab(\inst3|LSPflag:romID[0]~2_combout ),
	.datac(\iGen|xcolumn [2]),
	.datad(\inst3|LSPflag:romID[1]~2_combout ),
	.cin(gnd),
	.combout(\inst3|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux13~0 .lut_mask = 16'hAAC0;
defparam \inst3|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N4
cycloneive_lcell_comb \inst3|Mux12~0 (
// Equation(s):
// \inst3|Mux12~0_combout  = (\inst3|LSPflag:romID[1]~2_combout  & (\inst3|Add14~6_combout )) # (!\inst3|LSPflag:romID[1]~2_combout  & (((\inst3|LSPflag:romID[0]~2_combout  & \iGen|xcolumn [3]))))

	.dataa(\inst3|Add14~6_combout ),
	.datab(\inst3|LSPflag:romID[0]~2_combout ),
	.datac(\iGen|xcolumn [3]),
	.datad(\inst3|LSPflag:romID[1]~2_combout ),
	.cin(gnd),
	.combout(\inst3|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux12~0 .lut_mask = 16'hAAC0;
defparam \inst3|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N30
cycloneive_lcell_comb \inst3|Mux11~0 (
// Equation(s):
// \inst3|Mux11~0_combout  = (\inst3|LSPflag:romID[1]~2_combout  & (((\inst3|Add14~8_combout )))) # (!\inst3|LSPflag:romID[1]~2_combout  & (\iGen|xcolumn [4] & (\inst3|LSPflag:romID[0]~2_combout )))

	.dataa(\iGen|xcolumn [4]),
	.datab(\inst3|LSPflag:romID[0]~2_combout ),
	.datac(\inst3|Add14~8_combout ),
	.datad(\inst3|LSPflag:romID[1]~2_combout ),
	.cin(gnd),
	.combout(\inst3|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux11~0 .lut_mask = 16'hF088;
defparam \inst3|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N28
cycloneive_lcell_comb \inst3|Mux10~0 (
// Equation(s):
// \inst3|Mux10~0_combout  = (\inst3|LSPflag:romID[1]~2_combout  & (((\inst3|Add14~10_combout )))) # (!\inst3|LSPflag:romID[1]~2_combout  & (\inst3|LSPflag:romID[0]~2_combout  & (!\iGen|xcolumn [5])))

	.dataa(\inst3|LSPflag:romID[0]~2_combout ),
	.datab(\iGen|xcolumn [5]),
	.datac(\inst3|LSPflag:romID[1]~2_combout ),
	.datad(\inst3|Add14~10_combout ),
	.cin(gnd),
	.combout(\inst3|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux10~0 .lut_mask = 16'hF202;
defparam \inst3|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N30
cycloneive_lcell_comb \inst3|Mux9~0 (
// Equation(s):
// \inst3|Mux9~0_combout  = (\inst3|LSPflag:romID[1]~2_combout  & (((\inst3|Add14~12_combout )))) # (!\inst3|LSPflag:romID[1]~2_combout  & (\inst3|LSPflag:romID[0]~2_combout  & ((!\inst3|Add0~5_combout ))))

	.dataa(\inst3|LSPflag:romID[0]~2_combout ),
	.datab(\inst3|Add14~12_combout ),
	.datac(\inst3|LSPflag:romID[1]~2_combout ),
	.datad(\inst3|Add0~5_combout ),
	.cin(gnd),
	.combout(\inst3|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux9~0 .lut_mask = 16'hC0CA;
defparam \inst3|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N30
cycloneive_lcell_comb \inst3|Mux8~0 (
// Equation(s):
// \inst3|Mux8~0_combout  = (\inst3|Add13~0_combout  & \inst3|Equal0~0_combout )

	.dataa(gnd),
	.datab(\inst3|Add13~0_combout ),
	.datac(\inst3|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux8~0 .lut_mask = 16'hC0C0;
defparam \inst3|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N24
cycloneive_lcell_comb \inst3|Mux7~0 (
// Equation(s):
// \inst3|Mux7~0_combout  = (\inst3|Equal0~0_combout  & \inst3|Add13~2_combout )

	.dataa(gnd),
	.datab(\inst3|Equal0~0_combout ),
	.datac(\inst3|Add13~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux7~0 .lut_mask = 16'hC0C0;
defparam \inst3|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N26
cycloneive_lcell_comb \inst3|Mux6~0 (
// Equation(s):
// \inst3|Mux6~0_combout  = (\inst3|Add13~4_combout  & \inst3|Equal0~0_combout )

	.dataa(\inst3|Add13~4_combout ),
	.datab(gnd),
	.datac(\inst3|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux6~0 .lut_mask = 16'hA0A0;
defparam \inst3|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N20
cycloneive_lcell_comb \inst3|Mux5~0 (
// Equation(s):
// \inst3|Mux5~0_combout  = (\inst3|Equal0~0_combout  & \inst3|Add13~6_combout )

	.dataa(gnd),
	.datab(\inst3|Equal0~0_combout ),
	.datac(\inst3|Add13~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux5~0 .lut_mask = 16'hC0C0;
defparam \inst3|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
cycloneive_lcell_comb \inst3|Mux4~0 (
// Equation(s):
// \inst3|Mux4~0_combout  = (\inst3|Equal0~0_combout  & \inst3|Add13~8_combout )

	.dataa(gnd),
	.datab(\inst3|Equal0~0_combout ),
	.datac(\inst3|Add13~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux4~0 .lut_mask = 16'hC0C0;
defparam \inst3|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N22
cycloneive_lcell_comb \inst3|Mux3~0 (
// Equation(s):
// \inst3|Mux3~0_combout  = (\inst3|Add13~10_combout  & \inst3|Equal0~0_combout )

	.dataa(\inst3|Add13~10_combout ),
	.datab(gnd),
	.datac(\inst3|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux3~0 .lut_mask = 16'hA0A0;
defparam \inst3|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h000000000000000000000C00000000000000000000000000000018000000000000000000000000000000300000000000000000000000000000003000000000000000000000000000000060000000000000000000000000000000C00000000000000000000000000000018000000000000000000000000000000300000000000000000000000000000006000000000000000000000000000000060000000000000000000000000000000C00000000000000000000000000000018000000000000000000000000000000300000000000000000000000000000006000000000000000000000000000000040000000000000000000000000000000C3800000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h000000000000000001BF600000000000000000000000000000FC4000000000000000000000000000013C0000000000000000000000000000031C00000000000000000000000000001B1800000000000000000000000000007800000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000060000000000000000000000000000000300000000000000000000000000000003000000000000000000000000000000018000000000000000000000000000000180000000000000000000000000000000C0000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h000000000000000000C00000000000000000000000000000006000000000000000000000000000000060000000000000000000000000000000300000000000000000000000000000001000000000000000000000000000000018000000000000000000000000000000080000000000000000000000000000000C00000000000000000000000000000006000000000000000000000000000000060000000000000000000000000000000300000000000000000000000000000003000000000000000000000000000000018000000000000000000000000000000180000000000000000000000000000000C0000000000000000000000000000000C00000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w[3] (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3] = (\inst3|Add13~14_combout  & (!\inst3|Add13~16_combout  & (\inst3|Equal0~0_combout  & !\inst3|Add13~12_combout )))

	.dataa(\inst3|Add13~14_combout ),
	.datab(\inst3|Add13~16_combout ),
	.datac(\inst3|Equal0~0_combout ),
	.datad(\inst3|Add13~12_combout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w[3] .lut_mask = 16'h0020;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~12 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~12_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~12 .lut_mask = 16'hDC98;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w[3] (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3] = (\inst3|Add13~14_combout  & (!\inst3|Add13~16_combout  & (\inst3|Equal0~0_combout  & \inst3|Add13~12_combout )))

	.dataa(\inst3|Add13~14_combout ),
	.datab(\inst3|Add13~16_combout ),
	.datac(\inst3|Equal0~0_combout ),
	.datad(\inst3|Add13~12_combout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w[3] .lut_mask = 16'h2000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y34_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w[3] (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3] = (!\inst3|Add13~14_combout  & (!\inst3|Add13~16_combout  & (\inst3|Equal0~0_combout  & \inst3|Add13~12_combout )))

	.dataa(\inst3|Add13~14_combout ),
	.datab(\inst3|Add13~16_combout ),
	.datac(\inst3|Equal0~0_combout ),
	.datad(\inst3|Add13~12_combout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w[3] .lut_mask = 16'h1000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000180000000000000000000000000000003000000000000000000000000000000060000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N30
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~13 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~13_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~12_combout  & 
// (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout )) # (!\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~12_combout  & ((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~12_combout ))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~13 .lut_mask = 16'hE6C4;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout  = (\inst3|Add13~14_combout  & (\inst3|Add13~16_combout  & (\inst3|Equal0~0_combout  & \inst3|Add13~12_combout )))

	.dataa(\inst3|Add13~14_combout ),
	.datab(\inst3|Add13~16_combout ),
	.datac(\inst3|Equal0~0_combout ),
	.datad(\inst3|Add13~12_combout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0 .lut_mask = 16'h8000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w[3] (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3] = (!\inst3|Add13~14_combout  & (\inst3|Add13~16_combout  & (\inst3|Equal0~0_combout  & !\inst3|Add13~12_combout )))

	.dataa(\inst3|Add13~14_combout ),
	.datab(\inst3|Add13~16_combout ),
	.datac(\inst3|Equal0~0_combout ),
	.datad(\inst3|Add13~12_combout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w[3] .lut_mask = 16'h0040;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout  = (!\inst3|Add13~14_combout  & (\inst3|Add13~16_combout  & (\inst3|Equal0~0_combout  & \inst3|Add13~12_combout )))

	.dataa(\inst3|Add13~14_combout ),
	.datab(\inst3|Add13~16_combout ),
	.datac(\inst3|Equal0~0_combout ),
	.datad(\inst3|Add13~12_combout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0 .lut_mask = 16'h4000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~10 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~10_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) # (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout )))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~10 .lut_mask = 16'hBA98;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~11 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~11_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~10_combout  & 
// ((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) # (!\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~10_combout  & (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~10_combout ))))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~11 .lut_mask = 16'hF388;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~14 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~11_combout ))) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~13_combout ))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~14 .lut_mask = 16'hFA50;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
cycloneive_lcell_comb \inst3|Mux2~0 (
// Equation(s):
// \inst3|Mux2~0_combout  = (\inst3|Add13~12_combout  & \inst3|Equal0~0_combout )

	.dataa(\inst3|Add13~12_combout ),
	.datab(gnd),
	.datac(\inst3|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux2~0 .lut_mask = 16'hA0A0;
defparam \inst3|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N11
dffeas \inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N30
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~7 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~7_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout )))) # (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  & 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~7 .lut_mask = 16'hCEC2;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N8
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~8 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~8_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~7_combout  & 
// ((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) # (!\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~7_combout  & (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~7_combout ))))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~8 .lut_mask = 16'hF838;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneive_lcell_comb \inst3|Mux0~0 (
// Equation(s):
// \inst3|Mux0~0_combout  = (\inst3|Add13~16_combout  & \inst3|Equal0~0_combout )

	.dataa(gnd),
	.datab(\inst3|Add13~16_combout ),
	.datac(\inst3|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux0~0 .lut_mask = 16'hC0C0;
defparam \inst3|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N21
dffeas \inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N18
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~5 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~5_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout )))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~5 .lut_mask = 16'hBA98;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N12
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~6 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~6_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~5_combout  & 
// ((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) # (!\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~5_combout  & (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout )))) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~5_combout ))))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~6 .lut_mask = 16'hF388;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N26
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~9 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~6_combout ))) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~8_combout ))

	.dataa(gnd),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~9 .lut_mask = 16'hFC0C;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N24
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~0 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~0_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ) # 
// ((\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  & 
// !\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~0 .lut_mask = 16'hAAD8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N2
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~1 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~1_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & 
// ((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) # (!\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout )))) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~0_combout ))))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~1 .lut_mask = 16'hF388;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N0
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~4 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~1_combout ))) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~3_combout ))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.datab(gnd),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~4 .lut_mask = 16'hFA0A;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N20
cycloneive_lcell_comb \inst3|Equal2~4 (
// Equation(s):
// \inst3|Equal2~4_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout  & (\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout  & \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout ))

	.dataa(gnd),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cin(gnd),
	.combout(\inst3|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal2~4 .lut_mask = 16'hC000;
defparam \inst3|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N16
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~33 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~33_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~33 .lut_mask = 16'hDC98;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y29_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N2
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~34 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~34_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~33_combout  & 
// ((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) # (!\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~33_combout  & (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout )))) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~33_combout ))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~34 .lut_mask = 16'hEC64;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N28
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~35 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~35_combout  = (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~34_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~35 .lut_mask = 16'h0F00;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout  = (\inst3|Add13~14_combout  & (\inst3|Add13~16_combout  & (\inst3|Equal0~0_combout  & !\inst3|Add13~12_combout )))

	.dataa(\inst3|Add13~14_combout ),
	.datab(\inst3|Add13~16_combout ),
	.datac(\inst3|Equal0~0_combout ),
	.datad(\inst3|Add13~12_combout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0 .lut_mask = 16'h0080;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y36_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~18 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~18_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~17_combout  & (((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout )) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # (!\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~17_combout  & (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout )))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~18 .lut_mask = 16'hEA62;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~20 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~20_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~19_combout  & (((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout )) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # (!\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~19_combout  & (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ))))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~20 .lut_mask = 16'hE6A2;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
cycloneive_lcell_comb \inst3|Equal2~0 (
// Equation(s):
// \inst3|Equal2~0_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~18_combout  & !\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~20_combout )))) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~16_combout ))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cin(gnd),
	.combout(\inst3|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal2~0 .lut_mask = 16'h0ACA;
defparam \inst3|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y33_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N4
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~25 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~25_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout )) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~25 .lut_mask = 16'hD9C8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y31_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N14
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~26 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~26_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~25_combout  & 
// (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout )) # (!\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~25_combout  & ((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ))))) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~25_combout ))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~26 .lut_mask = 16'hE6C4;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h0000000000000000071DFE00000000000000000000000000079FFE0000000000000000000000000007BBFC0000000000000000000000000003FFF80000000000000000000000000003FFF00000000000000000000000000003FFE00000000000000000000000000003FFC00000000000000000000000000001FF8000000000000000000000F8000001FF80000000000000000000007E000001FF00000000000000000000007F800003FE00000000000000000000001FF00007FE00000000000000000000000FFC000FFE000000000000000000000003FF801FFFE00000000000000000000000FFE03FFFF800000000000000000000007FF81FFFF80000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h0000000000001FFF1FFFF800000000000000000000000FFFFFFFF8000000000000000000000003FFFFFFE0000000000000000000000001FFFFFFC00000000000000000000000007FFFFFC00000000000000000000000003FFFFF0000000000000000000000000008FFF80000000000000000000000000000FF8000000000000000000000000000003E0000000000000000000000000000003F0000000000000000000000000000003F0000000000000000000000000000007F8000000000000000000000000000007F8000000000000000000000000000003FC000000000000000000000000000003FC000000000000000000000000000001FE0000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000FF0000000000000000000000000000007F0000000000000000000000000000007F8000000000000000000000000000003F8000000000000000000000000000001FC000000000000000000000000000001FC000000000000000000000000000000FE0000000000000000000000000000007E0000000000000000000000000000003F0000000000000000000000000000003F0000000000000000000000000000001F8000000000000000000000000000000F80000000000000000000000000000007C0000000000000000000000000000007C0000000000000000000000000000003E0000000000000000000000000000001E00000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000001F0000000000000000000000000000000F000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N8
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~23 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~23_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~23 .lut_mask = 16'hD9C8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFF000000000000000000000003FFFFFFFE000000000000000000000001FFFFFFFE000000000000000000000001FFFFFFFE000000000000000000000001FFFFFFFE000000000000000000000001FFFFFFFC000000000000000000000001E01E001C000000000000000000000000F00E003C000000000000000000000000F00F003C000000000000000000000000F007003C000000000000000000000000F007803800000000000000000000000070038038000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000078038078000000000000000000000000780380780000000000000000000000007803C0700000000000000000000000003803C0700000000000000000000000003C03C0700000000000000000000000003C0380F00000000000000000000000003C0380F00000000000000000000000001C0380E00000000000000000000000001E1FE0E00000000000000000000000001E1FE0E00000000000000000000000001E1861E00000000000000000000000000FF87FC00000000000000000000000000F1861C00000000000000000000000000F1FE1C00000000000000000000000000F1FE1C000000000000000000000000007078380000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h0000000000000000787038000000000000000000000000007870380000000000000000000000000078E0380000000000000000000000000038E078000000000000000000000000003CE070000000000000000000000000003CE070000000000000000000000000003CE070000000000000000000000000001CE070000000000000000000000000001FFFE0000000000000000000000000001E70E0000000000000000000000000001E70E0000000000000000000000000000E38E3C00000000000000000000000000E38C7C00000000000000000000000000F39CFC00000000000000000000000000F39DF80000000000000000000000000073DFF0000000000;
// synopsys translate_on

// Location: M9K_X104_Y32_N0
cycloneive_ram_block \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Mux3~0_combout ,\inst3|Mux4~0_combout ,\inst3|Mux5~0_combout ,\inst3|Mux6~0_combout ,\inst3|Mux7~0_combout ,\inst3|Mux8~0_combout ,\inst3|Mux9~0_combout ,\inst3|Mux10~0_combout ,\inst3|Mux11~0_combout ,\inst3|Mux12~0_combout ,\inst3|Mux13~0_combout ,
\inst3|Mux14~0_combout ,\inst3|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "Vetrnikov_128x128.mif";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "DisplayLogicSmall:inst3|romPicture128x128:rom_inst|altsyncram:altsyncram_component|altsyncram_5va1:auto_generated|ALTSYNCRAM";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N10
cycloneive_lcell_comb \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~24 (
// Equation(s):
// \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~24_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~23_combout  & 
// ((\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # (!\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~23_combout  & (\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout )))) # 
// (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~23_combout ))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~24 .lut_mask = 16'hEC64;
defparam \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N0
cycloneive_lcell_comb \inst3|Equal2~1 (
// Equation(s):
// \inst3|Equal2~1_combout  = (\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~22_combout )) # (!\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (((!\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~26_combout  & \inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~24_combout ))))

	.dataa(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.datac(\inst3|rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cin(gnd),
	.combout(\inst3|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal2~1 .lut_mask = 16'hA3A0;
defparam \inst3|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N30
cycloneive_lcell_comb \inst3|Equal2~3 (
// Equation(s):
// \inst3|Equal2~3_combout  = (\inst3|Equal2~2_combout  & (!\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~35_combout  & (\inst3|Equal2~0_combout  & \inst3|Equal2~1_combout )))

	.dataa(\inst3|Equal2~2_combout ),
	.datab(\inst3|rom_inst|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.datac(\inst3|Equal2~0_combout ),
	.datad(\inst3|Equal2~1_combout ),
	.cin(gnd),
	.combout(\inst3|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal2~3 .lut_mask = 16'h2000;
defparam \inst3|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N14
cycloneive_lcell_comb \inst3|RGB~1 (
// Equation(s):
// \inst3|RGB~1_combout  = (\inst3|Equal2~4_combout  & (\inst3|Equal0~0_combout  & \inst3|Equal2~3_combout ))

	.dataa(gnd),
	.datab(\inst3|Equal2~4_combout ),
	.datac(\inst3|Equal0~0_combout ),
	.datad(\inst3|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst3|RGB~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|RGB~1 .lut_mask = 16'hC000;
defparam \inst3|RGB~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N0
cycloneive_lcell_comb \inst2|VGA_B[3]~23 (
// Equation(s):
// \inst2|VGA_B[3]~23_combout  = (\inst|LessThan12~6_combout  & (!\inst2|VGA_G[6]~4_combout )) # (!\inst|LessThan12~6_combout  & ((!\inst|LSPflag~3_combout )))

	.dataa(\inst2|VGA_G[6]~4_combout ),
	.datab(gnd),
	.datac(\inst|LessThan12~6_combout ),
	.datad(\inst|LSPflag~3_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[3]~23 .lut_mask = 16'h505F;
defparam \inst2|VGA_B[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N6
cycloneive_lcell_comb \inst2|VGA_B[3]~24 (
// Equation(s):
// \inst2|VGA_B[3]~24_combout  = (\inst2|Equal0~0_combout  & (((\inst2|VGA_B[3]~23_combout )))) # (!\inst2|Equal0~0_combout  & (!\inst3|LessThan12~8_combout  & (!\inst3|LSPflag~9_combout )))

	.dataa(\inst3|LessThan12~8_combout ),
	.datab(\inst3|LSPflag~9_combout ),
	.datac(\inst2|VGA_B[3]~23_combout ),
	.datad(\inst2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[3]~24 .lut_mask = 16'hF011;
defparam \inst2|VGA_B[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N0
cycloneive_lcell_comb \inst2|VGA_B[3]~25 (
// Equation(s):
// \inst2|VGA_B[3]~25_combout  = (\inst2|VGA_B[3]~24_combout ) # ((\iReg|LCD_G~2_combout  & ((\inst3|RGB~1_combout ) # (\inst3|LSPflag~15_combout ))))

	.dataa(\iReg|LCD_G~2_combout ),
	.datab(\inst3|RGB~1_combout ),
	.datac(\inst3|LSPflag~15_combout ),
	.datad(\inst2|VGA_B[3]~24_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[3]~25 .lut_mask = 16'hFFA8;
defparam \inst2|VGA_B[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N16
cycloneive_lcell_comb \inst2|VGA_B[3]~26 (
// Equation(s):
// \inst2|VGA_B[3]~26_combout  = (\inst2|VGA_B[7]~3_combout  & ((\inst2|VGA_B[3]~25_combout ) # ((!\inst1|LSPflag~1_combout  & \inst2|VGA_B[7]~15_combout )))) # (!\inst2|VGA_B[7]~3_combout  & (((!\inst1|LSPflag~1_combout  & \inst2|VGA_B[7]~15_combout ))))

	.dataa(\inst2|VGA_B[7]~3_combout ),
	.datab(\inst2|VGA_B[3]~25_combout ),
	.datac(\inst1|LSPflag~1_combout ),
	.datad(\inst2|VGA_B[7]~15_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[3]~26 .lut_mask = 16'h8F88;
defparam \inst2|VGA_B[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N17
dffeas \iReg|LCD_B[1] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|VGA_B[3]~26_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iGen|LCD_DEN~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_B[1] .is_wysiwyg = "true";
defparam \iReg|LCD_B[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N6
cycloneive_lcell_comb \inst|Add11~26 (
// Equation(s):
// \inst|Add11~26_combout  = (\iGen|yrow [7] & \inst|LSPflag:romID[1]~0_combout )

	.dataa(gnd),
	.datab(\iGen|yrow [7]),
	.datac(gnd),
	.datad(\inst|LSPflag:romID[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|Add11~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add11~26 .lut_mask = 16'hCC00;
defparam \inst|Add11~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N14
cycloneive_lcell_comb \inst|Add11~0 (
// Equation(s):
// \inst|Add11~0_combout  = (\inst|LSPflag:romID[1]~0_combout  & \iGen|yrow [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|LSPflag:romID[1]~0_combout ),
	.datad(\iGen|yrow [6]),
	.cin(gnd),
	.combout(\inst|Add11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add11~0 .lut_mask = 16'hF000;
defparam \inst|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N2
cycloneive_lcell_comb \inst|Add11~3 (
// Equation(s):
// \inst|Add11~3_combout  = (\inst|LSPflag:romID[1]~0_combout  & (\inst|Add12~20_combout )) # (!\inst|LSPflag:romID[1]~0_combout  & ((!\iGen|yrow [5])))

	.dataa(\inst|Add12~20_combout ),
	.datab(gnd),
	.datac(\inst|LSPflag:romID[1]~0_combout ),
	.datad(\iGen|yrow [5]),
	.cin(gnd),
	.combout(\inst|Add11~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add11~3 .lut_mask = 16'hA0AF;
defparam \inst|Add11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N20
cycloneive_lcell_comb \inst|Add11~4 (
// Equation(s):
// \inst|Add11~4_combout  = (\inst|LSPflag:romID[1]~0_combout  & \iGen|yrow [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|LSPflag:romID[1]~0_combout ),
	.datad(\iGen|yrow [4]),
	.cin(gnd),
	.combout(\inst|Add11~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add11~4 .lut_mask = 16'hF000;
defparam \inst|Add11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N0
cycloneive_lcell_comb \inst|Add11~6 (
// Equation(s):
// \inst|Add11~6_combout  = (\iGen|yrow [3] & \inst|LSPflag:romID[1]~0_combout )

	.dataa(\iGen|yrow [3]),
	.datab(gnd),
	.datac(\inst|LSPflag:romID[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Add11~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add11~6 .lut_mask = 16'hA0A0;
defparam \inst|Add11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N18
cycloneive_lcell_comb \inst|Add11~9 (
// Equation(s):
// \inst|Add11~9_combout  = (\inst|LSPflag:romID[1]~0_combout  & (\inst|Add12~20_combout )) # (!\inst|LSPflag:romID[1]~0_combout  & ((\iGen|yrow [2])))

	.dataa(\inst|Add12~20_combout ),
	.datab(gnd),
	.datac(\inst|LSPflag:romID[1]~0_combout ),
	.datad(\iGen|yrow [2]),
	.cin(gnd),
	.combout(\inst|Add11~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add11~9 .lut_mask = 16'hAFA0;
defparam \inst|Add11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N0
cycloneive_lcell_comb \inst|Add11~10 (
// Equation(s):
// \inst|Add11~10_combout  = (\inst|LSPflag:romID[1]~0_combout  & (\inst|Add12~18_combout )) # (!\inst|LSPflag:romID[1]~0_combout  & ((\iGen|xcolumn [9])))

	.dataa(\inst|Add12~18_combout ),
	.datab(gnd),
	.datac(\inst|LSPflag:romID[1]~0_combout ),
	.datad(\iGen|xcolumn [9]),
	.cin(gnd),
	.combout(\inst|Add11~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add11~10 .lut_mask = 16'hAFA0;
defparam \inst|Add11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N10
cycloneive_lcell_comb \inst|Add12~1 (
// Equation(s):
// \inst|Add12~1_cout  = CARRY(!\iGen|xcolumn [0])

	.dataa(\iGen|xcolumn [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|Add12~1_cout ));
// synopsys translate_off
defparam \inst|Add12~1 .lut_mask = 16'h0055;
defparam \inst|Add12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N12
cycloneive_lcell_comb \inst|Add12~2 (
// Equation(s):
// \inst|Add12~2_combout  = (\iGen|xcolumn [1] & ((\inst|Add12~1_cout ) # (GND))) # (!\iGen|xcolumn [1] & (!\inst|Add12~1_cout ))
// \inst|Add12~3  = CARRY((\iGen|xcolumn [1]) # (!\inst|Add12~1_cout ))

	.dataa(\iGen|xcolumn [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~1_cout ),
	.combout(\inst|Add12~2_combout ),
	.cout(\inst|Add12~3 ));
// synopsys translate_off
defparam \inst|Add12~2 .lut_mask = 16'hA5AF;
defparam \inst|Add12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N14
cycloneive_lcell_comb \inst|Add12~4 (
// Equation(s):
// \inst|Add12~4_combout  = (\iGen|xcolumn [2] & (!\inst|Add12~3  & VCC)) # (!\iGen|xcolumn [2] & (\inst|Add12~3  $ (GND)))
// \inst|Add12~5  = CARRY((!\iGen|xcolumn [2] & !\inst|Add12~3 ))

	.dataa(gnd),
	.datab(\iGen|xcolumn [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~3 ),
	.combout(\inst|Add12~4_combout ),
	.cout(\inst|Add12~5 ));
// synopsys translate_off
defparam \inst|Add12~4 .lut_mask = 16'h3C03;
defparam \inst|Add12~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N18
cycloneive_lcell_comb \inst|Add12~8 (
// Equation(s):
// \inst|Add12~8_combout  = (\iGen|xcolumn [4] & (!\inst|Add12~7  & VCC)) # (!\iGen|xcolumn [4] & (\inst|Add12~7  $ (GND)))
// \inst|Add12~9  = CARRY((!\iGen|xcolumn [4] & !\inst|Add12~7 ))

	.dataa(\iGen|xcolumn [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~7 ),
	.combout(\inst|Add12~8_combout ),
	.cout(\inst|Add12~9 ));
// synopsys translate_off
defparam \inst|Add12~8 .lut_mask = 16'h5A05;
defparam \inst|Add12~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N20
cycloneive_lcell_comb \inst|Add12~10 (
// Equation(s):
// \inst|Add12~10_combout  = (\iGen|xcolumn [5] & ((\inst|Add12~9 ) # (GND))) # (!\iGen|xcolumn [5] & (!\inst|Add12~9 ))
// \inst|Add12~11  = CARRY((\iGen|xcolumn [5]) # (!\inst|Add12~9 ))

	.dataa(gnd),
	.datab(\iGen|xcolumn [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~9 ),
	.combout(\inst|Add12~10_combout ),
	.cout(\inst|Add12~11 ));
// synopsys translate_off
defparam \inst|Add12~10 .lut_mask = 16'hC3CF;
defparam \inst|Add12~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N22
cycloneive_lcell_comb \inst|Add12~12 (
// Equation(s):
// \inst|Add12~12_combout  = (\iGen|xcolumn [6] & (!\inst|Add12~11  & VCC)) # (!\iGen|xcolumn [6] & (\inst|Add12~11  $ (GND)))
// \inst|Add12~13  = CARRY((!\iGen|xcolumn [6] & !\inst|Add12~11 ))

	.dataa(gnd),
	.datab(\iGen|xcolumn [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~11 ),
	.combout(\inst|Add12~12_combout ),
	.cout(\inst|Add12~13 ));
// synopsys translate_off
defparam \inst|Add12~12 .lut_mask = 16'h3C03;
defparam \inst|Add12~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N24
cycloneive_lcell_comb \inst|Add12~14 (
// Equation(s):
// \inst|Add12~14_combout  = (\iGen|xcolumn [7] & (!\inst|Add12~13 )) # (!\iGen|xcolumn [7] & (\inst|Add12~13  & VCC))
// \inst|Add12~15  = CARRY((\iGen|xcolumn [7] & !\inst|Add12~13 ))

	.dataa(\iGen|xcolumn [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~13 ),
	.combout(\inst|Add12~14_combout ),
	.cout(\inst|Add12~15 ));
// synopsys translate_off
defparam \inst|Add12~14 .lut_mask = 16'h5A0A;
defparam \inst|Add12~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N20
cycloneive_lcell_comb \inst|Add11~11 (
// Equation(s):
// \inst|Add11~11_combout  = (\inst|LSPflag:romID[1]~0_combout  & ((\inst|Add12~16_combout ))) # (!\inst|LSPflag:romID[1]~0_combout  & (\iGen|xcolumn [8]))

	.dataa(\iGen|xcolumn [8]),
	.datab(gnd),
	.datac(\inst|LSPflag:romID[1]~0_combout ),
	.datad(\inst|Add12~16_combout ),
	.cin(gnd),
	.combout(\inst|Add11~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add11~11 .lut_mask = 16'hFA0A;
defparam \inst|Add11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N2
cycloneive_lcell_comb \inst|Add11~12 (
// Equation(s):
// \inst|Add11~12_combout  = (\iGen|yrow [0] & (\inst|Add11~11_combout  $ (VCC))) # (!\iGen|yrow [0] & (\inst|Add11~11_combout  & VCC))
// \inst|Add11~13  = CARRY((\iGen|yrow [0] & \inst|Add11~11_combout ))

	.dataa(\iGen|yrow [0]),
	.datab(\inst|Add11~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add11~12_combout ),
	.cout(\inst|Add11~13 ));
// synopsys translate_off
defparam \inst|Add11~12 .lut_mask = 16'h6688;
defparam \inst|Add11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N4
cycloneive_lcell_comb \inst|Add11~14 (
// Equation(s):
// \inst|Add11~14_combout  = (\iGen|yrow [1] & ((\inst|Add11~10_combout  & (\inst|Add11~13  & VCC)) # (!\inst|Add11~10_combout  & (!\inst|Add11~13 )))) # (!\iGen|yrow [1] & ((\inst|Add11~10_combout  & (!\inst|Add11~13 )) # (!\inst|Add11~10_combout  & 
// ((\inst|Add11~13 ) # (GND)))))
// \inst|Add11~15  = CARRY((\iGen|yrow [1] & (!\inst|Add11~10_combout  & !\inst|Add11~13 )) # (!\iGen|yrow [1] & ((!\inst|Add11~13 ) # (!\inst|Add11~10_combout ))))

	.dataa(\iGen|yrow [1]),
	.datab(\inst|Add11~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~13 ),
	.combout(\inst|Add11~14_combout ),
	.cout(\inst|Add11~15 ));
// synopsys translate_off
defparam \inst|Add11~14 .lut_mask = 16'h9617;
defparam \inst|Add11~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N6
cycloneive_lcell_comb \inst|Add11~16 (
// Equation(s):
// \inst|Add11~16_combout  = ((\inst|Add11~8_combout  $ (\inst|Add11~9_combout  $ (!\inst|Add11~15 )))) # (GND)
// \inst|Add11~17  = CARRY((\inst|Add11~8_combout  & ((\inst|Add11~9_combout ) # (!\inst|Add11~15 ))) # (!\inst|Add11~8_combout  & (\inst|Add11~9_combout  & !\inst|Add11~15 )))

	.dataa(\inst|Add11~8_combout ),
	.datab(\inst|Add11~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~15 ),
	.combout(\inst|Add11~16_combout ),
	.cout(\inst|Add11~17 ));
// synopsys translate_off
defparam \inst|Add11~16 .lut_mask = 16'h698E;
defparam \inst|Add11~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N8
cycloneive_lcell_comb \inst|Add11~18 (
// Equation(s):
// \inst|Add11~18_combout  = (\inst|Add11~7_combout  & ((\inst|Add11~6_combout  & (\inst|Add11~17  & VCC)) # (!\inst|Add11~6_combout  & (!\inst|Add11~17 )))) # (!\inst|Add11~7_combout  & ((\inst|Add11~6_combout  & (!\inst|Add11~17 )) # 
// (!\inst|Add11~6_combout  & ((\inst|Add11~17 ) # (GND)))))
// \inst|Add11~19  = CARRY((\inst|Add11~7_combout  & (!\inst|Add11~6_combout  & !\inst|Add11~17 )) # (!\inst|Add11~7_combout  & ((!\inst|Add11~17 ) # (!\inst|Add11~6_combout ))))

	.dataa(\inst|Add11~7_combout ),
	.datab(\inst|Add11~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~17 ),
	.combout(\inst|Add11~18_combout ),
	.cout(\inst|Add11~19 ));
// synopsys translate_off
defparam \inst|Add11~18 .lut_mask = 16'h9617;
defparam \inst|Add11~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N10
cycloneive_lcell_comb \inst|Add11~20 (
// Equation(s):
// \inst|Add11~20_combout  = ((\inst|Add11~5_combout  $ (\inst|Add11~4_combout  $ (!\inst|Add11~19 )))) # (GND)
// \inst|Add11~21  = CARRY((\inst|Add11~5_combout  & ((\inst|Add11~4_combout ) # (!\inst|Add11~19 ))) # (!\inst|Add11~5_combout  & (\inst|Add11~4_combout  & !\inst|Add11~19 )))

	.dataa(\inst|Add11~5_combout ),
	.datab(\inst|Add11~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~19 ),
	.combout(\inst|Add11~20_combout ),
	.cout(\inst|Add11~21 ));
// synopsys translate_off
defparam \inst|Add11~20 .lut_mask = 16'h698E;
defparam \inst|Add11~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N12
cycloneive_lcell_comb \inst|Add11~22 (
// Equation(s):
// \inst|Add11~22_combout  = (\inst|Add11~2_combout  & ((\inst|Add11~3_combout  & (\inst|Add11~21  & VCC)) # (!\inst|Add11~3_combout  & (!\inst|Add11~21 )))) # (!\inst|Add11~2_combout  & ((\inst|Add11~3_combout  & (!\inst|Add11~21 )) # 
// (!\inst|Add11~3_combout  & ((\inst|Add11~21 ) # (GND)))))
// \inst|Add11~23  = CARRY((\inst|Add11~2_combout  & (!\inst|Add11~3_combout  & !\inst|Add11~21 )) # (!\inst|Add11~2_combout  & ((!\inst|Add11~21 ) # (!\inst|Add11~3_combout ))))

	.dataa(\inst|Add11~2_combout ),
	.datab(\inst|Add11~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~21 ),
	.combout(\inst|Add11~22_combout ),
	.cout(\inst|Add11~23 ));
// synopsys translate_off
defparam \inst|Add11~22 .lut_mask = 16'h9617;
defparam \inst|Add11~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N16
cycloneive_lcell_comb \inst|Add11~28 (
// Equation(s):
// \inst|Add11~28_combout  = \inst|Add11~27_combout  $ (\inst|Add11~25  $ (\inst|Add11~26_combout ))

	.dataa(\inst|Add11~27_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Add11~26_combout ),
	.cin(\inst|Add11~25 ),
	.combout(\inst|Add11~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add11~28 .lut_mask = 16'hA55A;
defparam \inst|Add11~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N4
cycloneive_lcell_comb \inst|Mux0~2 (
// Equation(s):
// \inst|Mux0~2_combout  = (\inst|Add11~28_combout  & ((\inst|LSPflag:romID[1]~0_combout ) # (\inst|LSPflag:romID[0]~0_combout )))

	.dataa(gnd),
	.datab(\inst|LSPflag:romID[1]~0_combout ),
	.datac(\inst|LSPflag:romID[0]~0_combout ),
	.datad(\inst|Add11~28_combout ),
	.cin(gnd),
	.combout(\inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux0~2 .lut_mask = 16'hFC00;
defparam \inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N5
dffeas \inst|rom_inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Mux0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \inst|rom_inst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N16
cycloneive_lcell_comb \inst|Mux1~2 (
// Equation(s):
// \inst|Mux1~2_combout  = (\inst|Add11~24_combout  & ((\inst|LSPflag:romID[1]~0_combout ) # (\inst|LSPflag:romID[0]~0_combout )))

	.dataa(\inst|Add11~24_combout ),
	.datab(\inst|LSPflag:romID[1]~0_combout ),
	.datac(\inst|LSPflag:romID[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux1~2 .lut_mask = 16'hA8A8;
defparam \inst|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N17
dffeas \inst|rom_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Mux1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \inst|rom_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N8
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w[3] (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3] = (\inst|Add11~24_combout  & (\inst|Equal0~0_combout  & (!\inst|Add11~22_combout  & !\inst|Add11~28_combout )))

	.dataa(\inst|Add11~24_combout ),
	.datab(\inst|Equal0~0_combout ),
	.datac(\inst|Add11~22_combout ),
	.datad(\inst|Add11~28_combout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w[3] .lut_mask = 16'h0008;
defparam \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N10
cycloneive_lcell_comb \inst|Mux15~0 (
// Equation(s):
// \inst|Mux15~0_combout  = (\iGen|xcolumn [0] & ((\inst|LSPflag:romID[1]~0_combout ) # (\inst|LSPflag:romID[0]~0_combout )))

	.dataa(\iGen|xcolumn [0]),
	.datab(\inst|LSPflag:romID[1]~0_combout ),
	.datac(\inst|LSPflag:romID[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux15~0 .lut_mask = 16'hA8A8;
defparam \inst|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N0
cycloneive_lcell_comb \inst|Mux14~0 (
// Equation(s):
// \inst|Mux14~0_combout  = (\inst|LSPflag:romID[1]~0_combout  & (((\inst|Add12~2_combout )))) # (!\inst|LSPflag:romID[1]~0_combout  & (\iGen|xcolumn [1] & (\inst|LSPflag:romID[0]~0_combout )))

	.dataa(\iGen|xcolumn [1]),
	.datab(\inst|LSPflag:romID[1]~0_combout ),
	.datac(\inst|LSPflag:romID[0]~0_combout ),
	.datad(\inst|Add12~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux14~0 .lut_mask = 16'hEC20;
defparam \inst|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N28
cycloneive_lcell_comb \inst|Mux13~0 (
// Equation(s):
// \inst|Mux13~0_combout  = (\inst|LSPflag:romID[1]~0_combout  & (((\inst|Add12~4_combout )))) # (!\inst|LSPflag:romID[1]~0_combout  & (\iGen|xcolumn [2] & (\inst|LSPflag:romID[0]~0_combout )))

	.dataa(\iGen|xcolumn [2]),
	.datab(\inst|LSPflag:romID[1]~0_combout ),
	.datac(\inst|LSPflag:romID[0]~0_combout ),
	.datad(\inst|Add12~4_combout ),
	.cin(gnd),
	.combout(\inst|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux13~0 .lut_mask = 16'hEC20;
defparam \inst|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N30
cycloneive_lcell_comb \inst|Mux12~0 (
// Equation(s):
// \inst|Mux12~0_combout  = (\inst|LSPflag:romID[1]~0_combout  & (\inst|Add12~6_combout )) # (!\inst|LSPflag:romID[1]~0_combout  & (((\inst|LSPflag:romID[0]~0_combout  & \iGen|xcolumn [3]))))

	.dataa(\inst|Add12~6_combout ),
	.datab(\inst|LSPflag:romID[1]~0_combout ),
	.datac(\inst|LSPflag:romID[0]~0_combout ),
	.datad(\iGen|xcolumn [3]),
	.cin(gnd),
	.combout(\inst|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux12~0 .lut_mask = 16'hB888;
defparam \inst|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N2
cycloneive_lcell_comb \inst|Mux11~0 (
// Equation(s):
// \inst|Mux11~0_combout  = (\inst|LSPflag:romID[1]~0_combout  & (((\inst|Add12~8_combout )))) # (!\inst|LSPflag:romID[1]~0_combout  & (\iGen|xcolumn [4] & (\inst|LSPflag:romID[0]~0_combout )))

	.dataa(\iGen|xcolumn [4]),
	.datab(\inst|LSPflag:romID[1]~0_combout ),
	.datac(\inst|LSPflag:romID[0]~0_combout ),
	.datad(\inst|Add12~8_combout ),
	.cin(gnd),
	.combout(\inst|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux11~0 .lut_mask = 16'hEC20;
defparam \inst|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N4
cycloneive_lcell_comb \inst|Mux10~0 (
// Equation(s):
// \inst|Mux10~0_combout  = (\inst|LSPflag:romID[1]~0_combout  & (((\inst|Add12~10_combout )))) # (!\inst|LSPflag:romID[1]~0_combout  & (\iGen|xcolumn [5] & (\inst|LSPflag:romID[0]~0_combout )))

	.dataa(\inst|LSPflag:romID[1]~0_combout ),
	.datab(\iGen|xcolumn [5]),
	.datac(\inst|LSPflag:romID[0]~0_combout ),
	.datad(\inst|Add12~10_combout ),
	.cin(gnd),
	.combout(\inst|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux10~0 .lut_mask = 16'hEA40;
defparam \inst|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N6
cycloneive_lcell_comb \inst|Mux9~0 (
// Equation(s):
// \inst|Mux9~0_combout  = (\inst|LSPflag:romID[1]~0_combout  & (((\inst|Add12~12_combout )))) # (!\inst|LSPflag:romID[1]~0_combout  & (\iGen|xcolumn [6] & ((\inst|LSPflag:romID[0]~0_combout ))))

	.dataa(\inst|LSPflag:romID[1]~0_combout ),
	.datab(\iGen|xcolumn [6]),
	.datac(\inst|Add12~12_combout ),
	.datad(\inst|LSPflag:romID[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux9~0 .lut_mask = 16'hE4A0;
defparam \inst|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N8
cycloneive_lcell_comb \inst|Mux8~0 (
// Equation(s):
// \inst|Mux8~0_combout  = (\inst|LSPflag:romID[1]~0_combout  & (((\inst|Add12~14_combout )))) # (!\inst|LSPflag:romID[1]~0_combout  & (\iGen|xcolumn [7] & ((\inst|LSPflag:romID[0]~0_combout ))))

	.dataa(\iGen|xcolumn [7]),
	.datab(\inst|LSPflag:romID[1]~0_combout ),
	.datac(\inst|Add12~14_combout ),
	.datad(\inst|LSPflag:romID[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux8~0 .lut_mask = 16'hE2C0;
defparam \inst|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N30
cycloneive_lcell_comb \inst|Mux7~2 (
// Equation(s):
// \inst|Mux7~2_combout  = (\inst|Add11~12_combout  & ((\inst|LSPflag:romID[0]~0_combout ) # (\inst|LSPflag:romID[1]~0_combout )))

	.dataa(\inst|LSPflag:romID[0]~0_combout ),
	.datab(\inst|LSPflag:romID[1]~0_combout ),
	.datac(gnd),
	.datad(\inst|Add11~12_combout ),
	.cin(gnd),
	.combout(\inst|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux7~2 .lut_mask = 16'hEE00;
defparam \inst|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N24
cycloneive_lcell_comb \inst|Mux6~2 (
// Equation(s):
// \inst|Mux6~2_combout  = (\inst|Add11~14_combout  & ((\inst|LSPflag:romID[1]~0_combout ) # (\inst|LSPflag:romID[0]~0_combout )))

	.dataa(gnd),
	.datab(\inst|LSPflag:romID[1]~0_combout ),
	.datac(\inst|Add11~14_combout ),
	.datad(\inst|LSPflag:romID[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux6~2 .lut_mask = 16'hF0C0;
defparam \inst|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N18
cycloneive_lcell_comb \inst|Mux5~2 (
// Equation(s):
// \inst|Mux5~2_combout  = (\inst|Add11~16_combout  & ((\inst|LSPflag:romID[0]~0_combout ) # (\inst|LSPflag:romID[1]~0_combout )))

	.dataa(\inst|LSPflag:romID[0]~0_combout ),
	.datab(\inst|LSPflag:romID[1]~0_combout ),
	.datac(gnd),
	.datad(\inst|Add11~16_combout ),
	.cin(gnd),
	.combout(\inst|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux5~2 .lut_mask = 16'hEE00;
defparam \inst|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N28
cycloneive_lcell_comb \inst|Mux4~2 (
// Equation(s):
// \inst|Mux4~2_combout  = (\inst|Add11~18_combout  & ((\inst|LSPflag:romID[1]~0_combout ) # (\inst|LSPflag:romID[0]~0_combout )))

	.dataa(gnd),
	.datab(\inst|LSPflag:romID[1]~0_combout ),
	.datac(\inst|Add11~18_combout ),
	.datad(\inst|LSPflag:romID[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux4~2 .lut_mask = 16'hF0C0;
defparam \inst|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N22
cycloneive_lcell_comb \inst|Mux3~2 (
// Equation(s):
// \inst|Mux3~2_combout  = (\inst|Add11~20_combout  & ((\inst|LSPflag:romID[0]~0_combout ) # (\inst|LSPflag:romID[1]~0_combout )))

	.dataa(\inst|LSPflag:romID[0]~0_combout ),
	.datab(\inst|LSPflag:romID[1]~0_combout ),
	.datac(gnd),
	.datad(\inst|Add11~20_combout ),
	.cin(gnd),
	.combout(\inst|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux3~2 .lut_mask = 16'hEE00;
defparam \inst|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h0000000000000000000000000000000000E0FFF80000000000000000000000000000000000000000000000000000000001C7FF9C00000000000000000000000000000000000000000000000000000000001FFC1800000000000000000000000000000000000000000000000000000000007FFE180000000000000000000000000000000000000000000000000000000001FFFE100000000000000000000000000000000000000000000000000000000003C7FC00000000000000000000000000000000000000000000000000000000000783FC00000000000000000000000000000000000000000000000000000000000783FC00000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h000000000000000000000000000000000783F00000000000000000000000000000000000000000000000000000000001C383800000000000000000000000000000000000000000000000000000000007E00000000000000000000000000000000000000000000000000000000000000FE00000000000000000000000000000000000000000000000000000000000000FC0000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000E00000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h0000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N18
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout  = ((!\inst|Add11~24_combout  & (!\inst|Add11~22_combout  & !\inst|Add11~28_combout ))) # (!\inst|Equal0~0_combout )

	.dataa(\inst|Add11~24_combout ),
	.datab(\inst|Equal0~0_combout ),
	.datac(\inst|Add11~22_combout ),
	.datad(\inst|Add11~28_combout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0 .lut_mask = 16'h3337;
defparam \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N4
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~2 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~2_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout )) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~2 .lut_mask = 16'hD9C8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N22
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w[3] (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3] = (!\inst|Add11~24_combout  & (\inst|Equal0~0_combout  & (\inst|Add11~22_combout  & !\inst|Add11~28_combout )))

	.dataa(\inst|Add11~24_combout ),
	.datab(\inst|Equal0~0_combout ),
	.datac(\inst|Add11~22_combout ),
	.datad(\inst|Add11~28_combout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w[3] .lut_mask = 16'h0040;
defparam \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h0000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h0000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000000000000000000000000000000000000000380000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000018000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N12
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w[3] (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3] = (\inst|Add11~24_combout  & (\inst|Equal0~0_combout  & (\inst|Add11~22_combout  & !\inst|Add11~28_combout )))

	.dataa(\inst|Add11~24_combout ),
	.datab(\inst|Equal0~0_combout ),
	.datac(\inst|Add11~22_combout ),
	.datad(\inst|Add11~28_combout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w[3] .lut_mask = 16'h0080;
defparam \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000380000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C00000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000600FF0000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N14
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~3 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~3_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~2_combout  & 
// ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ))) # (!\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~2_combout  & (\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout )))) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~2_combout ))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~3 .lut_mask = 16'hEC64;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N20
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout  = (\inst|Add11~24_combout  & (\inst|Equal0~0_combout  & (\inst|Add11~22_combout  & \inst|Add11~28_combout )))

	.dataa(\inst|Add11~24_combout ),
	.datab(\inst|Equal0~0_combout ),
	.datac(\inst|Add11~22_combout ),
	.datad(\inst|Add11~28_combout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0 .lut_mask = 16'h8000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N0
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout  = (!\inst|Add11~24_combout  & (\inst|Equal0~0_combout  & (\inst|Add11~22_combout  & \inst|Add11~28_combout )))

	.dataa(\inst|Add11~24_combout ),
	.datab(\inst|Equal0~0_combout ),
	.datac(\inst|Add11~22_combout ),
	.datad(\inst|Add11~28_combout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0 .lut_mask = 16'h4000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N26
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w[3] (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3] = (!\inst|Add11~24_combout  & (\inst|Equal0~0_combout  & (!\inst|Add11~22_combout  & \inst|Add11~28_combout )))

	.dataa(\inst|Add11~24_combout ),
	.datab(\inst|Equal0~0_combout ),
	.datac(\inst|Add11~22_combout ),
	.datad(\inst|Add11~28_combout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w[3] .lut_mask = 16'h0400;
defparam \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000001C00000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N24
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~0 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~0_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout )))) # (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~0 .lut_mask = 16'hB9A8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N18
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~1 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~1_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & 
// ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) # (!\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & (\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout )))) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~0_combout ))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~1 .lut_mask = 16'hCFA0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N8
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~4 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~1_combout ))) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~3_combout ))

	.dataa(gnd),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~4 .lut_mask = 16'hFC30;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h0000000000000000000000000000000000E0FFF80000000000000000000000000000000000000000000000000000000001C7FF9C00000000000000000000000000000000000000000000000000000000001FFC1800000000000000000000000000000000000000000000000000000000007FFE180000000000000000000000000000000000000000000000000000000001FFFE100000000000000000000000000000000000000000000000000000000003C7FC00000000000000000000000000000000000000000000000000000000000783FC00000000000000000000000000000000000000000000000000000000000783FC00000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h000000000000000000000000000000000783F00000000000000000000000000000000000000000000000000000000001C383800000000000000000000000000000000000000000000000000000000007E00000000000000000000000000000000000000000000000000000000000000FE00000000000000000000000000000000000000000000000000000000000000FC0000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000E00000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h0000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N16
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~12 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~12_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~12 .lut_mask = 16'hD9C8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000380000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C00000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000600FF0000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h0000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h0000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000000000000000000000000000000000000000380000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000018000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N26
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~13 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~13_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~12_combout  & 
// (\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout )) # (!\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~12_combout  & ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~12_combout ))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~13 .lut_mask = 16'hE6C4;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000001C00000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N20
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~10 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~10_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) # (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~10 .lut_mask = 16'hB9A8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N6
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~11 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~11_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~10_combout  & (((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~10_combout  & (\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  & 
// (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~11 .lut_mask = 16'hEC2C;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N28
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~14 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~11_combout ))) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~13_combout ))

	.dataa(gnd),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~14 .lut_mask = 16'hFC30;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N2
cycloneive_lcell_comb \inst|Mux2~2 (
// Equation(s):
// \inst|Mux2~2_combout  = (\inst|Add11~22_combout  & ((\inst|LSPflag:romID[0]~0_combout ) # (\inst|LSPflag:romID[1]~0_combout )))

	.dataa(gnd),
	.datab(\inst|LSPflag:romID[0]~0_combout ),
	.datac(\inst|Add11~22_combout ),
	.datad(\inst|LSPflag:romID[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~2 .lut_mask = 16'hF0C0;
defparam \inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N3
dffeas \inst|rom_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Mux2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst|rom_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000001FE00003E0001FC00000000000000000000000000000000000000000000000000FE00003E0001FC00000000000000000000000000000000000000000000000000FE00003E0001FC00000000000000000000000000000000000000000000000000FF00003F0001FC00000000000000000000000000000000000000000000000000FF00003F0001F8000000000000000000000000000000000000000000000000007F00003F0003F8000000000000000000000000000000000000000000000000007F00003F0003F8000000000000000000000000000000000000000000000000007F00003F0003F8000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'h000000000000000000000000000007F80003F0003F8000000000000000000000000000000000000000000000000007F80003E0003F0000000000000000000000000000000000000000000000000003F80003E0007F0000000000000000000000000000000000000000000000000003F80003E0007F0000000000000000000000000000000000000000000000000003FC0007E0007F0000000000000000000000000000000000000000000000000003FC0007E0007E0000000000000000000000000000000000000000000000000001FC0007C0007E0000000000000000000000000000000000000000000000000001FC0007C000FE0000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'h000000000000000000000000000001FE00FFFC00FE0000000000000000000000000000000000000000000000000001FE00FFFC00FC0000000000000000000000000000000000000000000000000000FE00FFFC00FC0000000000000000000000000000000000000000000000000000FE00FFFC01FC0000000000000000000000000000000000000000000000000000FF00F03C01FC0000000000000000000000000000000000000000000000000000FFFFF03FFFFC00000000000000000000000000000000000000000000000000007FFFF03FFFF800000000000000000000000000000000000000000000000000007FFFF03FFFF80000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'h0000000000000000000000000000007FFFF03FFFF800000000000000000000000000000000000000000000000000007F80F03C03F800000000000000000000000000000000000000000000000000003F80FFFC03F000000000000000000000000000000000000000000000000000003F80FFFC03F000000000000000000000000000000000000000000000000000003FC0FFFC03F000000000000000000000000000000000000000000000000000003FC0FFFC07F000000000000000000000000000000000000000000000000000001FC007C007E000000000000000000000000000000000000000000000000000001FC00F8007E00000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h0000000000000000000000000000001FC00F8007E000000000000000000000000000000000000000000000000000001FE01F0007E000000000000000000000000000000000000000000000000000000FE01F000FE000000000000000000000000000000000000000000000000000000FE01F000FC000000000000000000000000000000000000000000000000000000FE03E000FC000000000000000000000000000000000000000000000000000000FF03E000FC0000000000000000000000000000000000000000000000000000007F03E001FC0000000000000000000000000000000000000000000000000000007F07E001F800000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000007F07C001F80000000000000000000000000000000000000000000000000000007F87C001F80000000000000000000000000000000000000000000000000000003F87C001F80000000000000000000000000000000000000000000000000000003F87C003F80000000000000000000000000000000000000000000000000000003F87C003F00000000000000000000000000000000000000000000000000000003FC7E003F00000000000000000000000000000000000000000000000000000001FC3E003F00000000000000000000000000000000000000000000000000000001FC3E003F000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000001FFFFFFFE00000000000000000000000000000000000000000000000000000001FFFFFFFE00000000000000000000000000000000000000000000000000000000FFFFFFFE00000000000000000000000000000000000000000000000000000000FE1F007E00000000000000000000000000000000000000000000000000000000FE1F80FC00000000000000000000000000000000000000000000000000000000FF0F80FC000000000000000000000000000000000000000000000000000000007F0F80FC01F800000000000000000000000000000000000000000000000000007F07C0FC03F800000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h000000000000000000000000000000007F07C0FC07F800000000000000000000000000000000000000000000000000007F83E1F80FF800000000000000000000000000000000000000000000000000003F83E1F81FF800000000000000000000000000000000000000000000000000003F83E1F83FF000000000000000000000000000000000000000000000000000003F81F1F87FE000000000000000000000000000000000000000000000000000003FC1F1F1FFC000000000000000000000000000000000000000000000000000003FC1F3F3FFC000000000000000000000000000000000000000000000000000001FC1F3F7FF8000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N0
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~17 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~17_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout )) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout )))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~17 .lut_mask = 16'hD9C8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N26
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~18 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~18_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~17_combout  & 
// ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # (!\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~17_combout  & (\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout )))) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~17_combout ))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~18 .lut_mask = 16'hCFA0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h000000000000000000000000000000007FFE0000000000000000000000000000000000000000000000000000000000007FFF0000000000000000000000000000000000000000000000000000000000003FFF0000000000000000000000000000000000000000000000000000000000001FFF8000000000000000000000000000000000000000000000000000000000000FFF8000000000000000000000000000000000000000000000000000000000000FFFC0000000000000000000000000000000000000000000000000000000000007FFE0000000000000000000000000000000000000000000000000000000000003FFE000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h0000000000000000000000000000000001FFF0000000000000000000000000000000000000000000000000000000000001FFF0000000000000000000000000000000000000000000000000000000000000FFF80000000000000000000000000000000000000000000000000000000000007FF80000000000000000000000000000000000000000000000000000000000007FFC0000000000000000000000000000000000000000000000000000000000003FFC0000000000000000000000000000000000000000000000000000000000001FFE0000000000000000000000000000000000000000000000000000000000000FFE00000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000FFF00000000000000000000000000000000000000000000000000000000000007FF00000000000000000000000000000000000000000000000000000000000003FF80000000000000000000000000000000000000000000000000000000000001FF80000000000000000000000000000000000000000000000000000000000001FFC0000000000000000000000000000000000000000000000000000000000000FFC00000000000000000000000000000000000000000000000000000000000007FE00000000000000000000000000000000000000000000000000000000000007FF0000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h0000000000000000000000000000000000003FF00000000000000000000000000000000000000000000000000000000000001FF80000000000000000000000000000000000000000000000000000000000000FF80000000000000000000000000000000000000000000000000000000000000FFC00000000000000000000000000000000000000000000000000000000000007FC00000000000000000000000000000000000000000000000000000000000003FE00000000000000000000000000000000000000000000000000000000000001FE00000000000000000000000000000000000000000000000000000000000001FF000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h000000000000000000000000000000001FC1F3FFFF0000000000000000000000000000000000000000000000000000001FC1F3FFFE0000000000000000000000000000000000000000000000000000001FE1F3FFFC0000000000000000000000000000000000000000000000000000000FE1F7FFF80000000000000000000000000000000000000000000000000000000FE1F7FFF00000000000000000000000000000000000000000000000000000000FFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFE000000000000000000000000000000000000000000000000000000007FFFFFFC00000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h0000000000000000000000000000000007FFFFFF8000000000000000000000000000000000000000000000000000000007FFFFFF0000000000000000000000000000000000000000000000000000000007FFFFFE0000000000000000000000000000000000000000000000000000000003FFFFFC0000000000000000000000000000000000000000000000000000000003FFFFFC0000000000000000000000000000000000000000000000000000000003FFFFF80000000000000000000000000000000000000000000000000000000003FFFFF00000000000000000000000000000000000000000000000000000000001FFFFE0000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h0000000000000000003F00000000000001FFFFC00000000000000000000000000000000000000000001FC0000000000001FFFF800000000000000000000000000000000000000000001FF8000000000001FFFF000000000000000000000000000000000000000000001FFE000000000001FFFF000000000000000000000000000000000000000000000FFF800000000003FFFE0000000000000000000000000000000000000000000007FFF00000000007FFFE0000000000000000000000000000000000000000000001FFFC000000000FFFFE0000000000000000000000000000000000000000000000FFFF800000001FFFFC00000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h000000000000000000003FFFE00000003FFFFC00000000000000000000000000000000000000000000001FFFF8000000FFFFFC000000000000000000000000000000000000000000000007FFFF000001FFFFFC000000000000000000000000000000000000000000000001FFFFC00001FFFFFFFF0000000000000000000000000000000000000000000000FFFFF00003FFFFFFFF80000000000000000000000000000000000000000000003FFFFE0003FFFFFFFFC0000000000000000000000000000000000000000000001FFFFF8003FFFFFFFFC00000000000000000000000000000000000000000000007FFFFF003FFFFFFFFC00000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000FF000000000000000000000000000000000000000000000000000000000000007F800000000000000000000000000000000000000000000000000000000000003F800000000000000000000000000000000000000000000000000000000000003F800000000000000000000000000000000000000000000000000000000000001F000000000000000000000000000000000000000000000000000000000000000F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h000000000000000000000003FFFFFC01FFFFFFFFC00000000000000000000000000000000000000000000000FFFFFF01FFFFFFFFC000000000000000000000000000000000000000000000007FFFFFE1FFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000007FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000003FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000FFFFFFFFFFFFFE000000000000000000000000000000000000000000000000007FFFFFFFFFFFF8000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h000000000000000000000000001FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000FFFFFFFFFFFE00000000000000000000000000000000000000000000000000003FFFFFFFFFF800000000000000000000000000000000000000000000000000001FCFFFFFFFC000000000000000000000000000000000000000000000000000000207FFFFFF0000000000000000000000000000000000000000000000000000000007FFFFF00000000000000000000000000000000000000000000000000000000003FFFF000000000000000000000000000000000000000000000000000000000001FFE000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000003FE00000000000000000000000000000000000000000000000000000000000001FE00000000000000000000000000000000000000000000000000000000000001FF00000000000000000000000000000000000000000000000000000000000003FF00000000000000000000000000000000000000000000000000000000000007FF80000000000000000000000000000000000000000000000000000000000007FF8000000000000000000000000000000000000000000000000000000000000FFFC000000000000000000000000000000000000000000000000000000000000FFFE00000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h0000000000000000000000000000000FFFE000000000000000000000000000000000000000000000000000000000000FFFF0000000000000000000000000000000000000000000000000000000000007FFF0000000000000000000000000000000000000000000000000000000000007FFF8000000000000000000000000000000000000000000000000000000000003FFF8000000000000000000000000000000000000000000000000000000000001FFFC000000000000000000000000000000000000000000000000000000000001FFFC000000000000000000000000000000000000000000000000000000000000FFFE0000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N0
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~15 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~15_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~15 .lut_mask = 16'hDC98;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N18
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~16 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~16_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~15_combout  & 
// ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # (!\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~15_combout  & (\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~15_combout ))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~16 .lut_mask = 16'hF588;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N8
cycloneive_lcell_comb \inst|Equal2~0 (
// Equation(s):
// \inst|Equal2~0_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (!\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~20_combout  & (\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~18_combout ))) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~16_combout ))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cin(gnd),
	.combout(\inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal2~0 .lut_mask = 16'h7340;
defparam \inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y45_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N8
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~29 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~29_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~29 .lut_mask = 16'hFC22;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N2
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~30 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~30_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~29_combout  & 
// ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) # (!\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~29_combout  & (\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout )))) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~29_combout ))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~30 .lut_mask = 16'hF838;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N24
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout  = (\inst|Add11~24_combout  & (\inst|Equal0~0_combout  & (!\inst|Add11~22_combout  & \inst|Add11~28_combout )))

	.dataa(\inst|Add11~24_combout ),
	.datab(\inst|Equal0~0_combout ),
	.datac(\inst|Add11~22_combout ),
	.datad(\inst|Add11~28_combout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0 .lut_mask = 16'h0800;
defparam \inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y46_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N6
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~28 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~28_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~27_combout  & (((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~27_combout  & (\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  & 
// ((\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~28 .lut_mask = 16'hE4AA;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N24
cycloneive_lcell_comb \inst|Equal2~2 (
// Equation(s):
// \inst|Equal2~2_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((!\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~30_combout  & !\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~28_combout )))) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (!\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~32_combout ))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cin(gnd),
	.combout(\inst|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal2~2 .lut_mask = 16'h0535;
defparam \inst|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Mux3~2_combout ,\inst|Mux4~2_combout ,\inst|Mux5~2_combout ,\inst|Mux6~2_combout ,\inst|Mux7~2_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,\inst|Mux12~0_combout ,\inst|Mux13~0_combout ,
\inst|Mux14~0_combout ,\inst|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "Vetrnikov_256x256.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "DisplayLogicBig:inst|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N24
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~33 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~33_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~33 .lut_mask = 16'hE3E0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N10
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~34 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~34_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~33_combout  & 
// (\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # (!\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~33_combout  & ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ))))) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~33_combout ))))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~34 .lut_mask = 16'hBBC0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N28
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~35 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~35_combout  = (!\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~34_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~35 .lut_mask = 16'h0F00;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N14
cycloneive_lcell_comb \inst|Equal2~3 (
// Equation(s):
// \inst|Equal2~3_combout  = (\inst|Equal2~1_combout  & (\inst|Equal2~0_combout  & (\inst|Equal2~2_combout  & !\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~35_combout )))

	.dataa(\inst|Equal2~1_combout ),
	.datab(\inst|Equal2~0_combout ),
	.datac(\inst|Equal2~2_combout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.cin(gnd),
	.combout(\inst|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal2~3 .lut_mask = 16'h0080;
defparam \inst|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N8
cycloneive_lcell_comb \inst|Equal1~0 (
// Equation(s):
// \inst|Equal1~0_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout ) # ((\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout ) # ((\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout ) # 
// (!\inst|Equal2~3_combout )))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.datad(\inst|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal1~0 .lut_mask = 16'hFEFF;
defparam \inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N26
cycloneive_lcell_comb \inst2|VGA_B[2]~27 (
// Equation(s):
// \inst2|VGA_B[2]~27_combout  = (\inst|LessThan12~6_combout  & (((\inst|Equal1~0_combout )) # (!\inst2|VGA_G[4]~2_combout ))) # (!\inst|LessThan12~6_combout  & (((!\inst|LSPflag~3_combout ))))

	.dataa(\inst|LessThan12~6_combout ),
	.datab(\inst2|VGA_G[4]~2_combout ),
	.datac(\inst|Equal1~0_combout ),
	.datad(\inst|LSPflag~3_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[2]~27 .lut_mask = 16'hA2F7;
defparam \inst2|VGA_B[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N10
cycloneive_lcell_comb \inst2|VGA_B[2]~28 (
// Equation(s):
// \inst2|VGA_B[2]~28_combout  = (\inst2|VGA_B[4]~16_combout ) # ((\inst2|VGA_B[7]~3_combout  & (\inst2|Equal0~0_combout  & \inst2|VGA_B[2]~27_combout )))

	.dataa(\inst2|VGA_B[7]~3_combout ),
	.datab(\inst2|Equal0~0_combout ),
	.datac(\inst2|VGA_B[4]~16_combout ),
	.datad(\inst2|VGA_B[2]~27_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[2]~28 .lut_mask = 16'hF8F0;
defparam \inst2|VGA_B[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N28
cycloneive_lcell_comb \inst2|VGA_B[2]~29 (
// Equation(s):
// \inst2|VGA_B[2]~29_combout  = (\inst3|LessThan12~8_combout  & ((\inst3|Equal1~0_combout ) # ((!\inst2|VGA_G[4]~3_combout )))) # (!\inst3|LessThan12~8_combout  & (((!\inst3|LSPflag~9_combout ))))

	.dataa(\inst3|Equal1~0_combout ),
	.datab(\inst2|VGA_G[4]~3_combout ),
	.datac(\inst3|LessThan12~8_combout ),
	.datad(\inst3|LSPflag~9_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[2]~29 .lut_mask = 16'hB0BF;
defparam \inst2|VGA_B[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N20
cycloneive_lcell_comb \inst2|VGA_B[2]~30 (
// Equation(s):
// \inst2|VGA_B[2]~30_combout  = (\inst2|VGA_B[2]~28_combout ) # ((\inst2|VGA_B[7]~3_combout  & (!\inst2|Equal0~0_combout  & \inst2|VGA_B[2]~29_combout )))

	.dataa(\inst2|VGA_B[7]~3_combout ),
	.datab(\inst2|Equal0~0_combout ),
	.datac(\inst2|VGA_B[2]~28_combout ),
	.datad(\inst2|VGA_B[2]~29_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[2]~30 .lut_mask = 16'hF2F0;
defparam \inst2|VGA_B[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N21
dffeas \iReg|LCD_B[0] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|VGA_B[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iGen|LCD_DEN~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_B[0] .is_wysiwyg = "true";
defparam \iReg|LCD_B[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N26
cycloneive_lcell_comb \inst|LessThan2~1 (
// Equation(s):
// \inst|LessThan2~1_combout  = (!\iGen|yrow [9] & (!\iGen|yrow [8] & ((!\iGen|yrow [7]) # (!\inst1|Add11~0_combout ))))

	.dataa(\iGen|yrow [9]),
	.datab(\inst1|Add11~0_combout ),
	.datac(\iGen|yrow [7]),
	.datad(\iGen|yrow [8]),
	.cin(gnd),
	.combout(\inst|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan2~1 .lut_mask = 16'h0015;
defparam \inst|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N4
cycloneive_lcell_comb \inst1|LSPflag~3 (
// Equation(s):
// \inst1|LSPflag~3_combout  = (\inst1|LSPflag~2_combout  & (!\inst1|Add0~20_combout  & (!\inst|LessThan2~1_combout  & \inst|LessThan3~0_combout )))

	.dataa(\inst1|LSPflag~2_combout ),
	.datab(\inst1|Add0~20_combout ),
	.datac(\inst|LessThan2~1_combout ),
	.datad(\inst|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst1|LSPflag~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LSPflag~3 .lut_mask = 16'h0200;
defparam \inst1|LSPflag~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N14
cycloneive_lcell_comb \inst1|LSPflag:romID[1]~0 (
// Equation(s):
// \inst1|LSPflag:romID[1]~0_combout  = (!\inst1|Add0~20_combout  & ((\inst1|Add0~18_combout ) # ((\inst1|Add0~14_combout  & \inst1|Add0~16_combout ))))

	.dataa(\inst1|Add0~20_combout ),
	.datab(\inst1|Add0~18_combout ),
	.datac(\inst1|Add0~14_combout ),
	.datad(\inst1|Add0~16_combout ),
	.cin(gnd),
	.combout(\inst1|LSPflag:romID[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LSPflag:romID[1]~0 .lut_mask = 16'h5444;
defparam \inst1|LSPflag:romID[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N24
cycloneive_lcell_comb \inst1|LSPflag:romID[1]~1 (
// Equation(s):
// \inst1|LSPflag:romID[1]~1_combout  = (\inst|LessThan2~0_combout  & (\inst1|LSPflag:romID[1]~0_combout  & ((\inst1|Add0~20_combout ) # (!\inst1|LessThan5~0_combout ))))

	.dataa(\inst|LessThan2~0_combout ),
	.datab(\inst1|LessThan5~0_combout ),
	.datac(\inst1|LSPflag:romID[1]~0_combout ),
	.datad(\inst1|Add0~20_combout ),
	.cin(gnd),
	.combout(\inst1|LSPflag:romID[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LSPflag:romID[1]~1 .lut_mask = 16'hA020;
defparam \inst1|LSPflag:romID[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N16
cycloneive_lcell_comb \inst1|Mux1~0 (
// Equation(s):
// \inst1|Mux1~0_combout  = (\inst1|LSPflag~3_combout ) # ((\inst|LessThan2~0_combout  & (\inst1|LSPflag:romID[1]~0_combout  & !\inst1|LessThan5~0_combout )))

	.dataa(\inst|LessThan2~0_combout ),
	.datab(\inst1|LSPflag:romID[1]~0_combout ),
	.datac(\inst1|LSPflag~3_combout ),
	.datad(\inst1|LessThan5~0_combout ),
	.cin(gnd),
	.combout(\inst1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux1~0 .lut_mask = 16'hF0F8;
defparam \inst1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N0
cycloneive_lcell_comb \inst1|Add12~3 (
// Equation(s):
// \inst1|Add12~3_combout  = \inst1|LSPflag:romID[1]~1_combout  $ (\iGen|yrow [5])

	.dataa(gnd),
	.datab(\inst1|LSPflag:romID[1]~1_combout ),
	.datac(gnd),
	.datad(\iGen|yrow [5]),
	.cin(gnd),
	.combout(\inst1|Add12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add12~3 .lut_mask = 16'h33CC;
defparam \inst1|Add12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N10
cycloneive_lcell_comb \inst1|Add13~1 (
// Equation(s):
// \inst1|Add13~1_cout  = CARRY((!\inst1|Add0~2_combout  & !\iGen|xcolumn [0]))

	.dataa(\inst1|Add0~2_combout ),
	.datab(\iGen|xcolumn [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst1|Add13~1_cout ));
// synopsys translate_off
defparam \inst1|Add13~1 .lut_mask = 16'h0011;
defparam \inst1|Add13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N12
cycloneive_lcell_comb \inst1|Add13~3 (
// Equation(s):
// \inst1|Add13~3_cout  = CARRY((\inst1|Add0~4_combout ) # (!\inst1|Add13~1_cout ))

	.dataa(\inst1|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add13~1_cout ),
	.combout(),
	.cout(\inst1|Add13~3_cout ));
// synopsys translate_off
defparam \inst1|Add13~3 .lut_mask = 16'h00AF;
defparam \inst1|Add13~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N14
cycloneive_lcell_comb \inst1|Add13~5 (
// Equation(s):
// \inst1|Add13~5_cout  = CARRY((!\inst1|Add0~6_combout  & !\inst1|Add13~3_cout ))

	.dataa(gnd),
	.datab(\inst1|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add13~3_cout ),
	.combout(),
	.cout(\inst1|Add13~5_cout ));
// synopsys translate_off
defparam \inst1|Add13~5 .lut_mask = 16'h0003;
defparam \inst1|Add13~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N16
cycloneive_lcell_comb \inst1|Add13~7 (
// Equation(s):
// \inst1|Add13~7_cout  = CARRY((\inst1|Add0~8_combout ) # (!\inst1|Add13~5_cout ))

	.dataa(gnd),
	.datab(\inst1|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add13~5_cout ),
	.combout(),
	.cout(\inst1|Add13~7_cout ));
// synopsys translate_off
defparam \inst1|Add13~7 .lut_mask = 16'h00CF;
defparam \inst1|Add13~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N18
cycloneive_lcell_comb \inst1|Add13~9 (
// Equation(s):
// \inst1|Add13~9_cout  = CARRY((!\inst1|Add0~10_combout  & !\inst1|Add13~7_cout ))

	.dataa(\inst1|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add13~7_cout ),
	.combout(),
	.cout(\inst1|Add13~9_cout ));
// synopsys translate_off
defparam \inst1|Add13~9 .lut_mask = 16'h0005;
defparam \inst1|Add13~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N20
cycloneive_lcell_comb \inst1|Add13~11 (
// Equation(s):
// \inst1|Add13~11_cout  = CARRY((\inst1|Add0~12_combout ) # (!\inst1|Add13~9_cout ))

	.dataa(gnd),
	.datab(\inst1|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add13~9_cout ),
	.combout(),
	.cout(\inst1|Add13~11_cout ));
// synopsys translate_off
defparam \inst1|Add13~11 .lut_mask = 16'h00CF;
defparam \inst1|Add13~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N22
cycloneive_lcell_comb \inst1|Add13~13 (
// Equation(s):
// \inst1|Add13~13_cout  = CARRY((!\inst1|Add13~11_cout ) # (!\inst1|Add0~14_combout ))

	.dataa(gnd),
	.datab(\inst1|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add13~11_cout ),
	.combout(),
	.cout(\inst1|Add13~13_cout ));
// synopsys translate_off
defparam \inst1|Add13~13 .lut_mask = 16'h003F;
defparam \inst1|Add13~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N24
cycloneive_lcell_comb \inst1|Add13~15 (
// Equation(s):
// \inst1|Add13~15_cout  = CARRY((\inst1|Add0~16_combout  & !\inst1|Add13~13_cout ))

	.dataa(\inst1|Add0~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add13~13_cout ),
	.combout(),
	.cout(\inst1|Add13~15_cout ));
// synopsys translate_off
defparam \inst1|Add13~15 .lut_mask = 16'h000A;
defparam \inst1|Add13~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N26
cycloneive_lcell_comb \inst1|Add13~16 (
// Equation(s):
// \inst1|Add13~16_combout  = (\inst1|Add0~18_combout  & (!\inst1|Add13~15_cout  & VCC)) # (!\inst1|Add0~18_combout  & (\inst1|Add13~15_cout  $ (GND)))
// \inst1|Add13~17  = CARRY((!\inst1|Add0~18_combout  & !\inst1|Add13~15_cout ))

	.dataa(\inst1|Add0~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add13~15_cout ),
	.combout(\inst1|Add13~16_combout ),
	.cout(\inst1|Add13~17 ));
// synopsys translate_off
defparam \inst1|Add13~16 .lut_mask = 16'h5A05;
defparam \inst1|Add13~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N26
cycloneive_lcell_comb \inst1|Add13~23 (
// Equation(s):
// \inst1|Add13~23_combout  = (\inst1|Add0~20_combout ) # ((\inst1|Add13~18_combout  & \inst1|LSPflag:romID[1]~1_combout ))

	.dataa(gnd),
	.datab(\inst1|Add13~18_combout ),
	.datac(\inst1|Add0~20_combout ),
	.datad(\inst1|LSPflag:romID[1]~1_combout ),
	.cin(gnd),
	.combout(\inst1|Add13~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add13~23 .lut_mask = 16'hFCF0;
defparam \inst1|Add13~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N2
cycloneive_lcell_comb \inst1|Add13~24 (
// Equation(s):
// \inst1|Add13~24_combout  = (\inst1|LSPflag:romID[1]~1_combout  & ((\inst1|Add13~16_combout ))) # (!\inst1|LSPflag:romID[1]~1_combout  & (\inst1|Add0~18_combout ))

	.dataa(\inst1|Add0~18_combout ),
	.datab(gnd),
	.datac(\inst1|Add13~16_combout ),
	.datad(\inst1|LSPflag:romID[1]~1_combout ),
	.cin(gnd),
	.combout(\inst1|Add13~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add13~24 .lut_mask = 16'hF0AA;
defparam \inst1|Add13~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N4
cycloneive_lcell_comb \inst1|Add12~4 (
// Equation(s):
// \inst1|Add12~4_combout  = (\inst1|LSPflag:romID[1]~1_combout  & (!\iGen|xcolumn [8])) # (!\inst1|LSPflag:romID[1]~1_combout  & ((\inst1|Add0~16_combout )))

	.dataa(\iGen|xcolumn [8]),
	.datab(gnd),
	.datac(\inst1|Add0~16_combout ),
	.datad(\inst1|LSPflag:romID[1]~1_combout ),
	.cin(gnd),
	.combout(\inst1|Add12~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add12~4 .lut_mask = 16'h55F0;
defparam \inst1|Add12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N10
cycloneive_lcell_comb \inst1|Add12~5 (
// Equation(s):
// \inst1|Add12~5_combout  = (\iGen|yrow [0] & (\inst1|Add12~4_combout  $ (VCC))) # (!\iGen|yrow [0] & (\inst1|Add12~4_combout  & VCC))
// \inst1|Add12~6  = CARRY((\iGen|yrow [0] & \inst1|Add12~4_combout ))

	.dataa(\iGen|yrow [0]),
	.datab(\inst1|Add12~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|Add12~5_combout ),
	.cout(\inst1|Add12~6 ));
// synopsys translate_off
defparam \inst1|Add12~5 .lut_mask = 16'h6688;
defparam \inst1|Add12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N12
cycloneive_lcell_comb \inst1|Add12~7 (
// Equation(s):
// \inst1|Add12~7_combout  = (\iGen|yrow [1] & ((\inst1|Add13~24_combout  & (\inst1|Add12~6  & VCC)) # (!\inst1|Add13~24_combout  & (!\inst1|Add12~6 )))) # (!\iGen|yrow [1] & ((\inst1|Add13~24_combout  & (!\inst1|Add12~6 )) # (!\inst1|Add13~24_combout  & 
// ((\inst1|Add12~6 ) # (GND)))))
// \inst1|Add12~8  = CARRY((\iGen|yrow [1] & (!\inst1|Add13~24_combout  & !\inst1|Add12~6 )) # (!\iGen|yrow [1] & ((!\inst1|Add12~6 ) # (!\inst1|Add13~24_combout ))))

	.dataa(\iGen|yrow [1]),
	.datab(\inst1|Add13~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add12~6 ),
	.combout(\inst1|Add12~7_combout ),
	.cout(\inst1|Add12~8 ));
// synopsys translate_off
defparam \inst1|Add12~7 .lut_mask = 16'h9617;
defparam \inst1|Add12~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N14
cycloneive_lcell_comb \inst1|Add12~9 (
// Equation(s):
// \inst1|Add12~9_combout  = ((\iGen|yrow [2] $ (\inst1|Add13~23_combout  $ (!\inst1|Add12~8 )))) # (GND)
// \inst1|Add12~10  = CARRY((\iGen|yrow [2] & ((\inst1|Add13~23_combout ) # (!\inst1|Add12~8 ))) # (!\iGen|yrow [2] & (\inst1|Add13~23_combout  & !\inst1|Add12~8 )))

	.dataa(\iGen|yrow [2]),
	.datab(\inst1|Add13~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add12~8 ),
	.combout(\inst1|Add12~9_combout ),
	.cout(\inst1|Add12~10 ));
// synopsys translate_off
defparam \inst1|Add12~9 .lut_mask = 16'h698E;
defparam \inst1|Add12~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N16
cycloneive_lcell_comb \inst1|Add12~11 (
// Equation(s):
// \inst1|Add12~11_combout  = (\inst1|Add13~22_combout  & ((\iGen|yrow [3] & (\inst1|Add12~10  & VCC)) # (!\iGen|yrow [3] & (!\inst1|Add12~10 )))) # (!\inst1|Add13~22_combout  & ((\iGen|yrow [3] & (!\inst1|Add12~10 )) # (!\iGen|yrow [3] & ((\inst1|Add12~10 ) 
// # (GND)))))
// \inst1|Add12~12  = CARRY((\inst1|Add13~22_combout  & (!\iGen|yrow [3] & !\inst1|Add12~10 )) # (!\inst1|Add13~22_combout  & ((!\inst1|Add12~10 ) # (!\iGen|yrow [3]))))

	.dataa(\inst1|Add13~22_combout ),
	.datab(\iGen|yrow [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add12~10 ),
	.combout(\inst1|Add12~11_combout ),
	.cout(\inst1|Add12~12 ));
// synopsys translate_off
defparam \inst1|Add12~11 .lut_mask = 16'h9617;
defparam \inst1|Add12~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N18
cycloneive_lcell_comb \inst1|Add12~13 (
// Equation(s):
// \inst1|Add12~13_combout  = ((\inst1|Add13~22_combout  $ (\iGen|yrow [4] $ (!\inst1|Add12~12 )))) # (GND)
// \inst1|Add12~14  = CARRY((\inst1|Add13~22_combout  & ((\iGen|yrow [4]) # (!\inst1|Add12~12 ))) # (!\inst1|Add13~22_combout  & (\iGen|yrow [4] & !\inst1|Add12~12 )))

	.dataa(\inst1|Add13~22_combout ),
	.datab(\iGen|yrow [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add12~12 ),
	.combout(\inst1|Add12~13_combout ),
	.cout(\inst1|Add12~14 ));
// synopsys translate_off
defparam \inst1|Add12~13 .lut_mask = 16'h698E;
defparam \inst1|Add12~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N20
cycloneive_lcell_comb \inst1|Add12~15 (
// Equation(s):
// \inst1|Add12~15_combout  = (\inst1|Add13~22_combout  & ((\inst1|Add12~3_combout  & (!\inst1|Add12~14 )) # (!\inst1|Add12~3_combout  & (\inst1|Add12~14  & VCC)))) # (!\inst1|Add13~22_combout  & ((\inst1|Add12~3_combout  & ((\inst1|Add12~14 ) # (GND))) # 
// (!\inst1|Add12~3_combout  & (!\inst1|Add12~14 ))))
// \inst1|Add12~16  = CARRY((\inst1|Add13~22_combout  & (\inst1|Add12~3_combout  & !\inst1|Add12~14 )) # (!\inst1|Add13~22_combout  & ((\inst1|Add12~3_combout ) # (!\inst1|Add12~14 ))))

	.dataa(\inst1|Add13~22_combout ),
	.datab(\inst1|Add12~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add12~14 ),
	.combout(\inst1|Add12~15_combout ),
	.cout(\inst1|Add12~16 ));
// synopsys translate_off
defparam \inst1|Add12~15 .lut_mask = 16'h694D;
defparam \inst1|Add12~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N10
cycloneive_lcell_comb \inst1|Mux2~0 (
// Equation(s):
// \inst1|Mux2~0_combout  = (\inst1|Mux1~0_combout  & \inst1|Add12~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|Mux1~0_combout ),
	.datad(\inst1|Add12~15_combout ),
	.cin(gnd),
	.combout(\inst1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux2~0 .lut_mask = 16'hF000;
defparam \inst1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y24_N11
dffeas \inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N26
cycloneive_lcell_comb \inst1|Add12~21 (
// Equation(s):
// \inst1|Add12~21_combout  = \iGen|yrow [7] $ (((\iGen|yrow [6] & (!\inst1|LSPflag:romID[1]~1_combout  & \iGen|yrow [5]))))

	.dataa(\iGen|yrow [6]),
	.datab(\iGen|yrow [7]),
	.datac(\inst1|LSPflag:romID[1]~1_combout ),
	.datad(\iGen|yrow [5]),
	.cin(gnd),
	.combout(\inst1|Add12~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add12~21 .lut_mask = 16'hC6CC;
defparam \inst1|Add12~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N22
cycloneive_lcell_comb \inst1|Add12~2 (
// Equation(s):
// \inst1|Add12~2_combout  = \iGen|yrow [6] $ (((!\inst1|LSPflag:romID[1]~1_combout  & \iGen|yrow [5])))

	.dataa(\iGen|yrow [6]),
	.datab(gnd),
	.datac(\inst1|LSPflag:romID[1]~1_combout ),
	.datad(\iGen|yrow [5]),
	.cin(gnd),
	.combout(\inst1|Add12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add12~2 .lut_mask = 16'hA5AA;
defparam \inst1|Add12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N24
cycloneive_lcell_comb \inst1|Add12~19 (
// Equation(s):
// \inst1|Add12~19_combout  = \inst1|Add13~22_combout  $ (\inst1|Add12~18  $ (\inst1|Add12~21_combout ))

	.dataa(\inst1|Add13~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|Add12~21_combout ),
	.cin(\inst1|Add12~18 ),
	.combout(\inst1|Add12~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add12~19 .lut_mask = 16'hA55A;
defparam \inst1|Add12~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N18
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout  = (!\inst1|Add12~17_combout  & (\inst1|Add12~19_combout  & (\inst1|Mux1~0_combout  & \inst1|Add12~15_combout )))

	.dataa(\inst1|Add12~17_combout ),
	.datab(\inst1|Add12~19_combout ),
	.datac(\inst1|Mux1~0_combout ),
	.datad(\inst1|Add12~15_combout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0 .lut_mask = 16'h4000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N22
cycloneive_lcell_comb \inst1|Mux15~0 (
// Equation(s):
// \inst1|Mux15~0_combout  = (\iGen|xcolumn [0] & ((\inst1|LSPflag:romID[1]~1_combout ) # (\inst1|LSPflag~3_combout )))

	.dataa(\iGen|xcolumn [0]),
	.datab(gnd),
	.datac(\inst1|LSPflag:romID[1]~1_combout ),
	.datad(\inst1|LSPflag~3_combout ),
	.cin(gnd),
	.combout(\inst1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux15~0 .lut_mask = 16'hAAA0;
defparam \inst1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N2
cycloneive_lcell_comb \inst1|Mux14~0 (
// Equation(s):
// \inst1|Mux14~0_combout  = (\inst1|LSPflag:romID[1]~1_combout  & (((\iGen|xcolumn [1])))) # (!\inst1|LSPflag:romID[1]~1_combout  & (\inst1|Add0~2_combout  & ((\inst1|LSPflag~3_combout ))))

	.dataa(\inst1|Add0~2_combout ),
	.datab(\iGen|xcolumn [1]),
	.datac(\inst1|LSPflag~3_combout ),
	.datad(\inst1|LSPflag:romID[1]~1_combout ),
	.cin(gnd),
	.combout(\inst1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux14~0 .lut_mask = 16'hCCA0;
defparam \inst1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N4
cycloneive_lcell_comb \inst1|Mux13~0 (
// Equation(s):
// \inst1|Mux13~0_combout  = (\inst1|LSPflag:romID[1]~1_combout  & (((\iGen|xcolumn [2])))) # (!\inst1|LSPflag:romID[1]~1_combout  & (\inst1|Add0~4_combout  & ((\inst1|LSPflag~3_combout ))))

	.dataa(\inst1|Add0~4_combout ),
	.datab(\iGen|xcolumn [2]),
	.datac(\inst1|LSPflag~3_combout ),
	.datad(\inst1|LSPflag:romID[1]~1_combout ),
	.cin(gnd),
	.combout(\inst1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux13~0 .lut_mask = 16'hCCA0;
defparam \inst1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N28
cycloneive_lcell_comb \inst1|Mux12~0 (
// Equation(s):
// \inst1|Mux12~0_combout  = (\inst1|LSPflag:romID[1]~1_combout  & (\iGen|xcolumn [3])) # (!\inst1|LSPflag:romID[1]~1_combout  & (((\inst1|LSPflag~3_combout  & \inst1|Add0~6_combout ))))

	.dataa(\inst1|LSPflag:romID[1]~1_combout ),
	.datab(\iGen|xcolumn [3]),
	.datac(\inst1|LSPflag~3_combout ),
	.datad(\inst1|Add0~6_combout ),
	.cin(gnd),
	.combout(\inst1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux12~0 .lut_mask = 16'hD888;
defparam \inst1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N30
cycloneive_lcell_comb \inst1|Mux11~0 (
// Equation(s):
// \inst1|Mux11~0_combout  = (\inst1|LSPflag:romID[1]~1_combout  & (((\iGen|xcolumn [4])))) # (!\inst1|LSPflag:romID[1]~1_combout  & (\inst1|Add0~8_combout  & (\inst1|LSPflag~3_combout )))

	.dataa(\inst1|LSPflag:romID[1]~1_combout ),
	.datab(\inst1|Add0~8_combout ),
	.datac(\inst1|LSPflag~3_combout ),
	.datad(\iGen|xcolumn [4]),
	.cin(gnd),
	.combout(\inst1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux11~0 .lut_mask = 16'hEA40;
defparam \inst1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N6
cycloneive_lcell_comb \inst1|Mux10~0 (
// Equation(s):
// \inst1|Mux10~0_combout  = (\inst1|LSPflag:romID[1]~1_combout  & (((\iGen|xcolumn [5])))) # (!\inst1|LSPflag:romID[1]~1_combout  & (\inst1|Add0~10_combout  & ((\inst1|LSPflag~3_combout ))))

	.dataa(\inst1|Add0~10_combout ),
	.datab(\iGen|xcolumn [5]),
	.datac(\inst1|LSPflag~3_combout ),
	.datad(\inst1|LSPflag:romID[1]~1_combout ),
	.cin(gnd),
	.combout(\inst1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux10~0 .lut_mask = 16'hCCA0;
defparam \inst1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N0
cycloneive_lcell_comb \inst1|Mux9~0 (
// Equation(s):
// \inst1|Mux9~0_combout  = (\inst1|LSPflag:romID[1]~1_combout  & (\iGen|xcolumn [6])) # (!\inst1|LSPflag:romID[1]~1_combout  & (((\inst1|Add0~12_combout  & \inst1|LSPflag~3_combout ))))

	.dataa(\iGen|xcolumn [6]),
	.datab(\inst1|Add0~12_combout ),
	.datac(\inst1|LSPflag~3_combout ),
	.datad(\inst1|LSPflag:romID[1]~1_combout ),
	.cin(gnd),
	.combout(\inst1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux9~0 .lut_mask = 16'hAAC0;
defparam \inst1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N18
cycloneive_lcell_comb \inst1|Mux8~0 (
// Equation(s):
// \inst1|Mux8~0_combout  = (\inst1|LSPflag:romID[1]~1_combout  & (((\iGen|xcolumn [7])))) # (!\inst1|LSPflag:romID[1]~1_combout  & (\inst1|Add0~14_combout  & (\inst1|LSPflag~3_combout )))

	.dataa(\inst1|Add0~14_combout ),
	.datab(\inst1|LSPflag:romID[1]~1_combout ),
	.datac(\inst1|LSPflag~3_combout ),
	.datad(\iGen|xcolumn [7]),
	.cin(gnd),
	.combout(\inst1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux8~0 .lut_mask = 16'hEC20;
defparam \inst1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N30
cycloneive_lcell_comb \inst1|Mux7~0 (
// Equation(s):
// \inst1|Mux7~0_combout  = (\inst1|Mux1~0_combout  & \inst1|Add12~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|Mux1~0_combout ),
	.datad(\inst1|Add12~5_combout ),
	.cin(gnd),
	.combout(\inst1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux7~0 .lut_mask = 16'hF000;
defparam \inst1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N8
cycloneive_lcell_comb \inst1|Mux6~0 (
// Equation(s):
// \inst1|Mux6~0_combout  = (\inst1|Mux1~0_combout  & \inst1|Add12~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|Mux1~0_combout ),
	.datad(\inst1|Add12~7_combout ),
	.cin(gnd),
	.combout(\inst1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux6~0 .lut_mask = 16'hF000;
defparam \inst1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N2
cycloneive_lcell_comb \inst1|Mux5~0 (
// Equation(s):
// \inst1|Mux5~0_combout  = (\inst1|Mux1~0_combout  & \inst1|Add12~9_combout )

	.dataa(\inst1|Mux1~0_combout ),
	.datab(gnd),
	.datac(\inst1|Add12~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux5~0 .lut_mask = 16'hA0A0;
defparam \inst1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N28
cycloneive_lcell_comb \inst1|Mux4~0 (
// Equation(s):
// \inst1|Mux4~0_combout  = (\inst1|Mux1~0_combout  & \inst1|Add12~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|Mux1~0_combout ),
	.datad(\inst1|Add12~11_combout ),
	.cin(gnd),
	.combout(\inst1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux4~0 .lut_mask = 16'hF000;
defparam \inst1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N6
cycloneive_lcell_comb \inst1|Mux3~0 (
// Equation(s):
// \inst1|Mux3~0_combout  = (\inst1|Mux1~0_combout  & \inst1|Add12~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|Mux1~0_combout ),
	.datad(\inst1|Add12~13_combout ),
	.cin(gnd),
	.combout(\inst1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux3~0 .lut_mask = 16'hF000;
defparam \inst1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N16
cycloneive_lcell_comb \inst1|Mux1~1 (
// Equation(s):
// \inst1|Mux1~1_combout  = (\inst1|Add12~17_combout  & \inst1|Mux1~0_combout )

	.dataa(\inst1|Add12~17_combout ),
	.datab(gnd),
	.datac(\inst1|Mux1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux1~1 .lut_mask = 16'hA0A0;
defparam \inst1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y24_N17
dffeas \inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N0
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~0 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~0_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ) # 
// (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  & 
// ((!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~0 .lut_mask = 16'hCCE2;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N8
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout  = (\inst1|Add12~17_combout  & (\inst1|Add12~19_combout  & (\inst1|Mux1~0_combout  & !\inst1|Add12~15_combout )))

	.dataa(\inst1|Add12~17_combout ),
	.datab(\inst1|Add12~19_combout ),
	.datac(\inst1|Mux1~0_combout ),
	.datad(\inst1|Add12~15_combout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0 .lut_mask = 16'h0080;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y13_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N18
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~1 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~1_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & ((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ) # 
// ((!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & (((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & 
// \inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~1 .lut_mask = 16'hB8CC;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N22
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w[3] (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3] = (\inst1|Add12~17_combout  & (!\inst1|Add12~19_combout  & (\inst1|Mux1~0_combout  & \inst1|Add12~15_combout )))

	.dataa(\inst1|Add12~17_combout ),
	.datab(\inst1|Add12~19_combout ),
	.datac(\inst1|Mux1~0_combout ),
	.datad(\inst1|Add12~15_combout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w[3] .lut_mask = 16'h2000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000380000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C00000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000600FF0000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N26
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w[3] (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3] = (\inst1|Add12~17_combout  & (!\inst1|Add12~19_combout  & (\inst1|Mux1~0_combout  & !\inst1|Add12~15_combout )))

	.dataa(\inst1|Add12~17_combout ),
	.datab(\inst1|Add12~19_combout ),
	.datac(\inst1|Mux1~0_combout ),
	.datad(\inst1|Add12~15_combout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w[3] .lut_mask = 16'h0020;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h0000000000000000000000000000000000E0FFF80000000000000000000000000000000000000000000000000000000001C7FF9C00000000000000000000000000000000000000000000000000000000001FFC1800000000000000000000000000000000000000000000000000000000007FFE180000000000000000000000000000000000000000000000000000000001FFFE100000000000000000000000000000000000000000000000000000000003C7FC00000000000000000000000000000000000000000000000000000000000783FC00000000000000000000000000000000000000000000000000000000000783FC00000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h000000000000000000000000000000000783F00000000000000000000000000000000000000000000000000000000001C383800000000000000000000000000000000000000000000000000000000007E00000000000000000000000000000000000000000000000000000000000000FE00000000000000000000000000000000000000000000000000000000000000FC0000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000E00000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h0000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N28
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~2 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~2_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~2 .lut_mask = 16'hFC22;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N30
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~3 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~3_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~2_combout  & 
// ((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ))) # (!\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~2_combout  & (\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout )))) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~2_combout ))))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~3 .lut_mask = 16'hCFA0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N12
cycloneive_lcell_comb \inst1|Mux0~0 (
// Equation(s):
// \inst1|Mux0~0_combout  = (\inst1|Mux1~0_combout  & \inst1|Add12~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|Mux1~0_combout ),
	.datad(\inst1|Add12~19_combout ),
	.cin(gnd),
	.combout(\inst1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux0~0 .lut_mask = 16'hF000;
defparam \inst1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y24_N13
dffeas \inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N16
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~4 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~1_combout )) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~3_combout )))

	.dataa(gnd),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~4 .lut_mask = 16'hCCF0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000380000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C00000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000600FF0000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N24
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w[3] (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3] = (!\inst1|Add12~17_combout  & (!\inst1|Add12~19_combout  & (\inst1|Mux1~0_combout  & \inst1|Add12~15_combout )))

	.dataa(\inst1|Add12~17_combout ),
	.datab(\inst1|Add12~19_combout ),
	.datac(\inst1|Mux1~0_combout ),
	.datad(\inst1|Add12~15_combout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w[3] .lut_mask = 16'h1000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h0000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h0000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000000000000000000000000000000000000000380000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000018000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y10_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h0000000000000000000000000000000000E0FFF80000000000000000000000000000000000000000000000000000000001C7FF9C00000000000000000000000000000000000000000000000000000000001FFC1800000000000000000000000000000000000000000000000000000000007FFE180000000000000000000000000000000000000000000000000000000001FFFE100000000000000000000000000000000000000000000000000000000003C7FC00000000000000000000000000000000000000000000000000000000000783FC00000000000000000000000000000000000000000000000000000000000783FC00000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h000000000000000000000000000000000783F00000000000000000000000000000000000000000000000000000000001C383800000000000000000000000000000000000000000000000000000000007E00000000000000000000000000000000000000000000000000000000000000FE00000000000000000000000000000000000000000000000000000000000000FC0000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000E00000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h0000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N4
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout  = ((!\inst1|Add12~17_combout  & (!\inst1|Add12~19_combout  & !\inst1|Add12~15_combout ))) # (!\inst1|Mux1~0_combout )

	.dataa(\inst1|Add12~17_combout ),
	.datab(\inst1|Add12~19_combout ),
	.datac(\inst1|Mux1~0_combout ),
	.datad(\inst1|Add12~15_combout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0 .lut_mask = 16'h0F1F;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N2
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~12 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~12_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~12 .lut_mask = 16'hEE50;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N20
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~13 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~13_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~12_combout  & 
// (\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout )) # (!\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~12_combout  & ((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~12_combout ))))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~13 .lut_mask = 16'hDDA0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N30
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout  = (\inst1|Add12~17_combout  & (\inst1|Add12~19_combout  & (\inst1|Mux1~0_combout  & \inst1|Add12~15_combout )))

	.dataa(\inst1|Add12~17_combout ),
	.datab(\inst1|Add12~19_combout ),
	.datac(\inst1|Mux1~0_combout ),
	.datad(\inst1|Add12~15_combout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0 .lut_mask = 16'h8000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N0
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~11 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~11_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~10_combout  & (((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout )) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # (!\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~10_combout  & (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout )))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~11 .lut_mask = 16'hEA62;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N14
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~14 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~11_combout ))) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~13_combout ))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.datac(gnd),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~14 .lut_mask = 16'hEE44;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N28
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w[3] (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3] = (!\inst1|Add12~17_combout  & (\inst1|Add12~19_combout  & (\inst1|Mux1~0_combout  & !\inst1|Add12~15_combout )))

	.dataa(\inst1|Add12~17_combout ),
	.datab(\inst1|Add12~19_combout ),
	.datac(\inst1|Mux1~0_combout ),
	.datad(\inst1|Add12~15_combout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w[3] .lut_mask = 16'h0040;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000001C00000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N8
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~5 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~5_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ))))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~5 .lut_mask = 16'hDC98;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N26
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~6 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~6_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~5_combout  & (((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~5_combout  & (\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  & 
// (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~6 .lut_mask = 16'hEC2C;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y10_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h0000000000000000000000000000000000E0FFF80000000000000000000000000000000000000000000000000000000001C7FF9C00000000000000000000000000000000000000000000000000000000001FFC1800000000000000000000000000000000000000000000000000000000007FFE180000000000000000000000000000000000000000000000000000000001FFFE100000000000000000000000000000000000000000000000000000000003C7FC00000000000000000000000000000000000000000000000000000000000783FC00000000000000000000000000000000000000000000000000000000000783FC00000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h000000000000000000000000000000000783F00000000000000000000000000000000000000000000000000000000001C383800000000000000000000000000000000000000000000000000000000007E00000000000000000000000000000000000000000000000000000000000000FE00000000000000000000000000000000000000000000000000000000000000FC0000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000E00000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h0000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N20
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~7 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~7_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~7 .lut_mask = 16'hF2C2;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h0000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h0000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000000000000000000000000000000000000000380000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000018000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N6
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~8 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~8_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~7_combout  & ((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ) # 
// ((!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~7_combout  & (((\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~8 .lut_mask = 16'hBC8C;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N16
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~9 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~6_combout )) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~8_combout )))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~9 .lut_mask = 16'hF5A0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N10
cycloneive_lcell_comb \inst1|Equal1~4 (
// Equation(s):
// \inst1|Equal1~4_combout  = (!\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout  & (!\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout  & !\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout ))

	.dataa(gnd),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cin(gnd),
	.combout(\inst1|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal1~4 .lut_mask = 16'h0003;
defparam \inst1|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N12
cycloneive_lcell_comb \inst1|RGB~0 (
// Equation(s):
// \inst1|RGB~0_combout  = (\inst1|Equal1~3_combout  & (\inst1|Equal1~4_combout  & ((\inst1|LSPflag~3_combout ) # (\inst1|LSPflag:romID[1]~1_combout ))))

	.dataa(\inst1|Equal1~3_combout ),
	.datab(\inst1|LSPflag~3_combout ),
	.datac(\inst1|LSPflag:romID[1]~1_combout ),
	.datad(\inst1|Equal1~4_combout ),
	.cin(gnd),
	.combout(\inst1|RGB~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|RGB~0 .lut_mask = 16'hA800;
defparam \inst1|RGB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N8
cycloneive_lcell_comb \inst1|RGB~1 (
// Equation(s):
// \inst1|RGB~1_combout  = (\inst1|LSPflag~1_combout  & !\inst1|RGB~0_combout )

	.dataa(gnd),
	.datab(\inst1|LSPflag~1_combout ),
	.datac(gnd),
	.datad(\inst1|RGB~0_combout ),
	.cin(gnd),
	.combout(\inst1|RGB~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|RGB~1 .lut_mask = 16'h00CC;
defparam \inst1|RGB~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N2
cycloneive_lcell_comb \inst1|Add5~0 (
// Equation(s):
// \inst1|Add5~0_combout  = (\iGen|xcolumn [0] & (\inst|Add3~2_combout  $ (VCC))) # (!\iGen|xcolumn [0] & (\inst|Add3~2_combout  & VCC))
// \inst1|Add5~1  = CARRY((\iGen|xcolumn [0] & \inst|Add3~2_combout ))

	.dataa(\iGen|xcolumn [0]),
	.datab(\inst|Add3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|Add5~0_combout ),
	.cout(\inst1|Add5~1 ));
// synopsys translate_off
defparam \inst1|Add5~0 .lut_mask = 16'h6688;
defparam \inst1|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N4
cycloneive_lcell_comb \inst1|Add5~2 (
// Equation(s):
// \inst1|Add5~2_combout  = (\inst1|Add0~2_combout  & ((\inst|Add3~4_combout  & (\inst1|Add5~1  & VCC)) # (!\inst|Add3~4_combout  & (!\inst1|Add5~1 )))) # (!\inst1|Add0~2_combout  & ((\inst|Add3~4_combout  & (!\inst1|Add5~1 )) # (!\inst|Add3~4_combout  & 
// ((\inst1|Add5~1 ) # (GND)))))
// \inst1|Add5~3  = CARRY((\inst1|Add0~2_combout  & (!\inst|Add3~4_combout  & !\inst1|Add5~1 )) # (!\inst1|Add0~2_combout  & ((!\inst1|Add5~1 ) # (!\inst|Add3~4_combout ))))

	.dataa(\inst1|Add0~2_combout ),
	.datab(\inst|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add5~1 ),
	.combout(\inst1|Add5~2_combout ),
	.cout(\inst1|Add5~3 ));
// synopsys translate_off
defparam \inst1|Add5~2 .lut_mask = 16'h9617;
defparam \inst1|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N8
cycloneive_lcell_comb \inst1|Add5~6 (
// Equation(s):
// \inst1|Add5~6_combout  = (\inst1|Add0~6_combout  & ((\inst|Add3~8_combout  & (\inst1|Add5~5  & VCC)) # (!\inst|Add3~8_combout  & (!\inst1|Add5~5 )))) # (!\inst1|Add0~6_combout  & ((\inst|Add3~8_combout  & (!\inst1|Add5~5 )) # (!\inst|Add3~8_combout  & 
// ((\inst1|Add5~5 ) # (GND)))))
// \inst1|Add5~7  = CARRY((\inst1|Add0~6_combout  & (!\inst|Add3~8_combout  & !\inst1|Add5~5 )) # (!\inst1|Add0~6_combout  & ((!\inst1|Add5~5 ) # (!\inst|Add3~8_combout ))))

	.dataa(\inst1|Add0~6_combout ),
	.datab(\inst|Add3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add5~5 ),
	.combout(\inst1|Add5~6_combout ),
	.cout(\inst1|Add5~7 ));
// synopsys translate_off
defparam \inst1|Add5~6 .lut_mask = 16'h9617;
defparam \inst1|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N30
cycloneive_lcell_comb \inst1|LessThan13~0 (
// Equation(s):
// \inst1|LessThan13~0_combout  = (((!\iGen|yrow [0] & !\inst|Add3~0_combout )) # (!\inst1|Add5~0_combout )) # (!\inst1|Add5~2_combout )

	.dataa(\iGen|yrow [0]),
	.datab(\inst1|Add5~2_combout ),
	.datac(\inst|Add3~0_combout ),
	.datad(\inst1|Add5~0_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan13~0 .lut_mask = 16'h37FF;
defparam \inst1|LessThan13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N10
cycloneive_lcell_comb \inst1|Add5~8 (
// Equation(s):
// \inst1|Add5~8_combout  = ((\inst1|Add0~8_combout  $ (\inst|Add3~10_combout  $ (!\inst1|Add5~7 )))) # (GND)
// \inst1|Add5~9  = CARRY((\inst1|Add0~8_combout  & ((\inst|Add3~10_combout ) # (!\inst1|Add5~7 ))) # (!\inst1|Add0~8_combout  & (\inst|Add3~10_combout  & !\inst1|Add5~7 )))

	.dataa(\inst1|Add0~8_combout ),
	.datab(\inst|Add3~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add5~7 ),
	.combout(\inst1|Add5~8_combout ),
	.cout(\inst1|Add5~9 ));
// synopsys translate_off
defparam \inst1|Add5~8 .lut_mask = 16'h698E;
defparam \inst1|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N0
cycloneive_lcell_comb \inst1|LessThan13~1 (
// Equation(s):
// \inst1|LessThan13~1_combout  = ((!\inst1|Add5~4_combout  & (!\inst1|Add5~6_combout  & \inst1|LessThan13~0_combout ))) # (!\inst1|Add5~8_combout )

	.dataa(\inst1|Add5~4_combout ),
	.datab(\inst1|Add5~6_combout ),
	.datac(\inst1|LessThan13~0_combout ),
	.datad(\inst1|Add5~8_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan13~1 .lut_mask = 16'h10FF;
defparam \inst1|LessThan13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N22
cycloneive_lcell_comb \inst|Add3~16 (
// Equation(s):
// \inst|Add3~16_combout  = ((\iGen|yrow [8] $ (\iGen|yrow [9] $ (!\inst|Add3~15 )))) # (GND)
// \inst|Add3~17  = CARRY((\iGen|yrow [8] & ((\iGen|yrow [9]) # (!\inst|Add3~15 ))) # (!\iGen|yrow [8] & (\iGen|yrow [9] & !\inst|Add3~15 )))

	.dataa(\iGen|yrow [8]),
	.datab(\iGen|yrow [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~15 ),
	.combout(\inst|Add3~16_combout ),
	.cout(\inst|Add3~17 ));
// synopsys translate_off
defparam \inst|Add3~16 .lut_mask = 16'h698E;
defparam \inst|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N14
cycloneive_lcell_comb \inst1|Add5~12 (
// Equation(s):
// \inst1|Add5~12_combout  = ((\inst|Add3~14_combout  $ (\inst1|Add0~12_combout  $ (!\inst1|Add5~11 )))) # (GND)
// \inst1|Add5~13  = CARRY((\inst|Add3~14_combout  & ((\inst1|Add0~12_combout ) # (!\inst1|Add5~11 ))) # (!\inst|Add3~14_combout  & (\inst1|Add0~12_combout  & !\inst1|Add5~11 )))

	.dataa(\inst|Add3~14_combout ),
	.datab(\inst1|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add5~11 ),
	.combout(\inst1|Add5~12_combout ),
	.cout(\inst1|Add5~13 ));
// synopsys translate_off
defparam \inst1|Add5~12 .lut_mask = 16'h698E;
defparam \inst1|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N16
cycloneive_lcell_comb \inst1|Add5~14 (
// Equation(s):
// \inst1|Add5~14_combout  = (\inst1|Add0~14_combout  & ((\inst|Add3~16_combout  & (\inst1|Add5~13  & VCC)) # (!\inst|Add3~16_combout  & (!\inst1|Add5~13 )))) # (!\inst1|Add0~14_combout  & ((\inst|Add3~16_combout  & (!\inst1|Add5~13 )) # 
// (!\inst|Add3~16_combout  & ((\inst1|Add5~13 ) # (GND)))))
// \inst1|Add5~15  = CARRY((\inst1|Add0~14_combout  & (!\inst|Add3~16_combout  & !\inst1|Add5~13 )) # (!\inst1|Add0~14_combout  & ((!\inst1|Add5~13 ) # (!\inst|Add3~16_combout ))))

	.dataa(\inst1|Add0~14_combout ),
	.datab(\inst|Add3~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add5~13 ),
	.combout(\inst1|Add5~14_combout ),
	.cout(\inst1|Add5~15 ));
// synopsys translate_off
defparam \inst1|Add5~14 .lut_mask = 16'h9617;
defparam \inst1|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N18
cycloneive_lcell_comb \inst1|Add5~16 (
// Equation(s):
// \inst1|Add5~16_combout  = ((\inst|Add3~18_combout  $ (\inst1|Add0~16_combout  $ (!\inst1|Add5~15 )))) # (GND)
// \inst1|Add5~17  = CARRY((\inst|Add3~18_combout  & ((\inst1|Add0~16_combout ) # (!\inst1|Add5~15 ))) # (!\inst|Add3~18_combout  & (\inst1|Add0~16_combout  & !\inst1|Add5~15 )))

	.dataa(\inst|Add3~18_combout ),
	.datab(\inst1|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add5~15 ),
	.combout(\inst1|Add5~16_combout ),
	.cout(\inst1|Add5~17 ));
// synopsys translate_off
defparam \inst1|Add5~16 .lut_mask = 16'h698E;
defparam \inst1|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N26
cycloneive_lcell_comb \inst1|LessThan13~2 (
// Equation(s):
// \inst1|LessThan13~2_combout  = (!\inst1|Add5~10_combout  & (!\inst1|Add5~16_combout  & (!\inst1|Add5~12_combout  & !\inst1|Add5~14_combout )))

	.dataa(\inst1|Add5~10_combout ),
	.datab(\inst1|Add5~16_combout ),
	.datac(\inst1|Add5~12_combout ),
	.datad(\inst1|Add5~14_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan13~2 .lut_mask = 16'h0001;
defparam \inst1|LessThan13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N20
cycloneive_lcell_comb \inst1|Add5~18 (
// Equation(s):
// \inst1|Add5~18_combout  = (\inst|Add3~20_combout  & ((\inst1|Add0~18_combout  & (\inst1|Add5~17  & VCC)) # (!\inst1|Add0~18_combout  & (!\inst1|Add5~17 )))) # (!\inst|Add3~20_combout  & ((\inst1|Add0~18_combout  & (!\inst1|Add5~17 )) # 
// (!\inst1|Add0~18_combout  & ((\inst1|Add5~17 ) # (GND)))))
// \inst1|Add5~19  = CARRY((\inst|Add3~20_combout  & (!\inst1|Add0~18_combout  & !\inst1|Add5~17 )) # (!\inst|Add3~20_combout  & ((!\inst1|Add5~17 ) # (!\inst1|Add0~18_combout ))))

	.dataa(\inst|Add3~20_combout ),
	.datab(\inst1|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add5~17 ),
	.combout(\inst1|Add5~18_combout ),
	.cout(\inst1|Add5~19 ));
// synopsys translate_off
defparam \inst1|Add5~18 .lut_mask = 16'h9617;
defparam \inst1|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N28
cycloneive_lcell_comb \inst2|VGA_R[4]~4 (
// Equation(s):
// \inst2|VGA_R[4]~4_combout  = (\inst1|Add5~18_combout  & ((!\inst1|LessThan13~2_combout ) # (!\inst1|LessThan13~1_combout )))

	.dataa(gnd),
	.datab(\inst1|LessThan13~1_combout ),
	.datac(\inst1|LessThan13~2_combout ),
	.datad(\inst1|Add5~18_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[4]~4 .lut_mask = 16'h3F00;
defparam \inst2|VGA_R[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N24
cycloneive_lcell_comb \inst|Add3~18 (
// Equation(s):
// \inst|Add3~18_combout  = (\iGen|yrow [9] & (!\inst|Add3~17 )) # (!\iGen|yrow [9] & ((\inst|Add3~17 ) # (GND)))
// \inst|Add3~19  = CARRY((!\inst|Add3~17 ) # (!\iGen|yrow [9]))

	.dataa(gnd),
	.datab(\iGen|yrow [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~17 ),
	.combout(\inst|Add3~18_combout ),
	.cout(\inst|Add3~19 ));
// synopsys translate_off
defparam \inst|Add3~18 .lut_mask = 16'h3C3F;
defparam \inst|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N26
cycloneive_lcell_comb \inst|Add3~20 (
// Equation(s):
// \inst|Add3~20_combout  = !\inst|Add3~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|Add3~19 ),
	.combout(\inst|Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add3~20 .lut_mask = 16'h0F0F;
defparam \inst|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N26
cycloneive_lcell_comb \inst|Add5~20 (
// Equation(s):
// \inst|Add5~20_combout  = \inst|Add5~19  $ (!\inst|Add3~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Add3~20_combout ),
	.cin(\inst|Add5~19 ),
	.combout(\inst|Add5~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add5~20 .lut_mask = 16'hF00F;
defparam \inst|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N6
cycloneive_lcell_comb \inst1|Add7~0 (
// Equation(s):
// \inst1|Add7~0_combout  = (\iGen|xcolumn [0] & (\inst|Add5~2_combout  $ (VCC))) # (!\iGen|xcolumn [0] & (\inst|Add5~2_combout  & VCC))
// \inst1|Add7~1  = CARRY((\iGen|xcolumn [0] & \inst|Add5~2_combout ))

	.dataa(\iGen|xcolumn [0]),
	.datab(\inst|Add5~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|Add7~0_combout ),
	.cout(\inst1|Add7~1 ));
// synopsys translate_off
defparam \inst1|Add7~0 .lut_mask = 16'h6688;
defparam \inst1|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N8
cycloneive_lcell_comb \inst1|Add7~2 (
// Equation(s):
// \inst1|Add7~2_combout  = (\inst|Add5~4_combout  & ((\inst1|Add0~2_combout  & (\inst1|Add7~1  & VCC)) # (!\inst1|Add0~2_combout  & (!\inst1|Add7~1 )))) # (!\inst|Add5~4_combout  & ((\inst1|Add0~2_combout  & (!\inst1|Add7~1 )) # (!\inst1|Add0~2_combout  & 
// ((\inst1|Add7~1 ) # (GND)))))
// \inst1|Add7~3  = CARRY((\inst|Add5~4_combout  & (!\inst1|Add0~2_combout  & !\inst1|Add7~1 )) # (!\inst|Add5~4_combout  & ((!\inst1|Add7~1 ) # (!\inst1|Add0~2_combout ))))

	.dataa(\inst|Add5~4_combout ),
	.datab(\inst1|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add7~1 ),
	.combout(\inst1|Add7~2_combout ),
	.cout(\inst1|Add7~3 ));
// synopsys translate_off
defparam \inst1|Add7~2 .lut_mask = 16'h9617;
defparam \inst1|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N14
cycloneive_lcell_comb \inst1|Add7~8 (
// Equation(s):
// \inst1|Add7~8_combout  = ((\inst|Add5~10_combout  $ (\inst1|Add0~8_combout  $ (!\inst1|Add7~7 )))) # (GND)
// \inst1|Add7~9  = CARRY((\inst|Add5~10_combout  & ((\inst1|Add0~8_combout ) # (!\inst1|Add7~7 ))) # (!\inst|Add5~10_combout  & (\inst1|Add0~8_combout  & !\inst1|Add7~7 )))

	.dataa(\inst|Add5~10_combout ),
	.datab(\inst1|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add7~7 ),
	.combout(\inst1|Add7~8_combout ),
	.cout(\inst1|Add7~9 ));
// synopsys translate_off
defparam \inst1|Add7~8 .lut_mask = 16'h698E;
defparam \inst1|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N16
cycloneive_lcell_comb \inst1|Add7~10 (
// Equation(s):
// \inst1|Add7~10_combout  = (\inst1|Add0~10_combout  & ((\inst|Add5~12_combout  & (\inst1|Add7~9  & VCC)) # (!\inst|Add5~12_combout  & (!\inst1|Add7~9 )))) # (!\inst1|Add0~10_combout  & ((\inst|Add5~12_combout  & (!\inst1|Add7~9 )) # (!\inst|Add5~12_combout 
//  & ((\inst1|Add7~9 ) # (GND)))))
// \inst1|Add7~11  = CARRY((\inst1|Add0~10_combout  & (!\inst|Add5~12_combout  & !\inst1|Add7~9 )) # (!\inst1|Add0~10_combout  & ((!\inst1|Add7~9 ) # (!\inst|Add5~12_combout ))))

	.dataa(\inst1|Add0~10_combout ),
	.datab(\inst|Add5~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add7~9 ),
	.combout(\inst1|Add7~10_combout ),
	.cout(\inst1|Add7~11 ));
// synopsys translate_off
defparam \inst1|Add7~10 .lut_mask = 16'h9617;
defparam \inst1|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N20
cycloneive_lcell_comb \inst1|Add7~14 (
// Equation(s):
// \inst1|Add7~14_combout  = (\inst|Add5~16_combout  & ((\inst1|Add0~14_combout  & (\inst1|Add7~13  & VCC)) # (!\inst1|Add0~14_combout  & (!\inst1|Add7~13 )))) # (!\inst|Add5~16_combout  & ((\inst1|Add0~14_combout  & (!\inst1|Add7~13 )) # 
// (!\inst1|Add0~14_combout  & ((\inst1|Add7~13 ) # (GND)))))
// \inst1|Add7~15  = CARRY((\inst|Add5~16_combout  & (!\inst1|Add0~14_combout  & !\inst1|Add7~13 )) # (!\inst|Add5~16_combout  & ((!\inst1|Add7~13 ) # (!\inst1|Add0~14_combout ))))

	.dataa(\inst|Add5~16_combout ),
	.datab(\inst1|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add7~13 ),
	.combout(\inst1|Add7~14_combout ),
	.cout(\inst1|Add7~15 ));
// synopsys translate_off
defparam \inst1|Add7~14 .lut_mask = 16'h9617;
defparam \inst1|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N22
cycloneive_lcell_comb \inst1|Add7~16 (
// Equation(s):
// \inst1|Add7~16_combout  = ((\inst|Add5~18_combout  $ (\inst1|Add0~16_combout  $ (!\inst1|Add7~15 )))) # (GND)
// \inst1|Add7~17  = CARRY((\inst|Add5~18_combout  & ((\inst1|Add0~16_combout ) # (!\inst1|Add7~15 ))) # (!\inst|Add5~18_combout  & (\inst1|Add0~16_combout  & !\inst1|Add7~15 )))

	.dataa(\inst|Add5~18_combout ),
	.datab(\inst1|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add7~15 ),
	.combout(\inst1|Add7~16_combout ),
	.cout(\inst1|Add7~17 ));
// synopsys translate_off
defparam \inst1|Add7~16 .lut_mask = 16'h698E;
defparam \inst1|Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N24
cycloneive_lcell_comb \inst1|Add7~18 (
// Equation(s):
// \inst1|Add7~18_combout  = (\inst1|Add0~18_combout  & ((\inst|Add5~20_combout  & (\inst1|Add7~17  & VCC)) # (!\inst|Add5~20_combout  & (!\inst1|Add7~17 )))) # (!\inst1|Add0~18_combout  & ((\inst|Add5~20_combout  & (!\inst1|Add7~17 )) # 
// (!\inst|Add5~20_combout  & ((\inst1|Add7~17 ) # (GND)))))
// \inst1|Add7~19  = CARRY((\inst1|Add0~18_combout  & (!\inst|Add5~20_combout  & !\inst1|Add7~17 )) # (!\inst1|Add0~18_combout  & ((!\inst1|Add7~17 ) # (!\inst|Add5~20_combout ))))

	.dataa(\inst1|Add0~18_combout ),
	.datab(\inst|Add5~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add7~17 ),
	.combout(\inst1|Add7~18_combout ),
	.cout(\inst1|Add7~19 ));
// synopsys translate_off
defparam \inst1|Add7~18 .lut_mask = 16'h9617;
defparam \inst1|Add7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N0
cycloneive_lcell_comb \inst1|LessThan14~0 (
// Equation(s):
// \inst1|LessThan14~0_combout  = (\inst1|Add7~12_combout  & (\inst1|Add7~14_combout  & (\inst1|Add7~8_combout  & \inst1|Add7~10_combout )))

	.dataa(\inst1|Add7~12_combout ),
	.datab(\inst1|Add7~14_combout ),
	.datac(\inst1|Add7~8_combout ),
	.datad(\inst1|Add7~10_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan14~0 .lut_mask = 16'h8000;
defparam \inst1|LessThan14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N2
cycloneive_lcell_comb \inst|LessThan14~1 (
// Equation(s):
// \inst|LessThan14~1_combout  = (\iGen|yrow [0] & !\iGen|yrow [1])

	.dataa(\iGen|yrow [0]),
	.datab(gnd),
	.datac(\iGen|yrow [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|LessThan14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan14~1 .lut_mask = 16'h0A0A;
defparam \inst|LessThan14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N2
cycloneive_lcell_comb \inst1|LessThan14~1 (
// Equation(s):
// \inst1|LessThan14~1_combout  = (\inst1|Add7~4_combout  & (((\inst1|Add7~2_combout ) # (\inst1|Add7~0_combout )) # (!\inst|LessThan14~1_combout )))

	.dataa(\inst1|Add7~4_combout ),
	.datab(\inst|LessThan14~1_combout ),
	.datac(\inst1|Add7~2_combout ),
	.datad(\inst1|Add7~0_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan14~1 .lut_mask = 16'hAAA2;
defparam \inst1|LessThan14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N4
cycloneive_lcell_comb \inst1|LessThan14~2 (
// Equation(s):
// \inst1|LessThan14~2_combout  = (\inst1|LessThan14~0_combout  & (\inst1|Add7~16_combout  & ((\inst1|Add7~6_combout ) # (\inst1|LessThan14~1_combout ))))

	.dataa(\inst1|Add7~6_combout ),
	.datab(\inst1|LessThan14~0_combout ),
	.datac(\inst1|Add7~16_combout ),
	.datad(\inst1|LessThan14~1_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan14~2 .lut_mask = 16'hC080;
defparam \inst1|LessThan14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N28
cycloneive_lcell_comb \inst1|Add7~22 (
// Equation(s):
// \inst1|Add7~22_combout  = \inst1|Add7~21  $ (\inst1|Add0~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|Add0~20_combout ),
	.cin(\inst1|Add7~21 ),
	.combout(\inst1|Add7~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add7~22 .lut_mask = 16'h0FF0;
defparam \inst1|Add7~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N30
cycloneive_lcell_comb \inst2|VGA_R[4]~5 (
// Equation(s):
// \inst2|VGA_R[4]~5_combout  = (!\inst1|Add7~22_combout  & ((\inst1|Add7~20_combout ) # ((\inst1|Add7~18_combout ) # (\inst1|LessThan14~2_combout ))))

	.dataa(\inst1|Add7~20_combout ),
	.datab(\inst1|Add7~18_combout ),
	.datac(\inst1|LessThan14~2_combout ),
	.datad(\inst1|Add7~22_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[4]~5 .lut_mask = 16'h00FE;
defparam \inst2|VGA_R[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N24
cycloneive_lcell_comb \inst1|Add5~22 (
// Equation(s):
// \inst1|Add5~22_combout  = \inst1|Add0~20_combout  $ (\inst1|Add5~21 )

	.dataa(gnd),
	.datab(\inst1|Add0~20_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1|Add5~21 ),
	.combout(\inst1|Add5~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add5~22 .lut_mask = 16'h3C3C;
defparam \inst1|Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N30
cycloneive_lcell_comb \inst2|VGA_R[4]~6 (
// Equation(s):
// \inst2|VGA_R[4]~6_combout  = (\inst2|VGA_R[4]~5_combout  & ((\inst1|Add5~22_combout ) # ((!\inst1|Add5~20_combout  & !\inst2|VGA_R[4]~4_combout ))))

	.dataa(\inst1|Add5~20_combout ),
	.datab(\inst2|VGA_R[4]~4_combout ),
	.datac(\inst2|VGA_R[4]~5_combout ),
	.datad(\inst1|Add5~22_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[4]~6 .lut_mask = 16'hF010;
defparam \inst2|VGA_R[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N0
cycloneive_lcell_comb \iReg|LCD_G~3 (
// Equation(s):
// \iReg|LCD_G~3_combout  = (!\inst2|Equal1~0_combout  & ((\inst1|LessThan12~9_combout  & (\inst1|RGB~1_combout )) # (!\inst1|LessThan12~9_combout  & ((!\inst2|VGA_R[4]~6_combout )))))

	.dataa(\inst1|LessThan12~9_combout ),
	.datab(\inst2|Equal1~0_combout ),
	.datac(\inst1|RGB~1_combout ),
	.datad(\inst2|VGA_R[4]~6_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_G~3_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_G~3 .lut_mask = 16'h2031;
defparam \iReg|LCD_G~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N22
cycloneive_lcell_comb \iReg|LCD_G~5 (
// Equation(s):
// \iReg|LCD_G~5_combout  = (!\iReg|LCD_G~4_combout  & (\iGen|LCD_DEN~q  & ((\inst2|VGA_B[7]~8_combout ) # (\iReg|LCD_G~3_combout ))))

	.dataa(\iReg|LCD_G~4_combout ),
	.datab(\iGen|LCD_DEN~q ),
	.datac(\inst2|VGA_B[7]~8_combout ),
	.datad(\iReg|LCD_G~3_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_G~5_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_G~5 .lut_mask = 16'h4440;
defparam \iReg|LCD_G~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N23
dffeas \iReg|LCD_G[5] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iReg|LCD_G~5_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_G [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_G[5] .is_wysiwyg = "true";
defparam \iReg|LCD_G[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N20
cycloneive_lcell_comb \inst2|VGA_B[7]~31 (
// Equation(s):
// \inst2|VGA_B[7]~31_combout  = (\inst2|Equal0~0_combout  & ((!\inst2|VGA_B[7]~2_combout ))) # (!\inst2|Equal0~0_combout  & (\inst3|LSPflag~4_combout ))

	.dataa(gnd),
	.datab(\inst3|LSPflag~4_combout ),
	.datac(\inst2|VGA_B[7]~2_combout ),
	.datad(\inst2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[7]~31 .lut_mask = 16'h0FCC;
defparam \inst2|VGA_B[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N18
cycloneive_lcell_comb \iReg|LCD_G~4 (
// Equation(s):
// \iReg|LCD_G~4_combout  = (\inst2|Equal1~0_combout  & ((\inst2|VGA_B[7]~31_combout ))) # (!\inst2|Equal1~0_combout  & (\inst1|LSPflag~4_combout ))

	.dataa(\inst1|LSPflag~4_combout ),
	.datab(gnd),
	.datac(\inst2|Equal1~0_combout ),
	.datad(\inst2|VGA_B[7]~31_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_G~4_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_G~4 .lut_mask = 16'hFA0A;
defparam \iReg|LCD_G~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N4
cycloneive_lcell_comb \inst2|VGA_R[4]~7 (
// Equation(s):
// \inst2|VGA_R[4]~7_combout  = (!\inst3|LSPflag~15_combout  & (\inst2|Equal1~0_combout  & (\inst3|LessThan12~8_combout  & !\inst2|Equal0~0_combout )))

	.dataa(\inst3|LSPflag~15_combout ),
	.datab(\inst2|Equal1~0_combout ),
	.datac(\inst3|LessThan12~8_combout ),
	.datad(\inst2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[4]~7 .lut_mask = 16'h0040;
defparam \inst2|VGA_R[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N14
cycloneive_lcell_comb \inst2|VGA_G[6]~6 (
// Equation(s):
// \inst2|VGA_G[6]~6_combout  = (\inst2|VGA_B[7]~6_combout  & ((\inst3|LSPflag~9_combout ) # ((\inst2|VGA_R[4]~7_combout  & !\inst3|RGB~1_combout )))) # (!\inst2|VGA_B[7]~6_combout  & (((\inst2|VGA_R[4]~7_combout  & !\inst3|RGB~1_combout ))))

	.dataa(\inst2|VGA_B[7]~6_combout ),
	.datab(\inst3|LSPflag~9_combout ),
	.datac(\inst2|VGA_R[4]~7_combout ),
	.datad(\inst3|RGB~1_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_G[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_G[6]~6 .lut_mask = 16'h88F8;
defparam \inst2|VGA_G[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N14
cycloneive_lcell_comb \inst1|Equal2~0 (
// Equation(s):
// \inst1|Equal2~0_combout  = (\inst1|Equal1~3_combout  & (\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout  & (\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout  & 
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout )))

	.dataa(\inst1|Equal1~3_combout ),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cin(gnd),
	.combout(\inst1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal2~0 .lut_mask = 16'h8000;
defparam \inst1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N26
cycloneive_lcell_comb \inst1|RGB~2 (
// Equation(s):
// \inst1|RGB~2_combout  = (\inst1|LSPflag~1_combout  & (((!\inst1|LSPflag:romID[1]~1_combout  & !\inst1|LSPflag~3_combout )) # (!\inst1|Equal2~0_combout )))

	.dataa(\inst1|LSPflag:romID[1]~1_combout ),
	.datab(\inst1|LSPflag~3_combout ),
	.datac(\inst1|Equal2~0_combout ),
	.datad(\inst1|LSPflag~1_combout ),
	.cin(gnd),
	.combout(\inst1|RGB~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|RGB~2 .lut_mask = 16'h1F00;
defparam \inst1|RGB~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N12
cycloneive_lcell_comb \inst2|VGA_G[6]~12 (
// Equation(s):
// \inst2|VGA_G[6]~12_combout  = (!\inst2|Equal1~0_combout  & ((\inst1|LessThan12~9_combout  & (\inst1|RGB~2_combout )) # (!\inst1|LessThan12~9_combout  & ((\inst2|VGA_R[4]~6_combout )))))

	.dataa(\inst1|LessThan12~9_combout ),
	.datab(\inst2|Equal1~0_combout ),
	.datac(\inst1|RGB~2_combout ),
	.datad(\inst2|VGA_R[4]~6_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_G[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_G[6]~12 .lut_mask = 16'h3120;
defparam \inst2|VGA_G[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N10
cycloneive_lcell_comb \inst2|VGA_G[6]~7 (
// Equation(s):
// \inst2|VGA_G[6]~7_combout  = (!\iReg|LCD_G~4_combout  & ((\inst2|VGA_G[6]~5_combout ) # ((\inst2|VGA_G[6]~6_combout ) # (\inst2|VGA_G[6]~12_combout ))))

	.dataa(\inst2|VGA_G[6]~5_combout ),
	.datab(\iReg|LCD_G~4_combout ),
	.datac(\inst2|VGA_G[6]~6_combout ),
	.datad(\inst2|VGA_G[6]~12_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_G[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_G[6]~7 .lut_mask = 16'h3332;
defparam \inst2|VGA_G[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N11
dffeas \iReg|LCD_G[4] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|VGA_G[6]~7_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iGen|LCD_DEN~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_G [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_G[4] .is_wysiwyg = "true";
defparam \iReg|LCD_G[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N12
cycloneive_lcell_comb \inst|Equal2~4 (
// Equation(s):
// \inst|Equal2~4_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout  & (\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout  & \inst|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout ))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal2~4 .lut_mask = 16'h8080;
defparam \inst|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N30
cycloneive_lcell_comb \inst|RGB~2 (
// Equation(s):
// \inst|RGB~2_combout  = (\inst|Equal2~3_combout  & (\inst|Equal2~4_combout  & ((\inst|LSPflag:romID[1]~0_combout ) # (\inst|LSPflag:romID[0]~0_combout ))))

	.dataa(\inst|Equal2~3_combout ),
	.datab(\inst|LSPflag:romID[1]~0_combout ),
	.datac(\inst|LSPflag:romID[0]~0_combout ),
	.datad(\inst|Equal2~4_combout ),
	.cin(gnd),
	.combout(\inst|RGB~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RGB~2 .lut_mask = 16'hA800;
defparam \inst|RGB~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N8
cycloneive_lcell_comb \iReg|LCD_G~7 (
// Equation(s):
// \iReg|LCD_G~7_combout  = (\inst2|VGA_R[7]~10_combout  & ((\inst2|Equal0~0_combout  & ((\inst|RGB~2_combout ))) # (!\inst2|Equal0~0_combout  & (\inst3|RGB~1_combout ))))

	.dataa(\inst2|VGA_R[7]~10_combout ),
	.datab(\inst3|RGB~1_combout ),
	.datac(\inst|RGB~2_combout ),
	.datad(\inst2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_G~7_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_G~7 .lut_mask = 16'hA088;
defparam \iReg|LCD_G~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N22
cycloneive_lcell_comb \iReg|LCD_G~8 (
// Equation(s):
// \iReg|LCD_G~8_combout  = (\iGen|LCD_DEN~q  & ((\iReg|LCD_G~7_combout ) # (\iReg|LCD_B~4_combout )))

	.dataa(\iGen|LCD_DEN~q ),
	.datab(gnd),
	.datac(\iReg|LCD_G~7_combout ),
	.datad(\iReg|LCD_B~4_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_G~8_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_G~8 .lut_mask = 16'hAAA0;
defparam \iReg|LCD_G~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N23
dffeas \iReg|LCD_G[3] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iReg|LCD_G~8_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_G [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_G[3] .is_wysiwyg = "true";
defparam \iReg|LCD_G[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N30
cycloneive_lcell_comb \inst2|VGA_G[4]~8 (
// Equation(s):
// \inst2|VGA_G[4]~8_combout  = (\inst2|Equal0~0_combout  & ((\inst|Equal1~0_combout ))) # (!\inst2|Equal0~0_combout  & (\inst3|Equal1~0_combout ))

	.dataa(\inst3|Equal1~0_combout ),
	.datab(gnd),
	.datac(\inst|Equal1~0_combout ),
	.datad(\inst2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_G[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_G[4]~8 .lut_mask = 16'hF0AA;
defparam \inst2|VGA_G[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N24
cycloneive_lcell_comb \iReg|LCD_G~9 (
// Equation(s):
// \iReg|LCD_G~9_combout  = (\inst2|VGA_G[4]~8_combout ) # ((\inst2|Equal0~0_combout  & ((!\inst2|VGA_G[4]~2_combout ))) # (!\inst2|Equal0~0_combout  & (!\inst2|VGA_G[4]~3_combout )))

	.dataa(\inst2|Equal0~0_combout ),
	.datab(\inst2|VGA_G[4]~3_combout ),
	.datac(\inst2|VGA_G[4]~8_combout ),
	.datad(\inst2|VGA_G[4]~2_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_G~9_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_G~9 .lut_mask = 16'hF1FB;
defparam \iReg|LCD_G~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N6
cycloneive_lcell_comb \inst2|VGA_R[2]~3 (
// Equation(s):
// \inst2|VGA_R[2]~3_combout  = (!\inst1|RGB~0_combout ) # (!\inst1|LSPflag~1_combout )

	.dataa(gnd),
	.datab(\inst1|LSPflag~1_combout ),
	.datac(gnd),
	.datad(\inst1|RGB~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[2]~3 .lut_mask = 16'h33FF;
defparam \inst2|VGA_R[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N20
cycloneive_lcell_comb \iReg|LCD_G~10 (
// Equation(s):
// \iReg|LCD_G~10_combout  = (\iGen|LCD_DEN~q  & ((\inst2|Equal1~0_combout  & (\iReg|LCD_G~9_combout )) # (!\inst2|Equal1~0_combout  & ((\inst2|VGA_R[2]~3_combout )))))

	.dataa(\inst2|Equal1~0_combout ),
	.datab(\iReg|LCD_G~9_combout ),
	.datac(\iGen|LCD_DEN~q ),
	.datad(\inst2|VGA_R[2]~3_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_G~10_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_G~10 .lut_mask = 16'hD080;
defparam \iReg|LCD_G~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N6
cycloneive_lcell_comb \iReg|LCD_G~12 (
// Equation(s):
// \iReg|LCD_G~12_combout  = (\inst2|Equal1~0_combout  & (((!\inst2|VGA_B[7]~31_combout )))) # (!\inst2|Equal1~0_combout  & (!\inst1|LSPflag~4_combout  & ((\inst1|LessThan12~9_combout ))))

	.dataa(\inst1|LSPflag~4_combout ),
	.datab(\inst2|VGA_B[7]~31_combout ),
	.datac(\inst2|Equal1~0_combout ),
	.datad(\inst1|LessThan12~9_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_G~12_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_G~12 .lut_mask = 16'h3530;
defparam \iReg|LCD_G~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N0
cycloneive_lcell_comb \inst3|LessThan12~10 (
// Equation(s):
// \inst3|LessThan12~10_combout  = (\inst3|LessThan12~9_combout ) # ((\inst3|Add4~44_combout ) # (\inst3|Add4~46_combout ))

	.dataa(\inst3|LessThan12~9_combout ),
	.datab(gnd),
	.datac(\inst3|Add4~44_combout ),
	.datad(\inst3|Add4~46_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan12~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan12~10 .lut_mask = 16'hFFFA;
defparam \inst3|LessThan12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N30
cycloneive_lcell_comb \inst2|VGA_R[5]~11 (
// Equation(s):
// \inst2|VGA_R[5]~11_combout  = (\inst3|Add4~30_combout ) # ((\inst3|Add4~28_combout ) # ((\inst3|Add4~32_combout ) # (\inst3|Add4~34_combout )))

	.dataa(\inst3|Add4~30_combout ),
	.datab(\inst3|Add4~28_combout ),
	.datac(\inst3|Add4~32_combout ),
	.datad(\inst3|Add4~34_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[5]~11 .lut_mask = 16'hFFFE;
defparam \inst2|VGA_R[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N26
cycloneive_lcell_comb \inst3|LessThan12~4 (
// Equation(s):
// \inst3|LessThan12~4_combout  = (\inst3|Add4~20_combout ) # ((\inst3|Add4~24_combout ) # ((\inst3|Add4~22_combout ) # (\inst3|Add4~26_combout )))

	.dataa(\inst3|Add4~20_combout ),
	.datab(\inst3|Add4~24_combout ),
	.datac(\inst3|Add4~22_combout ),
	.datad(\inst3|Add4~26_combout ),
	.cin(gnd),
	.combout(\inst3|LessThan12~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan12~4 .lut_mask = 16'hFFFE;
defparam \inst3|LessThan12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N10
cycloneive_lcell_comb \inst2|VGA_R[5]~12 (
// Equation(s):
// \inst2|VGA_R[5]~12_combout  = (\inst3|LessThan12~3_combout ) # ((\inst3|LessThan12~10_combout ) # ((\inst2|VGA_R[5]~11_combout ) # (\inst3|LessThan12~4_combout )))

	.dataa(\inst3|LessThan12~3_combout ),
	.datab(\inst3|LessThan12~10_combout ),
	.datac(\inst2|VGA_R[5]~11_combout ),
	.datad(\inst3|LessThan12~4_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[5]~12 .lut_mask = 16'hFFFE;
defparam \inst2|VGA_R[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N2
cycloneive_lcell_comb \inst2|VGA_R[5]~13 (
// Equation(s):
// \inst2|VGA_R[5]~13_combout  = (\inst2|Equal0~0_combout  & (\inst|LessThan12~6_combout )) # (!\inst2|Equal0~0_combout  & (((\inst2|VGA_R[5]~12_combout  & !\inst3|Add4~48_combout ))))

	.dataa(\inst|LessThan12~6_combout ),
	.datab(\inst2|Equal0~0_combout ),
	.datac(\inst2|VGA_R[5]~12_combout ),
	.datad(\inst3|Add4~48_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[5]~13 .lut_mask = 16'h88B8;
defparam \inst2|VGA_R[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N16
cycloneive_lcell_comb \iReg|LCD_G~11 (
// Equation(s):
// \iReg|LCD_G~11_combout  = (\iReg|LCD_G~10_combout  & (\iReg|LCD_G~12_combout  & ((\inst2|VGA_R[5]~13_combout ) # (!\inst2|Equal1~0_combout ))))

	.dataa(\inst2|Equal1~0_combout ),
	.datab(\iReg|LCD_G~10_combout ),
	.datac(\iReg|LCD_G~12_combout ),
	.datad(\inst2|VGA_R[5]~13_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_G~11_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_G~11 .lut_mask = 16'hC040;
defparam \iReg|LCD_G~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N14
cycloneive_lcell_comb \iReg|LCD_G[2]~feeder (
// Equation(s):
// \iReg|LCD_G[2]~feeder_combout  = \iReg|LCD_G~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iReg|LCD_G~11_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_G[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_G[2]~feeder .lut_mask = 16'hFF00;
defparam \iReg|LCD_G[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N15
dffeas \iReg|LCD_G[2] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iReg|LCD_G[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_G [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_G[2] .is_wysiwyg = "true";
defparam \iReg|LCD_G[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N10
cycloneive_lcell_comb \inst|LSPflag~0 (
// Equation(s):
// \inst|LSPflag~0_combout  = (\inst|LessThan15~21_combout  & ((\inst|Add9~18_combout ) # (\inst|LessThan16~20_combout )))

	.dataa(\inst|Add9~18_combout ),
	.datab(\inst|LessThan16~20_combout ),
	.datac(\inst|LessThan15~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|LSPflag~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LSPflag~0 .lut_mask = 16'hE0E0;
defparam \inst|LSPflag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N22
cycloneive_lcell_comb \inst2|VGA_G[3]~9 (
// Equation(s):
// \inst2|VGA_G[3]~9_combout  = (\inst2|Equal0~0_combout  & (\inst|LSPflag~0_combout )) # (!\inst2|Equal0~0_combout  & ((\inst3|LSPflag~15_combout )))

	.dataa(gnd),
	.datab(\inst2|Equal0~0_combout ),
	.datac(\inst|LSPflag~0_combout ),
	.datad(\inst3|LSPflag~15_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_G[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_G[3]~9 .lut_mask = 16'hF3C0;
defparam \inst2|VGA_G[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N8
cycloneive_lcell_comb \inst2|VGA_G[3]~10 (
// Equation(s):
// \inst2|VGA_G[3]~10_combout  = (!\iReg|LCD_G~4_combout  & (((\inst2|Equal1~0_combout ) # (\inst1|LSPflag~1_combout )) # (!\inst1|LessThan12~9_combout )))

	.dataa(\inst1|LessThan12~9_combout ),
	.datab(\inst2|Equal1~0_combout ),
	.datac(\inst1|LSPflag~1_combout ),
	.datad(\iReg|LCD_G~4_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_G[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_G[3]~10 .lut_mask = 16'h00FD;
defparam \inst2|VGA_G[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N0
cycloneive_lcell_comb \inst2|VGA_G[3]~11 (
// Equation(s):
// \inst2|VGA_G[3]~11_combout  = (\inst2|VGA_G[3]~10_combout  & (((!\inst2|VGA_G[3]~9_combout ) # (!\inst2|VGA_R[5]~13_combout )) # (!\inst2|Equal1~0_combout )))

	.dataa(\inst2|Equal1~0_combout ),
	.datab(\inst2|VGA_R[5]~13_combout ),
	.datac(\inst2|VGA_G[3]~9_combout ),
	.datad(\inst2|VGA_G[3]~10_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_G[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_G[3]~11 .lut_mask = 16'h7F00;
defparam \inst2|VGA_G[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N1
dffeas \iReg|LCD_G[1] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|VGA_G[3]~11_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iGen|LCD_DEN~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_G [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_G[1] .is_wysiwyg = "true";
defparam \iReg|LCD_G[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y31_N17
dffeas \iReg|LCD_G[0] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iReg|LCD_G~11_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_G [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_G[0] .is_wysiwyg = "true";
defparam \iReg|LCD_G[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N4
cycloneive_lcell_comb \inst2|VGA_R[7]~15 (
// Equation(s):
// \inst2|VGA_R[7]~15_combout  = (\inst1|LessThan12~9_combout  & (!\inst1|RGB~0_combout  & ((\inst1|LSPflag~1_combout )))) # (!\inst1|LessThan12~9_combout  & (((!\inst2|VGA_R[4]~6_combout ))))

	.dataa(\inst1|RGB~0_combout ),
	.datab(\inst2|VGA_R[4]~6_combout ),
	.datac(\inst1|LessThan12~9_combout ),
	.datad(\inst1|LSPflag~1_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[7]~15 .lut_mask = 16'h5303;
defparam \inst2|VGA_R[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N24
cycloneive_lcell_comb \iReg|LCD_G~6 (
// Equation(s):
// \iReg|LCD_G~6_combout  = (\inst|LessThan12~6_combout  & (\inst2|VGA_B[7]~2_combout  & (!\inst|LSPflag~0_combout  & \inst2|Equal0~0_combout )))

	.dataa(\inst|LessThan12~6_combout ),
	.datab(\inst2|VGA_B[7]~2_combout ),
	.datac(\inst|LSPflag~0_combout ),
	.datad(\inst2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_G~6_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_G~6 .lut_mask = 16'h0800;
defparam \iReg|LCD_G~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N10
cycloneive_lcell_comb \inst2|VGA_R[7]~9 (
// Equation(s):
// \inst2|VGA_R[7]~9_combout  = (!\inst3|LSPflag~4_combout  & (!\inst3|LSPflag~15_combout  & !\inst2|Equal0~0_combout ))

	.dataa(\inst3|LSPflag~4_combout ),
	.datab(\inst3|LSPflag~15_combout ),
	.datac(gnd),
	.datad(\inst2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[7]~9 .lut_mask = 16'h0011;
defparam \inst2|VGA_R[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N12
cycloneive_lcell_comb \inst2|VGA_R[7]~10 (
// Equation(s):
// \inst2|VGA_R[7]~10_combout  = (\inst2|Equal1~0_combout  & ((\iReg|LCD_G~6_combout ) # ((\inst3|LessThan12~8_combout  & \inst2|VGA_R[7]~9_combout ))))

	.dataa(\inst3|LessThan12~8_combout ),
	.datab(\inst2|Equal1~0_combout ),
	.datac(\iReg|LCD_G~6_combout ),
	.datad(\inst2|VGA_R[7]~9_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[7]~10 .lut_mask = 16'hC8C0;
defparam \inst2|VGA_R[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N18
cycloneive_lcell_comb \inst2|VGA_R[7]~16 (
// Equation(s):
// \inst2|VGA_R[7]~16_combout  = (\inst2|VGA_R[7]~14_combout  & ((\inst2|VGA_R[7]~10_combout ) # ((\inst2|VGA_R[7]~2_combout  & \inst2|VGA_R[7]~15_combout )))) # (!\inst2|VGA_R[7]~14_combout  & (\inst2|VGA_R[7]~2_combout  & (\inst2|VGA_R[7]~15_combout )))

	.dataa(\inst2|VGA_R[7]~14_combout ),
	.datab(\inst2|VGA_R[7]~2_combout ),
	.datac(\inst2|VGA_R[7]~15_combout ),
	.datad(\inst2|VGA_R[7]~10_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[7]~16 .lut_mask = 16'hEAC0;
defparam \inst2|VGA_R[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N19
dffeas \iReg|LCD_R[5] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|VGA_R[7]~16_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iGen|LCD_DEN~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_R[5] .is_wysiwyg = "true";
defparam \iReg|LCD_R[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N24
cycloneive_lcell_comb \iReg|LCD_R~0 (
// Equation(s):
// \iReg|LCD_R~0_combout  = (\iGen|LCD_DEN~q  & ((\iReg|LCD_G~7_combout ) # (\inst2|VGA_R[7]~2_combout )))

	.dataa(\iGen|LCD_DEN~q ),
	.datab(gnd),
	.datac(\iReg|LCD_G~7_combout ),
	.datad(\inst2|VGA_R[7]~2_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_R~0 .lut_mask = 16'hAAA0;
defparam \iReg|LCD_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N25
dffeas \iReg|LCD_R[4] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iReg|LCD_R~0_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_R[4] .is_wysiwyg = "true";
defparam \iReg|LCD_R[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N2
cycloneive_lcell_comb \inst2|VGA_R[5]~17 (
// Equation(s):
// \inst2|VGA_R[5]~17_combout  = (\inst2|VGA_R[7]~2_combout  & ((\inst1|LessThan12~9_combout  & ((!\inst1|RGB~1_combout ))) # (!\inst1|LessThan12~9_combout  & (\inst2|VGA_R[4]~6_combout ))))

	.dataa(\inst1|LessThan12~9_combout ),
	.datab(\inst2|VGA_R[4]~6_combout ),
	.datac(\inst1|RGB~1_combout ),
	.datad(\inst2|VGA_R[7]~2_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[5]~17 .lut_mask = 16'h4E00;
defparam \inst2|VGA_R[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N18
cycloneive_lcell_comb \inst2|VGA_R[5]~18 (
// Equation(s):
// \inst2|VGA_R[5]~18_combout  = (\inst2|VGA_R[5]~17_combout ) # ((\inst2|VGA_B[7]~3_combout  & (\inst2|VGA_R[5]~13_combout  & \iReg|LCD_G~9_combout )))

	.dataa(\inst2|VGA_B[7]~3_combout ),
	.datab(\inst2|VGA_R[5]~13_combout ),
	.datac(\inst2|VGA_R[5]~17_combout ),
	.datad(\iReg|LCD_G~9_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[5]~18 .lut_mask = 16'hF8F0;
defparam \inst2|VGA_R[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N19
dffeas \iReg|LCD_R[3] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|VGA_R[5]~18_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iGen|LCD_DEN~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_R[3] .is_wysiwyg = "true";
defparam \iReg|LCD_R[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N28
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~20 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~20_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~19_combout  & (((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~19_combout  & (\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  & 
// (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~20 .lut_mask = 16'hEA4A;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y12_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000FF000000000000000000000000000000000000000000000000000000000000007F800000000000000000000000000000000000000000000000000000000000003F800000000000000000000000000000000000000000000000000000000000003F800000000000000000000000000000000000000000000000000000000000001F000000000000000000000000000000000000000000000000000000000000000F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h000000000000000000000003FFFFFC01FFFFFFFFC00000000000000000000000000000000000000000000000FFFFFF01FFFFFFFFC000000000000000000000000000000000000000000000007FFFFFE1FFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000007FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000003FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000FFFFFFFFFFFFFE000000000000000000000000000000000000000000000000007FFFFFFFFFFFF8000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h000000000000000000000000001FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000FFFFFFFFFFFE00000000000000000000000000000000000000000000000000003FFFFFFFFFF800000000000000000000000000000000000000000000000000001FCFFFFFFFC000000000000000000000000000000000000000000000000000000207FFFFFF0000000000000000000000000000000000000000000000000000000007FFFFF00000000000000000000000000000000000000000000000000000000003FFFF000000000000000000000000000000000000000000000000000000000001FFE000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000003FE00000000000000000000000000000000000000000000000000000000000001FE00000000000000000000000000000000000000000000000000000000000001FF00000000000000000000000000000000000000000000000000000000000003FF00000000000000000000000000000000000000000000000000000000000007FF80000000000000000000000000000000000000000000000000000000000007FF8000000000000000000000000000000000000000000000000000000000000FFFC000000000000000000000000000000000000000000000000000000000000FFFE00000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h0000000000000000000000000000000FFFE000000000000000000000000000000000000000000000000000000000000FFFF0000000000000000000000000000000000000000000000000000000000007FFF0000000000000000000000000000000000000000000000000000000000007FFF8000000000000000000000000000000000000000000000000000000000003FFF8000000000000000000000000000000000000000000000000000000000001FFFC000000000000000000000000000000000000000000000000000000000001FFFC000000000000000000000000000000000000000000000000000000000000FFFE0000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N2
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~15 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~15_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout )))) # (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout )))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~15 .lut_mask = 16'hBA98;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h000000000000000000000000000000001FC1F3FFFF0000000000000000000000000000000000000000000000000000001FC1F3FFFE0000000000000000000000000000000000000000000000000000001FE1F3FFFC0000000000000000000000000000000000000000000000000000000FE1F7FFF80000000000000000000000000000000000000000000000000000000FE1F7FFF00000000000000000000000000000000000000000000000000000000FFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFE000000000000000000000000000000000000000000000000000000007FFFFFFC00000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h0000000000000000000000000000000007FFFFFF8000000000000000000000000000000000000000000000000000000007FFFFFF0000000000000000000000000000000000000000000000000000000007FFFFFE0000000000000000000000000000000000000000000000000000000003FFFFFC0000000000000000000000000000000000000000000000000000000003FFFFFC0000000000000000000000000000000000000000000000000000000003FFFFF80000000000000000000000000000000000000000000000000000000003FFFFF00000000000000000000000000000000000000000000000000000000001FFFFE0000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h0000000000000000003F00000000000001FFFFC00000000000000000000000000000000000000000001FC0000000000001FFFF800000000000000000000000000000000000000000001FF8000000000001FFFF000000000000000000000000000000000000000000001FFE000000000001FFFF000000000000000000000000000000000000000000000FFF800000000003FFFE0000000000000000000000000000000000000000000007FFF00000000007FFFE0000000000000000000000000000000000000000000001FFFC000000000FFFFE0000000000000000000000000000000000000000000000FFFF800000001FFFFC00000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h000000000000000000003FFFE00000003FFFFC00000000000000000000000000000000000000000000001FFFF8000000FFFFFC000000000000000000000000000000000000000000000007FFFF000001FFFFFC000000000000000000000000000000000000000000000001FFFFC00001FFFFFFFF0000000000000000000000000000000000000000000000FFFFF00003FFFFFFFF80000000000000000000000000000000000000000000003FFFFE0003FFFFFFFFC0000000000000000000000000000000000000000000001FFFFF8003FFFFFFFFC00000000000000000000000000000000000000000000007FFFFF003FFFFFFFFC00000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h000000000000000000000000000000007FFE0000000000000000000000000000000000000000000000000000000000007FFF0000000000000000000000000000000000000000000000000000000000003FFF0000000000000000000000000000000000000000000000000000000000001FFF8000000000000000000000000000000000000000000000000000000000000FFF8000000000000000000000000000000000000000000000000000000000000FFFC0000000000000000000000000000000000000000000000000000000000007FFE0000000000000000000000000000000000000000000000000000000000003FFE000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h0000000000000000000000000000000001FFF0000000000000000000000000000000000000000000000000000000000001FFF0000000000000000000000000000000000000000000000000000000000000FFF80000000000000000000000000000000000000000000000000000000000007FF80000000000000000000000000000000000000000000000000000000000007FFC0000000000000000000000000000000000000000000000000000000000003FFC0000000000000000000000000000000000000000000000000000000000001FFE0000000000000000000000000000000000000000000000000000000000000FFE00000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000FFF00000000000000000000000000000000000000000000000000000000000007FF00000000000000000000000000000000000000000000000000000000000003FF80000000000000000000000000000000000000000000000000000000000001FF80000000000000000000000000000000000000000000000000000000000001FFC0000000000000000000000000000000000000000000000000000000000000FFC00000000000000000000000000000000000000000000000000000000000007FE00000000000000000000000000000000000000000000000000000000000007FF0000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h0000000000000000000000000000000000003FF00000000000000000000000000000000000000000000000000000000000001FF80000000000000000000000000000000000000000000000000000000000000FF80000000000000000000000000000000000000000000000000000000000000FFC00000000000000000000000000000000000000000000000000000000000007FC00000000000000000000000000000000000000000000000000000000000003FE00000000000000000000000000000000000000000000000000000000000001FE00000000000000000000000000000000000000000000000000000000000001FF000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N4
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~16 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~16_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~15_combout  & 
// (\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # (!\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~15_combout  & ((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~15_combout ))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~16 .lut_mask = 16'hE6C4;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y15_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFC00000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h0000000000000000000000000001FFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000007F00007C000003F80000000000000000000000000000000000000000000000007F00007E000003F80000000000000000000000000000000000000000000000007F80003E000007F000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000007F80001F000007F00000000000000000000000000000000000000000000000003F80001F800007F00000000000000000000000000000000000000000000000003F80000F800007F00000000000000000000000000000000000000000000000003FC0000F800007F00000000000000000000000000000000000000000000000003FC0000FC0000FE00000000000000000000000000000000000000000000000001FC00007C0000FE00000000000000000000000000000000000000000000000001FC00007E0000FE00000000000000000000000000000000000000000000000001FE00007E0000FE000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N0
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~18 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~18_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~17_combout  & (((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~17_combout  & (\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & 
// (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~18 .lut_mask = 16'hEA4A;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N14
cycloneive_lcell_comb \inst1|Equal1~0 (
// Equation(s):
// \inst1|Equal1~0_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (!\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~20_combout  & ((\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~18_combout )))) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~16_combout ))))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cin(gnd),
	.combout(\inst1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal1~0 .lut_mask = 16'h7250;
defparam \inst1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y15_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y11_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N24
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~33 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~33_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ) # 
// ((\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~33 .lut_mask = 16'hADA8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N18
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~34 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~34_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~33_combout  & 
// (\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # (!\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~33_combout  & ((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ))))) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~33_combout ))))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~34 .lut_mask = 16'hBBC0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N12
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~35 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~35_combout  = (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~34_combout )

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~35 .lut_mask = 16'h5500;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N14
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~31 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~31_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ) # 
// (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  & 
// ((!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~31 .lut_mask = 16'hCCE2;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y14_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N8
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~32 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~32_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~31_combout  & 
// (\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # (!\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~31_combout  & ((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~31_combout ))))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~32 .lut_mask = 16'hBCB0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N18
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~29 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~29_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout )) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout )))))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~29 .lut_mask = 16'hEE30;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|Mux3~0_combout ,\inst1|Mux4~0_combout ,\inst1|Mux5~0_combout ,\inst1|Mux6~0_combout ,\inst1|Mux7~0_combout ,\inst1|Mux8~0_combout ,\inst1|Mux9~0_combout ,\inst1|Mux10~0_combout ,\inst1|Mux11~0_combout ,\inst1|Mux12~0_combout ,\inst1|Mux13~0_combout ,
\inst1|Mux14~0_combout ,\inst1|Mux15~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "Vetrnikov_256x256.mif";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "DisplayLogicBigInvert:inst1|romPicture256x256:rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N4
cycloneive_lcell_comb \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~30 (
// Equation(s):
// \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~30_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~29_combout  & (((\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~29_combout  & (\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  & 
// (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.cin(gnd),
	.combout(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~30 .lut_mask = 16'hEC2C;
defparam \inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N10
cycloneive_lcell_comb \inst1|Equal1~2 (
// Equation(s):
// \inst1|Equal1~2_combout  = (\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (!\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~28_combout  & ((!\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~30_combout )))) # 
// (!\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((!\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~32_combout ))))

	.dataa(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.datab(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.datad(\inst1|rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\inst1|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal1~2 .lut_mask = 16'h0533;
defparam \inst1|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N28
cycloneive_lcell_comb \inst1|Equal1~3 (
// Equation(s):
// \inst1|Equal1~3_combout  = (\inst1|Equal1~1_combout  & (\inst1|Equal1~0_combout  & (!\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~35_combout  & \inst1|Equal1~2_combout )))

	.dataa(\inst1|Equal1~1_combout ),
	.datab(\inst1|Equal1~0_combout ),
	.datac(\inst1|rom_inst|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.datad(\inst1|Equal1~2_combout ),
	.cin(gnd),
	.combout(\inst1|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal1~3 .lut_mask = 16'h0800;
defparam \inst1|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N20
cycloneive_lcell_comb \inst2|VGA_R[4]~20 (
// Equation(s):
// \inst2|VGA_R[4]~20_combout  = (\inst1|LSPflag~1_combout  & ((\inst1|Equal2~0_combout ) # ((\inst1|Equal1~4_combout  & \inst1|Equal1~3_combout ))))

	.dataa(\inst1|Equal1~4_combout ),
	.datab(\inst1|Equal2~0_combout ),
	.datac(\inst1|Equal1~3_combout ),
	.datad(\inst1|LSPflag~1_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[4]~20 .lut_mask = 16'hEC00;
defparam \inst2|VGA_R[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N0
cycloneive_lcell_comb \inst2|VGA_R[4]~21 (
// Equation(s):
// \inst2|VGA_R[4]~21_combout  = (\inst1|LessThan12~9_combout  & (\inst2|VGA_R[4]~20_combout  & ((\inst1|LSPflag~3_combout ) # (\inst1|LSPflag:romID[1]~1_combout ))))

	.dataa(\inst1|LSPflag~3_combout ),
	.datab(\inst1|LessThan12~9_combout ),
	.datac(\inst1|LSPflag:romID[1]~1_combout ),
	.datad(\inst2|VGA_R[4]~20_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[4]~21 .lut_mask = 16'hC800;
defparam \inst2|VGA_R[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N18
cycloneive_lcell_comb \inst2|VGA_R[4]~19 (
// Equation(s):
// \inst2|VGA_R[4]~19_combout  = (\inst2|VGA_G[4]~8_combout ) # ((\inst2|Equal0~0_combout  & (!\inst|Equal0~0_combout )) # (!\inst2|Equal0~0_combout  & ((!\inst3|Equal0~0_combout ))))

	.dataa(\inst2|VGA_G[4]~8_combout ),
	.datab(\inst|Equal0~0_combout ),
	.datac(\inst3|Equal0~0_combout ),
	.datad(\inst2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[4]~19 .lut_mask = 16'hBBAF;
defparam \inst2|VGA_R[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N18
cycloneive_lcell_comb \inst2|VGA_R[4]~22 (
// Equation(s):
// \inst2|VGA_R[4]~22_combout  = (\inst2|Equal1~0_combout  & (((\inst2|VGA_R[4]~19_combout )))) # (!\inst2|Equal1~0_combout  & ((\inst2|VGA_R[4]~8_combout ) # ((\inst2|VGA_R[4]~21_combout ))))

	.dataa(\inst2|VGA_R[4]~8_combout ),
	.datab(\inst2|VGA_R[4]~21_combout ),
	.datac(\inst2|Equal1~0_combout ),
	.datad(\inst2|VGA_R[4]~19_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[4]~22 .lut_mask = 16'hFE0E;
defparam \inst2|VGA_R[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N14
cycloneive_lcell_comb \inst2|VGA_R[4]~23 (
// Equation(s):
// \inst2|VGA_R[4]~23_combout  = (\inst2|VGA_R[7]~2_combout ) # ((\inst2|Equal1~0_combout  & \iReg|LCD_G~6_combout ))

	.dataa(gnd),
	.datab(\inst2|Equal1~0_combout ),
	.datac(\iReg|LCD_G~6_combout ),
	.datad(\inst2|VGA_R[7]~2_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[4]~23 .lut_mask = 16'hFFC0;
defparam \inst2|VGA_R[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N16
cycloneive_lcell_comb \inst2|VGA_R[4]~24 (
// Equation(s):
// \inst2|VGA_R[4]~24_combout  = (\inst2|VGA_R[4]~22_combout  & ((\inst2|VGA_R[4]~23_combout ) # ((\inst2|VGA_R[4]~7_combout  & !\inst3|LSPflag~4_combout ))))

	.dataa(\inst2|VGA_R[4]~7_combout ),
	.datab(\inst2|VGA_R[4]~22_combout ),
	.datac(\inst3|LSPflag~4_combout ),
	.datad(\inst2|VGA_R[4]~23_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[4]~24 .lut_mask = 16'hCC08;
defparam \inst2|VGA_R[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N17
dffeas \iReg|LCD_R[2] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|VGA_R[4]~24_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iGen|LCD_DEN~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_R[2] .is_wysiwyg = "true";
defparam \iReg|LCD_R[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N8
cycloneive_lcell_comb \inst2|VGA_R[3]~25 (
// Equation(s):
// \inst2|VGA_R[3]~25_combout  = (\inst2|VGA_R[7]~2_combout  & ((\inst1|LessThan12~9_combout  & ((!\inst1|RGB~2_combout ))) # (!\inst1|LessThan12~9_combout  & (!\inst2|VGA_R[4]~6_combout ))))

	.dataa(\inst2|VGA_R[4]~6_combout ),
	.datab(\inst1|LessThan12~9_combout ),
	.datac(\inst1|RGB~2_combout ),
	.datad(\inst2|VGA_R[7]~2_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[3]~25 .lut_mask = 16'h1D00;
defparam \inst2|VGA_R[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N26
cycloneive_lcell_comb \inst2|VGA_R[3]~26 (
// Equation(s):
// \inst2|VGA_R[3]~26_combout  = (!\inst2|Equal0~0_combout  & (!\inst3|LSPflag~4_combout  & \inst3|LessThan12~8_combout ))

	.dataa(gnd),
	.datab(\inst2|Equal0~0_combout ),
	.datac(\inst3|LSPflag~4_combout ),
	.datad(\inst3|LessThan12~8_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[3]~26 .lut_mask = 16'h0300;
defparam \inst2|VGA_R[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N12
cycloneive_lcell_comb \inst2|VGA_R[3]~27 (
// Equation(s):
// \inst2|VGA_R[3]~27_combout  = (\inst2|VGA_R[3]~26_combout ) # ((\inst|LessThan12~6_combout  & (\inst2|VGA_B[7]~2_combout  & \inst2|Equal0~0_combout )))

	.dataa(\inst|LessThan12~6_combout ),
	.datab(\inst2|VGA_B[7]~2_combout ),
	.datac(\inst2|VGA_R[3]~26_combout ),
	.datad(\inst2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[3]~27 .lut_mask = 16'hF8F0;
defparam \inst2|VGA_R[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N4
cycloneive_lcell_comb \inst2|VGA_R[3]~28 (
// Equation(s):
// \inst2|VGA_R[3]~28_combout  = (\inst2|VGA_R[3]~25_combout ) # ((\inst2|Equal1~0_combout  & (\inst2|VGA_G[3]~9_combout  & \inst2|VGA_R[3]~27_combout )))

	.dataa(\inst2|Equal1~0_combout ),
	.datab(\inst2|VGA_R[3]~25_combout ),
	.datac(\inst2|VGA_G[3]~9_combout ),
	.datad(\inst2|VGA_R[3]~27_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[3]~28 .lut_mask = 16'hECCC;
defparam \inst2|VGA_R[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N5
dffeas \iReg|LCD_R[1] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|VGA_R[3]~28_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iGen|LCD_DEN~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_R[1] .is_wysiwyg = "true";
defparam \iReg|LCD_R[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N4
cycloneive_lcell_comb \inst2|VGA_R[2]~29 (
// Equation(s):
// \inst2|VGA_R[2]~29_combout  = (!\inst2|Equal1~0_combout  & ((\inst1|LessThan12~9_combout  & ((\inst2|VGA_R[2]~3_combout ))) # (!\inst1|LessThan12~9_combout  & (!\inst2|VGA_R[4]~6_combout ))))

	.dataa(\inst2|VGA_R[4]~6_combout ),
	.datab(\inst1|LessThan12~9_combout ),
	.datac(\inst2|Equal1~0_combout ),
	.datad(\inst2|VGA_R[2]~3_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[2]~29 .lut_mask = 16'h0D01;
defparam \inst2|VGA_R[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N30
cycloneive_lcell_comb \inst2|VGA_R[2]~30 (
// Equation(s):
// \inst2|VGA_R[2]~30_combout  = (\inst2|VGA_R[2]~29_combout ) # ((\inst2|Equal1~0_combout  & \inst2|VGA_R[4]~19_combout ))

	.dataa(gnd),
	.datab(\inst2|VGA_R[2]~29_combout ),
	.datac(\inst2|Equal1~0_combout ),
	.datad(\inst2|VGA_R[4]~19_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[2]~30 .lut_mask = 16'hFCCC;
defparam \inst2|VGA_R[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N10
cycloneive_lcell_comb \inst2|VGA_R[2]~31 (
// Equation(s):
// \inst2|VGA_R[2]~31_combout  = (\inst2|VGA_R[2]~30_combout  & ((\inst2|VGA_R[4]~23_combout ) # ((\inst2|VGA_R[4]~7_combout  & !\inst3|LSPflag~4_combout ))))

	.dataa(\inst2|VGA_R[4]~7_combout ),
	.datab(\inst3|LSPflag~4_combout ),
	.datac(\inst2|VGA_R[2]~30_combout ),
	.datad(\inst2|VGA_R[4]~23_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[2]~31 .lut_mask = 16'hF020;
defparam \inst2|VGA_R[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N11
dffeas \iReg|LCD_R[0] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|VGA_R[2]~31_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iGen|LCD_DEN~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_R[0] .is_wysiwyg = "true";
defparam \iReg|LCD_R[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N28
cycloneive_lcell_comb \inst4|WideOr8~0 (
// Equation(s):
// \inst4|WideOr8~0_combout  = (\inst4|state.s2~q ) # ((\inst4|state.s1~q ) # ((\inst4|state.s3~q ) # (!\inst4|state.s0~q )))

	.dataa(\inst4|state.s2~q ),
	.datab(\inst4|state.s1~q ),
	.datac(\inst4|state.s3~q ),
	.datad(\inst4|state.s0~q ),
	.cin(gnd),
	.combout(\inst4|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideOr8~0 .lut_mask = 16'hFEFF;
defparam \inst4|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
