// Seed: 1646422072
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always @(posedge 1) begin : LABEL_0
    disable id_13;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  inout wire id_27;
  input wire id_26;
  inout wire id_25;
  input wire id_24;
  input wire id_23;
  inout wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_27 = 1 ? id_10 : id_3;
  id_28(
      .id_0(1), .id_1(1), .id_2(id_15)
  );
  module_0 modCall_1 (
      id_23,
      id_26,
      id_17,
      id_4,
      id_6,
      id_22,
      id_18,
      id_21,
      id_5,
      id_9,
      id_17,
      id_7
  );
  assign id_15 = id_23;
  assign id_27[1] = id_17;
  wire id_29;
  wire id_30;
  integer id_31 (
      .product(1),
      .id_0(1),
      .id_1(1),
      .id_2(id_3),
      .id_3(1'd0),
      .id_4(1),
      .id_5((1'h0) - 1'b0),
      .id_6(id_20)
  );
endmodule
