#
# HDL files
#
hdl:
  - shared/ip_repo/pll_external/AD4008_read.sv
sim:
  - simulation_designs/AD4008_enumulator.sv
  - simulation_designs/AD4008_testbench.sv
ip_files:
   - shared/ip_repo/pll_external/component.xml
#
# IP repositories for the design 
#
ip_repo:
  - shared/ip_repo
#
# project specific XDC files below 
#
#xdc:
#
# Vivado target xdc file
#
xdcTarget: shared/ip_repo/pll_external/xdc/vivado_target.xdc

#
# Top level module name 
#
topMod: AD4008_read
# topSim: testBench
