#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jul 19 06:09:21 2025
# Process ID: 103001
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out10
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out10/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out10/vivado.jou
# Running On: coder-hftsoi-hls3, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 32, Host memory: 1081985 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2408.273 ; gain = 115.992 ; free physical = 608392 ; free virtual = 696607
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 103013
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2824.762 ; gain = 392.586 ; free physical = 628077 ; free virtual = 716418
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_10_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_10_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3436.535 ; gain = 1004.359 ; free physical = 630520 ; free virtual = 718870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 3436.535 ; gain = 1004.359 ; free physical = 608128 ; free virtual = 696477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 3444.539 ; gain = 1012.363 ; free physical = 608121 ; free virtual = 696470
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 4066.406 ; gain = 1634.230 ; free physical = 635485 ; free virtual = 718199
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 20    
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	               16 Bit    Registers := 1730  
	               12 Bit    Registers := 190   
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1728  
	   2 Input   15 Bit        Muxes := 2624  
	   2 Input   12 Bit        Muxes := 2820  
	   2 Input   11 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 52    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i2521_i_i_1_reg_90235_reg[3]' (FDE) to 'agg_tmp_i_i145_i_i_i_i2367_i_i_1_reg_90275_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i2367_i_i_1_reg_90275_reg[3]' (FDE) to 'agg_tmp_i_i145_i_i_i_i2367_i_i_1_reg_90275_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i2521_i_i_1_reg_90235_reg[4]' (FDE) to 'agg_tmp_i_i145_i_i_i_i2367_i_i_1_reg_90275_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i2367_i_i_1_reg_90275_reg[4]' (FDE) to 'agg_tmp_i_i145_i_i_i_i2367_i_i_1_reg_90275_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i2521_i_i_1_reg_90235_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i_i_i2367_i_i_1_reg_90275_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i2367_i_i_1_reg_90275_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i_i_i2367_i_i_1_reg_90275_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i147_i147_i147_i147_i_i_reg_90840_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31780_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i459_i459_i_i_i_1_reg_90115_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i301_i301_i_i1575_i_i_1_reg_90485_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i539_i539_i539_i_i_reg_90730_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31860_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i613_i_i_reg_90710_reg[15]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_90135_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_90135_reg[3]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_90135_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_90135_reg[4]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_90135_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_90135_reg[5]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_90135_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_90135_reg[6]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_90135_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_90135_reg[7]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_90135_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_90135_reg[9]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_90135_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_90135_reg[10]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_90135_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_90135_reg[11]' (FDE) to 'agg_tmp_i71_i_i_i_i_i2447_i_i_reg_90250_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i_i_i_reg_90150_reg[15]' (FDE) to 'agg_tmp_i71_i_i_i_i_i2447_i_i_reg_90250_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i2447_i_i_reg_90250_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i614_i_i_1_reg_91195_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i614_i_i_reg_91190_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i614_i_i_1_reg_91195_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i614_i_i_1_reg_91195_reg[3]' (FDE) to 'agg_tmp_i_i_i_i_i614_i_i_1_reg_91195_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i614_i_i_1_reg_91195_reg[4]' (FDE) to 'agg_tmp_i_i_i_i_i614_i_i_1_reg_91195_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i614_i_i_1_reg_91195_reg[5]' (FDE) to 'agg_tmp_i_i_i_i_i614_i_i_1_reg_91195_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i_i74_i_i_i_1_reg_91425_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i28_i_i_i_i_reg_91460_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31920_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i226_i_i_i_reg_91370_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_90635_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_90700_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_90655_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_90700_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_90675_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_90700_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i781_i_i_1_reg_90685_reg[3]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i781_i_i_1_reg_90685_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_90695_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_90700_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_90705_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_90705_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_90635_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_90700_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_90655_reg[4]' (FDE) to 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_90655_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_90675_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_90700_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i781_i_i_1_reg_90685_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_90700_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_90695_reg[4]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_90695_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_90705_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_90705_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_90635_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_90700_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_90655_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_90700_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_90675_reg[5]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_90675_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i781_i_i_1_reg_90685_reg[5]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i781_i_i_1_reg_90685_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_90695_reg[5]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_90695_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_90705_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_90705_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_90635_reg[6]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_90635_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_90655_reg[6]' (FDE) to 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_90655_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_90675_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_90675_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i781_i_i_1_reg_90685_reg[6]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i781_i_i_1_reg_90685_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_90695_reg[6]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_90695_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_90705_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_90705_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_90635_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_90700_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_90655_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_90700_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_90675_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_90700_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i781_i_i_1_reg_90685_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_90700_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_90695_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_90700_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_90705_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_90700_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_90635_reg[8]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_90635_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_90655_reg[8]' (FDE) to 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_90655_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_90675_reg[8]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_90675_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i781_i_i_1_reg_90685_reg[8]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i781_i_i_1_reg_90685_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_90695_reg[8]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_90695_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_90705_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_90705_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_90635_reg[10]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_90700_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_90655_reg[10]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_90700_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_90675_reg[10]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_90700_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i781_i_i_1_reg_90685_reg[10]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_90700_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_90695_reg[10]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_90700_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_90705_reg[10]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_90700_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_90635_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_90700_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i859_i_i_1_reg_90655_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_90700_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_90675_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_90700_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i781_i_i_1_reg_90685_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_90700_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_90695_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_90700_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_90700_reg[15]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_reg_90690_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_90705_reg[11]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_reg_90690_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_reg_90690_reg[15]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i781_i_i_reg_90680_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i781_i_i_reg_90680_reg[15]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i779_i_i_reg_90670_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_reg_90670_reg[15]' (FDE) to 'agg_tmp3_i73_i_i227_i_i861_i861_i_i_reg_90660_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i861_i861_i_i_reg_90660_reg[15]' (FDE) to 'agg_tmp_i71_i_i225_i_i859_i859_i_i_reg_90650_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i859_i_i_reg_90650_reg[15]' (FDE) to 'agg_tmp3_i_i_i301_i_i935_i935_i_i_reg_90640_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i935_i935_i_i_reg_90640_reg[15]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i933_i_i_reg_90630_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_reg_90630_reg[15]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i_i_reg_91080_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i146_i_i_i_1_reg_91395_reg[3]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i_i_reg_91080_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i148_i_i_i_1_reg_91405_reg[3]' (FDE) to 'agg_tmp3_i_i147_i_i148_i_i_i_1_reg_91405_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i146_i_i_i_1_reg_91395_reg[4]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i_i_reg_91080_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i148_i_i_i_1_reg_91405_reg[4]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i_i_reg_91080_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i146_i_i_i_1_reg_91395_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i146_i_i_i_1_reg_91395_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i148_i_i_i_1_reg_91405_reg[5]' (FDE) to 'agg_tmp3_i_i147_i_i148_i_i_i_1_reg_91405_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i146_i_i_i_1_reg_91395_reg[6]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i_i_reg_91080_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i148_i_i_i_1_reg_91405_reg[6]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i_i_reg_91080_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i146_i_i_i_1_reg_91395_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i146_i_i_i_1_reg_91395_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i148_i_i_i_1_reg_91405_reg[7]' (FDE) to 'agg_tmp3_i_i147_i_i148_i_i_i_1_reg_91405_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i146_i_i_i_1_reg_91395_reg[8]' (FDE) to 'agg_tmp_i_i145_i_i146_i_i_i_1_reg_91395_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i148_i_i_i_1_reg_91405_reg[8]' (FDE) to 'agg_tmp3_i_i147_i_i148_i_i_i_1_reg_91405_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i146_i_i_i_1_reg_91395_reg[9]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i_i_reg_91080_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i148_i_i_i_1_reg_91405_reg[9]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i_i_reg_91080_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i146_i_i_i_1_reg_91395_reg[11]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i_i_reg_91080_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i148_i_i_i_1_reg_91405_reg[11]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i_i_reg_91080_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i148_i_i_i_reg_91400_reg[15]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i_i_reg_91080_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i146_i_i_i_reg_91390_reg[15]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i_i_reg_91080_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i1095_i1095_i_i_reg_90600_reg[15]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i_i_reg_91080_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31850_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i_i_i_reg_91080_reg[15]' (FDE) to 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91355_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i300_i_i_i_reg_91350_reg[15]' (FDE) to 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91355_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91355_reg[3]' (FDE) to 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91355_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91355_reg[4]' (FDE) to 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91355_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i225_i225_i225_i_i_i_reg_90170_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i613_i613_i_i_i_reg_90070_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i225_i_i859_i_i_i_reg_90010_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31880_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i26_i_reg_90870_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31770_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i_i28_i_reg_90880_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i56_i_reg_91480_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31714_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_0_copy_fu_18086_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_1_copy_fu_18082_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_2_copy_fu_18078_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_3_copy_fu_18074_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_4_copy_fu_18070_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_5_copy_fu_18066_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_6_copy_fu_18062_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_7_copy_fu_18058_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_8_copy_fu_18054_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_9_copy_fu_18050_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31900_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i299_i_i_i_i_reg_89830_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i147_i147_i_i1421_i_i_reg_90520_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31820_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i_i_i1095_i_i_i_reg_89960_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i_i1093_i_i_i_1_reg_89955_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i38_i_i_i_i_i_reg_91450_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31750_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31760_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i73_i73_i_i_i_reg_91180_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:02:31 . Memory (MB): peak = 4198.316 ; gain = 1766.141 ; free physical = 613451 ; free virtual = 699413
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:02:50 . Memory (MB): peak = 4198.316 ; gain = 1766.141 ; free physical = 597083 ; free virtual = 683131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:40 ; elapsed = 00:02:58 . Memory (MB): peak = 4217.297 ; gain = 1785.121 ; free physical = 619089 ; free virtual = 705147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:01 ; elapsed = 00:03:18 . Memory (MB): peak = 4250.820 ; gain = 1818.645 ; free physical = 614321 ; free virtual = 700453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:02 ; elapsed = 00:03:19 . Memory (MB): peak = 4250.820 ; gain = 1818.645 ; free physical = 617920 ; free virtual = 704052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:07 ; elapsed = 00:03:25 . Memory (MB): peak = 4250.820 ; gain = 1818.645 ; free physical = 618984 ; free virtual = 705116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:08 ; elapsed = 00:03:25 . Memory (MB): peak = 4250.820 ; gain = 1818.645 ; free physical = 618969 ; free virtual = 705101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:37 ; elapsed = 00:03:55 . Memory (MB): peak = 4250.820 ; gain = 1818.645 ; free physical = 614892 ; free virtual = 701024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:37 ; elapsed = 00:03:55 . Memory (MB): peak = 4250.820 ; gain = 1818.645 ; free physical = 618884 ; free virtual = 705016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  2624|
|3     |LUT1   |   444|
|4     |LUT2   |  7913|
|5     |LUT3   |  7258|
|6     |LUT4   | 30870|
|7     |LUT5   | 27868|
|8     |LUT6   | 23690|
|9     |MUXF7  |    95|
|10    |FDRE   | 28360|
|11    |FDSE   |    31|
|12    |IBUF   | 24004|
|13    |OBUF   |   173|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                    |Cells  |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                          | 153331|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |    150|
|3     |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w16_d2_S                                                   |     69|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_48                                       |     61|
|5     |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w16_d2_S_0                                                 |     70|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_47                                       |     61|
|7     |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w16_d2_S_1                                                 |     70|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_46                                       |     61|
|9     |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w16_d2_S_2                                                 |     80|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_45                                       |     61|
|11    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w16_d2_S_3                                                 |     71|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_44                                       |     61|
|13    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w16_d2_S_4                                                 |     69|
|14    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_43                                       |     61|
|15    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w16_d2_S_5                                                 |     70|
|16    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_42                                       |     61|
|17    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w16_d2_S_6                                                 |     73|
|18    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_41                                       |     61|
|19    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w16_d2_S_7                                                 |     69|
|20    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_40                                       |     61|
|21    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w16_d2_S_8                                                 |     71|
|22    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg                                          |     61|
|23    |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_10_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_10_4 | 128281|
|24    |    call_ret1424_operator_s_fu_29516                                 |hls_dummy_operator_s                                                      |      2|
|25    |    call_ret1425_operator_s_fu_29526                                 |hls_dummy_operator_s_9                                                    |      2|
|26    |    call_ret1426_operator_s_fu_29536                                 |hls_dummy_operator_s_10                                                   |      2|
|27    |    call_ret421_operator_s_fu_21488                                  |hls_dummy_operator_s_11                                                   |      2|
|28    |    call_ret422_operator_s_fu_21498                                  |hls_dummy_operator_s_12                                                   |      2|
|29    |    call_ret423_operator_s_fu_21508                                  |hls_dummy_operator_s_13                                                   |      2|
|30    |    call_ret424_operator_s_fu_21516                                  |hls_dummy_operator_s_14                                                   |      2|
|31    |    call_ret425_operator_s_fu_21526                                  |hls_dummy_operator_s_15                                                   |      2|
|32    |    call_ret426_operator_s_fu_21536                                  |hls_dummy_operator_s_16                                                   |      2|
|33    |    call_ret427_operator_s_fu_21544                                  |hls_dummy_operator_s_17                                                   |      2|
|34    |    call_ret492_operator_s_fu_22064                                  |hls_dummy_operator_s_18                                                   |      2|
|35    |    call_ret493_operator_s_fu_22074                                  |hls_dummy_operator_s_19                                                   |      2|
|36    |    call_ret494_operator_s_fu_22084                                  |hls_dummy_operator_s_20                                                   |      2|
|37    |    call_ret495_operator_s_fu_22092                                  |hls_dummy_operator_s_21                                                   |      2|
|38    |    call_ret496_operator_s_fu_22102                                  |hls_dummy_operator_s_22                                                   |      2|
|39    |    call_ret497_operator_s_fu_22112                                  |hls_dummy_operator_s_23                                                   |      2|
|40    |    call_ret498_operator_s_fu_22120                                  |hls_dummy_operator_s_24                                                   |      2|
|41    |    call_ret565_operator_s_fu_22640                                  |hls_dummy_operator_s_25                                                   |      2|
|42    |    call_ret566_operator_s_fu_22650                                  |hls_dummy_operator_s_26                                                   |      2|
|43    |    call_ret567_operator_s_fu_22660                                  |hls_dummy_operator_s_27                                                   |      2|
|44    |    call_ret568_operator_s_fu_22668                                  |hls_dummy_operator_s_28                                                   |      2|
|45    |    call_ret569_operator_s_fu_22678                                  |hls_dummy_operator_s_29                                                   |      2|
|46    |    call_ret570_operator_s_fu_22688                                  |hls_dummy_operator_s_30                                                   |      2|
|47    |    call_ret571_operator_s_fu_22696                                  |hls_dummy_operator_s_31                                                   |      2|
|48    |    call_ret988_operator_s_fu_26032                                  |hls_dummy_operator_s_33                                                   |      2|
|49    |    call_ret989_operator_s_fu_26042                                  |hls_dummy_operator_s_34                                                   |      2|
|50    |    call_ret990_operator_s_fu_26052                                  |hls_dummy_operator_s_35                                                   |      2|
|51    |    call_ret991_operator_s_fu_26060                                  |hls_dummy_operator_s_36                                                   |      2|
|52    |    call_ret992_operator_s_fu_26070                                  |hls_dummy_operator_s_37                                                   |      2|
|53    |    call_ret993_operator_s_fu_26080                                  |hls_dummy_operator_s_38                                                   |      2|
|54    |    call_ret994_operator_s_fu_26088                                  |hls_dummy_operator_s_39                                                   |      2|
|55    |    call_ret730_operator_s_fu_23976                                  |hls_dummy_operator_s_32                                                   |     20|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:38 ; elapsed = 00:03:55 . Memory (MB): peak = 4250.820 ; gain = 1818.645 ; free physical = 619115 ; free virtual = 705247
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:41 ; elapsed = 00:04:01 . Memory (MB): peak = 4254.730 ; gain = 1822.555 ; free physical = 618155 ; free virtual = 704287
Synthesis Optimization Complete : Time (s): cpu = 00:02:41 ; elapsed = 00:04:01 . Memory (MB): peak = 4254.730 ; gain = 1822.555 ; free physical = 618157 ; free virtual = 704274
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4295.906 ; gain = 0.000 ; free physical = 632518 ; free virtual = 718675
INFO: [Netlist 29-17] Analyzing 26724 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_10_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4593.609 ; gain = 0.000 ; free physical = 642770 ; free virtual = 728705
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 24004 instances

Synth Design complete | Checksum: 27ec0b71
INFO: [Common 17-83] Releasing license: Synthesis
172 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:19 ; elapsed = 00:04:39 . Memory (MB): peak = 4593.609 ; gain = 2185.336 ; free physical = 639502 ; free virtual = 725437
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 16730.342; main = 3880.019; forked = 13362.312
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 21770.891; main = 4593.613; forked = 17520.066
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4657.641 ; gain = 64.031 ; free physical = 638995 ; free virtual = 725054

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2a5de1d4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 4782.031 ; gain = 124.391 ; free physical = 625581 ; free virtual = 712200

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 413 inverters resulting in an inversion of 899 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 303ecaad

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4916.984 ; gain = 0.000 ; free physical = 628638 ; free virtual = 715307
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 415 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 303ecaad

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4916.984 ; gain = 0.000 ; free physical = 629896 ; free virtual = 716607
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 4bd4505c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 4916.984 ; gain = 0.000 ; free physical = 628488 ; free virtual = 715199
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 168011e69

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 4916.984 ; gain = 0.000 ; free physical = 606205 ; free virtual = 692959
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: d9a00032

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 4916.984 ; gain = 0.000 ; free physical = 604152 ; free virtual = 690906
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |             415  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 15d0118d0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 4916.984 ; gain = 0.000 ; free physical = 603499 ; free virtual = 690253

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15d0118d0

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.36 . Memory (MB): peak = 4916.984 ; gain = 0.000 ; free physical = 625190 ; free virtual = 711947

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15d0118d0

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4916.984 ; gain = 0.000 ; free physical = 625168 ; free virtual = 711925

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4916.984 ; gain = 0.000 ; free physical = 625043 ; free virtual = 711801
Ending Netlist Obfuscation Task | Checksum: 15d0118d0

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4916.984 ; gain = 0.000 ; free physical = 624976 ; free virtual = 711769
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 4916.984 ; gain = 323.375 ; free physical = 624961 ; free virtual = 711755
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 06:15:01 2025...
