// Seed: 3200580060
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wand id_4;
  wire id_5;
  wire id_6;
  always @(posedge 1 != $display(1
  ) or posedge id_3)
  begin : LABEL_0
    #1;
    id_5 = 1'b0;
    $display(1'b0, id_4, id_2);
  end
  assign id_1 = id_3;
  assign module_1.type_8 = 0;
  tri id_7, id_8, id_9;
  id_10 :
  assert property (@(posedge 1) id_10 == id_9)
  else $display(id_5);
  wire id_11;
  wire id_12;
  assign id_12 = 1;
  tri id_13 = 1;
  assign id_9  = 1;
  assign id_13 = 1;
endmodule
module module_1 (
    output wire id_0
    , id_5,
    input  wire id_1,
    input  wire id_2,
    output tri0 id_3
);
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6
  );
endmodule
