INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/CPU54/CPU54.sim/sim_1/synth/func/openmips_min_sopc_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [VRFC 10-311] analyzing module glbl
