{"vcs1":{"timestamp_begin":1746039530.949323982, "rt":6.41, "ut":6.13, "st":0.21}}
{"vcselab":{"timestamp_begin":1746039537.445663394, "rt":0.28, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1746039537.790903696, "rt":0.29, "ut":0.14, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746039530.621931544}
{"VCS_COMP_START_TIME": 1746039530.621931544}
{"VCS_COMP_END_TIME": 1746039538.147859607}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 373944}}
{"vcselab": {"peak_mem": 174920}}
