{
  "module_name": "clk-mt8195-img.c",
  "hash_id": "6efa62e849cc78e5bfc594f81010a95666654e6fe123333d5152bf6d28d9584e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8195-img.c",
  "human_readable_source": "\n\n\n\n\n#include \"clk-gate.h\"\n#include \"clk-mtk.h\"\n\n#include <dt-bindings/clock/mt8195-clk.h>\n#include <linux/clk-provider.h>\n#include <linux/platform_device.h>\n\nstatic const struct mtk_gate_regs img_cg_regs = {\n\t.set_ofs = 0x4,\n\t.clr_ofs = 0x8,\n\t.sta_ofs = 0x0,\n};\n\n#define GATE_IMG(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &img_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\nstatic const struct mtk_gate img_clks[] = {\n\tGATE_IMG(CLK_IMG_LARB9, \"img_larb9\", \"top_img\", 0),\n\tGATE_IMG(CLK_IMG_TRAW0, \"img_traw0\", \"top_img\", 1),\n\tGATE_IMG(CLK_IMG_TRAW1, \"img_traw1\", \"top_img\", 2),\n\tGATE_IMG(CLK_IMG_TRAW2, \"img_traw2\", \"top_img\", 3),\n\tGATE_IMG(CLK_IMG_TRAW3, \"img_traw3\", \"top_img\", 4),\n\tGATE_IMG(CLK_IMG_DIP0, \"img_dip0\", \"top_img\", 8),\n\tGATE_IMG(CLK_IMG_WPE0, \"img_wpe0\", \"top_img\", 9),\n\tGATE_IMG(CLK_IMG_IPE, \"img_ipe\", \"top_img\", 10),\n\tGATE_IMG(CLK_IMG_DIP1, \"img_dip1\", \"top_img\", 11),\n\tGATE_IMG(CLK_IMG_WPE1, \"img_wpe1\", \"top_img\", 12),\n\tGATE_IMG(CLK_IMG_GALS, \"img_gals\", \"top_img\", 31),\n};\n\nstatic const struct mtk_gate img1_dip_top_clks[] = {\n\tGATE_IMG(CLK_IMG1_DIP_TOP_LARB10, \"img1_dip_top_larb10\", \"top_img\", 0),\n\tGATE_IMG(CLK_IMG1_DIP_TOP_DIP_TOP, \"img1_dip_top_dip_top\", \"top_img\", 1),\n};\n\nstatic const struct mtk_gate img1_dip_nr_clks[] = {\n\tGATE_IMG(CLK_IMG1_DIP_NR_RESERVE, \"img1_dip_nr_reserve\", \"top_img\", 0),\n\tGATE_IMG(CLK_IMG1_DIP_NR_DIP_NR, \"img1_dip_nr_dip_nr\", \"top_img\", 1),\n};\n\nstatic const struct mtk_gate img1_wpe_clks[] = {\n\tGATE_IMG(CLK_IMG1_WPE_LARB11, \"img1_wpe_larb11\", \"top_img\", 0),\n\tGATE_IMG(CLK_IMG1_WPE_WPE, \"img1_wpe_wpe\", \"top_img\", 1),\n};\n\nstatic const struct mtk_clk_desc img_desc = {\n\t.clks = img_clks,\n\t.num_clks = ARRAY_SIZE(img_clks),\n};\n\nstatic const struct mtk_clk_desc img1_dip_top_desc = {\n\t.clks = img1_dip_top_clks,\n\t.num_clks = ARRAY_SIZE(img1_dip_top_clks),\n};\n\nstatic const struct mtk_clk_desc img1_dip_nr_desc = {\n\t.clks = img1_dip_nr_clks,\n\t.num_clks = ARRAY_SIZE(img1_dip_nr_clks),\n};\n\nstatic const struct mtk_clk_desc img1_wpe_desc = {\n\t.clks = img1_wpe_clks,\n\t.num_clks = ARRAY_SIZE(img1_wpe_clks),\n};\n\nstatic const struct of_device_id of_match_clk_mt8195_img[] = {\n\t{\n\t\t.compatible = \"mediatek,mt8195-imgsys\",\n\t\t.data = &img_desc,\n\t}, {\n\t\t.compatible = \"mediatek,mt8195-imgsys1_dip_top\",\n\t\t.data = &img1_dip_top_desc,\n\t}, {\n\t\t.compatible = \"mediatek,mt8195-imgsys1_dip_nr\",\n\t\t.data = &img1_dip_nr_desc,\n\t}, {\n\t\t.compatible = \"mediatek,mt8195-imgsys1_wpe\",\n\t\t.data = &img1_wpe_desc,\n\t}, {\n\t\t \n\t}\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt8195_img);\n\nstatic struct platform_driver clk_mt8195_img_drv = {\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8195-img\",\n\t\t.of_match_table = of_match_clk_mt8195_img,\n\t},\n};\nmodule_platform_driver(clk_mt8195_img_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}