Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov  5 23:03:07 2025
| Host         : DESKTOP-E26AQKP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file reaction_timer_control_sets_placed.rpt
| Design       : reaction_timer
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |             100 |           23 |
| No           | Yes                   | No                     |              18 |            5 |
| Yes          | No                    | No                     |              16 |            6 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |               2 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------+------------------+------------------+----------------+
|  Clock Signal  |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                |                  |                1 |              2 |
|  clk_IBUF_BUFG | divclk_reg_n_0 | pos[1]_i_1_n_0   |                1 |              2 |
|  clk_IBUF_BUFG | divclk_reg_n_0 |                  |                6 |             16 |
|  clk_IBUF_BUFG | kf1/tm0        | rst_IBUF         |                4 |             16 |
|  clk_IBUF_BUFG |                | divclk           |                5 |             18 |
|  clk_IBUF_BUFG |                | rst_IBUF         |               23 |            100 |
+----------------+----------------+------------------+------------------+----------------+


