<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="vga_fifo_synth_1" LaunchDir="D:/lolic/Documents/Thesis/Zybo_FPGA_bitstream/verilog/vivado/xillydemo.runs/vga_fifo_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="fifo_32x512_synth_1" LaunchDir="D:/lolic/Documents/Thesis/Zybo_FPGA_bitstream/verilog/vivado/xillydemo.runs/fifo_32x512_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="fifo_8x2048_synth_1" LaunchDir="D:/lolic/Documents/Thesis/Zybo_FPGA_bitstream/verilog/vivado/xillydemo.runs/fifo_8x2048_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/lolic/Documents/Thesis/Zybo_FPGA_bitstream/verilog/vivado/xillydemo.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="vga_fifo_synth_1"/>
		<Parent Id="fifo_32x512_synth_1"/>
		<Parent Id="fifo_8x2048_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/lolic/Documents/Thesis/Zybo_FPGA_bitstream/verilog/vivado/xillydemo.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="vga_fifo_synth_1"/>
		<Parent Id="fifo_32x512_synth_1"/>
		<Parent Id="fifo_8x2048_synth_1"/>
	</Run>
</Runs>

