{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655045114662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655045114671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 12 22:45:14 2022 " "Processing started: Sun Jun 12 22:45:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655045114671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045114671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045114671 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655045115018 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655045115018 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(45) " "Verilog HDL information at project.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655045123375 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(57) " "Verilog HDL information at project.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655045123376 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(69) " "Verilog HDL information at project.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655045123376 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  project.v(222) " "Verilog HDL syntax error at project.v(222) near text: \"end\"; \"end\" without \"begin\" . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 222 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1655045123377 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "game1 project.v(33) " "Ignored design unit \"game1\" at project.v(33) due to previous errors" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 33 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1655045123377 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(244) " "Verilog HDL information at project.v(244): always construct contains both blocking and non-blocking assignments" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 244 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655045123378 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "game2 project.v(229) " "Ignored design unit \"game2\" at project.v(229) due to previous errors" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 229 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1655045123378 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(380) " "Verilog HDL information at project.v(380): always construct contains both blocking and non-blocking assignments" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 380 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655045123379 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(394) " "Verilog HDL information at project.v(394): always construct contains both blocking and non-blocking assignments" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 394 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655045123379 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(408) " "Verilog HDL information at project.v(408): always construct contains both blocking and non-blocking assignments" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 408 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655045123379 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "number project.v(367) " "Ignored design unit \"number\" at project.v(367) due to previous errors" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 367 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1655045123379 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "get project.v(470) " "Ignored design unit \"get\" at project.v(470) due to previous errors" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 470 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1655045123380 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "bcd project.v(508) " "Ignored design unit \"bcd\" at project.v(508) due to previous errors" {  } { { "project.v" "" { Text "C:/Users/tracy/Desktop/project/project.v" 508 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1655045123380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 0 0 " "Found 0 design units, including 0 entities, in source file project.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045123381 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tracy/Desktop/project/output_files/project.map.smsg " "Generated suppressed messages file C:/Users/tracy/Desktop/project/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045123413 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655045123503 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 12 22:45:23 2022 " "Processing ended: Sun Jun 12 22:45:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655045123503 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655045123503 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655045123503 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045123503 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655045124175 ""}
