<img width="1790" height="893" alt="image" src="https://github.com/user-attachments/assets/64596263-c747-4112-aee7-fe5e01ed9585" />
#5 stage pipelined Risc V core with all instruction of RV32I

currently working on hazard unit implimentation 
