# AIB files
# ${PROJ_DIR}/ca/dv/aib.f

read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/aibio_dqs_dcs_cbb.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/aibio_adc_cbb.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/aibio_clkdist_inv1_cbb.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/aibio_clkdist_inv2_cbb.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/aibio_rxclk_cbb.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/aibio_vref_cbb.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/TXRX/aibio_txrx_cbb.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/TXRX/en_logic_xxpad.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/TXRX/pad_out_logic.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/TXRX/sampler.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/aibio_decoder2x4.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/aibio_decoder3x8.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/aibio_dll_top.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/aibio_lock_detector.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/aibio_outclk_mux16x1.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/aibio_outclk_select.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/aibio_piclk_dist.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/aibio_pimux4x1.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/aibio_se_to_diff.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/RX_DLL/aibio_3bit_bin_to_therm.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/RX_DLL/aibio_4bit_plus1.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/RX_DLL/aibio_bias_trim.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/RX_DLL/aibio_cdr_detect.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/RX_DLL/aibio_half_adder.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/RX_DLL/aibio_inpclk_select.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/RX_DLL/aibio_pi_codeupdate.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/RX_DLL/aibio_pi_decode.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/RX_DLL/aibio_pi_decode_sync.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/RX_DLL/aibio_pi_mixer_top.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/RX_DLL/aibio_pioddevn_mixer_top.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/RX_DLL/aibio_pioddevn_phsel_half.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/RX_DLL/aibio_pioddevn_top.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/RX_DLL/aibio_pi_phsel_halfside.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/RX_DLL/aibio_pi_phsel_quarter.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/RX_DLL/aibio_rxdll_cbb.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/TX_DLL/aibio_inpclk_select_txdll.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/TX_DLL/aibio_pulsegen_mux2x1.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/TX_DLL/aibio_pulsegen_mux8x1.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/TX_DLL/aibio_pulsegen_muxfinal.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/TX_DLL/aibio_pulsegen_oddevn_halfside.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/TX_DLL/aibio_pulsegen_phsel_halfside.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/TX_DLL/aibio_pulsegen_top.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/DLL/TX_DLL/aibio_txdll_cbb.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/AUX_CH/aibio_auxch_cbb.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/AUX_CH/aibio_auxch_Schmit_trigger.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/PVTMON/aibio_pvtmon_3to8dec.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/PVTMON/aibio_pvtmon_cbb.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/PVTMON/aibio_pvtmon_clk_divby2.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/PVTMON/aibio_pvtmon_clkdiv.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/PVTMON/aibio_pvtmon_ctr10b.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/PVTMON/aibio_pvtmon_ctrunit.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/PVTMON/aibio_pvtmon_dig.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/PVTMON/aibio_pvtmon_digview.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/PVTMON/aibio_pvtmon_ndmnn11.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/PVTMON/aibio_pvtmon_oscbank.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/PVTMON/aibio_pvtmon_pdmpp11.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/PVTMON/flop.sv
read_verilog -sv ${AIB2_RTL_ROOT}/ana_models/msv_models/PVTMON/mux2x1.sv
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/common/aib_bit_sync.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/common/aib_bus_sync.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/common/aib_rst_sync.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/common/aib_adapt_fifo_mem.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/common/aib_adapt_fifo_ptr.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/common/aib_clk_div.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/common/aib_fifo_and_sel.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/common/aib_fifo_rdata_ored.sv
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/common/aib_fifo_rdata_buf.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/common/aib_clk_div_sys.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/common/aib_clk_div_roffcal.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/common/aib_clk_div_rcomp.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/common/aib_clk_div_dcs.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/common/aib_bs_clk_gating.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/common/aib_bscan.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aibadapt/aibadapt_rxchnl/aib_rx_bert.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aibadapt/aibadapt_rxchnl/aib_bert_chk.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aibadapt/aibadapt_txchnl/aib_tx_bert.sv
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aibadapt/aibadapt_txchnl/aib_bert_gen.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/common/aib_bert_cdc.v
read_verilog -sv ${AIB2_RTL_ROOT}/behavior/clk_mux.v
read_verilog -sv ${AIB2_RTL_ROOT}/behavior/clk_gate_cel.v
read_verilog -sv ${AIB2_RTL_ROOT}/behavior/clk_or2_cel.v
read_verilog -sv ${AIB2_RTL_ROOT}/behavior/clk_or3_cel.v
read_verilog -sv ${AIB2_RTL_ROOT}/behavior/clk_and2_cel.v
read_verilog -sv ${AIB2_RTL_ROOT}/behavior/clk_and3_cel.v
read_verilog -sv ${AIB2_RTL_ROOT}/behavior/clk_and4_cel.v
read_verilog -sv ${AIB2_RTL_ROOT}/behavior/clk_den_flop.v
read_verilog -sv ${AIB2_RTL_ROOT}/behavior/clk_inv_cel.v
read_verilog -sv ${AIB2_RTL_ROOT}/behavior/dmux_cell.v
read_verilog -sv ${AIB2_RTL_ROOT}/behavior/clk_buf_cel.v
read_verilog -sv ${AIB2_RTL_ROOT}/behavior/clk_resize_cel.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/common/aib_cdc_data_mux.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aibadapt/aibadapt_sr/aib_sr_fsm.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aibadapt/aibadapt_sr/aib_sr_master.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aibadapt/aibadapt_sr/aib_sr_slave.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aibadapt/aibadapt_rxchnl/aib_rxfifo_rdata_sel.sv
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aibadapt/aibadapt_rxchnl/aib_rxfifo_clk_gating.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aibadapt/aibadapt_txchnl/aib_txfifo_clk_gating.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aibadapt/aibadapt_rxchnl/aib_rxfifo_rd_dpath.sv
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aibadapt/aibadapt_txchnl/aib_txfifo_rd_dpath.sv
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aibadapt/aibadapt_rxchnl/aib_adapter_rxchnl.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aibadapt/aibadapt_txchnl/aib_adapter_txchnl.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aibadapt/aibadapt_rxchnl/aib_rx_dbi.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aibadapt/aibadapt_rxchnl/aib_rx_fifo_wam.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aibadapt/aibadapt_rxchnl/aib_adapt_rx_fifo.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aibadapt/aibadapt_txchnl/aib_tx_dbi.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aibadapt/aibadapt_txchnl/aib_adapt_tx_fifo.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aibadapt/aib_adapter.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aibadapt/aibadapt_avmm/aib_avalon_if.sv
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aibadapt/aibadapt_avmm/aib_avalon_adapt_reg.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aibadapt/aibadapt_avmm/aib_avalon_io_regs.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aibadapt/aibadapt_avmm/aib_avalon.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aib_fsm/aib_cdr_fsm.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aib_fsm/phase_adjust_fsm.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aib_fsm/phase_adjust_fsm_top.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aib_fsm/rx_offset_cal_fsm_top.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aib_fsm/rx_offset_cal.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aib_fsm/rxoffset_top.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aib_fsm/rcomp_calibration_fsm.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aib_fsm/aib_ntl_fsm.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aib_fsm/aib_dcs_fsm.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aib_fsm/aib_dfx_mon.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aib_top/aib_channel_n.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aib_top/aibio_ana_top.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/redundancy/aib_redundancy.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/redundancy/aib_redundancy_wrp.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/redundancy/aib_redundancy_wrp_top.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aib_top/aib_deskew_logic.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aib_fsm/aib_dll_ctrl_logic.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aib_top/aib_avmm_glue_logic.sv
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aib_top/aib_avmm_top.v
read_verilog -sv ${AIB2_RTL_ROOT}/src/rtl/aib_top/aib_phy_top.v
