	component HELLO_QSYS is
		port (
			button_external_connection_export               : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			cfi_flash_atb_bridge_0_out_tcm_address_out      : out   std_logic_vector(27 downto 0);                    -- tcm_address_out
			cfi_flash_atb_bridge_0_out_tcm_read_n_out       : out   std_logic_vector(0 downto 0);                     -- tcm_read_n_out
			cfi_flash_atb_bridge_0_out_tcm_write_n_out      : out   std_logic_vector(0 downto 0);                     -- tcm_write_n_out
			cfi_flash_atb_bridge_0_out_tcm_data_out         : inout std_logic_vector(31 downto 0) := (others => 'X'); -- tcm_data_out
			cfi_flash_atb_bridge_0_out_tcm_chipselect_n_out : out   std_logic_vector(0 downto 0);                     -- tcm_chipselect_n_out
			led_external_connection_export                  : out   std_logic_vector(3 downto 0);                     -- export
			merged_resets_in_reset_reset_n                  : in    std_logic                     := 'X';             -- reset_n
			sys_clk_clk                                     : in    std_logic                     := 'X'              -- clk
		);
	end component HELLO_QSYS;

