;redcode
;assert 1
	SPL 0, <602
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 250, 30
	SLT -1, <-21
	SLT -1, <-21
	DJN -1, -70
	ADD 250, 30
	ADD 250, 30
	SPL 0, <602
	SUB #10, 0
	MOV 5, 602
	SPL 0, <602
	SUB 600, @90
	MOV -7, <-20
	SUB @121, 103
	SLT 30, 9
	ADD 250, 30
	SUB <101, 103
	ADD 3, 20
	ADD <0, <6
	SUB 200, 2
	SUB @121, 103
	SUB @121, 103
	SPL 500, 300
	ADD 250, 30
	MOV -1, <-21
	SUB <0, <2
	SUB 0, 20
	JMN 0, <602
	SUB #610, 0
	SUB @0, 0
	DJN 5, @20
	SLT @721, 103
	SUB @0, 0
	SUB @0, 0
	SUB <0, <2
	MOV -1, <-20
	SUB @121, 106
	MOV -1, <-20
	SUB 600, @90
	SUB @121, 106
	CMP -207, <-120
	CMP -207, <-120
	ADD 250, 30
	CMP -208, <-124
	MOV -1, <-20
	SPL 0, <602
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
