# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef" \
"../../../../dual_port_RAM.srcs/sources_1/new/dual_port_RAM.v" \
"../../../../dual_port_RAM.srcs/sim_1/new/dual_port_RAM_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
