--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Game.twx Game.ncd -o Game.twr Game.pcf -ucf nexys3.ucf

Design file:              Game.ncd
Physical constraint file: Game.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 728 paths analyzed, 213 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.217ns.
--------------------------------------------------------------------------------

Paths for end point input4_sw_sync/synch_out (SLICE_X10Y10.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync/synch_out (FF)
  Destination:          input4_sw_sync/synch_out (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.157ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.429 - 0.454)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync/synch_out to input4_sw_sync/synch_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y45.AQ      Tcko                  0.391   rst_sync/meta
                                                       rst_sync/synch_out
    SLICE_X10Y10.SR      net (fanout=17)       3.327   rst_sync/synch_out
    SLICE_X10Y10.CLK     Tsrck                 0.439   input4_sw_sync/synch_out
                                                       input4_sw_sync/synch_out
    -------------------------------------------------  ---------------------------
    Total                                      4.157ns (0.830ns logic, 3.327ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point input4_sw_sync/meta (SLICE_X11Y10.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync/synch_out (FF)
  Destination:          input4_sw_sync/meta (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.118ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.429 - 0.454)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync/synch_out to input4_sw_sync/meta
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y45.AQ      Tcko                  0.391   rst_sync/meta
                                                       rst_sync/synch_out
    SLICE_X11Y10.SR      net (fanout=17)       3.327   rst_sync/synch_out
    SLICE_X11Y10.CLK     Tsrck                 0.400   input4_sw_sync/meta
                                                       input4_sw_sync/meta
    -------------------------------------------------  ---------------------------
    Total                                      4.118ns (0.791ns logic, 3.327ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point U3/hc_1_1 (SLICE_X18Y27.DX), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_0 (FF)
  Destination:          U3/hc_1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.055ns (Levels of Logic = 2)
  Clock Path Skew:      -0.073ns (0.417 - 0.490)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_0 to U3/hc_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.AQ       Tcko                  0.408   U1/q<3>
                                                       U1/q_0
    SLICE_X19Y31.D3      net (fanout=4)        1.709   U1/q<0>
    SLICE_X19Y31.D       Tilo                  0.259   pix_en
                                                       U1/pix_en1
    SLICE_X19Y27.C1      net (fanout=10)       0.835   pix_en
    SLICE_X19Y27.C       Tilo                  0.259   U3/hc<2>
                                                       U3/hc_1_rstpot
    SLICE_X18Y27.DX      net (fanout=2)        0.499   U3/hc_1_rstpot
    SLICE_X18Y27.CLK     Tdick                 0.086   U3/hc_1_1
                                                       U3/hc_1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.055ns (1.012ns logic, 3.043ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_1 (FF)
  Destination:          U3/hc_1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.971ns (Levels of Logic = 2)
  Clock Path Skew:      -0.073ns (0.417 - 0.490)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_1 to U3/hc_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.BQ       Tcko                  0.408   U1/q<3>
                                                       U1/q_1
    SLICE_X19Y31.D4      net (fanout=4)        1.625   U1/q<1>
    SLICE_X19Y31.D       Tilo                  0.259   pix_en
                                                       U1/pix_en1
    SLICE_X19Y27.C1      net (fanout=10)       0.835   pix_en
    SLICE_X19Y27.C       Tilo                  0.259   U3/hc<2>
                                                       U3/hc_1_rstpot
    SLICE_X18Y27.DX      net (fanout=2)        0.499   U3/hc_1_rstpot
    SLICE_X18Y27.CLK     Tdick                 0.086   U3/hc_1_1
                                                       U3/hc_1_1
    -------------------------------------------------  ---------------------------
    Total                                      3.971ns (1.012ns logic, 2.959ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_1_1 (FF)
  Destination:          U3/hc_1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_1_1 to U3/hc_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.DQ      Tcko                  0.447   U3/hc_1_1
                                                       U3/hc_1_1
    SLICE_X19Y25.B1      net (fanout=1)        0.770   U3/hc_1_1
    SLICE_X19Y25.B       Tilo                  0.259   U3/GND_34_o_GND_34_o_AND_1275_o
                                                       U3/Msub_n0378_Madd_xor<8>121
    SLICE_X19Y27.A5      net (fanout=11)       0.403   U3/Msub_n0378_Madd_xor<8>12
    SLICE_X19Y27.A       Tilo                  0.259   U3/hc<2>
                                                       U3/Mcount_vc_val21_1
    SLICE_X19Y27.C2      net (fanout=9)        0.457   U3/Mcount_vc_val211
    SLICE_X19Y27.C       Tilo                  0.259   U3/hc<2>
                                                       U3/hc_1_rstpot
    SLICE_X18Y27.DX      net (fanout=2)        0.499   U3/hc_1_rstpot
    SLICE_X18Y27.CLK     Tdick                 0.086   U3/hc_1_1
                                                       U3/hc_1_1
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (1.310ns logic, 2.129ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point input2_sw_sync/synch_out (SLICE_X14Y11.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               input2_sw_sync/meta (FF)
  Destination:          input2_sw_sync/synch_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.455ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.038 - 0.034)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: input2_sw_sync/meta to input2_sw_sync/synch_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.AQ      Tcko                  0.198   input2_sw_sync/meta
                                                       input2_sw_sync/meta
    SLICE_X14Y11.AX      net (fanout=1)        0.216   input2_sw_sync/meta
    SLICE_X14Y11.CLK     Tckdi       (-Th)    -0.041   input1_sw_sync/synch_out
                                                       input2_sw_sync/synch_out
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.239ns logic, 0.216ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point U3/vc_3 (SLICE_X15Y25.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U3/vc_3 (FF)
  Destination:          U3/vc_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U3/vc_3 to U3/vc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.AQ      Tcko                  0.198   U3/vc<6>
                                                       U3/vc_3
    SLICE_X15Y25.A6      net (fanout=21)       0.049   U3/vc<3>
    SLICE_X15Y25.CLK     Tah         (-Th)    -0.215   U3/vc<6>
                                                       U3/vc_3_rstpot
                                                       U3/vc_3
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.413ns logic, 0.049ns route)
                                                       (89.4% logic, 10.6% route)

--------------------------------------------------------------------------------

Paths for end point U1/q_15 (SLICE_X0Y38.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/q_15 (FF)
  Destination:          U1/q_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1/q_15 to U1/q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y38.DQ       Tcko                  0.200   U1/q<15>
                                                       U1/q_15
    SLICE_X0Y38.D6       net (fanout=2)        0.026   U1/q<15>
    SLICE_X0Y38.CLK      Tah         (-Th)    -0.237   U1/q<15>
                                                       U1/q<15>_rt
                                                       U1/Mcount_q_xor<15>
                                                       U1/q_15
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: U1/q<3>/CLK
  Logical resource: U1/q_0/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: U1/q<3>/CLK
  Logical resource: U1/q_1/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.217|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 728 paths, 0 nets, and 264 connections

Design statistics:
   Minimum period:   4.217ns{1}   (Maximum frequency: 237.135MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 10 21:38:47 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 228 MB



