==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xcvu095-ffvc1517-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file '../conv_test/conv_layer.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 349.848 ; gain = 12.586 ; free physical = 1051 ; free virtual = 2384
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 349.848 ; gain = 12.586 ; free physical = 1050 ; free virtual = 2384
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'std::max<float>' into 'conv_layer' (../conv_test/conv_layer.cpp:53).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 349.848 ; gain = 12.586 ; free physical = 1049 ; free virtual = 2383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 349.848 ; gain = 12.586 ; free physical = 1049 ; free virtual = 2383
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 477.844 ; gain = 140.582 ; free physical = 1029 ; free virtual = 2362
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 477.844 ; gain = 140.582 ; free physical = 1037 ; free virtual = 2371
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_layer' ...
WARNING: [SYN 201-107] Renaming port name 'conv_layer/input' to 'conv_layer/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv_layer/output' to 'conv_layer/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.12 seconds; current allocated memory: 60.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 61.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/biases' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/od' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/ox' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/oy' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/id' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/ix' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/iy' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/s' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_layer/k' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_layer' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_layer_fadd_32ns_32ns_32_4_full_dsp' to 'conv_layer_fadd_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_layer_fmul_32ns_32ns_32_2_max_dsp' to 'conv_layer_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_layer_fcmp_32ns_32ns_1_1' to 'conv_layer_fcmp_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_layer_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_layer_fcmp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_layer_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 61.992 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 477.844 ; gain = 140.582 ; free physical = 1028 ; free virtual = 2364
INFO: [SYSC 207-301] Generating SystemC RTL for conv_layer.
INFO: [VHDL 208-304] Generating VHDL RTL for conv_layer.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_layer.
INFO: [HLS 200-112] Total elapsed time: 9.84 seconds; peak allocated memory: 61.992 MB.
