
stm32f407_driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000910  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000000c  08000a98  08000a98  00001a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000aa4  08000aa4  00001ab4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08000aa4  08000aa4  00001aa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08000aac  08000ab4  00001ab4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000aac  08000aac  00001aac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000ab0  08000ab0  00001ab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001ab4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00001ab4  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00001ab4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001097  00000000  00000000  00001ade  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000004a5  00000000  00000000  00002b75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000110  00000000  00000000  00003020  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000bf  00000000  00000000  00003130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002287  00000000  00000000  000031ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001527  00000000  00000000  00005476  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00009194  00000000  00000000  0000699d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0000fb31  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000364  00000000  00000000  0000fb74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007a  00000000  00000000  0000fed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000a80 	.word	0x08000a80

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000a80 	.word	0x08000a80

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <SPI_GPIOInits>:
 *  SCK  -> PB13
 *  MISO -> PB14
 *  MOSI -> PB15
 *  ALT MODE -> 5
 */
void SPI_GPIOInits(void){
 80001d8:	b580      	push	{r7, lr}
 80001da:	b084      	sub	sp, #16
 80001dc:	af00      	add	r7, sp, #0
	GPIO_Handle_t SPIPins;
	SPIPins.pGPIOx = GPIOB;
 80001de:	4b0e      	ldr	r3, [pc, #56]	@ (8000218 <SPI_GPIOInits+0x40>)
 80001e0:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 80001e2:	2302      	movs	r3, #2
 80001e4:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 5;
 80001e6:	2305      	movs	r3, #5
 80001e8:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_OPType = GPIO_OP_TYPE_PP;
 80001ea:	2300      	movs	r3, #0
 80001ec:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80001ee:	2300      	movs	r3, #0
 80001f0:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80001f2:	2302      	movs	r3, #2
 80001f4:	72bb      	strb	r3, [r7, #10]

	// set the SCLK
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 80001f6:	230d      	movs	r3, #13
 80001f8:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 80001fa:	1d3b      	adds	r3, r7, #4
 80001fc:	4618      	mov	r0, r3
 80001fe:	f000 fa5d 	bl	80006bc <GPIO_Init>

	// MOSI
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_15;
 8000202:	230f      	movs	r3, #15
 8000204:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000206:	1d3b      	adds	r3, r7, #4
 8000208:	4618      	mov	r0, r3
 800020a:	f000 fa57 	bl	80006bc <GPIO_Init>

	//NSS
	//SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
	//GPIO_Init(&SPIPins);

}
 800020e:	bf00      	nop
 8000210:	3710      	adds	r7, #16
 8000212:	46bd      	mov	sp, r7
 8000214:	bd80      	pop	{r7, pc}
 8000216:	bf00      	nop
 8000218:	40020400 	.word	0x40020400

0800021c <SPI2_Inits>:

void SPI2_Inits(void){
 800021c:	b580      	push	{r7, lr}
 800021e:	b084      	sub	sp, #16
 8000220:	af00      	add	r7, sp, #0
	SPI_Handle_t SPIHandle2;

	SPIHandle2.pSPIx = SPI2;
 8000222:	4b0c      	ldr	r3, [pc, #48]	@ (8000254 <SPI2_Inits+0x38>)
 8000224:	607b      	str	r3, [r7, #4]
	SPIHandle2.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD;
 8000226:	2301      	movs	r3, #1
 8000228:	727b      	strb	r3, [r7, #9]
	SPIHandle2.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 800022a:	2301      	movs	r3, #1
 800022c:	723b      	strb	r3, [r7, #8]
	SPIHandle2.SPIConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV_BY_2;
 800022e:	2300      	movs	r3, #0
 8000230:	72bb      	strb	r3, [r7, #10]
	SPIHandle2.SPIConfig.SPI_DFF = SPI_DFF_8_BIT;
 8000232:	2300      	movs	r3, #0
 8000234:	72fb      	strb	r3, [r7, #11]
	SPIHandle2.SPIConfig.SPI_CPHA = SPI_CPOL_LOW;
 8000236:	2300      	movs	r3, #0
 8000238:	737b      	strb	r3, [r7, #13]
	SPIHandle2.SPIConfig.SPI_CPOL = SPI_CPHA_LOW;
 800023a:	2300      	movs	r3, #0
 800023c:	733b      	strb	r3, [r7, #12]
	SPIHandle2.SPIConfig.SPI_SSM = SPI_SSM_EN; //for NSS
 800023e:	2301      	movs	r3, #1
 8000240:	73bb      	strb	r3, [r7, #14]

	SPI_Init(&SPIHandle2);
 8000242:	1d3b      	adds	r3, r7, #4
 8000244:	4618      	mov	r0, r3
 8000246:	f000 f897 	bl	8000378 <SPI_Init>

}
 800024a:	bf00      	nop
 800024c:	3710      	adds	r7, #16
 800024e:	46bd      	mov	sp, r7
 8000250:	bd80      	pop	{r7, pc}
 8000252:	bf00      	nop
 8000254:	40003800 	.word	0x40003800

08000258 <main>:



int main(void){
 8000258:	b580      	push	{r7, lr}
 800025a:	b084      	sub	sp, #16
 800025c:	af00      	add	r7, sp, #0
char user_data[] = "hello World";
 800025e:	4a0c      	ldr	r2, [pc, #48]	@ (8000290 <main+0x38>)
 8000260:	1d3b      	adds	r3, r7, #4
 8000262:	ca07      	ldmia	r2, {r0, r1, r2}
 8000264:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	SPI_GPIOInits(); // initialize the GPIO pin to behave the SPI2 pins
 8000268:	f7ff ffb6 	bl	80001d8 <SPI_GPIOInits>

	SPI2_Inits(); //initialize the SPI2 peripheral parameters
 800026c:	f7ff ffd6 	bl	800021c <SPI2_Inits>

	SPI_PeripheralControl(SPI2,ENABLE); // enable the SPI enable bit
 8000270:	2101      	movs	r1, #1
 8000272:	4808      	ldr	r0, [pc, #32]	@ (8000294 <main+0x3c>)
 8000274:	f000 f91e 	bl	80004b4 <SPI_PeripheralControl>

	SPI_SendData(SPI2,(uint8_t*) user_data, strlen(user_data));
 8000278:	1d3b      	adds	r3, r7, #4
 800027a:	4618      	mov	r0, r3
 800027c:	f7ff ffa4 	bl	80001c8 <strlen>
 8000280:	4602      	mov	r2, r0
 8000282:	1d3b      	adds	r3, r7, #4
 8000284:	4619      	mov	r1, r3
 8000286:	4803      	ldr	r0, [pc, #12]	@ (8000294 <main+0x3c>)
 8000288:	f000 f8dd 	bl	8000446 <SPI_SendData>
	while(1);
 800028c:	bf00      	nop
 800028e:	e7fd      	b.n	800028c <main+0x34>
 8000290:	08000a98 	.word	0x08000a98
 8000294:	40003800 	.word	0x40003800

08000298 <SPI_periClockControl>:


/*
 *    PERIPHERAL CLK SETUP
 */
void SPI_periClockControl(SPI_RegDef_t *pSPIx,uint8_t EnOrDi){
 8000298:	b480      	push	{r7}
 800029a:	b083      	sub	sp, #12
 800029c:	af00      	add	r7, sp, #0
 800029e:	6078      	str	r0, [r7, #4]
 80002a0:	460b      	mov	r3, r1
 80002a2:	70fb      	strb	r3, [r7, #3]

	if(EnOrDi == ENABLE){
 80002a4:	78fb      	ldrb	r3, [r7, #3]
 80002a6:	2b01      	cmp	r3, #1
 80002a8:	d12b      	bne.n	8000302 <SPI_periClockControl+0x6a>
		if(pSPIx == SPI1){
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	4a2d      	ldr	r2, [pc, #180]	@ (8000364 <SPI_periClockControl+0xcc>)
 80002ae:	4293      	cmp	r3, r2
 80002b0:	d106      	bne.n	80002c0 <SPI_periClockControl+0x28>
			SPI1_PCLK_EN();
 80002b2:	4b2d      	ldr	r3, [pc, #180]	@ (8000368 <SPI_periClockControl+0xd0>)
 80002b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80002b6:	4a2c      	ldr	r2, [pc, #176]	@ (8000368 <SPI_periClockControl+0xd0>)
 80002b8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80002bc:	6453      	str	r3, [r2, #68]	@ 0x44
		}
		else if(pSPIx == SPI4){
			SPI4_PCLK_DI();
		}
}
}
 80002be:	e04b      	b.n	8000358 <SPI_periClockControl+0xc0>
		else if(pSPIx == SPI2){
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	4a2a      	ldr	r2, [pc, #168]	@ (800036c <SPI_periClockControl+0xd4>)
 80002c4:	4293      	cmp	r3, r2
 80002c6:	d106      	bne.n	80002d6 <SPI_periClockControl+0x3e>
			SPI2_PCLK_EN();
 80002c8:	4b27      	ldr	r3, [pc, #156]	@ (8000368 <SPI_periClockControl+0xd0>)
 80002ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80002cc:	4a26      	ldr	r2, [pc, #152]	@ (8000368 <SPI_periClockControl+0xd0>)
 80002ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80002d2:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80002d4:	e040      	b.n	8000358 <SPI_periClockControl+0xc0>
		else if(pSPIx == SPI3 ){
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	4a25      	ldr	r2, [pc, #148]	@ (8000370 <SPI_periClockControl+0xd8>)
 80002da:	4293      	cmp	r3, r2
 80002dc:	d106      	bne.n	80002ec <SPI_periClockControl+0x54>
			SPI3_PCLK_EN();
 80002de:	4b22      	ldr	r3, [pc, #136]	@ (8000368 <SPI_periClockControl+0xd0>)
 80002e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80002e2:	4a21      	ldr	r2, [pc, #132]	@ (8000368 <SPI_periClockControl+0xd0>)
 80002e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80002e8:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80002ea:	e035      	b.n	8000358 <SPI_periClockControl+0xc0>
		else if(pSPIx == SPI4){
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	4a21      	ldr	r2, [pc, #132]	@ (8000374 <SPI_periClockControl+0xdc>)
 80002f0:	4293      	cmp	r3, r2
 80002f2:	d131      	bne.n	8000358 <SPI_periClockControl+0xc0>
			SPI4_PCLK_EN();
 80002f4:	4b1c      	ldr	r3, [pc, #112]	@ (8000368 <SPI_periClockControl+0xd0>)
 80002f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80002f8:	4a1b      	ldr	r2, [pc, #108]	@ (8000368 <SPI_periClockControl+0xd0>)
 80002fa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80002fe:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000300:	e02a      	b.n	8000358 <SPI_periClockControl+0xc0>
		if(pSPIx == SPI1){
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	4a17      	ldr	r2, [pc, #92]	@ (8000364 <SPI_periClockControl+0xcc>)
 8000306:	4293      	cmp	r3, r2
 8000308:	d106      	bne.n	8000318 <SPI_periClockControl+0x80>
			SPI1_PCLK_DI();
 800030a:	4b17      	ldr	r3, [pc, #92]	@ (8000368 <SPI_periClockControl+0xd0>)
 800030c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800030e:	4a16      	ldr	r2, [pc, #88]	@ (8000368 <SPI_periClockControl+0xd0>)
 8000310:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000314:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000316:	e01f      	b.n	8000358 <SPI_periClockControl+0xc0>
		else if(pSPIx == SPI2){
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	4a14      	ldr	r2, [pc, #80]	@ (800036c <SPI_periClockControl+0xd4>)
 800031c:	4293      	cmp	r3, r2
 800031e:	d106      	bne.n	800032e <SPI_periClockControl+0x96>
			SPI2_PCLK_DI();
 8000320:	4b11      	ldr	r3, [pc, #68]	@ (8000368 <SPI_periClockControl+0xd0>)
 8000322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000324:	4a10      	ldr	r2, [pc, #64]	@ (8000368 <SPI_periClockControl+0xd0>)
 8000326:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800032a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800032c:	e014      	b.n	8000358 <SPI_periClockControl+0xc0>
		else if(pSPIx == SPI3 ){
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	4a0f      	ldr	r2, [pc, #60]	@ (8000370 <SPI_periClockControl+0xd8>)
 8000332:	4293      	cmp	r3, r2
 8000334:	d106      	bne.n	8000344 <SPI_periClockControl+0xac>
			SPI3_PCLK_DI();
 8000336:	4b0c      	ldr	r3, [pc, #48]	@ (8000368 <SPI_periClockControl+0xd0>)
 8000338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800033a:	4a0b      	ldr	r2, [pc, #44]	@ (8000368 <SPI_periClockControl+0xd0>)
 800033c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000340:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000342:	e009      	b.n	8000358 <SPI_periClockControl+0xc0>
		else if(pSPIx == SPI4){
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	4a0b      	ldr	r2, [pc, #44]	@ (8000374 <SPI_periClockControl+0xdc>)
 8000348:	4293      	cmp	r3, r2
 800034a:	d105      	bne.n	8000358 <SPI_periClockControl+0xc0>
			SPI4_PCLK_DI();
 800034c:	4b06      	ldr	r3, [pc, #24]	@ (8000368 <SPI_periClockControl+0xd0>)
 800034e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000350:	4a05      	ldr	r2, [pc, #20]	@ (8000368 <SPI_periClockControl+0xd0>)
 8000352:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000356:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000358:	bf00      	nop
 800035a:	370c      	adds	r7, #12
 800035c:	46bd      	mov	sp, r7
 800035e:	bc80      	pop	{r7}
 8000360:	4770      	bx	lr
 8000362:	bf00      	nop
 8000364:	40013000 	.word	0x40013000
 8000368:	40023800 	.word	0x40023800
 800036c:	40003800 	.word	0x40003800
 8000370:	40003c00 	.word	0x40003c00
 8000374:	40013400 	.word	0x40013400

08000378 <SPI_Init>:

/*
 *  INIT and DE-Init
 */
void SPI_Init(SPI_Handle_t *pSPIHandle){
 8000378:	b580      	push	{r7, lr}
 800037a:	b084      	sub	sp, #16
 800037c:	af00      	add	r7, sp, #0
 800037e:	6078      	str	r0, [r7, #4]

	// peripheral clock enable
	SPI_periClockControl(pSPIHandle->pSPIx, ENABLE);
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	2101      	movs	r1, #1
 8000386:	4618      	mov	r0, r3
 8000388:	f7ff ff86 	bl	8000298 <SPI_periClockControl>



uint32_t tempreg = 0;  //configuring multiple bit field with out clearing other bits
 800038c:	2300      	movs	r3, #0
 800038e:	60fb      	str	r3, [r7, #12]

// 1. config the device mode
	tempreg |= pSPIHandle->SPIConfig.SPI_DeviceMode <<2;
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	791b      	ldrb	r3, [r3, #4]
 8000394:	009b      	lsls	r3, r3, #2
 8000396:	68fa      	ldr	r2, [r7, #12]
 8000398:	4313      	orrs	r3, r2
 800039a:	60fb      	str	r3, [r7, #12]

//2, config the bus config
	if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD){
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	795b      	ldrb	r3, [r3, #5]
 80003a0:	2b01      	cmp	r3, #1
 80003a2:	d104      	bne.n	80003ae <SPI_Init+0x36>
		// bidi mode should be cleared
		tempreg &= ~(1<<15);
 80003a4:	68fb      	ldr	r3, [r7, #12]
 80003a6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80003aa:	60fb      	str	r3, [r7, #12]
 80003ac:	e014      	b.n	80003d8 <SPI_Init+0x60>
	}
	else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD){
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	795b      	ldrb	r3, [r3, #5]
 80003b2:	2b02      	cmp	r3, #2
 80003b4:	d104      	bne.n	80003c0 <SPI_Init+0x48>
		// bidi mode should be set
		tempreg |= (1<<15);
 80003b6:	68fb      	ldr	r3, [r7, #12]
 80003b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80003bc:	60fb      	str	r3, [r7, #12]
 80003be:	e00b      	b.n	80003d8 <SPI_Init+0x60>
	}
	else if(pSPIHandle->SPIConfig.SPI_BusConfig ==  SPI_BUS_CONFIG_SIMPLEX_RXONLY){
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	795b      	ldrb	r3, [r3, #5]
 80003c4:	2b04      	cmp	r3, #4
 80003c6:	d107      	bne.n	80003d8 <SPI_Init+0x60>
		// BIDI Mode should be cleared
		tempreg &= ~(1<<15);
 80003c8:	68fb      	ldr	r3, [r7, #12]
 80003ca:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80003ce:	60fb      	str	r3, [r7, #12]
		// RXONLY BIT MUST BE SET
		tempreg |= (1<<10);
 80003d0:	68fb      	ldr	r3, [r7, #12]
 80003d2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80003d6:	60fb      	str	r3, [r7, #12]
	}

	// 3. config the spi serial clock speed
	tempreg |= pSPIHandle ->SPIConfig.SPI_SclkSpeed <<3;
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	799b      	ldrb	r3, [r3, #6]
 80003dc:	00db      	lsls	r3, r3, #3
 80003de:	68fa      	ldr	r2, [r7, #12]
 80003e0:	4313      	orrs	r3, r2
 80003e2:	60fb      	str	r3, [r7, #12]
	//4. config the DFF
	tempreg |= pSPIHandle->SPIConfig.SPI_DFF <<11;
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	79db      	ldrb	r3, [r3, #7]
 80003e8:	02db      	lsls	r3, r3, #11
 80003ea:	68fa      	ldr	r2, [r7, #12]
 80003ec:	4313      	orrs	r3, r2
 80003ee:	60fb      	str	r3, [r7, #12]
	//5. config the CPOL
	tempreg |= pSPIHandle->SPIConfig.SPI_CPOL <<1;
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	7a1b      	ldrb	r3, [r3, #8]
 80003f4:	005b      	lsls	r3, r3, #1
 80003f6:	68fa      	ldr	r2, [r7, #12]
 80003f8:	4313      	orrs	r3, r2
 80003fa:	60fb      	str	r3, [r7, #12]
	//6. config the CPHA
	tempreg |= pSPIHandle->SPIConfig.SPI_CPHA <<0;
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	7a5b      	ldrb	r3, [r3, #9]
 8000400:	461a      	mov	r2, r3
 8000402:	68fb      	ldr	r3, [r7, #12]
 8000404:	4313      	orrs	r3, r2
 8000406:	60fb      	str	r3, [r7, #12]

	pSPIHandle->pSPIx->CR1 |= tempreg;
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	6819      	ldr	r1, [r3, #0]
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	68fa      	ldr	r2, [r7, #12]
 8000414:	430a      	orrs	r2, r1
 8000416:	601a      	str	r2, [r3, #0]
}
 8000418:	bf00      	nop
 800041a:	3710      	adds	r7, #16
 800041c:	46bd      	mov	sp, r7
 800041e:	bd80      	pop	{r7, pc}

08000420 <SPI_GETFLAGSTATUS>:
/*
 *  Data send and receive
 */

//  STATUS REGISTER ARE DEFINED IN SPI STATUS REGISTER (SPI _SR)
uint8_t SPI_GETFLAGSTATUS(SPI_RegDef_t *pSPIx,uint32_t FlagName){
 8000420:	b480      	push	{r7}
 8000422:	b083      	sub	sp, #12
 8000424:	af00      	add	r7, sp, #0
 8000426:	6078      	str	r0, [r7, #4]
 8000428:	6039      	str	r1, [r7, #0]
	if(pSPIx->SR & FlagName){
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	689a      	ldr	r2, [r3, #8]
 800042e:	683b      	ldr	r3, [r7, #0]
 8000430:	4013      	ands	r3, r2
 8000432:	2b00      	cmp	r3, #0
 8000434:	d001      	beq.n	800043a <SPI_GETFLAGSTATUS+0x1a>
		return SET;
 8000436:	2301      	movs	r3, #1
 8000438:	e000      	b.n	800043c <SPI_GETFLAGSTATUS+0x1c>
	}
	return RESET;
 800043a:	2300      	movs	r3, #0
}
 800043c:	4618      	mov	r0, r3
 800043e:	370c      	adds	r7, #12
 8000440:	46bd      	mov	sp, r7
 8000442:	bc80      	pop	{r7}
 8000444:	4770      	bx	lr

08000446 <SPI_SendData>:

/*
 *  RE EVALUATE THE CODE  --- POINTER USE
 */
void SPI_SendData(SPI_RegDef_t *pSPIx,uint8_t *pTxBuffer,uint32_t Len){
 8000446:	b580      	push	{r7, lr}
 8000448:	b084      	sub	sp, #16
 800044a:	af00      	add	r7, sp, #0
 800044c:	60f8      	str	r0, [r7, #12]
 800044e:	60b9      	str	r1, [r7, #8]
 8000450:	607a      	str	r2, [r7, #4]
	// DESCRIPTION :  THIS IS A BLOCKING CALL
	while(Len >0){
 8000452:	e027      	b.n	80004a4 <SPI_SendData+0x5e>
		//1. wait until TXE is set
		// POLING BASED CODE
		while (SPI_GETFLAGSTATUS(pSPIx,SPI_TXE_FLAG ) == RESET); //define in MACRO: SPI_TXE_FLAG == (1<<SPI_SR_TXE)
 8000454:	bf00      	nop
 8000456:	2102      	movs	r1, #2
 8000458:	68f8      	ldr	r0, [r7, #12]
 800045a:	f7ff ffe1 	bl	8000420 <SPI_GETFLAGSTATUS>
 800045e:	4603      	mov	r3, r0
 8000460:	2b00      	cmp	r3, #0
 8000462:	d0f8      	beq.n	8000456 <SPI_SendData+0x10>
		// IN ORDER TO DEAL WITH IT WE NEED THE WATCH DOG TIMER, to get out from the completly exit form the poling
		//2. check the DFF bit
		if(pSPIx->CR1 &(1<<SPI_CR1_DFF) ){
 8000464:	68fb      	ldr	r3, [r7, #12]
 8000466:	681b      	ldr	r3, [r3, #0]
 8000468:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800046c:	2b00      	cmp	r3, #0
 800046e:	d00e      	beq.n	800048e <SPI_SendData+0x48>
			//16 bit format
			//1. load the data into the DR
			pSPIx->DR = *((uint16_t*)pTxBuffer);
 8000470:	68bb      	ldr	r3, [r7, #8]
 8000472:	881b      	ldrh	r3, [r3, #0]
 8000474:	461a      	mov	r2, r3
 8000476:	68fb      	ldr	r3, [r7, #12]
 8000478:	60da      	str	r2, [r3, #12]
			Len--;
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	3b01      	subs	r3, #1
 800047e:	607b      	str	r3, [r7, #4]
			Len--;
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	3b01      	subs	r3, #1
 8000484:	607b      	str	r3, [r7, #4]
			// incrementing the pointer
			(uint16_t*)pTxBuffer++;
 8000486:	68bb      	ldr	r3, [r7, #8]
 8000488:	3301      	adds	r3, #1
 800048a:	60bb      	str	r3, [r7, #8]
 800048c:	e00a      	b.n	80004a4 <SPI_SendData+0x5e>
		}
		else{
			// 8 bit format
			pSPIx->DR = *pTxBuffer;
 800048e:	68bb      	ldr	r3, [r7, #8]
 8000490:	781b      	ldrb	r3, [r3, #0]
 8000492:	461a      	mov	r2, r3
 8000494:	68fb      	ldr	r3, [r7, #12]
 8000496:	60da      	str	r2, [r3, #12]
			Len--;
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	3b01      	subs	r3, #1
 800049c:	607b      	str	r3, [r7, #4]
			pTxBuffer++;
 800049e:	68bb      	ldr	r3, [r7, #8]
 80004a0:	3301      	adds	r3, #1
 80004a2:	60bb      	str	r3, [r7, #8]
	while(Len >0){
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d1d4      	bne.n	8000454 <SPI_SendData+0xe>
		}
	}
}
 80004aa:	bf00      	nop
 80004ac:	bf00      	nop
 80004ae:	3710      	adds	r7, #16
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bd80      	pop	{r7, pc}

080004b4 <SPI_PeripheralControl>:
void SPI_IRQHandling(SPI_Handle_t *pHandle);
/*
 * other peripheral control APIs
 */

void SPI_PeripheralControl(SPI_RegDef_t *pSPIx,uint8_t EnOrDi){
 80004b4:	b480      	push	{r7}
 80004b6:	b083      	sub	sp, #12
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
 80004bc:	460b      	mov	r3, r1
 80004be:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE){
 80004c0:	78fb      	ldrb	r3, [r7, #3]
 80004c2:	2b01      	cmp	r3, #1
 80004c4:	d106      	bne.n	80004d4 <SPI_PeripheralControl+0x20>
		pSPIx->CR1 |= (1<<SPI_CR1_SPE); // enable the SPE (SPI peripheral enable )bit
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	681b      	ldr	r3, [r3, #0]
 80004ca:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	601a      	str	r2, [r3, #0]
	}
	else{
		pSPIx->CR1 &= ~(1<<SPI_CR1_SPE);
	}
}
 80004d2:	e005      	b.n	80004e0 <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &= ~(1<<SPI_CR1_SPE);
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	601a      	str	r2, [r3, #0]
}
 80004e0:	bf00      	nop
 80004e2:	370c      	adds	r7, #12
 80004e4:	46bd      	mov	sp, r7
 80004e6:	bc80      	pop	{r7}
 80004e8:	4770      	bx	lr
	...

080004ec <GPIO_periClockControl>:
 *
 * @return 		 - NONE
 * @Note    	 - NONE
 *
 */
void GPIO_periClockControl(GPIO_RegDef_t *pGPIOx,uint8_t ENOrDI){
 80004ec:	b480      	push	{r7}
 80004ee:	b083      	sub	sp, #12
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
 80004f4:	460b      	mov	r3, r1
 80004f6:	70fb      	strb	r3, [r7, #3]

	if(ENOrDI == ENABLE){
 80004f8:	78fb      	ldrb	r3, [r7, #3]
 80004fa:	2b01      	cmp	r3, #1
 80004fc:	d162      	bne.n	80005c4 <GPIO_periClockControl+0xd8>
		if(pGPIOx == GPIOA){
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	4a64      	ldr	r2, [pc, #400]	@ (8000694 <GPIO_periClockControl+0x1a8>)
 8000502:	4293      	cmp	r3, r2
 8000504:	d106      	bne.n	8000514 <GPIO_periClockControl+0x28>
			GPIOA_PCLK_EN();
 8000506:	4b64      	ldr	r3, [pc, #400]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 8000508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800050a:	4a63      	ldr	r2, [pc, #396]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 800050c:	f043 0301 	orr.w	r3, r3, #1
 8000510:	6313      	str	r3, [r2, #48]	@ 0x30
			GPIOI_PCLK_DI();
		}

	}

}
 8000512:	e0b9      	b.n	8000688 <GPIO_periClockControl+0x19c>
		else if(pGPIOx == GPIOB){
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	4a61      	ldr	r2, [pc, #388]	@ (800069c <GPIO_periClockControl+0x1b0>)
 8000518:	4293      	cmp	r3, r2
 800051a:	d106      	bne.n	800052a <GPIO_periClockControl+0x3e>
			GPIOB_PCLK_EN();
 800051c:	4b5e      	ldr	r3, [pc, #376]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 800051e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000520:	4a5d      	ldr	r2, [pc, #372]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 8000522:	f043 0302 	orr.w	r3, r3, #2
 8000526:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000528:	e0ae      	b.n	8000688 <GPIO_periClockControl+0x19c>
		else if(pGPIOx == GPIOC ){
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	4a5c      	ldr	r2, [pc, #368]	@ (80006a0 <GPIO_periClockControl+0x1b4>)
 800052e:	4293      	cmp	r3, r2
 8000530:	d106      	bne.n	8000540 <GPIO_periClockControl+0x54>
			GPIOC_PCLK_EN();
 8000532:	4b59      	ldr	r3, [pc, #356]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 8000534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000536:	4a58      	ldr	r2, [pc, #352]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 8000538:	f043 0304 	orr.w	r3, r3, #4
 800053c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800053e:	e0a3      	b.n	8000688 <GPIO_periClockControl+0x19c>
		else if(pGPIOx == GPIOD){
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	4a58      	ldr	r2, [pc, #352]	@ (80006a4 <GPIO_periClockControl+0x1b8>)
 8000544:	4293      	cmp	r3, r2
 8000546:	d106      	bne.n	8000556 <GPIO_periClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000548:	4b53      	ldr	r3, [pc, #332]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 800054a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800054c:	4a52      	ldr	r2, [pc, #328]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 800054e:	f043 0308 	orr.w	r3, r3, #8
 8000552:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000554:	e098      	b.n	8000688 <GPIO_periClockControl+0x19c>
		else if(pGPIOx == GPIOE){
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	4a53      	ldr	r2, [pc, #332]	@ (80006a8 <GPIO_periClockControl+0x1bc>)
 800055a:	4293      	cmp	r3, r2
 800055c:	d106      	bne.n	800056c <GPIO_periClockControl+0x80>
			GPIOE_PCLK_EN();
 800055e:	4b4e      	ldr	r3, [pc, #312]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 8000560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000562:	4a4d      	ldr	r2, [pc, #308]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 8000564:	f043 0310 	orr.w	r3, r3, #16
 8000568:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800056a:	e08d      	b.n	8000688 <GPIO_periClockControl+0x19c>
		else if(pGPIOx == GPIOF){
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	4a4f      	ldr	r2, [pc, #316]	@ (80006ac <GPIO_periClockControl+0x1c0>)
 8000570:	4293      	cmp	r3, r2
 8000572:	d106      	bne.n	8000582 <GPIO_periClockControl+0x96>
			GPIOF_PCLK_EN();
 8000574:	4b48      	ldr	r3, [pc, #288]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 8000576:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000578:	4a47      	ldr	r2, [pc, #284]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 800057a:	f043 0320 	orr.w	r3, r3, #32
 800057e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000580:	e082      	b.n	8000688 <GPIO_periClockControl+0x19c>
		else if(pGPIOx == GPIOG){
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	4a4a      	ldr	r2, [pc, #296]	@ (80006b0 <GPIO_periClockControl+0x1c4>)
 8000586:	4293      	cmp	r3, r2
 8000588:	d106      	bne.n	8000598 <GPIO_periClockControl+0xac>
			GPIOG_PCLK_EN();
 800058a:	4b43      	ldr	r3, [pc, #268]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 800058c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800058e:	4a42      	ldr	r2, [pc, #264]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 8000590:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000594:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000596:	e077      	b.n	8000688 <GPIO_periClockControl+0x19c>
		else if(pGPIOx == GPIOH){
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	4a46      	ldr	r2, [pc, #280]	@ (80006b4 <GPIO_periClockControl+0x1c8>)
 800059c:	4293      	cmp	r3, r2
 800059e:	d106      	bne.n	80005ae <GPIO_periClockControl+0xc2>
			GPIOH_PCLK_EN();
 80005a0:	4b3d      	ldr	r3, [pc, #244]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 80005a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005a4:	4a3c      	ldr	r2, [pc, #240]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 80005a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005aa:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80005ac:	e06c      	b.n	8000688 <GPIO_periClockControl+0x19c>
		else if(pGPIOx == GPIOI){
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	4a41      	ldr	r2, [pc, #260]	@ (80006b8 <GPIO_periClockControl+0x1cc>)
 80005b2:	4293      	cmp	r3, r2
 80005b4:	d168      	bne.n	8000688 <GPIO_periClockControl+0x19c>
			GPIOI_PCLK_EN();
 80005b6:	4b38      	ldr	r3, [pc, #224]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 80005b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ba:	4a37      	ldr	r2, [pc, #220]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 80005bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80005c0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80005c2:	e061      	b.n	8000688 <GPIO_periClockControl+0x19c>
		if(pGPIOx == GPIOA){
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	4a33      	ldr	r2, [pc, #204]	@ (8000694 <GPIO_periClockControl+0x1a8>)
 80005c8:	4293      	cmp	r3, r2
 80005ca:	d106      	bne.n	80005da <GPIO_periClockControl+0xee>
			GPIOA_PCLK_DI();
 80005cc:	4b32      	ldr	r3, [pc, #200]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 80005ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005d0:	4a31      	ldr	r2, [pc, #196]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 80005d2:	f023 0301 	bic.w	r3, r3, #1
 80005d6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80005d8:	e056      	b.n	8000688 <GPIO_periClockControl+0x19c>
		else if(pGPIOx == GPIOB){
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	4a2f      	ldr	r2, [pc, #188]	@ (800069c <GPIO_periClockControl+0x1b0>)
 80005de:	4293      	cmp	r3, r2
 80005e0:	d106      	bne.n	80005f0 <GPIO_periClockControl+0x104>
			GPIOB_PCLK_DI();
 80005e2:	4b2d      	ldr	r3, [pc, #180]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 80005e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005e6:	4a2c      	ldr	r2, [pc, #176]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 80005e8:	f023 0302 	bic.w	r3, r3, #2
 80005ec:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80005ee:	e04b      	b.n	8000688 <GPIO_periClockControl+0x19c>
		else if(pGPIOx == GPIOC ){
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	4a2b      	ldr	r2, [pc, #172]	@ (80006a0 <GPIO_periClockControl+0x1b4>)
 80005f4:	4293      	cmp	r3, r2
 80005f6:	d106      	bne.n	8000606 <GPIO_periClockControl+0x11a>
			GPIOC_PCLK_DI();
 80005f8:	4b27      	ldr	r3, [pc, #156]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 80005fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005fc:	4a26      	ldr	r2, [pc, #152]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 80005fe:	f023 0304 	bic.w	r3, r3, #4
 8000602:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000604:	e040      	b.n	8000688 <GPIO_periClockControl+0x19c>
		else if(pGPIOx == GPIOD){
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	4a26      	ldr	r2, [pc, #152]	@ (80006a4 <GPIO_periClockControl+0x1b8>)
 800060a:	4293      	cmp	r3, r2
 800060c:	d106      	bne.n	800061c <GPIO_periClockControl+0x130>
			GPIOD_PCLK_DI();
 800060e:	4b22      	ldr	r3, [pc, #136]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 8000610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000612:	4a21      	ldr	r2, [pc, #132]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 8000614:	f023 0308 	bic.w	r3, r3, #8
 8000618:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800061a:	e035      	b.n	8000688 <GPIO_periClockControl+0x19c>
		else if(pGPIOx == GPIOE){
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	4a22      	ldr	r2, [pc, #136]	@ (80006a8 <GPIO_periClockControl+0x1bc>)
 8000620:	4293      	cmp	r3, r2
 8000622:	d106      	bne.n	8000632 <GPIO_periClockControl+0x146>
			GPIOE_PCLK_DI();
 8000624:	4b1c      	ldr	r3, [pc, #112]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 8000626:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000628:	4a1b      	ldr	r2, [pc, #108]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 800062a:	f023 0310 	bic.w	r3, r3, #16
 800062e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000630:	e02a      	b.n	8000688 <GPIO_periClockControl+0x19c>
		}else if(pGPIOx == GPIOF){
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	4a1d      	ldr	r2, [pc, #116]	@ (80006ac <GPIO_periClockControl+0x1c0>)
 8000636:	4293      	cmp	r3, r2
 8000638:	d106      	bne.n	8000648 <GPIO_periClockControl+0x15c>
			GPIOF_PCLK_DI();
 800063a:	4b17      	ldr	r3, [pc, #92]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 800063c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800063e:	4a16      	ldr	r2, [pc, #88]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 8000640:	f023 0320 	bic.w	r3, r3, #32
 8000644:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000646:	e01f      	b.n	8000688 <GPIO_periClockControl+0x19c>
		}else if(pGPIOx == GPIOG){
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	4a19      	ldr	r2, [pc, #100]	@ (80006b0 <GPIO_periClockControl+0x1c4>)
 800064c:	4293      	cmp	r3, r2
 800064e:	d106      	bne.n	800065e <GPIO_periClockControl+0x172>
			GPIOG_PCLK_DI();
 8000650:	4b11      	ldr	r3, [pc, #68]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 8000652:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000654:	4a10      	ldr	r2, [pc, #64]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 8000656:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800065a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800065c:	e014      	b.n	8000688 <GPIO_periClockControl+0x19c>
		}else if(pGPIOx == GPIOH){
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	4a14      	ldr	r2, [pc, #80]	@ (80006b4 <GPIO_periClockControl+0x1c8>)
 8000662:	4293      	cmp	r3, r2
 8000664:	d106      	bne.n	8000674 <GPIO_periClockControl+0x188>
			GPIOH_PCLK_DI();
 8000666:	4b0c      	ldr	r3, [pc, #48]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 8000668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800066a:	4a0b      	ldr	r2, [pc, #44]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 800066c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000670:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000672:	e009      	b.n	8000688 <GPIO_periClockControl+0x19c>
		else if(pGPIOx == GPIOI){
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	4a10      	ldr	r2, [pc, #64]	@ (80006b8 <GPIO_periClockControl+0x1cc>)
 8000678:	4293      	cmp	r3, r2
 800067a:	d105      	bne.n	8000688 <GPIO_periClockControl+0x19c>
			GPIOI_PCLK_DI();
 800067c:	4b06      	ldr	r3, [pc, #24]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 800067e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000680:	4a05      	ldr	r2, [pc, #20]	@ (8000698 <GPIO_periClockControl+0x1ac>)
 8000682:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000686:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000688:	bf00      	nop
 800068a:	370c      	adds	r7, #12
 800068c:	46bd      	mov	sp, r7
 800068e:	bc80      	pop	{r7}
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop
 8000694:	40020000 	.word	0x40020000
 8000698:	40023800 	.word	0x40023800
 800069c:	40020400 	.word	0x40020400
 80006a0:	40020800 	.word	0x40020800
 80006a4:	40020c00 	.word	0x40020c00
 80006a8:	40021000 	.word	0x40021000
 80006ac:	40021400 	.word	0x40021400
 80006b0:	40021800 	.word	0x40021800
 80006b4:	40021c00 	.word	0x40021c00
 80006b8:	40022000 	.word	0x40022000

080006bc <GPIO_Init>:
 *
 * @return 		- NONE
 * @Note    	- NONE
 *
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle){
 80006bc:	b580      	push	{r7, lr}
 80006be:	b086      	sub	sp, #24
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
	// enable the PERIPHERAL CLOCK FOR USER

	GPIO_periClockControl(pGPIOHandle->pGPIOx, ENABLE);
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	2101      	movs	r1, #1
 80006ca:	4618      	mov	r0, r3
 80006cc:	f7ff ff0e 	bl	80004ec <GPIO_periClockControl>

	// pGPIOHandle is given by the user
	uint32_t temp =0; // temp temporarily holds the correctly shifted bit pattern for ONE pin before it is written into the hardware register.
 80006d0:	2300      	movs	r3, #0
 80006d2:	617b      	str	r3, [r7, #20]
	// pGPIOHandle give us the base address. to access the gpio

	//1. config the mode of gpio pin
	if(pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG){  // if pin Mode is less than the 4 - analog mode then this work
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	795b      	ldrb	r3, [r3, #5]
 80006d8:	2b03      	cmp	r3, #3
 80006da:	d821      	bhi.n	8000720 <GPIO_Init+0x64>
		// non interrupt mode
		temp = (pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode << (2* pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	795b      	ldrb	r3, [r3, #5]
 80006e0:	461a      	mov	r2, r3
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	791b      	ldrb	r3, [r3, #4]
 80006e6:	005b      	lsls	r3, r3, #1
 80006e8:	fa02 f303 	lsl.w	r3, r2, r3
 80006ec:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); // clearing bits field
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	681a      	ldr	r2, [r3, #0]
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	791b      	ldrb	r3, [r3, #4]
 80006f8:	4619      	mov	r1, r3
 80006fa:	2303      	movs	r3, #3
 80006fc:	408b      	lsls	r3, r1
 80006fe:	43db      	mvns	r3, r3
 8000700:	4619      	mov	r1, r3
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	400a      	ands	r2, r1
 8000708:	601a      	str	r2, [r3, #0]
		pGPIOHandle -> pGPIOx -> MODER |= temp ; // setting of the bits fields //storing the data into the actual register
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	6819      	ldr	r1, [r3, #0]
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	697a      	ldr	r2, [r7, #20]
 8000716:	430a      	orrs	r2, r1
 8000718:	601a      	str	r2, [r3, #0]
		temp =0;
 800071a:	2300      	movs	r3, #0
 800071c:	617b      	str	r3, [r7, #20]
 800071e:	e0bf      	b.n	80008a0 <GPIO_Init+0x1e4>
	}
	else{
		// ****************************   code later for interrupt
		if (pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT){
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	795b      	ldrb	r3, [r3, #5]
 8000724:	2b04      	cmp	r3, #4
 8000726:	d117      	bne.n	8000758 <GPIO_Init+0x9c>
			// 1. config the FISR
			EXTI->FTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000728:	4b47      	ldr	r3, [pc, #284]	@ (8000848 <GPIO_Init+0x18c>)
 800072a:	68db      	ldr	r3, [r3, #12]
 800072c:	687a      	ldr	r2, [r7, #4]
 800072e:	7912      	ldrb	r2, [r2, #4]
 8000730:	4611      	mov	r1, r2
 8000732:	2201      	movs	r2, #1
 8000734:	408a      	lsls	r2, r1
 8000736:	4611      	mov	r1, r2
 8000738:	4a43      	ldr	r2, [pc, #268]	@ (8000848 <GPIO_Init+0x18c>)
 800073a:	430b      	orrs	r3, r1
 800073c:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR &= ~(1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800073e:	4b42      	ldr	r3, [pc, #264]	@ (8000848 <GPIO_Init+0x18c>)
 8000740:	689b      	ldr	r3, [r3, #8]
 8000742:	687a      	ldr	r2, [r7, #4]
 8000744:	7912      	ldrb	r2, [r2, #4]
 8000746:	4611      	mov	r1, r2
 8000748:	2201      	movs	r2, #1
 800074a:	408a      	lsls	r2, r1
 800074c:	43d2      	mvns	r2, r2
 800074e:	4611      	mov	r1, r2
 8000750:	4a3d      	ldr	r2, [pc, #244]	@ (8000848 <GPIO_Init+0x18c>)
 8000752:	400b      	ands	r3, r1
 8000754:	6093      	str	r3, [r2, #8]
 8000756:	e035      	b.n	80007c4 <GPIO_Init+0x108>
		}
		else if(pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT){
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	795b      	ldrb	r3, [r3, #5]
 800075c:	2b05      	cmp	r3, #5
 800075e:	d117      	bne.n	8000790 <GPIO_Init+0xd4>
			// 1. config the RTSR -- rising trigger shift reg
			EXTI->RTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000760:	4b39      	ldr	r3, [pc, #228]	@ (8000848 <GPIO_Init+0x18c>)
 8000762:	689b      	ldr	r3, [r3, #8]
 8000764:	687a      	ldr	r2, [r7, #4]
 8000766:	7912      	ldrb	r2, [r2, #4]
 8000768:	4611      	mov	r1, r2
 800076a:	2201      	movs	r2, #1
 800076c:	408a      	lsls	r2, r1
 800076e:	4611      	mov	r1, r2
 8000770:	4a35      	ldr	r2, [pc, #212]	@ (8000848 <GPIO_Init+0x18c>)
 8000772:	430b      	orrs	r3, r1
 8000774:	6093      	str	r3, [r2, #8]
			EXTI->FTSR &= ~(1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000776:	4b34      	ldr	r3, [pc, #208]	@ (8000848 <GPIO_Init+0x18c>)
 8000778:	68db      	ldr	r3, [r3, #12]
 800077a:	687a      	ldr	r2, [r7, #4]
 800077c:	7912      	ldrb	r2, [r2, #4]
 800077e:	4611      	mov	r1, r2
 8000780:	2201      	movs	r2, #1
 8000782:	408a      	lsls	r2, r1
 8000784:	43d2      	mvns	r2, r2
 8000786:	4611      	mov	r1, r2
 8000788:	4a2f      	ldr	r2, [pc, #188]	@ (8000848 <GPIO_Init+0x18c>)
 800078a:	400b      	ands	r3, r1
 800078c:	60d3      	str	r3, [r2, #12]
 800078e:	e019      	b.n	80007c4 <GPIO_Init+0x108>
		}
		else if(pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode  == GPIO_MODE_IT_RFT){
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	795b      	ldrb	r3, [r3, #5]
 8000794:	2b06      	cmp	r3, #6
 8000796:	d115      	bne.n	80007c4 <GPIO_Init+0x108>
			//1. config both FTST AND RTSR
			EXTI->FTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000798:	4b2b      	ldr	r3, [pc, #172]	@ (8000848 <GPIO_Init+0x18c>)
 800079a:	68db      	ldr	r3, [r3, #12]
 800079c:	687a      	ldr	r2, [r7, #4]
 800079e:	7912      	ldrb	r2, [r2, #4]
 80007a0:	4611      	mov	r1, r2
 80007a2:	2201      	movs	r2, #1
 80007a4:	408a      	lsls	r2, r1
 80007a6:	4611      	mov	r1, r2
 80007a8:	4a27      	ldr	r2, [pc, #156]	@ (8000848 <GPIO_Init+0x18c>)
 80007aa:	430b      	orrs	r3, r1
 80007ac:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007ae:	4b26      	ldr	r3, [pc, #152]	@ (8000848 <GPIO_Init+0x18c>)
 80007b0:	689b      	ldr	r3, [r3, #8]
 80007b2:	687a      	ldr	r2, [r7, #4]
 80007b4:	7912      	ldrb	r2, [r2, #4]
 80007b6:	4611      	mov	r1, r2
 80007b8:	2201      	movs	r2, #1
 80007ba:	408a      	lsls	r2, r1
 80007bc:	4611      	mov	r1, r2
 80007be:	4a22      	ldr	r2, [pc, #136]	@ (8000848 <GPIO_Init+0x18c>)
 80007c0:	430b      	orrs	r3, r1
 80007c2:	6093      	str	r3, [r2, #8]
		}
		// 2. config the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber/4 ;// this give us EXTI register number
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	791b      	ldrb	r3, [r3, #4]
 80007c8:	089b      	lsrs	r3, r3, #2
 80007ca:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber%4; // give us the positon of the exti where we have to set the value
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	791b      	ldrb	r3, [r3, #4]
 80007d0:	f003 0303 	and.w	r3, r3, #3
 80007d4:	74bb      	strb	r3, [r7, #18]
		// macro
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	4a1c      	ldr	r2, [pc, #112]	@ (800084c <GPIO_Init+0x190>)
 80007dc:	4293      	cmp	r3, r2
 80007de:	d03b      	beq.n	8000858 <GPIO_Init+0x19c>
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	4a1a      	ldr	r2, [pc, #104]	@ (8000850 <GPIO_Init+0x194>)
 80007e6:	4293      	cmp	r3, r2
 80007e8:	d02b      	beq.n	8000842 <GPIO_Init+0x186>
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	4a19      	ldr	r2, [pc, #100]	@ (8000854 <GPIO_Init+0x198>)
 80007f0:	4293      	cmp	r3, r2
 80007f2:	d024      	beq.n	800083e <GPIO_Init+0x182>
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	4a15      	ldr	r2, [pc, #84]	@ (8000850 <GPIO_Init+0x194>)
 80007fa:	4293      	cmp	r3, r2
 80007fc:	d01d      	beq.n	800083a <GPIO_Init+0x17e>
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	4a12      	ldr	r2, [pc, #72]	@ (800084c <GPIO_Init+0x190>)
 8000804:	4293      	cmp	r3, r2
 8000806:	d016      	beq.n	8000836 <GPIO_Init+0x17a>
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	4a10      	ldr	r2, [pc, #64]	@ (8000850 <GPIO_Init+0x194>)
 800080e:	4293      	cmp	r3, r2
 8000810:	d00f      	beq.n	8000832 <GPIO_Init+0x176>
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	4a0d      	ldr	r2, [pc, #52]	@ (800084c <GPIO_Init+0x190>)
 8000818:	4293      	cmp	r3, r2
 800081a:	d008      	beq.n	800082e <GPIO_Init+0x172>
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	4a0b      	ldr	r2, [pc, #44]	@ (8000850 <GPIO_Init+0x194>)
 8000822:	4293      	cmp	r3, r2
 8000824:	d101      	bne.n	800082a <GPIO_Init+0x16e>
 8000826:	2307      	movs	r3, #7
 8000828:	e017      	b.n	800085a <GPIO_Init+0x19e>
 800082a:	2300      	movs	r3, #0
 800082c:	e015      	b.n	800085a <GPIO_Init+0x19e>
 800082e:	2306      	movs	r3, #6
 8000830:	e013      	b.n	800085a <GPIO_Init+0x19e>
 8000832:	2305      	movs	r3, #5
 8000834:	e011      	b.n	800085a <GPIO_Init+0x19e>
 8000836:	2304      	movs	r3, #4
 8000838:	e00f      	b.n	800085a <GPIO_Init+0x19e>
 800083a:	2303      	movs	r3, #3
 800083c:	e00d      	b.n	800085a <GPIO_Init+0x19e>
 800083e:	2302      	movs	r3, #2
 8000840:	e00b      	b.n	800085a <GPIO_Init+0x19e>
 8000842:	2301      	movs	r3, #1
 8000844:	e009      	b.n	800085a <GPIO_Init+0x19e>
 8000846:	bf00      	nop
 8000848:	40013c00 	.word	0x40013c00
 800084c:	40020000 	.word	0x40020000
 8000850:	40020400 	.word	0x40020400
 8000854:	40020800 	.word	0x40020800
 8000858:	2300      	movs	r3, #0
 800085a:	747b      	strb	r3, [r7, #17]

		SYSCFG_PCLK_EN();
 800085c:	4b5e      	ldr	r3, [pc, #376]	@ (80009d8 <GPIO_Init+0x31c>)
 800085e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000860:	4a5d      	ldr	r2, [pc, #372]	@ (80009d8 <GPIO_Init+0x31c>)
 8000862:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000866:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] |= (portcode << (temp2*4));
 8000868:	4a5c      	ldr	r2, [pc, #368]	@ (80009dc <GPIO_Init+0x320>)
 800086a:	7cfb      	ldrb	r3, [r7, #19]
 800086c:	3302      	adds	r3, #2
 800086e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000872:	7c79      	ldrb	r1, [r7, #17]
 8000874:	7cbb      	ldrb	r3, [r7, #18]
 8000876:	009b      	lsls	r3, r3, #2
 8000878:	fa01 f303 	lsl.w	r3, r1, r3
 800087c:	4618      	mov	r0, r3
 800087e:	4957      	ldr	r1, [pc, #348]	@ (80009dc <GPIO_Init+0x320>)
 8000880:	7cfb      	ldrb	r3, [r7, #19]
 8000882:	4302      	orrs	r2, r0
 8000884:	3302      	adds	r3, #2
 8000886:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		// 3. enable the exti interrupt delivery using the IMR (interrupt mask register)
		EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber; // enabling the IMR COrresponding to IMR number
 800088a:	4b55      	ldr	r3, [pc, #340]	@ (80009e0 <GPIO_Init+0x324>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	687a      	ldr	r2, [r7, #4]
 8000890:	7912      	ldrb	r2, [r2, #4]
 8000892:	4611      	mov	r1, r2
 8000894:	2201      	movs	r2, #1
 8000896:	408a      	lsls	r2, r1
 8000898:	4611      	mov	r1, r2
 800089a:	4a51      	ldr	r2, [pc, #324]	@ (80009e0 <GPIO_Init+0x324>)
 800089c:	430b      	orrs	r3, r1
 800089e:	6013      	str	r3, [r2, #0]

	}

	//2. config the speed
	temp = (pGPIOHandle -> GPIO_PinConfig.GPIO_PinSpeed << (2*pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	799b      	ldrb	r3, [r3, #6]
 80008a4:	461a      	mov	r2, r3
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	791b      	ldrb	r3, [r3, #4]
 80008aa:	005b      	lsls	r3, r3, #1
 80008ac:	fa02 f303 	lsl.w	r3, r2, r3
 80008b0:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); // clearing bits field
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	689a      	ldr	r2, [r3, #8]
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	791b      	ldrb	r3, [r3, #4]
 80008bc:	4619      	mov	r1, r3
 80008be:	2303      	movs	r3, #3
 80008c0:	408b      	lsls	r3, r1
 80008c2:	43db      	mvns	r3, r3
 80008c4:	4619      	mov	r1, r3
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	400a      	ands	r2, r1
 80008cc:	609a      	str	r2, [r3, #8]
	pGPIOHandle -> pGPIOx -> OSPEEDR |= temp ;
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	6899      	ldr	r1, [r3, #8]
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	697a      	ldr	r2, [r7, #20]
 80008da:	430a      	orrs	r2, r1
 80008dc:	609a      	str	r2, [r3, #8]
	temp =0;
 80008de:	2300      	movs	r3, #0
 80008e0:	617b      	str	r3, [r7, #20]

	//3. config the pupd setting
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2*pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	79db      	ldrb	r3, [r3, #7]
 80008e6:	461a      	mov	r2, r3
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	791b      	ldrb	r3, [r3, #4]
 80008ec:	005b      	lsls	r3, r3, #1
 80008ee:	fa02 f303 	lsl.w	r3, r2, r3
 80008f2:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); // clearing bits field
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	68da      	ldr	r2, [r3, #12]
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	791b      	ldrb	r3, [r3, #4]
 80008fe:	4619      	mov	r1, r3
 8000900:	2303      	movs	r3, #3
 8000902:	408b      	lsls	r3, r1
 8000904:	43db      	mvns	r3, r3
 8000906:	4619      	mov	r1, r3
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	400a      	ands	r2, r1
 800090e:	60da      	str	r2, [r3, #12]
	pGPIOHandle -> pGPIOx -> PUPDR |= temp ;
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	68d9      	ldr	r1, [r3, #12]
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	697a      	ldr	r2, [r7, #20]
 800091c:	430a      	orrs	r2, r1
 800091e:	60da      	str	r2, [r3, #12]
	temp =0;
 8000920:	2300      	movs	r3, #0
 8000922:	617b      	str	r3, [r7, #20]

	//4. config the optype
	temp = (pGPIOHandle -> GPIO_PinConfig.GPIO_OPType << (1*pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	7a1b      	ldrb	r3, [r3, #8]
 8000928:	461a      	mov	r2, r3
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	791b      	ldrb	r3, [r3, #4]
 800092e:	fa02 f303 	lsl.w	r3, r2, r3
 8000932:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER  &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); // clearing bits field
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	685a      	ldr	r2, [r3, #4]
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	791b      	ldrb	r3, [r3, #4]
 800093e:	4619      	mov	r1, r3
 8000940:	2303      	movs	r3, #3
 8000942:	408b      	lsls	r3, r1
 8000944:	43db      	mvns	r3, r3
 8000946:	4619      	mov	r1, r3
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	400a      	ands	r2, r1
 800094e:	605a      	str	r2, [r3, #4]
	pGPIOHandle -> pGPIOx -> OTYPER |= temp ;
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	6859      	ldr	r1, [r3, #4]
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	697a      	ldr	r2, [r7, #20]
 800095c:	430a      	orrs	r2, r1
 800095e:	605a      	str	r2, [r3, #4]
	temp =0;
 8000960:	2300      	movs	r3, #0
 8000962:	617b      	str	r3, [r7, #20]

	//5. config the alternate functionality
	if (pGPIOHandle ->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN){
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	795b      	ldrb	r3, [r3, #5]
 8000968:	2b02      	cmp	r3, #2
 800096a:	d131      	bne.n	80009d0 <GPIO_Init+0x314>
		// config alt fn reg
		uint8_t temp1,temp2;
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber /8;
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	791b      	ldrb	r3, [r3, #4]
 8000970:	08db      	lsrs	r3, r3, #3
 8000972:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber %8;
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	791b      	ldrb	r3, [r3, #4]
 8000978:	f003 0307 	and.w	r3, r3, #7
 800097c:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4*temp2)); // 4 bits are used therefore 0xf , clearing the bits field
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	7c3a      	ldrb	r2, [r7, #16]
 8000984:	3208      	adds	r2, #8
 8000986:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800098a:	7bfb      	ldrb	r3, [r7, #15]
 800098c:	009b      	lsls	r3, r3, #2
 800098e:	220f      	movs	r2, #15
 8000990:	fa02 f303 	lsl.w	r3, r2, r3
 8000994:	43db      	mvns	r3, r3
 8000996:	4618      	mov	r0, r3
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	7c3a      	ldrb	r2, [r7, #16]
 800099e:	4001      	ands	r1, r0
 80009a0:	3208      	adds	r2, #8
 80009a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4*temp2));
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	7c3a      	ldrb	r2, [r7, #16]
 80009ac:	3208      	adds	r2, #8
 80009ae:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	7a5b      	ldrb	r3, [r3, #9]
 80009b6:	461a      	mov	r2, r3
 80009b8:	7bfb      	ldrb	r3, [r7, #15]
 80009ba:	009b      	lsls	r3, r3, #2
 80009bc:	fa02 f303 	lsl.w	r3, r2, r3
 80009c0:	4618      	mov	r0, r3
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	7c3a      	ldrb	r2, [r7, #16]
 80009c8:	4301      	orrs	r1, r0
 80009ca:	3208      	adds	r2, #8
 80009cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	}


}
 80009d0:	bf00      	nop
 80009d2:	3718      	adds	r7, #24
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	40023800 	.word	0x40023800
 80009dc:	40013800 	.word	0x40013800
 80009e0:	40013c00 	.word	0x40013c00

080009e4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80009e4:	480d      	ldr	r0, [pc, #52]	@ (8000a1c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80009e6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80009e8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009ec:	480c      	ldr	r0, [pc, #48]	@ (8000a20 <LoopForever+0x6>)
  ldr r1, =_edata
 80009ee:	490d      	ldr	r1, [pc, #52]	@ (8000a24 <LoopForever+0xa>)
  ldr r2, =_sidata
 80009f0:	4a0d      	ldr	r2, [pc, #52]	@ (8000a28 <LoopForever+0xe>)
  movs r3, #0
 80009f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009f4:	e002      	b.n	80009fc <LoopCopyDataInit>

080009f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009fa:	3304      	adds	r3, #4

080009fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a00:	d3f9      	bcc.n	80009f6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a02:	4a0a      	ldr	r2, [pc, #40]	@ (8000a2c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a04:	4c0a      	ldr	r4, [pc, #40]	@ (8000a30 <LoopForever+0x16>)
  movs r3, #0
 8000a06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a08:	e001      	b.n	8000a0e <LoopFillZerobss>

08000a0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a0c:	3204      	adds	r2, #4

08000a0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a10:	d3fb      	bcc.n	8000a0a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000a12:	f000 f811 	bl	8000a38 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000a16:	f7ff fc1f 	bl	8000258 <main>

08000a1a <LoopForever>:

LoopForever:
  b LoopForever
 8000a1a:	e7fe      	b.n	8000a1a <LoopForever>
  ldr   r0, =_estack
 8000a1c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a24:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000a28:	08000ab4 	.word	0x08000ab4
  ldr r2, =_sbss
 8000a2c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000a30:	2000001c 	.word	0x2000001c

08000a34 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a34:	e7fe      	b.n	8000a34 <ADC_IRQHandler>
	...

08000a38 <__libc_init_array>:
 8000a38:	b570      	push	{r4, r5, r6, lr}
 8000a3a:	4d0d      	ldr	r5, [pc, #52]	@ (8000a70 <__libc_init_array+0x38>)
 8000a3c:	4c0d      	ldr	r4, [pc, #52]	@ (8000a74 <__libc_init_array+0x3c>)
 8000a3e:	1b64      	subs	r4, r4, r5
 8000a40:	10a4      	asrs	r4, r4, #2
 8000a42:	2600      	movs	r6, #0
 8000a44:	42a6      	cmp	r6, r4
 8000a46:	d109      	bne.n	8000a5c <__libc_init_array+0x24>
 8000a48:	4d0b      	ldr	r5, [pc, #44]	@ (8000a78 <__libc_init_array+0x40>)
 8000a4a:	4c0c      	ldr	r4, [pc, #48]	@ (8000a7c <__libc_init_array+0x44>)
 8000a4c:	f000 f818 	bl	8000a80 <_init>
 8000a50:	1b64      	subs	r4, r4, r5
 8000a52:	10a4      	asrs	r4, r4, #2
 8000a54:	2600      	movs	r6, #0
 8000a56:	42a6      	cmp	r6, r4
 8000a58:	d105      	bne.n	8000a66 <__libc_init_array+0x2e>
 8000a5a:	bd70      	pop	{r4, r5, r6, pc}
 8000a5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a60:	4798      	blx	r3
 8000a62:	3601      	adds	r6, #1
 8000a64:	e7ee      	b.n	8000a44 <__libc_init_array+0xc>
 8000a66:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a6a:	4798      	blx	r3
 8000a6c:	3601      	adds	r6, #1
 8000a6e:	e7f2      	b.n	8000a56 <__libc_init_array+0x1e>
 8000a70:	08000aac 	.word	0x08000aac
 8000a74:	08000aac 	.word	0x08000aac
 8000a78:	08000aac 	.word	0x08000aac
 8000a7c:	08000ab0 	.word	0x08000ab0

08000a80 <_init>:
 8000a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a82:	bf00      	nop
 8000a84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a86:	bc08      	pop	{r3}
 8000a88:	469e      	mov	lr, r3
 8000a8a:	4770      	bx	lr

08000a8c <_fini>:
 8000a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a8e:	bf00      	nop
 8000a90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a92:	bc08      	pop	{r3}
 8000a94:	469e      	mov	lr, r3
 8000a96:	4770      	bx	lr
