Chronologic VCS simulator copyright 1991-2011
Contains Synopsys proprietary information.
Compiler version E-2011.03_Full64; Runtime version E-2011.03_Full64;  Mar 28 01:32 2013
STARTING TESTBENCH!

---------------------------------------------------------------
>>>> Pre-Clock Input     30
COND_BRANCH=0, UNCOND_BRANCH=0
NPC1=0000000000000001, IR1=00000000, DREG1= 3, REGA1=0000000000000014, REGB1=0000000000000014, OPA1=0, OPB1=0, FUNC1=00
NPC2=0000000000000002, IR2=00000000, DREG2= 3, REGA2=0000000000000014, REGB2=0000000000000014, OPA2=0, OPB2=0, FUNC2=00

>>>> Pre-Clock Output   30
Stall1=0, Stall2=0
NPC1=0000000000000001, IR1=00000000, DREG1=03, RES1=0000000000000028, VALID1=1
NPC2=0000000000000002, IR2=00000000, DREG2=03, RES2=0000000000000028, VALID2=1
---------------------------------------------------------------
>>>> Pre-Clock Input     40
COND_BRANCH=0, UNCOND_BRANCH=0
NPC1=0000000000000003, IR1=00000000, DREG1= 3, REGA1=0000000000000014, REGB1=0000000000000014, OPA1=0, OPB1=0, FUNC1=0b
NPC2=0000000000000004, IR2=00000000, DREG2= 3, REGA2=0000000000000014, REGB2=0000000000000014, OPA2=0, OPB2=0, FUNC2=0b

>>>> Pre-Clock Output   40
Stall1=0, Stall2=0
NPC1=0000000000000003, IR1=00000000, DREG1=03, RES1=deadbeefbaadbeef, VALID1=0
NPC2=0000000000000004, IR2=00000000, DREG2=03, RES2=deadbeefbaadbeef, VALID2=0
---------------------------------------------------------------
>>>> Pre-Clock Input     50
COND_BRANCH=0, UNCOND_BRANCH=0
NPC1=0000000000000005, IR1=00000000, DREG1= 3, REGA1=0000000000000014, REGB1=0000000000000014, OPA1=0, OPB1=0, FUNC1=00
NPC2=0000000000000006, IR2=00000000, DREG2= 3, REGA2=0000000000000014, REGB2=0000000000000014, OPA2=0, OPB2=0, FUNC2=00

>>>> Pre-Clock Output   50
Stall1=0, Stall2=0
NPC1=0000000000000005, IR1=00000000, DREG1=03, RES1=0000000000000028, VALID1=1
NPC2=0000000000000006, IR2=00000000, DREG2=03, RES2=0000000000000028, VALID2=1
---------------------------------------------------------------
>>>> Pre-Clock Input     60
COND_BRANCH=0, UNCOND_BRANCH=0
NPC1=0000000000000007, IR1=00000000, DREG1= 3, REGA1=0000000000000014, REGB1=0000000000000014, OPA1=0, OPB1=0, FUNC1=00
NPC2=0000000000000008, IR2=00000000, DREG2= 3, REGA2=0000000000000014, REGB2=0000000000000014, OPA2=0, OPB2=0, FUNC2=00

>>>> Pre-Clock Output   60
Stall1=0, Stall2=0
NPC1=0000000000000007, IR1=00000000, DREG1=03, RES1=0000000000000028, VALID1=1
NPC2=0000000000000008, IR2=00000000, DREG2=03, RES2=0000000000000028, VALID2=1
---------------------------------------------------------------
>>>> Pre-Clock Input     70
COND_BRANCH=0, UNCOND_BRANCH=0
NPC1=0000000000000009, IR1=00000000, DREG1= 3, REGA1=0000000000000014, REGB1=0000000000000014, OPA1=0, OPB1=0, FUNC1=00
NPC2=000000000000000a, IR2=00000000, DREG2= 3, REGA2=0000000000000014, REGB2=0000000000000014, OPA2=0, OPB2=0, FUNC2=00

>>>> Pre-Clock Output   70
Stall1=1, Stall2=1
NPC1=0000000000000003, IR1=00000000, DREG1=03, RES1=0000000000000190, VALID1=1
NPC2=0000000000000004, IR2=00000000, DREG2=03, RES2=0000000000000190, VALID2=1
ENDING TESTBENCH : SUCCESS !

$finish called from file "test_ex_stage.v", line 332.
$finish at simulation time                  750
           V C S   S i m u l a t i o n   R e p o r t 
Time: 75000 ps
CPU Time:      0.470 seconds;       Data structure size:   0.0Mb
Thu Mar 28 01:32:36 2013
