Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/sanggong/verilog/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 2e8510bfcd4f4379bd606be7081aca31 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_my_btn_debounce_behav xil_defaultlib.tb_my_btn_debounce xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_btn_debounce
Compiling module xil_defaultlib.tick_generator_default
Compiling module xil_defaultlib.tb_my_btn_debounce
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_my_btn_debounce_behav
