// Seed: 3001247916
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    output id_1
);
  type_4(
      1, 1'b0, id_0
  );
  logic id_2;
  assign id_1[1] = 1;
endmodule
