{
  "module_name": "clk-mt8365-mm.c",
  "hash_id": "d7a6efddfa14b1b887a8bf820d3f67950e6ce6b7d175df84206b86d191d9df16",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8365-mm.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/clock/mediatek,mt8365-clk.h>\n#include <linux/clk-provider.h>\n#include <linux/platform_device.h>\n\n#include \"clk-gate.h\"\n#include \"clk-mtk.h\"\n\nstatic const struct mtk_gate_regs mm0_cg_regs = {\n\t.set_ofs = 0x104,\n\t.clr_ofs = 0x108,\n\t.sta_ofs = 0x100,\n};\n\nstatic const struct mtk_gate_regs mm1_cg_regs = {\n\t.set_ofs = 0x114,\n\t.clr_ofs = 0x118,\n\t.sta_ofs = 0x110,\n};\n\n#define GATE_MM0(_id, _name, _parent, _shift) \\\n\t\tGATE_MTK(_id, _name, _parent, &mm0_cg_regs, _shift, \\\n\t\t\t &mtk_clk_gate_ops_setclr)\n\n#define GATE_MM1(_id, _name, _parent, _shift) \\\n\t\tGATE_MTK(_id, _name, _parent, &mm1_cg_regs, _shift, \\\n\t\t\t &mtk_clk_gate_ops_setclr)\n\nstatic const struct mtk_gate mm_clks[] = {\n\t \n\tGATE_MM0(CLK_MM_MM_MDP_RDMA0, \"mm_mdp_rdma0\", \"mm_sel\", 0),\n\tGATE_MM0(CLK_MM_MM_MDP_CCORR0, \"mm_mdp_ccorr0\", \"mm_sel\", 1),\n\tGATE_MM0(CLK_MM_MM_MDP_RSZ0, \"mm_mdp_rsz0\", \"mm_sel\", 2),\n\tGATE_MM0(CLK_MM_MM_MDP_RSZ1, \"mm_mdp_rsz1\", \"mm_sel\", 3),\n\tGATE_MM0(CLK_MM_MM_MDP_TDSHP0, \"mm_mdp_tdshp0\", \"mm_sel\", 4),\n\tGATE_MM0(CLK_MM_MM_MDP_WROT0, \"mm_mdp_wrot0\", \"mm_sel\", 5),\n\tGATE_MM0(CLK_MM_MM_MDP_WDMA0, \"mm_mdp_wdma0\", \"mm_sel\", 6),\n\tGATE_MM0(CLK_MM_MM_DISP_OVL0, \"mm_disp_ovl0\", \"mm_sel\", 7),\n\tGATE_MM0(CLK_MM_MM_DISP_OVL0_2L, \"mm_disp_ovl0_2l\", \"mm_sel\", 8),\n\tGATE_MM0(CLK_MM_MM_DISP_RSZ0, \"mm_disp_rsz0\", \"mm_sel\", 9),\n\tGATE_MM0(CLK_MM_MM_DISP_RDMA0, \"mm_disp_rdma0\", \"mm_sel\", 10),\n\tGATE_MM0(CLK_MM_MM_DISP_WDMA0, \"mm_disp_wdma0\", \"mm_sel\", 11),\n\tGATE_MM0(CLK_MM_MM_DISP_COLOR0, \"mm_disp_color0\", \"mm_sel\", 12),\n\tGATE_MM0(CLK_MM_MM_DISP_CCORR0, \"mm_disp_ccorr0\", \"mm_sel\", 13),\n\tGATE_MM0(CLK_MM_MM_DISP_AAL0, \"mm_disp_aal0\", \"mm_sel\", 14),\n\tGATE_MM0(CLK_MM_MM_DISP_GAMMA0, \"mm_disp_gamma0\", \"mm_sel\", 15),\n\tGATE_MM0(CLK_MM_MM_DISP_DITHER0, \"mm_disp_dither0\", \"mm_sel\", 16),\n\tGATE_MM0(CLK_MM_MM_DSI0, \"mm_dsi0\", \"mm_sel\", 17),\n\tGATE_MM0(CLK_MM_MM_DISP_RDMA1, \"mm_disp_rdma1\", \"mm_sel\", 18),\n\tGATE_MM0(CLK_MM_MM_MDP_RDMA1, \"mm_mdp_rdma1\", \"mm_sel\", 19),\n\tGATE_MM0(CLK_MM_DPI0_DPI0, \"mm_dpi0_dpi0\", \"vpll_dpix\", 20),\n\tGATE_MM0(CLK_MM_MM_FAKE, \"mm_fake\", \"mm_sel\", 21),\n\tGATE_MM0(CLK_MM_MM_SMI_COMMON, \"mm_smi_common\", \"mm_sel\", 22),\n\tGATE_MM0(CLK_MM_MM_SMI_LARB0, \"mm_smi_larb0\", \"mm_sel\", 23),\n\tGATE_MM0(CLK_MM_MM_SMI_COMM0, \"mm_smi_comm0\", \"mm_sel\", 24),\n\tGATE_MM0(CLK_MM_MM_SMI_COMM1, \"mm_smi_comm1\", \"mm_sel\", 25),\n\tGATE_MM0(CLK_MM_MM_CAM_MDP, \"mm_cam_mdp\", \"mm_sel\", 26),\n\tGATE_MM0(CLK_MM_MM_SMI_IMG, \"mm_smi_img\", \"mm_sel\", 27),\n\tGATE_MM0(CLK_MM_MM_SMI_CAM, \"mm_smi_cam\", \"mm_sel\", 28),\n\tGATE_MM0(CLK_MM_IMG_IMG_DL_RELAY, \"mm_dl_relay\", \"mm_sel\", 29),\n\tGATE_MM0(CLK_MM_IMG_IMG_DL_ASYNC_TOP, \"mm_dl_async_top\", \"mm_sel\", 30),\n\tGATE_MM0(CLK_MM_DSI0_DIG_DSI, \"mm_dsi0_dig_dsi\", \"dsi0_lntc_dsick\", 31),\n\t \n\tGATE_MM1(CLK_MM_26M_HRTWT, \"mm_f26m_hrtwt\", \"clk26m\", 0),\n\tGATE_MM1(CLK_MM_MM_DPI0, \"mm_dpi0\", \"mm_sel\", 1),\n\tGATE_MM1(CLK_MM_LVDSTX_PXL, \"mm_flvdstx_pxl\", \"vpll_dpix\", 2),\n\tGATE_MM1(CLK_MM_LVDSTX_CTS, \"mm_flvdstx_cts\", \"lvdstx_dig_cts\", 3),\n};\n\nstatic const struct mtk_clk_desc mm_desc = {\n\t.clks = mm_clks,\n\t.num_clks = ARRAY_SIZE(mm_clks),\n};\n\nstatic const struct platform_device_id clk_mt8365_mm_id_table[] = {\n\t{ .name = \"clk-mt8365-mm\", .driver_data = (kernel_ulong_t)&mm_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(platform, clk_mt8365_mm_id_table);\n\nstatic struct platform_driver clk_mt8365_mm_drv = {\n\t.probe = mtk_clk_pdev_probe,\n\t.remove_new = mtk_clk_pdev_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8365-mm\",\n\t},\n\t.id_table = clk_mt8365_mm_id_table,\n};\nmodule_platform_driver(clk_mt8365_mm_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}