// Seed: 1248743544
module module_0 (
    input uwire id_0,
    input wor id_1,
    output tri0 id_2,
    input wor id_3,
    input supply1 id_4
    , id_21, id_22,
    input uwire id_5,
    input tri1 id_6,
    output uwire id_7,
    input wire id_8,
    output tri id_9,
    output wand id_10,
    input tri0 id_11,
    output wand id_12,
    output tri1 id_13,
    output tri id_14,
    output wand id_15,
    input tri0 id_16,
    input wire id_17,
    input supply1 id_18,
    input wor id_19
);
  logic id_23;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output logic id_2,
    input tri0 id_3,
    output wor id_4,
    input tri id_5
);
  assign id_2 = 1;
  assign id_2 = id_5;
  assign id_2 = id_1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_4,
      id_1,
      id_0,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4,
      id_4,
      id_1,
      id_4,
      id_4,
      id_4,
      id_4,
      id_0,
      id_3,
      id_5,
      id_3
  );
  assign modCall_1.id_11 = 0;
  always begin : LABEL_0
    id_2 <= 1;
  end
  parameter id_7 = -1;
endmodule
