// Seed: 1103435875
module module_0 (
    output wand id_0,
    output wand id_1,
    input wor id_2,
    input tri1 id_3,
    output supply0 id_4,
    output supply0 id_5
);
  supply1 id_7;
  wor id_8;
  wire id_9;
  tri0 id_10;
  always
    if (id_7) begin
      release id_10;
    end else begin
      #1 begin
        id_8 = id_3;
      end
      return id_10;
      id_7 = 1;
    end
  assign id_1 = 1'h0;
  assign id_5 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input tri id_2,
    input supply1 id_3,
    input tri1 id_4,
    input supply0 id_5,
    input wor id_6,
    input wor id_7,
    input tri1 id_8,
    input tri1 id_9,
    input supply1 id_10,
    input uwire id_11,
    output tri1 id_12,
    input supply1 id_13,
    output tri1 id_14,
    input wor id_15,
    input tri id_16,
    input tri1 id_17,
    input supply0 id_18
);
  always assume (1);
  module_0(
      id_14, id_14, id_6, id_5, id_14, id_12
  );
endmodule
