Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/hasan/Desktop/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 16680680f6b34f56ad9c0c7345bbee22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPSLite_sim_behav xil_defaultlib.MIPSLite_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'memwrite' might have multiple concurrent drivers [C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sim_1/new/MIPSLite_sim.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 214. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 290. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 310. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 331. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 355. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 374. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 482. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 463. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 469. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 463. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 422. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 475. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 443. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 463. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 251. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 230. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 214. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 290. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 310. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 331. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 355. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 374. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 482. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 463. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 469. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 463. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 422. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 475. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 443. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 463. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 251. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 230. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.MIPSLite_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPSLite_sim_behav
