#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Jun 28 22:50:17 2025
# Process ID: 23380
# Current directory: C:/Users/VICTUS/Desktop/FPGAthi/Bai2_FPGA/Sine_wave
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22620 C:\Users\VICTUS\Desktop\FPGAthi\Bai2_FPGA\Sine_wave\Sine_wave.xpr
# Log file: C:/Users/VICTUS/Desktop/FPGAthi/Bai2_FPGA/Sine_wave/vivado.log
# Journal file: C:/Users/VICTUS/Desktop/FPGAthi/Bai2_FPGA/Sine_wave\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/VICTUS/Desktop/FPGAthi/Bai2_FPGA/Sine_wave/Sine_wave.xpr
INFO: [Project 1-313] Project file moved from 'C:/xilinx/Downloads/Sine_wave' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'ila_0' is locked:
* IP definition 'ILA (Integrated Logic Analyzer) (6.2)' for IP 'ila_0' (customized with software release 2017.4) has a different revision in the IP Catalog.
INFO: [Project 1-230] Project 'Sine_wave.xpr' upgraded for this version of Vivado.
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 28 23:17:57 2025...
