#-----------------------------------------------------------
# xsim v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sat Nov 29 16:16:54 2025
# Process ID         : 39695
# Current directory  : /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/build
# Command line       : xsim -mode tcl -source {xsim.dir/uvm_tb_top/xsim_script.tcl}
# Log file           : /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/build/xsim.log
# Journal file       : /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/build/xsim.jou
# Running On         : tahmeed
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : Intel(R) Core(TM) i7-6700 CPU @ 3.40GHz
# CPU Frequency      : 3407.998 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 25201 MB
# Swap memory        : 0 MB
# Total Virtual      : 25201 MB
# Available Virtual  : 23140 MB
#-----------------------------------------------------------
source xsim.dir/uvm_tb_top/xsim_script.tcl
# xsim {uvm_tb_top} -testplusarg UVM_VERBOSITY=UVM_LOW -testplusarg TESTNAME=axi2tx_test -testplusarg CLKFREQMHZ= -autoloadwcfg -runall
Time resolution is 1 ps
run -all
UVM_INFO /home/tahmeed/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test axi2tx_test...
UVM_INFO /home/tahmeed/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
'{data:1,strb:15,last:1'b1,user:0}

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(70) @ 195000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:           1 - waddr: 00000000, wdata: 00000000000000000000000000000001

'{data:8,strb:15,last:1'b1,user:0}

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(70) @ 235000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:           2 - waddr: 00000100, wdata: 00000000000000000000000000001000

'{data:2095759228,strb:15,last:1'b0,user:0}

'{data:2137261233,strb:15,last:1'b0,user:0}

'{data:1856943898,strb:15,last:1'b0,user:0}

'{data:1474878807,strb:15,last:1'b0,user:0}

'{data:2052851729,strb:15,last:1'b0,user:0}

'{data:1274280432,strb:15,last:1'b0,user:0}

'{data:1863780094,strb:15,last:1'b0,user:0}

'{data:2001127310,strb:15,last:1'b0,user:0}

'{data:1264058017,strb:15,last:1'b0,user:0}

'{data:1573240344,strb:15,last:1'b0,user:0}

'{data:1328522469,strb:15,last:1'b0,user:0}

'{data:1169426099,strb:15,last:1'b0,user:0}

'{data:700037128,strb:15,last:1'b0,user:0}

'{data:3192302564,strb:15,last:1'b0,user:0}

'{data:3170553409,strb:15,last:1'b0,user:0}

'{data:1964095146,strb:15,last:1'b0,user:0}

'{data:470575612,strb:15,last:1'b0,user:0}

'{data:204108582,strb:15,last:1'b0,user:0}

'{data:3133521245,strb:15,last:1'b0,user:0}

'{data:1170612741,strb:15,last:1'b1,user:0}

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(70) @ 555000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:           3 - waddr: 00010100, wdata: 01111100111010101011111101111100

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(70) @ 555000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:           4 - waddr: 00010100, wdata: 01111111011001000000010010110001

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(70) @ 555000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:           5 - waddr: 00010100, wdata: 01101110101011101011011100011010

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(70) @ 555000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:           6 - waddr: 00010100, wdata: 01010111111010001101110101010111

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(70) @ 555000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:           7 - waddr: 00010100, wdata: 01111010010111000000100000010001

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(70) @ 555000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:           8 - waddr: 00010100, wdata: 01001011111100111111100111110000

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(70) @ 555000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:           9 - waddr: 00010100, wdata: 01101111000101110000011011111110

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(70) @ 555000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          10 - waddr: 00010100, wdata: 01110111010001101100011110001110

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(70) @ 555000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          11 - waddr: 00010100, wdata: 01001011010101111111111010100001

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(70) @ 555000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          12 - waddr: 00010100, wdata: 01011101110001011011111000011000

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(70) @ 555000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          13 - waddr: 00010100, wdata: 01001111001011111010010011100101

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(70) @ 555000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          14 - waddr: 00010100, wdata: 01000101101101000000011010110011

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(70) @ 555000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          15 - waddr: 00010100, wdata: 00101001101110011011100000001000

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(70) @ 555000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          16 - waddr: 00010100, wdata: 10111110010001101010101111100100

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(70) @ 555000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          17 - waddr: 00010100, wdata: 10111100111110101100111001000001

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(70) @ 555000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          18 - waddr: 00010100, wdata: 01110101000100011011011010101010

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(70) @ 555000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          19 - waddr: 00010100, wdata: 00011100000011000110100111111100

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(70) @ 555000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          20 - waddr: 00010100, wdata: 00001100001010100111001100100110

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(70) @ 555000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          21 - waddr: 00010100, wdata: 10111010110001011011110101011101

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(70) @ 555000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          22 - waddr: 00010100, wdata: 01000101110001100010001000000101

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(64) @ 1197996000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          23 - tx_item.tx_array: 01111100

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(64) @ 2343866000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          24 - tx_item.tx_array: 10110001

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(64) @ 3489736000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          25 - tx_item.tx_array: 00011010

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(64) @ 4635606000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          26 - tx_item.tx_array: 01010111

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(64) @ 5781476000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          27 - tx_item.tx_array: 00010001

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(64) @ 6927346000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          28 - tx_item.tx_array: 11110000

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(64) @ 8073216000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          29 - tx_item.tx_array: 11111110

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(64) @ 9219086000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          30 - tx_item.tx_array: 10001110

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(64) @ 10364956000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          31 - tx_item.tx_array: 10100001

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(64) @ 11510826000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          32 - tx_item.tx_array: 00011000

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(64) @ 12656696000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          33 - tx_item.tx_array: 11100101

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(64) @ 13802566000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          34 - tx_item.tx_array: 10110011

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(64) @ 14948436000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          35 - tx_item.tx_array: 00001000

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(64) @ 16094306000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          36 - tx_item.tx_array: 11100100

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(64) @ 17240176000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          37 - tx_item.tx_array: 01000001

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(64) @ 18386046000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          38 - tx_item.tx_array: 10101010

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(64) @ 19531916000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          39 - tx_item.tx_array: 11111100

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(64) @ 20677786000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          40 - tx_item.tx_array: 00100110

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(64) @ 21823656000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          41 - tx_item.tx_array: 01011101

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(64) @ 22969526000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
C:          42 - tx_item.tx_array: 00000101

UVM_INFO /home/tahmeed/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19968) @ 25000555000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
[1;32mTEST PASSED: [0maxi2tx_test
UVM_INFO /home/tahmeed/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 25000555000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   46
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
[u_scoreboard]    42

$finish called at time : 25000555 ns : File "/home/tahmeed/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
run: Time (s): cpu = 00:00:00.25 ; elapsed = 00:01:16 . Memory (MB): peak = 1390.391 ; gain = 8.004 ; free physical = 19357 ; free virtual = 21930
exit
INFO: xsimkernel Simulation Memory Usage: 297144 KB (Peak: 341748 KB), Simulation CPU Usage: 76750 ms
INFO: [Common 17-206] Exiting xsim at Sat Nov 29 16:18:14 2025...
