# MIPS_project   (version1)
## Design Details
Please refer to MIPS project.pdf for design details.  

## Usage
For rtl-level simulation
```
ncverilog Final_tb.v CHIP_V1.v slow_memory.v +define+hasHazard +access+r
```   
