# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Rete_16_4.srcs/sources_1/new/demultiplexer_1_4.vhd" \
"../../../../Rete_16_4.srcs/sources_1/new/multiplexer_16_1.vhd" \
"../../../../Rete_16_4.srcs/sources_1/new/multiplexer_2_1.vhd" \
"../../../../Rete_16_4.srcs/sources_1/new/multiplexer_4_1.vhd" \
"../../../../Rete_16_4.srcs/sources_1/new/rete_16_4.vhd" \
"../../../../Rete_16_4.srcs/sim_1/new/rete_16_4_TB.vhd" \

# Do not sort compile order
nosort
