$date
	Mon May 30 17:10:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sl2_tb $end
$var wire 32 ! out [31:0] $end
$var reg 32 " in [31:0] $end
$scope module dut $end
$var wire 32 # shift_in [31:0] $end
$var wire 32 $ shifted_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 $
b1 #
b1 "
b100 !
$end
#10
