Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Apr 15 21:08:41 2022
| Host         : Mongoose_Razer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.629        0.000                      0                  226        0.160        0.000                      0                  226        3.000        0.000                       0                   140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_in1               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clk_out2_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        4.779        0.000                      0                  198        0.160        0.000                      0                  198        9.500        0.000                       0                   106  
  clk_out2_clk_wiz_0                                                                                                                                                   49.500        0.000                       0                    30  
  clkfbout_clk_wiz_0                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        0.629        0.000                      0                   28        0.648        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 sc/us_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/distance_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.035ns  (logic 5.512ns (36.660%)  route 9.523ns (63.340%))
  Logic Levels:           27  (CARRY4=17 LUT3=4 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 18.751 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     1.921    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    -3.590 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    -2.190    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    -2.111 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.333    -0.778    sc/clk_out1
    SLICE_X31Y0          FDRE                                         r  sc/us_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.341    -0.437 r  sc/us_counter_reg[0]/Q
                         net (fo=29, routed)          1.384     0.947    sc/us_counter_reg[0]
    SLICE_X23Y1          LUT3 (Prop_lut3_I1_O)        0.101     1.048 r  sc/distance[1]_i_198/O
                         net (fo=2, routed)           0.467     1.515    sc/distance[1]_i_198_n_0
    SLICE_X23Y1          LUT4 (Prop_lut4_I3_O)        0.239     1.754 r  sc/distance[1]_i_202/O
                         net (fo=1, routed)           0.000     1.754    sc/distance[1]_i_202_n_0
    SLICE_X23Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.166 r  sc/distance_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     2.166    sc/distance_reg[1]_i_176_n_0
    SLICE_X23Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.255 r  sc/distance_reg[1]_i_157/CO[3]
                         net (fo=1, routed)           0.000     2.255    sc/distance_reg[1]_i_157_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.344 r  sc/distance_reg[1]_i_117/CO[3]
                         net (fo=1, routed)           0.000     2.344    sc/distance_reg[1]_i_117_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.433 r  sc/distance_reg[1]_i_84/CO[3]
                         net (fo=1, routed)           0.000     2.433    sc/distance_reg[1]_i_84_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.522 r  sc/distance_reg[1]_i_104/CO[3]
                         net (fo=1, routed)           0.000     2.522    sc/distance_reg[1]_i_104_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.752 r  sc/distance_reg[5]_i_43/O[1]
                         net (fo=2, routed)           0.835     3.586    sc/distance_reg[5]_i_43_n_6
    SLICE_X21Y3          LUT3 (Prop_lut3_I0_O)        0.223     3.809 r  sc/distance[5]_i_38/O
                         net (fo=2, routed)           0.411     4.221    sc/distance[5]_i_38_n_0
    SLICE_X21Y4          LUT4 (Prop_lut4_I3_O)        0.245     4.466 r  sc/distance[5]_i_42/O
                         net (fo=1, routed)           0.000     4.466    sc/distance[5]_i_42_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.861 r  sc/distance_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.861    sc/distance_reg[5]_i_18_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.950 r  sc/distance_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.950    sc/distance_reg[9]_i_18_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.039 r  sc/distance_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.039    sc/distance_reg[13]_i_18_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.128 r  sc/distance_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.128    sc/distance_reg[17]_i_17_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.362 r  sc/distance_reg[21]_i_14/O[3]
                         net (fo=3, routed)           0.819     6.180    sc/distance_reg[21]_i_14_n_4
    SLICE_X29Y9          LUT3 (Prop_lut3_I1_O)        0.234     6.414 r  sc/distance[17]_i_11/O
                         net (fo=2, routed)           0.504     6.918    sc/distance[17]_i_11_n_0
    SLICE_X28Y9          LUT5 (Prop_lut5_I1_O)        0.097     7.015 r  sc/distance[17]_i_3/O
                         net (fo=2, routed)           0.663     7.678    sc/distance[17]_i_3_n_0
    SLICE_X26Y9          LUT6 (Prop_lut6_I0_O)        0.097     7.775 r  sc/distance[17]_i_7/O
                         net (fo=1, routed)           0.000     7.775    sc/distance[17]_i_7_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.059 r  sc/distance_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.059    sc/distance_reg[17]_i_2_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.282 r  sc/distance_reg[21]_i_2/O[1]
                         net (fo=11, routed)          1.436     9.718    sc/distance_reg[21]_i_2_n_6
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.216     9.934 r  sc/distance[27]_i_98/O
                         net (fo=1, routed)           0.325    10.259    sc/distance[27]_i_98_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    10.554 r  sc/distance_reg[27]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.554    sc/distance_reg[27]_i_77_n_0
    SLICE_X19Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.784 r  sc/distance_reg[27]_i_46/O[1]
                         net (fo=3, routed)           0.733    11.518    sc/distance_reg[27]_i_46_n_6
    SLICE_X20Y6          LUT4 (Prop_lut4_I1_O)        0.225    11.743 r  sc/distance[27]_i_45/O
                         net (fo=1, routed)           0.000    11.743    sc/distance[27]_i_45_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    12.122 r  sc/distance_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.122    sc/distance_reg[27]_i_19_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.214 r  sc/distance_reg[27]_i_8/CO[3]
                         net (fo=28, routed)          0.976    13.190    sc/distance_reg[27]_i_8_n_0
    SLICE_X15Y2          LUT5 (Prop_lut5_I1_O)        0.097    13.287 r  sc/distance[19]_i_1/O
                         net (fo=1, routed)           0.970    14.257    sc/p_0_in[19]
    SLICE_X11Y5          FDRE                                         r  sc/distance_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U7                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.776    20.776 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    21.692    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487    16.205 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275    17.480    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    17.552 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.199    18.751    sc/clk_out1
    SLICE_X11Y5          FDRE                                         r  sc/distance_reg[19]/C
                         clock pessimism              0.423    19.174    
                         clock uncertainty           -0.084    19.090    
    SLICE_X11Y5          FDRE (Setup_fdre_C_D)       -0.054    19.036    sc/distance_reg[19]
  -------------------------------------------------------------------
                         required time                         19.036    
                         arrival time                         -14.257    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 sc/us_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/distance_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.000ns  (logic 5.512ns (36.747%)  route 9.488ns (63.253%))
  Logic Levels:           27  (CARRY4=17 LUT3=4 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 18.751 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     1.921    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    -3.590 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    -2.190    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    -2.111 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.333    -0.778    sc/clk_out1
    SLICE_X31Y0          FDRE                                         r  sc/us_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.341    -0.437 r  sc/us_counter_reg[0]/Q
                         net (fo=29, routed)          1.384     0.947    sc/us_counter_reg[0]
    SLICE_X23Y1          LUT3 (Prop_lut3_I1_O)        0.101     1.048 r  sc/distance[1]_i_198/O
                         net (fo=2, routed)           0.467     1.515    sc/distance[1]_i_198_n_0
    SLICE_X23Y1          LUT4 (Prop_lut4_I3_O)        0.239     1.754 r  sc/distance[1]_i_202/O
                         net (fo=1, routed)           0.000     1.754    sc/distance[1]_i_202_n_0
    SLICE_X23Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.166 r  sc/distance_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     2.166    sc/distance_reg[1]_i_176_n_0
    SLICE_X23Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.255 r  sc/distance_reg[1]_i_157/CO[3]
                         net (fo=1, routed)           0.000     2.255    sc/distance_reg[1]_i_157_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.344 r  sc/distance_reg[1]_i_117/CO[3]
                         net (fo=1, routed)           0.000     2.344    sc/distance_reg[1]_i_117_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.433 r  sc/distance_reg[1]_i_84/CO[3]
                         net (fo=1, routed)           0.000     2.433    sc/distance_reg[1]_i_84_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.522 r  sc/distance_reg[1]_i_104/CO[3]
                         net (fo=1, routed)           0.000     2.522    sc/distance_reg[1]_i_104_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.752 r  sc/distance_reg[5]_i_43/O[1]
                         net (fo=2, routed)           0.835     3.586    sc/distance_reg[5]_i_43_n_6
    SLICE_X21Y3          LUT3 (Prop_lut3_I0_O)        0.223     3.809 r  sc/distance[5]_i_38/O
                         net (fo=2, routed)           0.411     4.221    sc/distance[5]_i_38_n_0
    SLICE_X21Y4          LUT4 (Prop_lut4_I3_O)        0.245     4.466 r  sc/distance[5]_i_42/O
                         net (fo=1, routed)           0.000     4.466    sc/distance[5]_i_42_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.861 r  sc/distance_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.861    sc/distance_reg[5]_i_18_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.950 r  sc/distance_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.950    sc/distance_reg[9]_i_18_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.039 r  sc/distance_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.039    sc/distance_reg[13]_i_18_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.128 r  sc/distance_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.128    sc/distance_reg[17]_i_17_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.362 r  sc/distance_reg[21]_i_14/O[3]
                         net (fo=3, routed)           0.819     6.180    sc/distance_reg[21]_i_14_n_4
    SLICE_X29Y9          LUT3 (Prop_lut3_I1_O)        0.234     6.414 r  sc/distance[17]_i_11/O
                         net (fo=2, routed)           0.504     6.918    sc/distance[17]_i_11_n_0
    SLICE_X28Y9          LUT5 (Prop_lut5_I1_O)        0.097     7.015 r  sc/distance[17]_i_3/O
                         net (fo=2, routed)           0.663     7.678    sc/distance[17]_i_3_n_0
    SLICE_X26Y9          LUT6 (Prop_lut6_I0_O)        0.097     7.775 r  sc/distance[17]_i_7/O
                         net (fo=1, routed)           0.000     7.775    sc/distance[17]_i_7_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.059 r  sc/distance_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.059    sc/distance_reg[17]_i_2_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.282 r  sc/distance_reg[21]_i_2/O[1]
                         net (fo=11, routed)          1.436     9.718    sc/distance_reg[21]_i_2_n_6
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.216     9.934 r  sc/distance[27]_i_98/O
                         net (fo=1, routed)           0.325    10.259    sc/distance[27]_i_98_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    10.554 r  sc/distance_reg[27]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.554    sc/distance_reg[27]_i_77_n_0
    SLICE_X19Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.784 r  sc/distance_reg[27]_i_46/O[1]
                         net (fo=3, routed)           0.733    11.518    sc/distance_reg[27]_i_46_n_6
    SLICE_X20Y6          LUT4 (Prop_lut4_I1_O)        0.225    11.743 r  sc/distance[27]_i_45/O
                         net (fo=1, routed)           0.000    11.743    sc/distance[27]_i_45_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    12.122 r  sc/distance_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.122    sc/distance_reg[27]_i_19_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.214 r  sc/distance_reg[27]_i_8/CO[3]
                         net (fo=28, routed)          1.346    13.559    sc/distance_reg[27]_i_8_n_0
    SLICE_X13Y1          LUT5 (Prop_lut5_I1_O)        0.097    13.656 r  sc/distance[3]_i_1/O
                         net (fo=1, routed)           0.565    14.221    sc/p_0_in[3]
    SLICE_X13Y2          FDRE                                         r  sc/distance_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U7                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.776    20.776 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    21.692    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487    16.205 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275    17.480    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    17.552 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.199    18.751    sc/clk_out1
    SLICE_X13Y2          FDRE                                         r  sc/distance_reg[3]/C
                         clock pessimism              0.423    19.174    
                         clock uncertainty           -0.084    19.090    
    SLICE_X13Y2          FDRE (Setup_fdre_C_D)       -0.049    19.041    sc/distance_reg[3]
  -------------------------------------------------------------------
                         required time                         19.041    
                         arrival time                         -14.221    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 sc/us_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/distance_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.892ns  (logic 5.512ns (37.014%)  route 9.380ns (62.986%))
  Logic Levels:           27  (CARRY4=17 LUT3=4 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 18.751 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     1.921    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    -3.590 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    -2.190    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    -2.111 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.333    -0.778    sc/clk_out1
    SLICE_X31Y0          FDRE                                         r  sc/us_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.341    -0.437 r  sc/us_counter_reg[0]/Q
                         net (fo=29, routed)          1.384     0.947    sc/us_counter_reg[0]
    SLICE_X23Y1          LUT3 (Prop_lut3_I1_O)        0.101     1.048 r  sc/distance[1]_i_198/O
                         net (fo=2, routed)           0.467     1.515    sc/distance[1]_i_198_n_0
    SLICE_X23Y1          LUT4 (Prop_lut4_I3_O)        0.239     1.754 r  sc/distance[1]_i_202/O
                         net (fo=1, routed)           0.000     1.754    sc/distance[1]_i_202_n_0
    SLICE_X23Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.166 r  sc/distance_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     2.166    sc/distance_reg[1]_i_176_n_0
    SLICE_X23Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.255 r  sc/distance_reg[1]_i_157/CO[3]
                         net (fo=1, routed)           0.000     2.255    sc/distance_reg[1]_i_157_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.344 r  sc/distance_reg[1]_i_117/CO[3]
                         net (fo=1, routed)           0.000     2.344    sc/distance_reg[1]_i_117_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.433 r  sc/distance_reg[1]_i_84/CO[3]
                         net (fo=1, routed)           0.000     2.433    sc/distance_reg[1]_i_84_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.522 r  sc/distance_reg[1]_i_104/CO[3]
                         net (fo=1, routed)           0.000     2.522    sc/distance_reg[1]_i_104_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.752 r  sc/distance_reg[5]_i_43/O[1]
                         net (fo=2, routed)           0.835     3.586    sc/distance_reg[5]_i_43_n_6
    SLICE_X21Y3          LUT3 (Prop_lut3_I0_O)        0.223     3.809 r  sc/distance[5]_i_38/O
                         net (fo=2, routed)           0.411     4.221    sc/distance[5]_i_38_n_0
    SLICE_X21Y4          LUT4 (Prop_lut4_I3_O)        0.245     4.466 r  sc/distance[5]_i_42/O
                         net (fo=1, routed)           0.000     4.466    sc/distance[5]_i_42_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.861 r  sc/distance_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.861    sc/distance_reg[5]_i_18_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.950 r  sc/distance_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.950    sc/distance_reg[9]_i_18_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.039 r  sc/distance_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.039    sc/distance_reg[13]_i_18_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.128 r  sc/distance_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.128    sc/distance_reg[17]_i_17_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.362 r  sc/distance_reg[21]_i_14/O[3]
                         net (fo=3, routed)           0.819     6.180    sc/distance_reg[21]_i_14_n_4
    SLICE_X29Y9          LUT3 (Prop_lut3_I1_O)        0.234     6.414 r  sc/distance[17]_i_11/O
                         net (fo=2, routed)           0.504     6.918    sc/distance[17]_i_11_n_0
    SLICE_X28Y9          LUT5 (Prop_lut5_I1_O)        0.097     7.015 r  sc/distance[17]_i_3/O
                         net (fo=2, routed)           0.663     7.678    sc/distance[17]_i_3_n_0
    SLICE_X26Y9          LUT6 (Prop_lut6_I0_O)        0.097     7.775 r  sc/distance[17]_i_7/O
                         net (fo=1, routed)           0.000     7.775    sc/distance[17]_i_7_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.059 r  sc/distance_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.059    sc/distance_reg[17]_i_2_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.282 r  sc/distance_reg[21]_i_2/O[1]
                         net (fo=11, routed)          1.436     9.718    sc/distance_reg[21]_i_2_n_6
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.216     9.934 r  sc/distance[27]_i_98/O
                         net (fo=1, routed)           0.325    10.259    sc/distance[27]_i_98_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    10.554 r  sc/distance_reg[27]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.554    sc/distance_reg[27]_i_77_n_0
    SLICE_X19Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.784 r  sc/distance_reg[27]_i_46/O[1]
                         net (fo=3, routed)           0.733    11.518    sc/distance_reg[27]_i_46_n_6
    SLICE_X20Y6          LUT4 (Prop_lut4_I1_O)        0.225    11.743 r  sc/distance[27]_i_45/O
                         net (fo=1, routed)           0.000    11.743    sc/distance[27]_i_45_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    12.122 r  sc/distance_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.122    sc/distance_reg[27]_i_19_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.214 r  sc/distance_reg[27]_i_8/CO[3]
                         net (fo=28, routed)          1.080    13.293    sc/distance_reg[27]_i_8_n_0
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.097    13.390 r  sc/distance[10]_i_1/O
                         net (fo=1, routed)           0.723    14.113    sc/p_0_in[10]
    SLICE_X11Y5          FDRE                                         r  sc/distance_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U7                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.776    20.776 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    21.692    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487    16.205 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275    17.480    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    17.552 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.199    18.751    sc/clk_out1
    SLICE_X11Y5          FDRE                                         r  sc/distance_reg[10]/C
                         clock pessimism              0.423    19.174    
                         clock uncertainty           -0.084    19.090    
    SLICE_X11Y5          FDRE (Setup_fdre_C_D)       -0.064    19.026    sc/distance_reg[10]
  -------------------------------------------------------------------
                         required time                         19.026    
                         arrival time                         -14.113    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.974ns  (required time - arrival time)
  Source:                 sc/us_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/distance_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.840ns  (logic 5.512ns (37.143%)  route 9.328ns (62.857%))
  Logic Levels:           27  (CARRY4=17 LUT3=4 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 18.751 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     1.921    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    -3.590 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    -2.190    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    -2.111 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.333    -0.778    sc/clk_out1
    SLICE_X31Y0          FDRE                                         r  sc/us_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.341    -0.437 r  sc/us_counter_reg[0]/Q
                         net (fo=29, routed)          1.384     0.947    sc/us_counter_reg[0]
    SLICE_X23Y1          LUT3 (Prop_lut3_I1_O)        0.101     1.048 r  sc/distance[1]_i_198/O
                         net (fo=2, routed)           0.467     1.515    sc/distance[1]_i_198_n_0
    SLICE_X23Y1          LUT4 (Prop_lut4_I3_O)        0.239     1.754 r  sc/distance[1]_i_202/O
                         net (fo=1, routed)           0.000     1.754    sc/distance[1]_i_202_n_0
    SLICE_X23Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.166 r  sc/distance_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     2.166    sc/distance_reg[1]_i_176_n_0
    SLICE_X23Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.255 r  sc/distance_reg[1]_i_157/CO[3]
                         net (fo=1, routed)           0.000     2.255    sc/distance_reg[1]_i_157_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.344 r  sc/distance_reg[1]_i_117/CO[3]
                         net (fo=1, routed)           0.000     2.344    sc/distance_reg[1]_i_117_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.433 r  sc/distance_reg[1]_i_84/CO[3]
                         net (fo=1, routed)           0.000     2.433    sc/distance_reg[1]_i_84_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.522 r  sc/distance_reg[1]_i_104/CO[3]
                         net (fo=1, routed)           0.000     2.522    sc/distance_reg[1]_i_104_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.752 r  sc/distance_reg[5]_i_43/O[1]
                         net (fo=2, routed)           0.835     3.586    sc/distance_reg[5]_i_43_n_6
    SLICE_X21Y3          LUT3 (Prop_lut3_I0_O)        0.223     3.809 r  sc/distance[5]_i_38/O
                         net (fo=2, routed)           0.411     4.221    sc/distance[5]_i_38_n_0
    SLICE_X21Y4          LUT4 (Prop_lut4_I3_O)        0.245     4.466 r  sc/distance[5]_i_42/O
                         net (fo=1, routed)           0.000     4.466    sc/distance[5]_i_42_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.861 r  sc/distance_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.861    sc/distance_reg[5]_i_18_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.950 r  sc/distance_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.950    sc/distance_reg[9]_i_18_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.039 r  sc/distance_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.039    sc/distance_reg[13]_i_18_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.128 r  sc/distance_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.128    sc/distance_reg[17]_i_17_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.362 r  sc/distance_reg[21]_i_14/O[3]
                         net (fo=3, routed)           0.819     6.180    sc/distance_reg[21]_i_14_n_4
    SLICE_X29Y9          LUT3 (Prop_lut3_I1_O)        0.234     6.414 r  sc/distance[17]_i_11/O
                         net (fo=2, routed)           0.504     6.918    sc/distance[17]_i_11_n_0
    SLICE_X28Y9          LUT5 (Prop_lut5_I1_O)        0.097     7.015 r  sc/distance[17]_i_3/O
                         net (fo=2, routed)           0.663     7.678    sc/distance[17]_i_3_n_0
    SLICE_X26Y9          LUT6 (Prop_lut6_I0_O)        0.097     7.775 r  sc/distance[17]_i_7/O
                         net (fo=1, routed)           0.000     7.775    sc/distance[17]_i_7_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.059 r  sc/distance_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.059    sc/distance_reg[17]_i_2_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.282 r  sc/distance_reg[21]_i_2/O[1]
                         net (fo=11, routed)          1.436     9.718    sc/distance_reg[21]_i_2_n_6
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.216     9.934 r  sc/distance[27]_i_98/O
                         net (fo=1, routed)           0.325    10.259    sc/distance[27]_i_98_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    10.554 r  sc/distance_reg[27]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.554    sc/distance_reg[27]_i_77_n_0
    SLICE_X19Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.784 r  sc/distance_reg[27]_i_46/O[1]
                         net (fo=3, routed)           0.733    11.518    sc/distance_reg[27]_i_46_n_6
    SLICE_X20Y6          LUT4 (Prop_lut4_I1_O)        0.225    11.743 r  sc/distance[27]_i_45/O
                         net (fo=1, routed)           0.000    11.743    sc/distance[27]_i_45_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    12.122 r  sc/distance_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.122    sc/distance_reg[27]_i_19_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.214 r  sc/distance_reg[27]_i_8/CO[3]
                         net (fo=28, routed)          0.801    13.015    sc/distance_reg[27]_i_8_n_0
    SLICE_X22Y4          LUT5 (Prop_lut5_I1_O)        0.097    13.112 r  sc/distance[18]_i_1/O
                         net (fo=1, routed)           0.950    14.062    sc/p_0_in[18]
    SLICE_X13Y6          FDRE                                         r  sc/distance_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U7                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.776    20.776 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    21.692    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487    16.205 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275    17.480    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    17.552 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.199    18.751    sc/clk_out1
    SLICE_X13Y6          FDRE                                         r  sc/distance_reg[18]/C
                         clock pessimism              0.423    19.174    
                         clock uncertainty           -0.084    19.090    
    SLICE_X13Y6          FDRE (Setup_fdre_C_D)       -0.054    19.036    sc/distance_reg[18]
  -------------------------------------------------------------------
                         required time                         19.036    
                         arrival time                         -14.062    
  -------------------------------------------------------------------
                         slack                                  4.974    

Slack (MET) :             5.005ns  (required time - arrival time)
  Source:                 sc/us_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/distance_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.825ns  (logic 5.512ns (37.181%)  route 9.313ns (62.819%))
  Logic Levels:           27  (CARRY4=17 LUT3=4 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 18.751 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     1.921    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    -3.590 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    -2.190    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    -2.111 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.333    -0.778    sc/clk_out1
    SLICE_X31Y0          FDRE                                         r  sc/us_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.341    -0.437 r  sc/us_counter_reg[0]/Q
                         net (fo=29, routed)          1.384     0.947    sc/us_counter_reg[0]
    SLICE_X23Y1          LUT3 (Prop_lut3_I1_O)        0.101     1.048 r  sc/distance[1]_i_198/O
                         net (fo=2, routed)           0.467     1.515    sc/distance[1]_i_198_n_0
    SLICE_X23Y1          LUT4 (Prop_lut4_I3_O)        0.239     1.754 r  sc/distance[1]_i_202/O
                         net (fo=1, routed)           0.000     1.754    sc/distance[1]_i_202_n_0
    SLICE_X23Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.166 r  sc/distance_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     2.166    sc/distance_reg[1]_i_176_n_0
    SLICE_X23Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.255 r  sc/distance_reg[1]_i_157/CO[3]
                         net (fo=1, routed)           0.000     2.255    sc/distance_reg[1]_i_157_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.344 r  sc/distance_reg[1]_i_117/CO[3]
                         net (fo=1, routed)           0.000     2.344    sc/distance_reg[1]_i_117_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.433 r  sc/distance_reg[1]_i_84/CO[3]
                         net (fo=1, routed)           0.000     2.433    sc/distance_reg[1]_i_84_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.522 r  sc/distance_reg[1]_i_104/CO[3]
                         net (fo=1, routed)           0.000     2.522    sc/distance_reg[1]_i_104_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.752 r  sc/distance_reg[5]_i_43/O[1]
                         net (fo=2, routed)           0.835     3.586    sc/distance_reg[5]_i_43_n_6
    SLICE_X21Y3          LUT3 (Prop_lut3_I0_O)        0.223     3.809 r  sc/distance[5]_i_38/O
                         net (fo=2, routed)           0.411     4.221    sc/distance[5]_i_38_n_0
    SLICE_X21Y4          LUT4 (Prop_lut4_I3_O)        0.245     4.466 r  sc/distance[5]_i_42/O
                         net (fo=1, routed)           0.000     4.466    sc/distance[5]_i_42_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.861 r  sc/distance_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.861    sc/distance_reg[5]_i_18_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.950 r  sc/distance_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.950    sc/distance_reg[9]_i_18_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.039 r  sc/distance_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.039    sc/distance_reg[13]_i_18_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.128 r  sc/distance_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.128    sc/distance_reg[17]_i_17_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.362 r  sc/distance_reg[21]_i_14/O[3]
                         net (fo=3, routed)           0.819     6.180    sc/distance_reg[21]_i_14_n_4
    SLICE_X29Y9          LUT3 (Prop_lut3_I1_O)        0.234     6.414 r  sc/distance[17]_i_11/O
                         net (fo=2, routed)           0.504     6.918    sc/distance[17]_i_11_n_0
    SLICE_X28Y9          LUT5 (Prop_lut5_I1_O)        0.097     7.015 r  sc/distance[17]_i_3/O
                         net (fo=2, routed)           0.663     7.678    sc/distance[17]_i_3_n_0
    SLICE_X26Y9          LUT6 (Prop_lut6_I0_O)        0.097     7.775 r  sc/distance[17]_i_7/O
                         net (fo=1, routed)           0.000     7.775    sc/distance[17]_i_7_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.059 r  sc/distance_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.059    sc/distance_reg[17]_i_2_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.282 r  sc/distance_reg[21]_i_2/O[1]
                         net (fo=11, routed)          1.436     9.718    sc/distance_reg[21]_i_2_n_6
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.216     9.934 r  sc/distance[27]_i_98/O
                         net (fo=1, routed)           0.325    10.259    sc/distance[27]_i_98_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    10.554 r  sc/distance_reg[27]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.554    sc/distance_reg[27]_i_77_n_0
    SLICE_X19Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.784 r  sc/distance_reg[27]_i_46/O[1]
                         net (fo=3, routed)           0.733    11.518    sc/distance_reg[27]_i_46_n_6
    SLICE_X20Y6          LUT4 (Prop_lut4_I1_O)        0.225    11.743 r  sc/distance[27]_i_45/O
                         net (fo=1, routed)           0.000    11.743    sc/distance[27]_i_45_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    12.122 r  sc/distance_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.122    sc/distance_reg[27]_i_19_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.214 r  sc/distance_reg[27]_i_8/CO[3]
                         net (fo=28, routed)          1.273    13.486    sc/distance_reg[27]_i_8_n_0
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.097    13.583 r  sc/distance[22]_i_1/O
                         net (fo=1, routed)           0.463    14.046    sc/p_0_in[22]
    SLICE_X13Y3          FDRE                                         r  sc/distance_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U7                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.776    20.776 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    21.692    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487    16.205 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275    17.480    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    17.552 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.199    18.751    sc/clk_out1
    SLICE_X13Y3          FDRE                                         r  sc/distance_reg[22]/C
                         clock pessimism              0.423    19.174    
                         clock uncertainty           -0.084    19.090    
    SLICE_X13Y3          FDRE (Setup_fdre_C_D)       -0.039    19.051    sc/distance_reg[22]
  -------------------------------------------------------------------
                         required time                         19.051    
                         arrival time                         -14.046    
  -------------------------------------------------------------------
                         slack                                  5.005    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 sc/us_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/distance_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.813ns  (logic 5.512ns (37.211%)  route 9.301ns (62.789%))
  Logic Levels:           27  (CARRY4=17 LUT3=4 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 18.751 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     1.921    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    -3.590 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    -2.190    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    -2.111 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.333    -0.778    sc/clk_out1
    SLICE_X31Y0          FDRE                                         r  sc/us_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.341    -0.437 r  sc/us_counter_reg[0]/Q
                         net (fo=29, routed)          1.384     0.947    sc/us_counter_reg[0]
    SLICE_X23Y1          LUT3 (Prop_lut3_I1_O)        0.101     1.048 r  sc/distance[1]_i_198/O
                         net (fo=2, routed)           0.467     1.515    sc/distance[1]_i_198_n_0
    SLICE_X23Y1          LUT4 (Prop_lut4_I3_O)        0.239     1.754 r  sc/distance[1]_i_202/O
                         net (fo=1, routed)           0.000     1.754    sc/distance[1]_i_202_n_0
    SLICE_X23Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.166 r  sc/distance_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     2.166    sc/distance_reg[1]_i_176_n_0
    SLICE_X23Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.255 r  sc/distance_reg[1]_i_157/CO[3]
                         net (fo=1, routed)           0.000     2.255    sc/distance_reg[1]_i_157_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.344 r  sc/distance_reg[1]_i_117/CO[3]
                         net (fo=1, routed)           0.000     2.344    sc/distance_reg[1]_i_117_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.433 r  sc/distance_reg[1]_i_84/CO[3]
                         net (fo=1, routed)           0.000     2.433    sc/distance_reg[1]_i_84_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.522 r  sc/distance_reg[1]_i_104/CO[3]
                         net (fo=1, routed)           0.000     2.522    sc/distance_reg[1]_i_104_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.752 r  sc/distance_reg[5]_i_43/O[1]
                         net (fo=2, routed)           0.835     3.586    sc/distance_reg[5]_i_43_n_6
    SLICE_X21Y3          LUT3 (Prop_lut3_I0_O)        0.223     3.809 r  sc/distance[5]_i_38/O
                         net (fo=2, routed)           0.411     4.221    sc/distance[5]_i_38_n_0
    SLICE_X21Y4          LUT4 (Prop_lut4_I3_O)        0.245     4.466 r  sc/distance[5]_i_42/O
                         net (fo=1, routed)           0.000     4.466    sc/distance[5]_i_42_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.861 r  sc/distance_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.861    sc/distance_reg[5]_i_18_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.950 r  sc/distance_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.950    sc/distance_reg[9]_i_18_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.039 r  sc/distance_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.039    sc/distance_reg[13]_i_18_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.128 r  sc/distance_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.128    sc/distance_reg[17]_i_17_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.362 r  sc/distance_reg[21]_i_14/O[3]
                         net (fo=3, routed)           0.819     6.180    sc/distance_reg[21]_i_14_n_4
    SLICE_X29Y9          LUT3 (Prop_lut3_I1_O)        0.234     6.414 r  sc/distance[17]_i_11/O
                         net (fo=2, routed)           0.504     6.918    sc/distance[17]_i_11_n_0
    SLICE_X28Y9          LUT5 (Prop_lut5_I1_O)        0.097     7.015 r  sc/distance[17]_i_3/O
                         net (fo=2, routed)           0.663     7.678    sc/distance[17]_i_3_n_0
    SLICE_X26Y9          LUT6 (Prop_lut6_I0_O)        0.097     7.775 r  sc/distance[17]_i_7/O
                         net (fo=1, routed)           0.000     7.775    sc/distance[17]_i_7_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.059 r  sc/distance_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.059    sc/distance_reg[17]_i_2_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.282 r  sc/distance_reg[21]_i_2/O[1]
                         net (fo=11, routed)          1.436     9.718    sc/distance_reg[21]_i_2_n_6
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.216     9.934 r  sc/distance[27]_i_98/O
                         net (fo=1, routed)           0.325    10.259    sc/distance[27]_i_98_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    10.554 r  sc/distance_reg[27]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.554    sc/distance_reg[27]_i_77_n_0
    SLICE_X19Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.784 r  sc/distance_reg[27]_i_46/O[1]
                         net (fo=3, routed)           0.733    11.518    sc/distance_reg[27]_i_46_n_6
    SLICE_X20Y6          LUT4 (Prop_lut4_I1_O)        0.225    11.743 r  sc/distance[27]_i_45/O
                         net (fo=1, routed)           0.000    11.743    sc/distance[27]_i_45_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    12.122 r  sc/distance_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.122    sc/distance_reg[27]_i_19_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.214 r  sc/distance_reg[27]_i_8/CO[3]
                         net (fo=28, routed)          1.312    13.526    sc/distance_reg[27]_i_8_n_0
    SLICE_X15Y0          LUT5 (Prop_lut5_I1_O)        0.097    13.623 r  sc/distance[1]_i_1/O
                         net (fo=1, routed)           0.412    14.034    sc/p_0_in[1]
    SLICE_X13Y2          FDRE                                         r  sc/distance_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U7                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.776    20.776 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    21.692    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487    16.205 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275    17.480    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    17.552 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.199    18.751    sc/clk_out1
    SLICE_X13Y2          FDRE                                         r  sc/distance_reg[1]/C
                         clock pessimism              0.423    19.174    
                         clock uncertainty           -0.084    19.090    
    SLICE_X13Y2          FDRE (Setup_fdre_C_D)       -0.039    19.051    sc/distance_reg[1]
  -------------------------------------------------------------------
                         required time                         19.051    
                         arrival time                         -14.034    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.114ns  (required time - arrival time)
  Source:                 sc/us_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/distance_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.734ns  (logic 5.512ns (37.411%)  route 9.222ns (62.589%))
  Logic Levels:           27  (CARRY4=17 LUT3=4 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 18.751 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     1.921    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    -3.590 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    -2.190    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    -2.111 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.333    -0.778    sc/clk_out1
    SLICE_X31Y0          FDRE                                         r  sc/us_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.341    -0.437 r  sc/us_counter_reg[0]/Q
                         net (fo=29, routed)          1.384     0.947    sc/us_counter_reg[0]
    SLICE_X23Y1          LUT3 (Prop_lut3_I1_O)        0.101     1.048 r  sc/distance[1]_i_198/O
                         net (fo=2, routed)           0.467     1.515    sc/distance[1]_i_198_n_0
    SLICE_X23Y1          LUT4 (Prop_lut4_I3_O)        0.239     1.754 r  sc/distance[1]_i_202/O
                         net (fo=1, routed)           0.000     1.754    sc/distance[1]_i_202_n_0
    SLICE_X23Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.166 r  sc/distance_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     2.166    sc/distance_reg[1]_i_176_n_0
    SLICE_X23Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.255 r  sc/distance_reg[1]_i_157/CO[3]
                         net (fo=1, routed)           0.000     2.255    sc/distance_reg[1]_i_157_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.344 r  sc/distance_reg[1]_i_117/CO[3]
                         net (fo=1, routed)           0.000     2.344    sc/distance_reg[1]_i_117_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.433 r  sc/distance_reg[1]_i_84/CO[3]
                         net (fo=1, routed)           0.000     2.433    sc/distance_reg[1]_i_84_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.522 r  sc/distance_reg[1]_i_104/CO[3]
                         net (fo=1, routed)           0.000     2.522    sc/distance_reg[1]_i_104_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.752 r  sc/distance_reg[5]_i_43/O[1]
                         net (fo=2, routed)           0.835     3.586    sc/distance_reg[5]_i_43_n_6
    SLICE_X21Y3          LUT3 (Prop_lut3_I0_O)        0.223     3.809 r  sc/distance[5]_i_38/O
                         net (fo=2, routed)           0.411     4.221    sc/distance[5]_i_38_n_0
    SLICE_X21Y4          LUT4 (Prop_lut4_I3_O)        0.245     4.466 r  sc/distance[5]_i_42/O
                         net (fo=1, routed)           0.000     4.466    sc/distance[5]_i_42_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.861 r  sc/distance_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.861    sc/distance_reg[5]_i_18_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.950 r  sc/distance_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.950    sc/distance_reg[9]_i_18_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.039 r  sc/distance_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.039    sc/distance_reg[13]_i_18_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.128 r  sc/distance_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.128    sc/distance_reg[17]_i_17_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.362 r  sc/distance_reg[21]_i_14/O[3]
                         net (fo=3, routed)           0.819     6.180    sc/distance_reg[21]_i_14_n_4
    SLICE_X29Y9          LUT3 (Prop_lut3_I1_O)        0.234     6.414 r  sc/distance[17]_i_11/O
                         net (fo=2, routed)           0.504     6.918    sc/distance[17]_i_11_n_0
    SLICE_X28Y9          LUT5 (Prop_lut5_I1_O)        0.097     7.015 r  sc/distance[17]_i_3/O
                         net (fo=2, routed)           0.663     7.678    sc/distance[17]_i_3_n_0
    SLICE_X26Y9          LUT6 (Prop_lut6_I0_O)        0.097     7.775 r  sc/distance[17]_i_7/O
                         net (fo=1, routed)           0.000     7.775    sc/distance[17]_i_7_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.059 r  sc/distance_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.059    sc/distance_reg[17]_i_2_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.282 r  sc/distance_reg[21]_i_2/O[1]
                         net (fo=11, routed)          1.436     9.718    sc/distance_reg[21]_i_2_n_6
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.216     9.934 r  sc/distance[27]_i_98/O
                         net (fo=1, routed)           0.325    10.259    sc/distance[27]_i_98_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    10.554 r  sc/distance_reg[27]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.554    sc/distance_reg[27]_i_77_n_0
    SLICE_X19Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.784 r  sc/distance_reg[27]_i_46/O[1]
                         net (fo=3, routed)           0.733    11.518    sc/distance_reg[27]_i_46_n_6
    SLICE_X20Y6          LUT4 (Prop_lut4_I1_O)        0.225    11.743 r  sc/distance[27]_i_45/O
                         net (fo=1, routed)           0.000    11.743    sc/distance[27]_i_45_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    12.122 r  sc/distance_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.122    sc/distance_reg[27]_i_19_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.214 r  sc/distance_reg[27]_i_8/CO[3]
                         net (fo=28, routed)          1.070    13.283    sc/distance_reg[27]_i_8_n_0
    SLICE_X16Y0          LUT5 (Prop_lut5_I1_O)        0.097    13.380 r  sc/distance[9]_i_1/O
                         net (fo=1, routed)           0.575    13.955    sc/p_0_in[9]
    SLICE_X10Y5          FDRE                                         r  sc/distance_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U7                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.776    20.776 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    21.692    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487    16.205 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275    17.480    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    17.552 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.199    18.751    sc/clk_out1
    SLICE_X10Y5          FDRE                                         r  sc/distance_reg[9]/C
                         clock pessimism              0.423    19.174    
                         clock uncertainty           -0.084    19.090    
    SLICE_X10Y5          FDRE (Setup_fdre_C_D)       -0.021    19.069    sc/distance_reg[9]
  -------------------------------------------------------------------
                         required time                         19.069    
                         arrival time                         -13.955    
  -------------------------------------------------------------------
                         slack                                  5.114    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 sc/us_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/distance_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.718ns  (logic 5.512ns (37.452%)  route 9.206ns (62.548%))
  Logic Levels:           27  (CARRY4=17 LUT3=4 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 18.751 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     1.921    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    -3.590 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    -2.190    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    -2.111 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.333    -0.778    sc/clk_out1
    SLICE_X31Y0          FDRE                                         r  sc/us_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.341    -0.437 r  sc/us_counter_reg[0]/Q
                         net (fo=29, routed)          1.384     0.947    sc/us_counter_reg[0]
    SLICE_X23Y1          LUT3 (Prop_lut3_I1_O)        0.101     1.048 r  sc/distance[1]_i_198/O
                         net (fo=2, routed)           0.467     1.515    sc/distance[1]_i_198_n_0
    SLICE_X23Y1          LUT4 (Prop_lut4_I3_O)        0.239     1.754 r  sc/distance[1]_i_202/O
                         net (fo=1, routed)           0.000     1.754    sc/distance[1]_i_202_n_0
    SLICE_X23Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.166 r  sc/distance_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     2.166    sc/distance_reg[1]_i_176_n_0
    SLICE_X23Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.255 r  sc/distance_reg[1]_i_157/CO[3]
                         net (fo=1, routed)           0.000     2.255    sc/distance_reg[1]_i_157_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.344 r  sc/distance_reg[1]_i_117/CO[3]
                         net (fo=1, routed)           0.000     2.344    sc/distance_reg[1]_i_117_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.433 r  sc/distance_reg[1]_i_84/CO[3]
                         net (fo=1, routed)           0.000     2.433    sc/distance_reg[1]_i_84_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.522 r  sc/distance_reg[1]_i_104/CO[3]
                         net (fo=1, routed)           0.000     2.522    sc/distance_reg[1]_i_104_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.752 r  sc/distance_reg[5]_i_43/O[1]
                         net (fo=2, routed)           0.835     3.586    sc/distance_reg[5]_i_43_n_6
    SLICE_X21Y3          LUT3 (Prop_lut3_I0_O)        0.223     3.809 r  sc/distance[5]_i_38/O
                         net (fo=2, routed)           0.411     4.221    sc/distance[5]_i_38_n_0
    SLICE_X21Y4          LUT4 (Prop_lut4_I3_O)        0.245     4.466 r  sc/distance[5]_i_42/O
                         net (fo=1, routed)           0.000     4.466    sc/distance[5]_i_42_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.861 r  sc/distance_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.861    sc/distance_reg[5]_i_18_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.950 r  sc/distance_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.950    sc/distance_reg[9]_i_18_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.039 r  sc/distance_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.039    sc/distance_reg[13]_i_18_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.128 r  sc/distance_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.128    sc/distance_reg[17]_i_17_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.362 r  sc/distance_reg[21]_i_14/O[3]
                         net (fo=3, routed)           0.819     6.180    sc/distance_reg[21]_i_14_n_4
    SLICE_X29Y9          LUT3 (Prop_lut3_I1_O)        0.234     6.414 r  sc/distance[17]_i_11/O
                         net (fo=2, routed)           0.504     6.918    sc/distance[17]_i_11_n_0
    SLICE_X28Y9          LUT5 (Prop_lut5_I1_O)        0.097     7.015 r  sc/distance[17]_i_3/O
                         net (fo=2, routed)           0.663     7.678    sc/distance[17]_i_3_n_0
    SLICE_X26Y9          LUT6 (Prop_lut6_I0_O)        0.097     7.775 r  sc/distance[17]_i_7/O
                         net (fo=1, routed)           0.000     7.775    sc/distance[17]_i_7_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.059 r  sc/distance_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.059    sc/distance_reg[17]_i_2_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.282 r  sc/distance_reg[21]_i_2/O[1]
                         net (fo=11, routed)          1.436     9.718    sc/distance_reg[21]_i_2_n_6
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.216     9.934 r  sc/distance[27]_i_98/O
                         net (fo=1, routed)           0.325    10.259    sc/distance[27]_i_98_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    10.554 r  sc/distance_reg[27]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.554    sc/distance_reg[27]_i_77_n_0
    SLICE_X19Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.784 r  sc/distance_reg[27]_i_46/O[1]
                         net (fo=3, routed)           0.733    11.518    sc/distance_reg[27]_i_46_n_6
    SLICE_X20Y6          LUT4 (Prop_lut4_I1_O)        0.225    11.743 r  sc/distance[27]_i_45/O
                         net (fo=1, routed)           0.000    11.743    sc/distance[27]_i_45_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    12.122 r  sc/distance_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.122    sc/distance_reg[27]_i_19_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.214 r  sc/distance_reg[27]_i_8/CO[3]
                         net (fo=28, routed)          1.142    13.356    sc/distance_reg[27]_i_8_n_0
    SLICE_X14Y0          LUT5 (Prop_lut5_I1_O)        0.097    13.453 r  sc/distance[11]_i_1/O
                         net (fo=1, routed)           0.487    13.939    sc/p_0_in[11]
    SLICE_X10Y6          FDRE                                         r  sc/distance_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U7                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.776    20.776 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    21.692    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487    16.205 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275    17.480    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    17.552 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.199    18.751    sc/clk_out1
    SLICE_X10Y6          FDRE                                         r  sc/distance_reg[11]/C
                         clock pessimism              0.423    19.174    
                         clock uncertainty           -0.084    19.090    
    SLICE_X10Y6          FDRE (Setup_fdre_C_D)       -0.010    19.080    sc/distance_reg[11]
  -------------------------------------------------------------------
                         required time                         19.080    
                         arrival time                         -13.939    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 sc/us_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/distance_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.590ns  (logic 5.512ns (37.779%)  route 9.078ns (62.221%))
  Logic Levels:           27  (CARRY4=17 LUT3=4 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 18.751 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     1.921    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    -3.590 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    -2.190    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    -2.111 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.333    -0.778    sc/clk_out1
    SLICE_X31Y0          FDRE                                         r  sc/us_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.341    -0.437 r  sc/us_counter_reg[0]/Q
                         net (fo=29, routed)          1.384     0.947    sc/us_counter_reg[0]
    SLICE_X23Y1          LUT3 (Prop_lut3_I1_O)        0.101     1.048 r  sc/distance[1]_i_198/O
                         net (fo=2, routed)           0.467     1.515    sc/distance[1]_i_198_n_0
    SLICE_X23Y1          LUT4 (Prop_lut4_I3_O)        0.239     1.754 r  sc/distance[1]_i_202/O
                         net (fo=1, routed)           0.000     1.754    sc/distance[1]_i_202_n_0
    SLICE_X23Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.166 r  sc/distance_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     2.166    sc/distance_reg[1]_i_176_n_0
    SLICE_X23Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.255 r  sc/distance_reg[1]_i_157/CO[3]
                         net (fo=1, routed)           0.000     2.255    sc/distance_reg[1]_i_157_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.344 r  sc/distance_reg[1]_i_117/CO[3]
                         net (fo=1, routed)           0.000     2.344    sc/distance_reg[1]_i_117_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.433 r  sc/distance_reg[1]_i_84/CO[3]
                         net (fo=1, routed)           0.000     2.433    sc/distance_reg[1]_i_84_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.522 r  sc/distance_reg[1]_i_104/CO[3]
                         net (fo=1, routed)           0.000     2.522    sc/distance_reg[1]_i_104_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.752 r  sc/distance_reg[5]_i_43/O[1]
                         net (fo=2, routed)           0.835     3.586    sc/distance_reg[5]_i_43_n_6
    SLICE_X21Y3          LUT3 (Prop_lut3_I0_O)        0.223     3.809 r  sc/distance[5]_i_38/O
                         net (fo=2, routed)           0.411     4.221    sc/distance[5]_i_38_n_0
    SLICE_X21Y4          LUT4 (Prop_lut4_I3_O)        0.245     4.466 r  sc/distance[5]_i_42/O
                         net (fo=1, routed)           0.000     4.466    sc/distance[5]_i_42_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.861 r  sc/distance_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.861    sc/distance_reg[5]_i_18_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.950 r  sc/distance_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.950    sc/distance_reg[9]_i_18_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.039 r  sc/distance_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.039    sc/distance_reg[13]_i_18_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.128 r  sc/distance_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.128    sc/distance_reg[17]_i_17_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.362 r  sc/distance_reg[21]_i_14/O[3]
                         net (fo=3, routed)           0.819     6.180    sc/distance_reg[21]_i_14_n_4
    SLICE_X29Y9          LUT3 (Prop_lut3_I1_O)        0.234     6.414 r  sc/distance[17]_i_11/O
                         net (fo=2, routed)           0.504     6.918    sc/distance[17]_i_11_n_0
    SLICE_X28Y9          LUT5 (Prop_lut5_I1_O)        0.097     7.015 r  sc/distance[17]_i_3/O
                         net (fo=2, routed)           0.663     7.678    sc/distance[17]_i_3_n_0
    SLICE_X26Y9          LUT6 (Prop_lut6_I0_O)        0.097     7.775 r  sc/distance[17]_i_7/O
                         net (fo=1, routed)           0.000     7.775    sc/distance[17]_i_7_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.059 r  sc/distance_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.059    sc/distance_reg[17]_i_2_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.282 r  sc/distance_reg[21]_i_2/O[1]
                         net (fo=11, routed)          1.436     9.718    sc/distance_reg[21]_i_2_n_6
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.216     9.934 r  sc/distance[27]_i_98/O
                         net (fo=1, routed)           0.325    10.259    sc/distance[27]_i_98_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    10.554 r  sc/distance_reg[27]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.554    sc/distance_reg[27]_i_77_n_0
    SLICE_X19Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.784 r  sc/distance_reg[27]_i_46/O[1]
                         net (fo=3, routed)           0.733    11.518    sc/distance_reg[27]_i_46_n_6
    SLICE_X20Y6          LUT4 (Prop_lut4_I1_O)        0.225    11.743 r  sc/distance[27]_i_45/O
                         net (fo=1, routed)           0.000    11.743    sc/distance[27]_i_45_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    12.122 r  sc/distance_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.122    sc/distance_reg[27]_i_19_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.214 r  sc/distance_reg[27]_i_8/CO[3]
                         net (fo=28, routed)          0.958    13.171    sc/distance_reg[27]_i_8_n_0
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.097    13.268 r  sc/distance[12]_i_1/O
                         net (fo=1, routed)           0.543    13.812    sc/p_0_in[12]
    SLICE_X11Y4          FDRE                                         r  sc/distance_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U7                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.776    20.776 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    21.692    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487    16.205 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275    17.480    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    17.552 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.199    18.751    sc/clk_out1
    SLICE_X11Y4          FDRE                                         r  sc/distance_reg[12]/C
                         clock pessimism              0.423    19.174    
                         clock uncertainty           -0.084    19.090    
    SLICE_X11Y4          FDRE (Setup_fdre_C_D)       -0.039    19.051    sc/distance_reg[12]
  -------------------------------------------------------------------
                         required time                         19.051    
                         arrival time                         -13.812    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 sc/us_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/distance_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.614ns  (logic 5.512ns (37.716%)  route 9.102ns (62.284%))
  Logic Levels:           27  (CARRY4=17 LUT3=4 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 18.751 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     1.921    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    -3.590 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    -2.190    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    -2.111 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.333    -0.778    sc/clk_out1
    SLICE_X31Y0          FDRE                                         r  sc/us_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.341    -0.437 r  sc/us_counter_reg[0]/Q
                         net (fo=29, routed)          1.384     0.947    sc/us_counter_reg[0]
    SLICE_X23Y1          LUT3 (Prop_lut3_I1_O)        0.101     1.048 r  sc/distance[1]_i_198/O
                         net (fo=2, routed)           0.467     1.515    sc/distance[1]_i_198_n_0
    SLICE_X23Y1          LUT4 (Prop_lut4_I3_O)        0.239     1.754 r  sc/distance[1]_i_202/O
                         net (fo=1, routed)           0.000     1.754    sc/distance[1]_i_202_n_0
    SLICE_X23Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.166 r  sc/distance_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     2.166    sc/distance_reg[1]_i_176_n_0
    SLICE_X23Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.255 r  sc/distance_reg[1]_i_157/CO[3]
                         net (fo=1, routed)           0.000     2.255    sc/distance_reg[1]_i_157_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.344 r  sc/distance_reg[1]_i_117/CO[3]
                         net (fo=1, routed)           0.000     2.344    sc/distance_reg[1]_i_117_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.433 r  sc/distance_reg[1]_i_84/CO[3]
                         net (fo=1, routed)           0.000     2.433    sc/distance_reg[1]_i_84_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.522 r  sc/distance_reg[1]_i_104/CO[3]
                         net (fo=1, routed)           0.000     2.522    sc/distance_reg[1]_i_104_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.752 r  sc/distance_reg[5]_i_43/O[1]
                         net (fo=2, routed)           0.835     3.586    sc/distance_reg[5]_i_43_n_6
    SLICE_X21Y3          LUT3 (Prop_lut3_I0_O)        0.223     3.809 r  sc/distance[5]_i_38/O
                         net (fo=2, routed)           0.411     4.221    sc/distance[5]_i_38_n_0
    SLICE_X21Y4          LUT4 (Prop_lut4_I3_O)        0.245     4.466 r  sc/distance[5]_i_42/O
                         net (fo=1, routed)           0.000     4.466    sc/distance[5]_i_42_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.861 r  sc/distance_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.861    sc/distance_reg[5]_i_18_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.950 r  sc/distance_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.950    sc/distance_reg[9]_i_18_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.039 r  sc/distance_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.039    sc/distance_reg[13]_i_18_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.128 r  sc/distance_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.128    sc/distance_reg[17]_i_17_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.362 r  sc/distance_reg[21]_i_14/O[3]
                         net (fo=3, routed)           0.819     6.180    sc/distance_reg[21]_i_14_n_4
    SLICE_X29Y9          LUT3 (Prop_lut3_I1_O)        0.234     6.414 r  sc/distance[17]_i_11/O
                         net (fo=2, routed)           0.504     6.918    sc/distance[17]_i_11_n_0
    SLICE_X28Y9          LUT5 (Prop_lut5_I1_O)        0.097     7.015 r  sc/distance[17]_i_3/O
                         net (fo=2, routed)           0.663     7.678    sc/distance[17]_i_3_n_0
    SLICE_X26Y9          LUT6 (Prop_lut6_I0_O)        0.097     7.775 r  sc/distance[17]_i_7/O
                         net (fo=1, routed)           0.000     7.775    sc/distance[17]_i_7_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.059 r  sc/distance_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.059    sc/distance_reg[17]_i_2_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.282 r  sc/distance_reg[21]_i_2/O[1]
                         net (fo=11, routed)          1.436     9.718    sc/distance_reg[21]_i_2_n_6
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.216     9.934 r  sc/distance[27]_i_98/O
                         net (fo=1, routed)           0.325    10.259    sc/distance[27]_i_98_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    10.554 r  sc/distance_reg[27]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.554    sc/distance_reg[27]_i_77_n_0
    SLICE_X19Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.784 r  sc/distance_reg[27]_i_46/O[1]
                         net (fo=3, routed)           0.733    11.518    sc/distance_reg[27]_i_46_n_6
    SLICE_X20Y6          LUT4 (Prop_lut4_I1_O)        0.225    11.743 r  sc/distance[27]_i_45/O
                         net (fo=1, routed)           0.000    11.743    sc/distance[27]_i_45_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    12.122 r  sc/distance_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.122    sc/distance_reg[27]_i_19_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.214 r  sc/distance_reg[27]_i_8/CO[3]
                         net (fo=28, routed)          1.035    13.249    sc/distance_reg[27]_i_8_n_0
    SLICE_X16Y2          LUT5 (Prop_lut5_I1_O)        0.097    13.346 r  sc/distance[13]_i_1/O
                         net (fo=1, routed)           0.490    13.836    sc/p_0_in[13]
    SLICE_X10Y5          FDRE                                         r  sc/distance_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U7                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.776    20.776 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    21.692    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.487    16.205 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275    17.480    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    17.552 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.199    18.751    sc/clk_out1
    SLICE_X10Y5          FDRE                                         r  sc/distance_reg[13]/C
                         clock pessimism              0.423    19.174    
                         clock uncertainty           -0.084    19.090    
    SLICE_X10Y5          FDRE (Setup_fdre_C_D)       -0.010    19.080    sc/distance_reg[13]
  -------------------------------------------------------------------
                         required time                         19.080    
                         arrival time                         -13.836    
  -------------------------------------------------------------------
                         slack                                  5.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 sc/one_us_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/one_us_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.433%)  route 0.107ns (36.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.694 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.176    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.563    -0.587    sc/clk_out1
    SLICE_X33Y0          FDRE                                         r  sc/one_us_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  sc/one_us_cnt_reg[2]/Q
                         net (fo=7, routed)           0.107    -0.339    sc/one_us_cnt_reg[2]
    SLICE_X32Y0          LUT6 (Prop_lut6_I5_O)        0.045    -0.294 r  sc/one_us_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    sc/one_us_cnt0[4]
    SLICE_X32Y0          FDRE                                         r  sc/one_us_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.956    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.684    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.829    -0.826    sc/clk_out1
    SLICE_X32Y0          FDRE                                         r  sc/one_us_cnt_reg[4]/C
                         clock pessimism              0.251    -0.574    
    SLICE_X32Y0          FDRE (Hold_fdre_C_D)         0.120    -0.454    sc/one_us_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sc/ten_us_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/ten_us_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.209ns (72.311%)  route 0.080ns (27.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.694 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.176    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.614    -0.536    sc/clk_out1
    SLICE_X4Y29          FDRE                                         r  sc/ten_us_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  sc/ten_us_cnt_reg[4]/Q
                         net (fo=4, routed)           0.080    -0.292    sc/ten_us_cnt_reg[4]
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.247 r  sc/ten_us_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    sc/ten_us_cnt0[5]
    SLICE_X5Y29          FDRE                                         r  sc/ten_us_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.956    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.684    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.881    -0.774    sc/clk_out1
    SLICE_X5Y29          FDRE                                         r  sc/ten_us_cnt_reg[5]/C
                         clock pessimism              0.250    -0.523    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.091    -0.432    sc/ten_us_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 sc/ten_us_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/ten_us_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.076%)  route 0.158ns (45.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.694 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.176    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.614    -0.536    sc/clk_out1
    SLICE_X5Y29          FDRE                                         r  sc/ten_us_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  sc/ten_us_cnt_reg[6]/Q
                         net (fo=5, routed)           0.158    -0.237    sc/ten_us_cnt_reg[6]
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.192 r  sc/ten_us_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    sc/ten_us_cnt0[8]
    SLICE_X6Y29          FDRE                                         r  sc/ten_us_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.956    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.684    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.881    -0.774    sc/clk_out1
    SLICE_X6Y29          FDRE                                         r  sc/ten_us_cnt_reg[8]/C
                         clock pessimism              0.251    -0.522    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.121    -0.401    sc/ten_us_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 sc/one_us_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/one_us_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.247ns (68.744%)  route 0.112ns (31.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.694 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.176    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.563    -0.587    sc/clk_out1
    SLICE_X32Y2          FDRE                                         r  sc/one_us_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.148    -0.439 r  sc/one_us_cnt_reg[7]/Q
                         net (fo=4, routed)           0.112    -0.327    sc/one_us_cnt_reg[7]
    SLICE_X32Y2          LUT6 (Prop_lut6_I2_O)        0.099    -0.228 r  sc/one_us_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    sc/one_us_cnt0[8]
    SLICE_X32Y2          FDRE                                         r  sc/one_us_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.956    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.684    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.829    -0.826    sc/clk_out1
    SLICE_X32Y2          FDRE                                         r  sc/one_us_cnt_reg[8]/C
                         clock pessimism              0.238    -0.587    
    SLICE_X32Y2          FDRE (Hold_fdre_C_D)         0.121    -0.466    sc/one_us_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 sc/one_us_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/one_us_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.265%)  route 0.156ns (42.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.694 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.176    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.563    -0.587    sc/clk_out1
    SLICE_X32Y1          FDRE                                         r  sc/one_us_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  sc/one_us_cnt_reg[9]/Q
                         net (fo=2, routed)           0.156    -0.267    sc/one_us_cnt_reg[9]
    SLICE_X32Y1          LUT6 (Prop_lut6_I0_O)        0.045    -0.222 r  sc/one_us_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    sc/one_us_cnt0[9]
    SLICE_X32Y1          FDRE                                         r  sc/one_us_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.956    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.684    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.829    -0.826    sc/clk_out1
    SLICE_X32Y1          FDRE                                         r  sc/one_us_cnt_reg[9]/C
                         clock pessimism              0.238    -0.587    
    SLICE_X32Y1          FDRE (Hold_fdre_C_D)         0.121    -0.466    sc/one_us_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 sc/one_us_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/one_us_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.826%)  route 0.172ns (45.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.694 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.176    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.563    -0.587    sc/clk_out1
    SLICE_X32Y0          FDRE                                         r  sc/one_us_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  sc/one_us_cnt_reg[4]/Q
                         net (fo=5, routed)           0.172    -0.251    sc/one_us_cnt_reg[4]
    SLICE_X32Y1          LUT6 (Prop_lut6_I5_O)        0.045    -0.206 r  sc/one_us_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    sc/one_us_cnt0[5]
    SLICE_X32Y1          FDRE                                         r  sc/one_us_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.956    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.684    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.829    -0.826    sc/clk_out1
    SLICE_X32Y1          FDRE                                         r  sc/one_us_cnt_reg[5]/C
                         clock pessimism              0.254    -0.571    
    SLICE_X32Y1          FDRE (Hold_fdre_C_D)         0.120    -0.451    sc/one_us_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 sc/ten_us_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/ten_us_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.247ns (66.683%)  route 0.123ns (33.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.694 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.176    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.614    -0.536    sc/clk_out1
    SLICE_X4Y29          FDRE                                         r  sc/ten_us_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.148    -0.388 r  sc/ten_us_cnt_reg[3]/Q
                         net (fo=5, routed)           0.123    -0.265    sc/ten_us_cnt_reg[3]
    SLICE_X4Y29          LUT6 (Prop_lut6_I2_O)        0.099    -0.166 r  sc/ten_us_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    sc/ten_us_cnt0[4]
    SLICE_X4Y29          FDRE                                         r  sc/ten_us_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.956    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.684    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.881    -0.774    sc/clk_out1
    SLICE_X4Y29          FDRE                                         r  sc/ten_us_cnt_reg[4]/C
                         clock pessimism              0.237    -0.536    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.121    -0.415    sc/ten_us_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sc/one_us_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/one_us_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.183ns (50.943%)  route 0.176ns (49.057%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.694 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.176    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.563    -0.587    sc/clk_out1
    SLICE_X33Y0          FDRE                                         r  sc/one_us_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  sc/one_us_cnt_reg[2]/Q
                         net (fo=7, routed)           0.176    -0.270    sc/one_us_cnt_reg[2]
    SLICE_X33Y0          LUT5 (Prop_lut5_I2_O)        0.042    -0.228 r  sc/one_us_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    sc/one_us_cnt0[3]
    SLICE_X33Y0          FDRE                                         r  sc/one_us_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.956    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.684    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.829    -0.826    sc/clk_out1
    SLICE_X33Y0          FDRE                                         r  sc/one_us_cnt_reg[3]/C
                         clock pessimism              0.238    -0.587    
    SLICE_X33Y0          FDRE (Hold_fdre_C_D)         0.107    -0.480    sc/one_us_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 sc/us_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/us_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.251ns (69.019%)  route 0.113ns (30.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.694 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.176    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.589    -0.561    sc/clk_out1
    SLICE_X31Y0          FDRE                                         r  sc/us_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  sc/us_counter_reg[1]/Q
                         net (fo=28, routed)          0.113    -0.308    sc/us_counter_reg[1]
    SLICE_X31Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.198 r  sc/us_counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.198    sc/us_counter_reg[0]_i_2_n_6
    SLICE_X31Y0          FDRE                                         r  sc/us_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.956    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.684    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.857    -0.798    sc/clk_out1
    SLICE_X31Y0          FDRE                                         r  sc/us_counter_reg[1]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X31Y0          FDRE (Hold_fdre_C_D)         0.105    -0.456    sc/us_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 sc/us_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/us_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.095%)  route 0.117ns (31.905%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.694 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.176    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.587    -0.563    sc/clk_out1
    SLICE_X31Y7          FDRE                                         r  sc/us_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  sc/us_counter_reg[31]/Q
                         net (fo=30, routed)          0.117    -0.306    sc/us_counter_reg[31]
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.198 r  sc/us_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.198    sc/us_counter_reg[28]_i_1_n_4
    SLICE_X31Y7          FDRE                                         r  sc/us_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.956    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.684    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.855    -0.800    sc/clk_out1
    SLICE_X31Y7          FDRE                                         r  sc/us_counter_reg[31]/C
                         clock pessimism              0.236    -0.563    
    SLICE_X31Y7          FDRE (Hold_fdre_C_D)         0.105    -0.458    sc/us_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0    clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y4      sc/distance_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y7      sc/distance_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y4      sc/distance_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y6      sc/distance_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X20Y8      sc/distance_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X22Y7      sc/distance_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y33      sc/forty_ms_cnt_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y28      sc/forty_ms_cnt_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y7      sc/distance_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y33      sc/forty_ms_cnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y30      sc/forty_ms_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y30      sc/forty_ms_cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y0      sc/one_us_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y2      sc/one_us_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y0      sc/one_us_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y0      sc/one_us_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y0      sc/one_us_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y1      sc/one_us_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y32      sc/forty_ms_cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y32      sc/forty_ms_cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y32      sc/forty_ms_cnt_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y32      sc/forty_ms_cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y4      sc/distance_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y4      sc/distance_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y7      sc/distance_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y7      sc/distance_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y4      sc/distance_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y4      sc/distance_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y1    clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y20     sn/cd2/r_Hex_Encoding_reg[0]_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y20     sn/cd2/r_Hex_Encoding_reg[1]_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y20     sn/cd2/r_Hex_Encoding_reg[2]_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y20     sn/cd2/r_Hex_Encoding_reg[3]_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y21     sn/cd2/r_Hex_Encoding_reg[4]_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y21     sn/cd2/r_Hex_Encoding_reg[5]_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y20     sn/cd2/r_Hex_Encoding_reg[6]_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X27Y13     sn/cd3/r_Hex_Encoding_reg[0]_inv/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y21     sn/cd2/r_Hex_Encoding_reg[4]_inv/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y21     sn/cd2/r_Hex_Encoding_reg[4]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y21     sn/cd2/r_Hex_Encoding_reg[5]_inv/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y21     sn/cd2/r_Hex_Encoding_reg[5]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y14     sn/cd3/r_Hex_Encoding_reg[1]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y13     sn/cd3/r_Hex_Encoding_reg[2]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y13     sn/cd3/r_Hex_Encoding_reg[3]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y13     sn/cd3/r_Hex_Encoding_reg[4]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y14     sn/cd3/r_Hex_Encoding_reg[5]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y14     sn/cd3/r_Hex_Encoding_reg[6]_inv/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y20     sn/cd2/r_Hex_Encoding_reg[0]_inv/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y20     sn/cd2/r_Hex_Encoding_reg[0]_inv/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y20     sn/cd2/r_Hex_Encoding_reg[1]_inv/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y20     sn/cd2/r_Hex_Encoding_reg[1]_inv/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y20     sn/cd2/r_Hex_Encoding_reg[2]_inv/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y20     sn/cd2/r_Hex_Encoding_reg[2]_inv/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y20     sn/cd2/r_Hex_Encoding_reg[3]_inv/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y20     sn/cd2/r_Hex_Encoding_reg[3]_inv/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y21     sn/cd2/r_Hex_Encoding_reg[4]_inv/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y21     sn/cd2/r_Hex_Encoding_reg[5]_inv/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y2    clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.648ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 sc/distance_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sn/cd2/r_Hex_Encoding_reg[2]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        18.859ns  (logic 8.660ns (45.921%)  route 10.199ns (54.079%))
  Logic Levels:           41  (CARRY4=26 LUT2=1 LUT3=5 LUT4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 98.674 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.767ns = ( 79.233 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    U7                                                0.000    80.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    80.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.908    80.908 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    81.921    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    76.410 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    77.810    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    77.889 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.344    79.233    sc/clk_out1
    SLICE_X10Y5          FDRE                                         r  sc/distance_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.393    79.626 r  sc/distance_reg[13]/Q
                         net (fo=124, routed)         0.991    80.616    sn/Q[13]
    SLICE_X18Y2          LUT3 (Prop_lut3_I2_O)        0.101    80.717 r  sn/r_Hex_Encoding[6]_inv_i_780__0/O
                         net (fo=2, routed)           0.520    81.237    sn/r_Hex_Encoding[6]_inv_i_780__0_n_0
    SLICE_X18Y2          LUT4 (Prop_lut4_I3_O)        0.239    81.476 r  sn/r_Hex_Encoding[6]_inv_i_784__0/O
                         net (fo=1, routed)           0.000    81.476    sn/r_Hex_Encoding[6]_inv_i_784__0_n_0
    SLICE_X18Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    81.760 r  sn/r_Hex_Encoding_reg[6]_inv_i_751/CO[3]
                         net (fo=1, routed)           0.000    81.760    sn/r_Hex_Encoding_reg[6]_inv_i_751_n_0
    SLICE_X18Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    81.852 r  sn/r_Hex_Encoding_reg[6]_inv_i_712/CO[3]
                         net (fo=1, routed)           0.000    81.852    sn/r_Hex_Encoding_reg[6]_inv_i_712_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    81.944 r  sn/r_Hex_Encoding_reg[6]_inv_i_614/CO[3]
                         net (fo=1, routed)           0.000    81.944    sn/r_Hex_Encoding_reg[6]_inv_i_614_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.036 r  sn/r_Hex_Encoding_reg[6]_inv_i_409/CO[3]
                         net (fo=1, routed)           0.000    82.036    sn/r_Hex_Encoding_reg[6]_inv_i_409_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.128 r  sn/r_Hex_Encoding_reg[6]_inv_i_354__0/CO[3]
                         net (fo=1, routed)           0.000    82.128    sn/r_Hex_Encoding_reg[6]_inv_i_354__0_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    82.308 r  sn/r_Hex_Encoding_reg[6]_inv_i_352/O[2]
                         net (fo=2, routed)           0.678    82.986    sn/r_Hex_Encoding_reg[6]_inv_i_352_n_5
    SLICE_X19Y14         LUT3 (Prop_lut3_I1_O)        0.235    83.221 r  sn/r_Hex_Encoding[6]_inv_i_170/O
                         net (fo=2, routed)           0.507    83.728    sn/r_Hex_Encoding[6]_inv_i_170_n_0
    SLICE_X19Y14         LUT4 (Prop_lut4_I0_O)        0.240    83.968 r  sn/r_Hex_Encoding[6]_inv_i_174__0/O
                         net (fo=1, routed)           0.000    83.968    sn/r_Hex_Encoding[6]_inv_i_174__0_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    84.267 r  sn/r_Hex_Encoding_reg[6]_inv_i_68__0/CO[3]
                         net (fo=1, routed)           0.000    84.267    sn/r_Hex_Encoding_reg[6]_inv_i_68__0_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    84.448 r  sn/r_Hex_Encoding_reg[6]_inv_i_64/O[2]
                         net (fo=2, routed)           0.642    85.091    sn/r_Hex_Encoding_reg[6]_inv_i_64_n_5
    SLICE_X22Y13         LUT3 (Prop_lut3_I0_O)        0.247    85.338 r  sn/r_Hex_Encoding[6]_inv_i_21__0/O
                         net (fo=2, routed)           0.520    85.858    sn/r_Hex_Encoding[6]_inv_i_21__0_n_0
    SLICE_X22Y13         LUT4 (Prop_lut4_I3_O)        0.239    86.097 r  sn/r_Hex_Encoding[6]_inv_i_25__0/O
                         net (fo=1, routed)           0.000    86.097    sn/r_Hex_Encoding[6]_inv_i_25__0_n_0
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    86.381 r  sn/r_Hex_Encoding_reg[6]_inv_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    86.381    sn/r_Hex_Encoding_reg[6]_inv_i_13__0_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    86.604 f  sn/r_Hex_Encoding_reg[6]_inv_i_63/O[1]
                         net (fo=15, routed)          0.820    87.424    sn/r_Hex_Encoding_reg[6]_inv_i_63_n_6
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.216    87.640 r  sn/r_Hex_Encoding[6]_inv_i_551__0/O
                         net (fo=1, routed)           0.321    87.960    sn/r_Hex_Encoding[6]_inv_i_551__0_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    88.352 r  sn/r_Hex_Encoding_reg[6]_inv_i_364/CO[3]
                         net (fo=1, routed)           0.000    88.352    sn/r_Hex_Encoding_reg[6]_inv_i_364_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    88.582 r  sn/r_Hex_Encoding_reg[6]_inv_i_195/O[1]
                         net (fo=3, routed)           0.782    89.364    sc/r_Hex_Encoding_reg[6]_inv_i_186[1]
    SLICE_X20Y15         LUT4 (Prop_lut4_I1_O)        0.225    89.589 r  sc/r_Hex_Encoding[6]_inv_i_362__0/O
                         net (fo=1, routed)           0.000    89.589    sn/r_Hex_Encoding_reg[6]_inv_i_70__0_0[1]
    SLICE_X20Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    89.991 r  sn/r_Hex_Encoding_reg[6]_inv_i_186/CO[3]
                         net (fo=1, routed)           0.000    89.991    sn/r_Hex_Encoding_reg[6]_inv_i_186_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    90.083 r  sn/r_Hex_Encoding_reg[6]_inv_i_70__0/CO[3]
                         net (fo=1, routed)           0.000    90.083    sn/r_Hex_Encoding_reg[6]_inv_i_70__0_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    90.175 r  sn/r_Hex_Encoding_reg[6]_inv_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.175    sn/r_Hex_Encoding_reg[6]_inv_i_29_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    90.349 r  sn/r_Hex_Encoding_reg[6]_inv_i_14__0/CO[2]
                         net (fo=54, routed)          0.745    91.094    sn/r_Hex_Encoding_reg[6]_inv_i_14__0_n_1
    SLICE_X29Y16         LUT4 (Prop_lut4_I1_O)        0.223    91.317 f  sn/r_Hex_Encoding[6]_inv_i_274/O
                         net (fo=24, routed)          0.572    91.889    sn/d20[2]
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.097    91.986 r  sn/r_Hex_Encoding[6]_inv_i_304/O
                         net (fo=2, routed)           0.234    92.221    sn/r_Hex_Encoding[6]_inv_i_304_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    92.506 r  sn/r_Hex_Encoding_reg[6]_inv_i_125/CO[3]
                         net (fo=1, routed)           0.000    92.506    sn/r_Hex_Encoding_reg[6]_inv_i_125_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    92.665 r  sn/r_Hex_Encoding_reg[6]_inv_i_434/O[0]
                         net (fo=4, routed)           0.740    93.405    sn/r_Hex_Encoding_reg[6]_inv_i_434_n_7
    SLICE_X28Y21         LUT3 (Prop_lut3_I2_O)        0.230    93.635 r  sn/r_Hex_Encoding[6]_inv_i_426/O
                         net (fo=2, routed)           0.728    94.363    sn/r_Hex_Encoding[6]_inv_i_426_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.240    94.603 r  sn/r_Hex_Encoding[6]_inv_i_430__0/O
                         net (fo=1, routed)           0.000    94.603    sn/r_Hex_Encoding[6]_inv_i_430__0_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    94.902 r  sn/r_Hex_Encoding_reg[6]_inv_i_262__0/CO[3]
                         net (fo=1, routed)           0.000    94.902    sn/r_Hex_Encoding_reg[6]_inv_i_262__0_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.991 r  sn/r_Hex_Encoding_reg[6]_inv_i_107/CO[3]
                         net (fo=1, routed)           0.000    94.991    sn/r_Hex_Encoding_reg[6]_inv_i_107_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.080 r  sn/r_Hex_Encoding_reg[6]_inv_i_54/CO[3]
                         net (fo=1, routed)           0.000    95.080    sn/r_Hex_Encoding_reg[6]_inv_i_54_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.169 r  sn/r_Hex_Encoding_reg[6]_inv_i_19__0/CO[3]
                         net (fo=1, routed)           0.007    95.176    sn/r_Hex_Encoding_reg[6]_inv_i_19__0_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    95.406 r  sn/r_Hex_Encoding_reg[6]_inv_i_51/O[1]
                         net (fo=2, routed)           0.426    95.832    sn/r_Hex_Encoding_reg[6]_inv_i_51_n_6
    SLICE_X30Y23         LUT2 (Prop_lut2_I0_O)        0.225    96.057 r  sn/r_Hex_Encoding[6]_inv_i_53__0/O
                         net (fo=1, routed)           0.000    96.057    sn/r_Hex_Encoding[6]_inv_i_53__0_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171    96.228 r  sn/r_Hex_Encoding_reg[6]_inv_i_18__0/O[1]
                         net (fo=1, routed)           0.379    96.607    sn/cd2/r_Hex_Encoding_reg[6]_inv_i_3__0_0[1]
    SLICE_X31Y20         LUT5 (Prop_lut5_I4_O)        0.216    96.823 r  sn/cd2/r_Hex_Encoding[6]_inv_i_8__2/O
                         net (fo=1, routed)           0.000    96.823    sn/cd2_n_1
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    97.122 r  sn/r_Hex_Encoding_reg[6]_inv_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    97.122    sn/r_Hex_Encoding_reg[6]_inv_i_2__0_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    97.281 f  sn/r_Hex_Encoding_reg[6]_inv_i_3__0/O[0]
                         net (fo=7, routed)           0.586    97.867    sn/cd2/r_Hex_Encoding_reg[0]_inv_1[0]
    SLICE_X32Y20         LUT5 (Prop_lut5_I3_O)        0.224    98.091 r  sn/cd2/r_Hex_Encoding[2]_inv_i_1/O
                         net (fo=1, routed)           0.000    98.091    sn/cd2/r_Hex_Encoding[2]
    SLICE_X32Y20         FDRE                                         r  sn/cd2/r_Hex_Encoding_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    U7                                                0.000   100.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   100.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.776   100.776 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   101.692    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.487    96.205 r  clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275    97.480    clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    97.552 r  clock/inst/clkout2_buf/O
                         net (fo=28, routed)          1.122    98.674    sn/cd2/CLK
    SLICE_X32Y20         FDRE                                         r  sn/cd2/r_Hex_Encoding_reg[2]_inv/C
                         clock pessimism              0.205    98.879    
                         clock uncertainty           -0.231    98.648    
    SLICE_X32Y20         FDRE (Setup_fdre_C_D)        0.072    98.720    sn/cd2/r_Hex_Encoding_reg[2]_inv
  -------------------------------------------------------------------
                         required time                         98.720    
                         arrival time                         -98.091    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 sc/distance_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sn/cd2/r_Hex_Encoding_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        18.852ns  (logic 8.660ns (45.938%)  route 10.192ns (54.062%))
  Logic Levels:           41  (CARRY4=26 LUT2=1 LUT3=5 LUT4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 98.674 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.767ns = ( 79.233 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    U7                                                0.000    80.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    80.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.908    80.908 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    81.921    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    76.410 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    77.810    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    77.889 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.344    79.233    sc/clk_out1
    SLICE_X10Y5          FDRE                                         r  sc/distance_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.393    79.626 r  sc/distance_reg[13]/Q
                         net (fo=124, routed)         0.991    80.616    sn/Q[13]
    SLICE_X18Y2          LUT3 (Prop_lut3_I2_O)        0.101    80.717 r  sn/r_Hex_Encoding[6]_inv_i_780__0/O
                         net (fo=2, routed)           0.520    81.237    sn/r_Hex_Encoding[6]_inv_i_780__0_n_0
    SLICE_X18Y2          LUT4 (Prop_lut4_I3_O)        0.239    81.476 r  sn/r_Hex_Encoding[6]_inv_i_784__0/O
                         net (fo=1, routed)           0.000    81.476    sn/r_Hex_Encoding[6]_inv_i_784__0_n_0
    SLICE_X18Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    81.760 r  sn/r_Hex_Encoding_reg[6]_inv_i_751/CO[3]
                         net (fo=1, routed)           0.000    81.760    sn/r_Hex_Encoding_reg[6]_inv_i_751_n_0
    SLICE_X18Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    81.852 r  sn/r_Hex_Encoding_reg[6]_inv_i_712/CO[3]
                         net (fo=1, routed)           0.000    81.852    sn/r_Hex_Encoding_reg[6]_inv_i_712_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    81.944 r  sn/r_Hex_Encoding_reg[6]_inv_i_614/CO[3]
                         net (fo=1, routed)           0.000    81.944    sn/r_Hex_Encoding_reg[6]_inv_i_614_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.036 r  sn/r_Hex_Encoding_reg[6]_inv_i_409/CO[3]
                         net (fo=1, routed)           0.000    82.036    sn/r_Hex_Encoding_reg[6]_inv_i_409_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.128 r  sn/r_Hex_Encoding_reg[6]_inv_i_354__0/CO[3]
                         net (fo=1, routed)           0.000    82.128    sn/r_Hex_Encoding_reg[6]_inv_i_354__0_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    82.308 r  sn/r_Hex_Encoding_reg[6]_inv_i_352/O[2]
                         net (fo=2, routed)           0.678    82.986    sn/r_Hex_Encoding_reg[6]_inv_i_352_n_5
    SLICE_X19Y14         LUT3 (Prop_lut3_I1_O)        0.235    83.221 r  sn/r_Hex_Encoding[6]_inv_i_170/O
                         net (fo=2, routed)           0.507    83.728    sn/r_Hex_Encoding[6]_inv_i_170_n_0
    SLICE_X19Y14         LUT4 (Prop_lut4_I0_O)        0.240    83.968 r  sn/r_Hex_Encoding[6]_inv_i_174__0/O
                         net (fo=1, routed)           0.000    83.968    sn/r_Hex_Encoding[6]_inv_i_174__0_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    84.267 r  sn/r_Hex_Encoding_reg[6]_inv_i_68__0/CO[3]
                         net (fo=1, routed)           0.000    84.267    sn/r_Hex_Encoding_reg[6]_inv_i_68__0_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    84.448 r  sn/r_Hex_Encoding_reg[6]_inv_i_64/O[2]
                         net (fo=2, routed)           0.642    85.091    sn/r_Hex_Encoding_reg[6]_inv_i_64_n_5
    SLICE_X22Y13         LUT3 (Prop_lut3_I0_O)        0.247    85.338 r  sn/r_Hex_Encoding[6]_inv_i_21__0/O
                         net (fo=2, routed)           0.520    85.858    sn/r_Hex_Encoding[6]_inv_i_21__0_n_0
    SLICE_X22Y13         LUT4 (Prop_lut4_I3_O)        0.239    86.097 r  sn/r_Hex_Encoding[6]_inv_i_25__0/O
                         net (fo=1, routed)           0.000    86.097    sn/r_Hex_Encoding[6]_inv_i_25__0_n_0
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    86.381 r  sn/r_Hex_Encoding_reg[6]_inv_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    86.381    sn/r_Hex_Encoding_reg[6]_inv_i_13__0_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    86.604 f  sn/r_Hex_Encoding_reg[6]_inv_i_63/O[1]
                         net (fo=15, routed)          0.820    87.424    sn/r_Hex_Encoding_reg[6]_inv_i_63_n_6
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.216    87.640 r  sn/r_Hex_Encoding[6]_inv_i_551__0/O
                         net (fo=1, routed)           0.321    87.960    sn/r_Hex_Encoding[6]_inv_i_551__0_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    88.352 r  sn/r_Hex_Encoding_reg[6]_inv_i_364/CO[3]
                         net (fo=1, routed)           0.000    88.352    sn/r_Hex_Encoding_reg[6]_inv_i_364_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    88.582 r  sn/r_Hex_Encoding_reg[6]_inv_i_195/O[1]
                         net (fo=3, routed)           0.782    89.364    sc/r_Hex_Encoding_reg[6]_inv_i_186[1]
    SLICE_X20Y15         LUT4 (Prop_lut4_I1_O)        0.225    89.589 r  sc/r_Hex_Encoding[6]_inv_i_362__0/O
                         net (fo=1, routed)           0.000    89.589    sn/r_Hex_Encoding_reg[6]_inv_i_70__0_0[1]
    SLICE_X20Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    89.991 r  sn/r_Hex_Encoding_reg[6]_inv_i_186/CO[3]
                         net (fo=1, routed)           0.000    89.991    sn/r_Hex_Encoding_reg[6]_inv_i_186_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    90.083 r  sn/r_Hex_Encoding_reg[6]_inv_i_70__0/CO[3]
                         net (fo=1, routed)           0.000    90.083    sn/r_Hex_Encoding_reg[6]_inv_i_70__0_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    90.175 r  sn/r_Hex_Encoding_reg[6]_inv_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.175    sn/r_Hex_Encoding_reg[6]_inv_i_29_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    90.349 r  sn/r_Hex_Encoding_reg[6]_inv_i_14__0/CO[2]
                         net (fo=54, routed)          0.745    91.094    sn/r_Hex_Encoding_reg[6]_inv_i_14__0_n_1
    SLICE_X29Y16         LUT4 (Prop_lut4_I1_O)        0.223    91.317 f  sn/r_Hex_Encoding[6]_inv_i_274/O
                         net (fo=24, routed)          0.572    91.889    sn/d20[2]
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.097    91.986 r  sn/r_Hex_Encoding[6]_inv_i_304/O
                         net (fo=2, routed)           0.234    92.221    sn/r_Hex_Encoding[6]_inv_i_304_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    92.506 r  sn/r_Hex_Encoding_reg[6]_inv_i_125/CO[3]
                         net (fo=1, routed)           0.000    92.506    sn/r_Hex_Encoding_reg[6]_inv_i_125_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    92.665 r  sn/r_Hex_Encoding_reg[6]_inv_i_434/O[0]
                         net (fo=4, routed)           0.740    93.405    sn/r_Hex_Encoding_reg[6]_inv_i_434_n_7
    SLICE_X28Y21         LUT3 (Prop_lut3_I2_O)        0.230    93.635 r  sn/r_Hex_Encoding[6]_inv_i_426/O
                         net (fo=2, routed)           0.728    94.363    sn/r_Hex_Encoding[6]_inv_i_426_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.240    94.603 r  sn/r_Hex_Encoding[6]_inv_i_430__0/O
                         net (fo=1, routed)           0.000    94.603    sn/r_Hex_Encoding[6]_inv_i_430__0_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    94.902 r  sn/r_Hex_Encoding_reg[6]_inv_i_262__0/CO[3]
                         net (fo=1, routed)           0.000    94.902    sn/r_Hex_Encoding_reg[6]_inv_i_262__0_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.991 r  sn/r_Hex_Encoding_reg[6]_inv_i_107/CO[3]
                         net (fo=1, routed)           0.000    94.991    sn/r_Hex_Encoding_reg[6]_inv_i_107_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.080 r  sn/r_Hex_Encoding_reg[6]_inv_i_54/CO[3]
                         net (fo=1, routed)           0.000    95.080    sn/r_Hex_Encoding_reg[6]_inv_i_54_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.169 r  sn/r_Hex_Encoding_reg[6]_inv_i_19__0/CO[3]
                         net (fo=1, routed)           0.007    95.176    sn/r_Hex_Encoding_reg[6]_inv_i_19__0_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    95.406 r  sn/r_Hex_Encoding_reg[6]_inv_i_51/O[1]
                         net (fo=2, routed)           0.426    95.832    sn/r_Hex_Encoding_reg[6]_inv_i_51_n_6
    SLICE_X30Y23         LUT2 (Prop_lut2_I0_O)        0.225    96.057 r  sn/r_Hex_Encoding[6]_inv_i_53__0/O
                         net (fo=1, routed)           0.000    96.057    sn/r_Hex_Encoding[6]_inv_i_53__0_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171    96.228 r  sn/r_Hex_Encoding_reg[6]_inv_i_18__0/O[1]
                         net (fo=1, routed)           0.379    96.607    sn/cd2/r_Hex_Encoding_reg[6]_inv_i_3__0_0[1]
    SLICE_X31Y20         LUT5 (Prop_lut5_I4_O)        0.216    96.823 r  sn/cd2/r_Hex_Encoding[6]_inv_i_8__2/O
                         net (fo=1, routed)           0.000    96.823    sn/cd2_n_1
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    97.122 r  sn/r_Hex_Encoding_reg[6]_inv_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    97.122    sn/r_Hex_Encoding_reg[6]_inv_i_2__0_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    97.281 r  sn/r_Hex_Encoding_reg[6]_inv_i_3__0/O[0]
                         net (fo=7, routed)           0.579    97.860    sn/cd2/r_Hex_Encoding_reg[0]_inv_1[0]
    SLICE_X32Y20         LUT5 (Prop_lut5_I3_O)        0.224    98.084 r  sn/cd2/r_Hex_Encoding[0]_inv_i_1/O
                         net (fo=1, routed)           0.000    98.084    sn/cd2/r_Hex_Encoding[0]
    SLICE_X32Y20         FDRE                                         r  sn/cd2/r_Hex_Encoding_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    U7                                                0.000   100.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   100.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.776   100.776 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   101.692    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.487    96.205 r  clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275    97.480    clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    97.552 r  clock/inst/clkout2_buf/O
                         net (fo=28, routed)          1.122    98.674    sn/cd2/CLK
    SLICE_X32Y20         FDRE                                         r  sn/cd2/r_Hex_Encoding_reg[0]_inv/C
                         clock pessimism              0.205    98.879    
                         clock uncertainty           -0.231    98.648    
    SLICE_X32Y20         FDRE (Setup_fdre_C_D)        0.069    98.717    sn/cd2/r_Hex_Encoding_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         98.717    
                         arrival time                         -98.084    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 sc/distance_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sn/cd2/r_Hex_Encoding_reg[3]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        18.864ns  (logic 8.665ns (45.935%)  route 10.199ns (54.065%))
  Logic Levels:           41  (CARRY4=26 LUT2=1 LUT3=5 LUT4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 98.674 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.767ns = ( 79.233 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    U7                                                0.000    80.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    80.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.908    80.908 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    81.921    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    76.410 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    77.810    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    77.889 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.344    79.233    sc/clk_out1
    SLICE_X10Y5          FDRE                                         r  sc/distance_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.393    79.626 r  sc/distance_reg[13]/Q
                         net (fo=124, routed)         0.991    80.616    sn/Q[13]
    SLICE_X18Y2          LUT3 (Prop_lut3_I2_O)        0.101    80.717 r  sn/r_Hex_Encoding[6]_inv_i_780__0/O
                         net (fo=2, routed)           0.520    81.237    sn/r_Hex_Encoding[6]_inv_i_780__0_n_0
    SLICE_X18Y2          LUT4 (Prop_lut4_I3_O)        0.239    81.476 r  sn/r_Hex_Encoding[6]_inv_i_784__0/O
                         net (fo=1, routed)           0.000    81.476    sn/r_Hex_Encoding[6]_inv_i_784__0_n_0
    SLICE_X18Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    81.760 r  sn/r_Hex_Encoding_reg[6]_inv_i_751/CO[3]
                         net (fo=1, routed)           0.000    81.760    sn/r_Hex_Encoding_reg[6]_inv_i_751_n_0
    SLICE_X18Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    81.852 r  sn/r_Hex_Encoding_reg[6]_inv_i_712/CO[3]
                         net (fo=1, routed)           0.000    81.852    sn/r_Hex_Encoding_reg[6]_inv_i_712_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    81.944 r  sn/r_Hex_Encoding_reg[6]_inv_i_614/CO[3]
                         net (fo=1, routed)           0.000    81.944    sn/r_Hex_Encoding_reg[6]_inv_i_614_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.036 r  sn/r_Hex_Encoding_reg[6]_inv_i_409/CO[3]
                         net (fo=1, routed)           0.000    82.036    sn/r_Hex_Encoding_reg[6]_inv_i_409_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.128 r  sn/r_Hex_Encoding_reg[6]_inv_i_354__0/CO[3]
                         net (fo=1, routed)           0.000    82.128    sn/r_Hex_Encoding_reg[6]_inv_i_354__0_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    82.308 r  sn/r_Hex_Encoding_reg[6]_inv_i_352/O[2]
                         net (fo=2, routed)           0.678    82.986    sn/r_Hex_Encoding_reg[6]_inv_i_352_n_5
    SLICE_X19Y14         LUT3 (Prop_lut3_I1_O)        0.235    83.221 r  sn/r_Hex_Encoding[6]_inv_i_170/O
                         net (fo=2, routed)           0.507    83.728    sn/r_Hex_Encoding[6]_inv_i_170_n_0
    SLICE_X19Y14         LUT4 (Prop_lut4_I0_O)        0.240    83.968 r  sn/r_Hex_Encoding[6]_inv_i_174__0/O
                         net (fo=1, routed)           0.000    83.968    sn/r_Hex_Encoding[6]_inv_i_174__0_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    84.267 r  sn/r_Hex_Encoding_reg[6]_inv_i_68__0/CO[3]
                         net (fo=1, routed)           0.000    84.267    sn/r_Hex_Encoding_reg[6]_inv_i_68__0_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    84.448 r  sn/r_Hex_Encoding_reg[6]_inv_i_64/O[2]
                         net (fo=2, routed)           0.642    85.091    sn/r_Hex_Encoding_reg[6]_inv_i_64_n_5
    SLICE_X22Y13         LUT3 (Prop_lut3_I0_O)        0.247    85.338 r  sn/r_Hex_Encoding[6]_inv_i_21__0/O
                         net (fo=2, routed)           0.520    85.858    sn/r_Hex_Encoding[6]_inv_i_21__0_n_0
    SLICE_X22Y13         LUT4 (Prop_lut4_I3_O)        0.239    86.097 r  sn/r_Hex_Encoding[6]_inv_i_25__0/O
                         net (fo=1, routed)           0.000    86.097    sn/r_Hex_Encoding[6]_inv_i_25__0_n_0
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    86.381 r  sn/r_Hex_Encoding_reg[6]_inv_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    86.381    sn/r_Hex_Encoding_reg[6]_inv_i_13__0_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    86.604 f  sn/r_Hex_Encoding_reg[6]_inv_i_63/O[1]
                         net (fo=15, routed)          0.820    87.424    sn/r_Hex_Encoding_reg[6]_inv_i_63_n_6
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.216    87.640 r  sn/r_Hex_Encoding[6]_inv_i_551__0/O
                         net (fo=1, routed)           0.321    87.960    sn/r_Hex_Encoding[6]_inv_i_551__0_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    88.352 r  sn/r_Hex_Encoding_reg[6]_inv_i_364/CO[3]
                         net (fo=1, routed)           0.000    88.352    sn/r_Hex_Encoding_reg[6]_inv_i_364_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    88.582 r  sn/r_Hex_Encoding_reg[6]_inv_i_195/O[1]
                         net (fo=3, routed)           0.782    89.364    sc/r_Hex_Encoding_reg[6]_inv_i_186[1]
    SLICE_X20Y15         LUT4 (Prop_lut4_I1_O)        0.225    89.589 r  sc/r_Hex_Encoding[6]_inv_i_362__0/O
                         net (fo=1, routed)           0.000    89.589    sn/r_Hex_Encoding_reg[6]_inv_i_70__0_0[1]
    SLICE_X20Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    89.991 r  sn/r_Hex_Encoding_reg[6]_inv_i_186/CO[3]
                         net (fo=1, routed)           0.000    89.991    sn/r_Hex_Encoding_reg[6]_inv_i_186_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    90.083 r  sn/r_Hex_Encoding_reg[6]_inv_i_70__0/CO[3]
                         net (fo=1, routed)           0.000    90.083    sn/r_Hex_Encoding_reg[6]_inv_i_70__0_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    90.175 r  sn/r_Hex_Encoding_reg[6]_inv_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.175    sn/r_Hex_Encoding_reg[6]_inv_i_29_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    90.349 r  sn/r_Hex_Encoding_reg[6]_inv_i_14__0/CO[2]
                         net (fo=54, routed)          0.745    91.094    sn/r_Hex_Encoding_reg[6]_inv_i_14__0_n_1
    SLICE_X29Y16         LUT4 (Prop_lut4_I1_O)        0.223    91.317 f  sn/r_Hex_Encoding[6]_inv_i_274/O
                         net (fo=24, routed)          0.572    91.889    sn/d20[2]
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.097    91.986 r  sn/r_Hex_Encoding[6]_inv_i_304/O
                         net (fo=2, routed)           0.234    92.221    sn/r_Hex_Encoding[6]_inv_i_304_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    92.506 r  sn/r_Hex_Encoding_reg[6]_inv_i_125/CO[3]
                         net (fo=1, routed)           0.000    92.506    sn/r_Hex_Encoding_reg[6]_inv_i_125_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    92.665 r  sn/r_Hex_Encoding_reg[6]_inv_i_434/O[0]
                         net (fo=4, routed)           0.740    93.405    sn/r_Hex_Encoding_reg[6]_inv_i_434_n_7
    SLICE_X28Y21         LUT3 (Prop_lut3_I2_O)        0.230    93.635 r  sn/r_Hex_Encoding[6]_inv_i_426/O
                         net (fo=2, routed)           0.728    94.363    sn/r_Hex_Encoding[6]_inv_i_426_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.240    94.603 r  sn/r_Hex_Encoding[6]_inv_i_430__0/O
                         net (fo=1, routed)           0.000    94.603    sn/r_Hex_Encoding[6]_inv_i_430__0_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    94.902 r  sn/r_Hex_Encoding_reg[6]_inv_i_262__0/CO[3]
                         net (fo=1, routed)           0.000    94.902    sn/r_Hex_Encoding_reg[6]_inv_i_262__0_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.991 r  sn/r_Hex_Encoding_reg[6]_inv_i_107/CO[3]
                         net (fo=1, routed)           0.000    94.991    sn/r_Hex_Encoding_reg[6]_inv_i_107_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.080 r  sn/r_Hex_Encoding_reg[6]_inv_i_54/CO[3]
                         net (fo=1, routed)           0.000    95.080    sn/r_Hex_Encoding_reg[6]_inv_i_54_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.169 r  sn/r_Hex_Encoding_reg[6]_inv_i_19__0/CO[3]
                         net (fo=1, routed)           0.007    95.176    sn/r_Hex_Encoding_reg[6]_inv_i_19__0_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    95.406 r  sn/r_Hex_Encoding_reg[6]_inv_i_51/O[1]
                         net (fo=2, routed)           0.426    95.832    sn/r_Hex_Encoding_reg[6]_inv_i_51_n_6
    SLICE_X30Y23         LUT2 (Prop_lut2_I0_O)        0.225    96.057 r  sn/r_Hex_Encoding[6]_inv_i_53__0/O
                         net (fo=1, routed)           0.000    96.057    sn/r_Hex_Encoding[6]_inv_i_53__0_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171    96.228 r  sn/r_Hex_Encoding_reg[6]_inv_i_18__0/O[1]
                         net (fo=1, routed)           0.379    96.607    sn/cd2/r_Hex_Encoding_reg[6]_inv_i_3__0_0[1]
    SLICE_X31Y20         LUT5 (Prop_lut5_I4_O)        0.216    96.823 r  sn/cd2/r_Hex_Encoding[6]_inv_i_8__2/O
                         net (fo=1, routed)           0.000    96.823    sn/cd2_n_1
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    97.122 r  sn/r_Hex_Encoding_reg[6]_inv_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    97.122    sn/r_Hex_Encoding_reg[6]_inv_i_2__0_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    97.281 r  sn/r_Hex_Encoding_reg[6]_inv_i_3__0/O[0]
                         net (fo=7, routed)           0.586    97.867    sn/cd2/r_Hex_Encoding_reg[0]_inv_1[0]
    SLICE_X32Y20         LUT5 (Prop_lut5_I3_O)        0.229    98.096 r  sn/cd2/r_Hex_Encoding[3]_inv_i_1/O
                         net (fo=1, routed)           0.000    98.096    sn/cd2/r_Hex_Encoding[3]
    SLICE_X32Y20         FDRE                                         r  sn/cd2/r_Hex_Encoding_reg[3]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    U7                                                0.000   100.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   100.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.776   100.776 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   101.692    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.487    96.205 r  clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275    97.480    clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    97.552 r  clock/inst/clkout2_buf/O
                         net (fo=28, routed)          1.122    98.674    sn/cd2/CLK
    SLICE_X32Y20         FDRE                                         r  sn/cd2/r_Hex_Encoding_reg[3]_inv/C
                         clock pessimism              0.205    98.879    
                         clock uncertainty           -0.231    98.648    
    SLICE_X32Y20         FDRE (Setup_fdre_C_D)        0.098    98.746    sn/cd2/r_Hex_Encoding_reg[3]_inv
  -------------------------------------------------------------------
                         required time                         98.746    
                         arrival time                         -98.096    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 sc/distance_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sn/cd2/r_Hex_Encoding_reg[1]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        18.857ns  (logic 8.665ns (45.952%)  route 10.192ns (54.048%))
  Logic Levels:           41  (CARRY4=26 LUT2=1 LUT3=5 LUT4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 98.674 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.767ns = ( 79.233 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    U7                                                0.000    80.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    80.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.908    80.908 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    81.921    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    76.410 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    77.810    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    77.889 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.344    79.233    sc/clk_out1
    SLICE_X10Y5          FDRE                                         r  sc/distance_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.393    79.626 r  sc/distance_reg[13]/Q
                         net (fo=124, routed)         0.991    80.616    sn/Q[13]
    SLICE_X18Y2          LUT3 (Prop_lut3_I2_O)        0.101    80.717 r  sn/r_Hex_Encoding[6]_inv_i_780__0/O
                         net (fo=2, routed)           0.520    81.237    sn/r_Hex_Encoding[6]_inv_i_780__0_n_0
    SLICE_X18Y2          LUT4 (Prop_lut4_I3_O)        0.239    81.476 r  sn/r_Hex_Encoding[6]_inv_i_784__0/O
                         net (fo=1, routed)           0.000    81.476    sn/r_Hex_Encoding[6]_inv_i_784__0_n_0
    SLICE_X18Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    81.760 r  sn/r_Hex_Encoding_reg[6]_inv_i_751/CO[3]
                         net (fo=1, routed)           0.000    81.760    sn/r_Hex_Encoding_reg[6]_inv_i_751_n_0
    SLICE_X18Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    81.852 r  sn/r_Hex_Encoding_reg[6]_inv_i_712/CO[3]
                         net (fo=1, routed)           0.000    81.852    sn/r_Hex_Encoding_reg[6]_inv_i_712_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    81.944 r  sn/r_Hex_Encoding_reg[6]_inv_i_614/CO[3]
                         net (fo=1, routed)           0.000    81.944    sn/r_Hex_Encoding_reg[6]_inv_i_614_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.036 r  sn/r_Hex_Encoding_reg[6]_inv_i_409/CO[3]
                         net (fo=1, routed)           0.000    82.036    sn/r_Hex_Encoding_reg[6]_inv_i_409_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.128 r  sn/r_Hex_Encoding_reg[6]_inv_i_354__0/CO[3]
                         net (fo=1, routed)           0.000    82.128    sn/r_Hex_Encoding_reg[6]_inv_i_354__0_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    82.308 r  sn/r_Hex_Encoding_reg[6]_inv_i_352/O[2]
                         net (fo=2, routed)           0.678    82.986    sn/r_Hex_Encoding_reg[6]_inv_i_352_n_5
    SLICE_X19Y14         LUT3 (Prop_lut3_I1_O)        0.235    83.221 r  sn/r_Hex_Encoding[6]_inv_i_170/O
                         net (fo=2, routed)           0.507    83.728    sn/r_Hex_Encoding[6]_inv_i_170_n_0
    SLICE_X19Y14         LUT4 (Prop_lut4_I0_O)        0.240    83.968 r  sn/r_Hex_Encoding[6]_inv_i_174__0/O
                         net (fo=1, routed)           0.000    83.968    sn/r_Hex_Encoding[6]_inv_i_174__0_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    84.267 r  sn/r_Hex_Encoding_reg[6]_inv_i_68__0/CO[3]
                         net (fo=1, routed)           0.000    84.267    sn/r_Hex_Encoding_reg[6]_inv_i_68__0_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    84.448 r  sn/r_Hex_Encoding_reg[6]_inv_i_64/O[2]
                         net (fo=2, routed)           0.642    85.091    sn/r_Hex_Encoding_reg[6]_inv_i_64_n_5
    SLICE_X22Y13         LUT3 (Prop_lut3_I0_O)        0.247    85.338 r  sn/r_Hex_Encoding[6]_inv_i_21__0/O
                         net (fo=2, routed)           0.520    85.858    sn/r_Hex_Encoding[6]_inv_i_21__0_n_0
    SLICE_X22Y13         LUT4 (Prop_lut4_I3_O)        0.239    86.097 r  sn/r_Hex_Encoding[6]_inv_i_25__0/O
                         net (fo=1, routed)           0.000    86.097    sn/r_Hex_Encoding[6]_inv_i_25__0_n_0
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    86.381 r  sn/r_Hex_Encoding_reg[6]_inv_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    86.381    sn/r_Hex_Encoding_reg[6]_inv_i_13__0_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    86.604 f  sn/r_Hex_Encoding_reg[6]_inv_i_63/O[1]
                         net (fo=15, routed)          0.820    87.424    sn/r_Hex_Encoding_reg[6]_inv_i_63_n_6
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.216    87.640 r  sn/r_Hex_Encoding[6]_inv_i_551__0/O
                         net (fo=1, routed)           0.321    87.960    sn/r_Hex_Encoding[6]_inv_i_551__0_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    88.352 r  sn/r_Hex_Encoding_reg[6]_inv_i_364/CO[3]
                         net (fo=1, routed)           0.000    88.352    sn/r_Hex_Encoding_reg[6]_inv_i_364_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    88.582 r  sn/r_Hex_Encoding_reg[6]_inv_i_195/O[1]
                         net (fo=3, routed)           0.782    89.364    sc/r_Hex_Encoding_reg[6]_inv_i_186[1]
    SLICE_X20Y15         LUT4 (Prop_lut4_I1_O)        0.225    89.589 r  sc/r_Hex_Encoding[6]_inv_i_362__0/O
                         net (fo=1, routed)           0.000    89.589    sn/r_Hex_Encoding_reg[6]_inv_i_70__0_0[1]
    SLICE_X20Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    89.991 r  sn/r_Hex_Encoding_reg[6]_inv_i_186/CO[3]
                         net (fo=1, routed)           0.000    89.991    sn/r_Hex_Encoding_reg[6]_inv_i_186_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    90.083 r  sn/r_Hex_Encoding_reg[6]_inv_i_70__0/CO[3]
                         net (fo=1, routed)           0.000    90.083    sn/r_Hex_Encoding_reg[6]_inv_i_70__0_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    90.175 r  sn/r_Hex_Encoding_reg[6]_inv_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.175    sn/r_Hex_Encoding_reg[6]_inv_i_29_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    90.349 r  sn/r_Hex_Encoding_reg[6]_inv_i_14__0/CO[2]
                         net (fo=54, routed)          0.745    91.094    sn/r_Hex_Encoding_reg[6]_inv_i_14__0_n_1
    SLICE_X29Y16         LUT4 (Prop_lut4_I1_O)        0.223    91.317 f  sn/r_Hex_Encoding[6]_inv_i_274/O
                         net (fo=24, routed)          0.572    91.889    sn/d20[2]
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.097    91.986 r  sn/r_Hex_Encoding[6]_inv_i_304/O
                         net (fo=2, routed)           0.234    92.221    sn/r_Hex_Encoding[6]_inv_i_304_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    92.506 r  sn/r_Hex_Encoding_reg[6]_inv_i_125/CO[3]
                         net (fo=1, routed)           0.000    92.506    sn/r_Hex_Encoding_reg[6]_inv_i_125_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    92.665 r  sn/r_Hex_Encoding_reg[6]_inv_i_434/O[0]
                         net (fo=4, routed)           0.740    93.405    sn/r_Hex_Encoding_reg[6]_inv_i_434_n_7
    SLICE_X28Y21         LUT3 (Prop_lut3_I2_O)        0.230    93.635 r  sn/r_Hex_Encoding[6]_inv_i_426/O
                         net (fo=2, routed)           0.728    94.363    sn/r_Hex_Encoding[6]_inv_i_426_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.240    94.603 r  sn/r_Hex_Encoding[6]_inv_i_430__0/O
                         net (fo=1, routed)           0.000    94.603    sn/r_Hex_Encoding[6]_inv_i_430__0_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    94.902 r  sn/r_Hex_Encoding_reg[6]_inv_i_262__0/CO[3]
                         net (fo=1, routed)           0.000    94.902    sn/r_Hex_Encoding_reg[6]_inv_i_262__0_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.991 r  sn/r_Hex_Encoding_reg[6]_inv_i_107/CO[3]
                         net (fo=1, routed)           0.000    94.991    sn/r_Hex_Encoding_reg[6]_inv_i_107_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.080 r  sn/r_Hex_Encoding_reg[6]_inv_i_54/CO[3]
                         net (fo=1, routed)           0.000    95.080    sn/r_Hex_Encoding_reg[6]_inv_i_54_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.169 r  sn/r_Hex_Encoding_reg[6]_inv_i_19__0/CO[3]
                         net (fo=1, routed)           0.007    95.176    sn/r_Hex_Encoding_reg[6]_inv_i_19__0_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    95.406 r  sn/r_Hex_Encoding_reg[6]_inv_i_51/O[1]
                         net (fo=2, routed)           0.426    95.832    sn/r_Hex_Encoding_reg[6]_inv_i_51_n_6
    SLICE_X30Y23         LUT2 (Prop_lut2_I0_O)        0.225    96.057 r  sn/r_Hex_Encoding[6]_inv_i_53__0/O
                         net (fo=1, routed)           0.000    96.057    sn/r_Hex_Encoding[6]_inv_i_53__0_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171    96.228 r  sn/r_Hex_Encoding_reg[6]_inv_i_18__0/O[1]
                         net (fo=1, routed)           0.379    96.607    sn/cd2/r_Hex_Encoding_reg[6]_inv_i_3__0_0[1]
    SLICE_X31Y20         LUT5 (Prop_lut5_I4_O)        0.216    96.823 r  sn/cd2/r_Hex_Encoding[6]_inv_i_8__2/O
                         net (fo=1, routed)           0.000    96.823    sn/cd2_n_1
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    97.122 r  sn/r_Hex_Encoding_reg[6]_inv_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    97.122    sn/r_Hex_Encoding_reg[6]_inv_i_2__0_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    97.281 f  sn/r_Hex_Encoding_reg[6]_inv_i_3__0/O[0]
                         net (fo=7, routed)           0.579    97.860    sn/cd2/r_Hex_Encoding_reg[0]_inv_1[0]
    SLICE_X32Y20         LUT5 (Prop_lut5_I3_O)        0.229    98.089 r  sn/cd2/r_Hex_Encoding[1]_inv_i_1/O
                         net (fo=1, routed)           0.000    98.089    sn/cd2/r_Hex_Encoding[1]
    SLICE_X32Y20         FDRE                                         r  sn/cd2/r_Hex_Encoding_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    U7                                                0.000   100.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   100.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.776   100.776 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   101.692    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.487    96.205 r  clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275    97.480    clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    97.552 r  clock/inst/clkout2_buf/O
                         net (fo=28, routed)          1.122    98.674    sn/cd2/CLK
    SLICE_X32Y20         FDRE                                         r  sn/cd2/r_Hex_Encoding_reg[1]_inv/C
                         clock pessimism              0.205    98.879    
                         clock uncertainty           -0.231    98.648    
    SLICE_X32Y20         FDRE (Setup_fdre_C_D)        0.098    98.746    sn/cd2/r_Hex_Encoding_reg[1]_inv
  -------------------------------------------------------------------
                         required time                         98.746    
                         arrival time                         -98.089    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 sc/distance_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sn/cd2/r_Hex_Encoding_reg[6]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        18.755ns  (logic 8.660ns (46.174%)  route 10.095ns (53.826%))
  Logic Levels:           41  (CARRY4=26 LUT2=1 LUT3=5 LUT4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 98.674 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.767ns = ( 79.233 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    U7                                                0.000    80.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    80.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.908    80.908 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    81.921    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    76.410 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    77.810    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    77.889 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.344    79.233    sc/clk_out1
    SLICE_X10Y5          FDRE                                         r  sc/distance_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.393    79.626 r  sc/distance_reg[13]/Q
                         net (fo=124, routed)         0.991    80.616    sn/Q[13]
    SLICE_X18Y2          LUT3 (Prop_lut3_I2_O)        0.101    80.717 r  sn/r_Hex_Encoding[6]_inv_i_780__0/O
                         net (fo=2, routed)           0.520    81.237    sn/r_Hex_Encoding[6]_inv_i_780__0_n_0
    SLICE_X18Y2          LUT4 (Prop_lut4_I3_O)        0.239    81.476 r  sn/r_Hex_Encoding[6]_inv_i_784__0/O
                         net (fo=1, routed)           0.000    81.476    sn/r_Hex_Encoding[6]_inv_i_784__0_n_0
    SLICE_X18Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    81.760 r  sn/r_Hex_Encoding_reg[6]_inv_i_751/CO[3]
                         net (fo=1, routed)           0.000    81.760    sn/r_Hex_Encoding_reg[6]_inv_i_751_n_0
    SLICE_X18Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    81.852 r  sn/r_Hex_Encoding_reg[6]_inv_i_712/CO[3]
                         net (fo=1, routed)           0.000    81.852    sn/r_Hex_Encoding_reg[6]_inv_i_712_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    81.944 r  sn/r_Hex_Encoding_reg[6]_inv_i_614/CO[3]
                         net (fo=1, routed)           0.000    81.944    sn/r_Hex_Encoding_reg[6]_inv_i_614_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.036 r  sn/r_Hex_Encoding_reg[6]_inv_i_409/CO[3]
                         net (fo=1, routed)           0.000    82.036    sn/r_Hex_Encoding_reg[6]_inv_i_409_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.128 r  sn/r_Hex_Encoding_reg[6]_inv_i_354__0/CO[3]
                         net (fo=1, routed)           0.000    82.128    sn/r_Hex_Encoding_reg[6]_inv_i_354__0_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    82.308 r  sn/r_Hex_Encoding_reg[6]_inv_i_352/O[2]
                         net (fo=2, routed)           0.678    82.986    sn/r_Hex_Encoding_reg[6]_inv_i_352_n_5
    SLICE_X19Y14         LUT3 (Prop_lut3_I1_O)        0.235    83.221 r  sn/r_Hex_Encoding[6]_inv_i_170/O
                         net (fo=2, routed)           0.507    83.728    sn/r_Hex_Encoding[6]_inv_i_170_n_0
    SLICE_X19Y14         LUT4 (Prop_lut4_I0_O)        0.240    83.968 r  sn/r_Hex_Encoding[6]_inv_i_174__0/O
                         net (fo=1, routed)           0.000    83.968    sn/r_Hex_Encoding[6]_inv_i_174__0_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    84.267 r  sn/r_Hex_Encoding_reg[6]_inv_i_68__0/CO[3]
                         net (fo=1, routed)           0.000    84.267    sn/r_Hex_Encoding_reg[6]_inv_i_68__0_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    84.448 r  sn/r_Hex_Encoding_reg[6]_inv_i_64/O[2]
                         net (fo=2, routed)           0.642    85.091    sn/r_Hex_Encoding_reg[6]_inv_i_64_n_5
    SLICE_X22Y13         LUT3 (Prop_lut3_I0_O)        0.247    85.338 r  sn/r_Hex_Encoding[6]_inv_i_21__0/O
                         net (fo=2, routed)           0.520    85.858    sn/r_Hex_Encoding[6]_inv_i_21__0_n_0
    SLICE_X22Y13         LUT4 (Prop_lut4_I3_O)        0.239    86.097 r  sn/r_Hex_Encoding[6]_inv_i_25__0/O
                         net (fo=1, routed)           0.000    86.097    sn/r_Hex_Encoding[6]_inv_i_25__0_n_0
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    86.381 r  sn/r_Hex_Encoding_reg[6]_inv_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    86.381    sn/r_Hex_Encoding_reg[6]_inv_i_13__0_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    86.604 f  sn/r_Hex_Encoding_reg[6]_inv_i_63/O[1]
                         net (fo=15, routed)          0.820    87.424    sn/r_Hex_Encoding_reg[6]_inv_i_63_n_6
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.216    87.640 r  sn/r_Hex_Encoding[6]_inv_i_551__0/O
                         net (fo=1, routed)           0.321    87.960    sn/r_Hex_Encoding[6]_inv_i_551__0_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    88.352 r  sn/r_Hex_Encoding_reg[6]_inv_i_364/CO[3]
                         net (fo=1, routed)           0.000    88.352    sn/r_Hex_Encoding_reg[6]_inv_i_364_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    88.582 r  sn/r_Hex_Encoding_reg[6]_inv_i_195/O[1]
                         net (fo=3, routed)           0.782    89.364    sc/r_Hex_Encoding_reg[6]_inv_i_186[1]
    SLICE_X20Y15         LUT4 (Prop_lut4_I1_O)        0.225    89.589 r  sc/r_Hex_Encoding[6]_inv_i_362__0/O
                         net (fo=1, routed)           0.000    89.589    sn/r_Hex_Encoding_reg[6]_inv_i_70__0_0[1]
    SLICE_X20Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    89.991 r  sn/r_Hex_Encoding_reg[6]_inv_i_186/CO[3]
                         net (fo=1, routed)           0.000    89.991    sn/r_Hex_Encoding_reg[6]_inv_i_186_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    90.083 r  sn/r_Hex_Encoding_reg[6]_inv_i_70__0/CO[3]
                         net (fo=1, routed)           0.000    90.083    sn/r_Hex_Encoding_reg[6]_inv_i_70__0_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    90.175 r  sn/r_Hex_Encoding_reg[6]_inv_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.175    sn/r_Hex_Encoding_reg[6]_inv_i_29_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    90.349 r  sn/r_Hex_Encoding_reg[6]_inv_i_14__0/CO[2]
                         net (fo=54, routed)          0.745    91.094    sn/r_Hex_Encoding_reg[6]_inv_i_14__0_n_1
    SLICE_X29Y16         LUT4 (Prop_lut4_I1_O)        0.223    91.317 f  sn/r_Hex_Encoding[6]_inv_i_274/O
                         net (fo=24, routed)          0.572    91.889    sn/d20[2]
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.097    91.986 r  sn/r_Hex_Encoding[6]_inv_i_304/O
                         net (fo=2, routed)           0.234    92.221    sn/r_Hex_Encoding[6]_inv_i_304_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    92.506 r  sn/r_Hex_Encoding_reg[6]_inv_i_125/CO[3]
                         net (fo=1, routed)           0.000    92.506    sn/r_Hex_Encoding_reg[6]_inv_i_125_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    92.665 r  sn/r_Hex_Encoding_reg[6]_inv_i_434/O[0]
                         net (fo=4, routed)           0.740    93.405    sn/r_Hex_Encoding_reg[6]_inv_i_434_n_7
    SLICE_X28Y21         LUT3 (Prop_lut3_I2_O)        0.230    93.635 r  sn/r_Hex_Encoding[6]_inv_i_426/O
                         net (fo=2, routed)           0.728    94.363    sn/r_Hex_Encoding[6]_inv_i_426_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.240    94.603 r  sn/r_Hex_Encoding[6]_inv_i_430__0/O
                         net (fo=1, routed)           0.000    94.603    sn/r_Hex_Encoding[6]_inv_i_430__0_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    94.902 r  sn/r_Hex_Encoding_reg[6]_inv_i_262__0/CO[3]
                         net (fo=1, routed)           0.000    94.902    sn/r_Hex_Encoding_reg[6]_inv_i_262__0_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.991 r  sn/r_Hex_Encoding_reg[6]_inv_i_107/CO[3]
                         net (fo=1, routed)           0.000    94.991    sn/r_Hex_Encoding_reg[6]_inv_i_107_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.080 r  sn/r_Hex_Encoding_reg[6]_inv_i_54/CO[3]
                         net (fo=1, routed)           0.000    95.080    sn/r_Hex_Encoding_reg[6]_inv_i_54_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.169 r  sn/r_Hex_Encoding_reg[6]_inv_i_19__0/CO[3]
                         net (fo=1, routed)           0.007    95.176    sn/r_Hex_Encoding_reg[6]_inv_i_19__0_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    95.406 r  sn/r_Hex_Encoding_reg[6]_inv_i_51/O[1]
                         net (fo=2, routed)           0.426    95.832    sn/r_Hex_Encoding_reg[6]_inv_i_51_n_6
    SLICE_X30Y23         LUT2 (Prop_lut2_I0_O)        0.225    96.057 r  sn/r_Hex_Encoding[6]_inv_i_53__0/O
                         net (fo=1, routed)           0.000    96.057    sn/r_Hex_Encoding[6]_inv_i_53__0_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171    96.228 r  sn/r_Hex_Encoding_reg[6]_inv_i_18__0/O[1]
                         net (fo=1, routed)           0.379    96.607    sn/cd2/r_Hex_Encoding_reg[6]_inv_i_3__0_0[1]
    SLICE_X31Y20         LUT5 (Prop_lut5_I4_O)        0.216    96.823 r  sn/cd2/r_Hex_Encoding[6]_inv_i_8__2/O
                         net (fo=1, routed)           0.000    96.823    sn/cd2_n_1
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    97.122 r  sn/r_Hex_Encoding_reg[6]_inv_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    97.122    sn/r_Hex_Encoding_reg[6]_inv_i_2__0_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    97.281 r  sn/r_Hex_Encoding_reg[6]_inv_i_3__0/O[0]
                         net (fo=7, routed)           0.482    97.764    sn/cd2/r_Hex_Encoding_reg[0]_inv_1[0]
    SLICE_X32Y20         LUT5 (Prop_lut5_I3_O)        0.224    97.988 r  sn/cd2/r_Hex_Encoding[6]_inv_i_1/O
                         net (fo=1, routed)           0.000    97.988    sn/cd2/r_Hex_Encoding[6]
    SLICE_X32Y20         FDRE                                         r  sn/cd2/r_Hex_Encoding_reg[6]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    U7                                                0.000   100.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   100.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.776   100.776 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   101.692    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.487    96.205 r  clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275    97.480    clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    97.552 r  clock/inst/clkout2_buf/O
                         net (fo=28, routed)          1.122    98.674    sn/cd2/CLK
    SLICE_X32Y20         FDRE                                         r  sn/cd2/r_Hex_Encoding_reg[6]_inv/C
                         clock pessimism              0.205    98.879    
                         clock uncertainty           -0.231    98.648    
    SLICE_X32Y20         FDRE (Setup_fdre_C_D)        0.070    98.718    sn/cd2/r_Hex_Encoding_reg[6]_inv
  -------------------------------------------------------------------
                         required time                         98.718    
                         arrival time                         -97.988    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 sc/distance_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sn/cd2/r_Hex_Encoding_reg[4]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        18.749ns  (logic 8.660ns (46.189%)  route 10.089ns (53.811%))
  Logic Levels:           41  (CARRY4=26 LUT2=1 LUT3=5 LUT4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 98.672 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.767ns = ( 79.233 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    U7                                                0.000    80.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    80.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.908    80.908 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    81.921    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    76.410 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    77.810    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    77.889 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.344    79.233    sc/clk_out1
    SLICE_X10Y5          FDRE                                         r  sc/distance_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.393    79.626 r  sc/distance_reg[13]/Q
                         net (fo=124, routed)         0.991    80.616    sn/Q[13]
    SLICE_X18Y2          LUT3 (Prop_lut3_I2_O)        0.101    80.717 r  sn/r_Hex_Encoding[6]_inv_i_780__0/O
                         net (fo=2, routed)           0.520    81.237    sn/r_Hex_Encoding[6]_inv_i_780__0_n_0
    SLICE_X18Y2          LUT4 (Prop_lut4_I3_O)        0.239    81.476 r  sn/r_Hex_Encoding[6]_inv_i_784__0/O
                         net (fo=1, routed)           0.000    81.476    sn/r_Hex_Encoding[6]_inv_i_784__0_n_0
    SLICE_X18Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    81.760 r  sn/r_Hex_Encoding_reg[6]_inv_i_751/CO[3]
                         net (fo=1, routed)           0.000    81.760    sn/r_Hex_Encoding_reg[6]_inv_i_751_n_0
    SLICE_X18Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    81.852 r  sn/r_Hex_Encoding_reg[6]_inv_i_712/CO[3]
                         net (fo=1, routed)           0.000    81.852    sn/r_Hex_Encoding_reg[6]_inv_i_712_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    81.944 r  sn/r_Hex_Encoding_reg[6]_inv_i_614/CO[3]
                         net (fo=1, routed)           0.000    81.944    sn/r_Hex_Encoding_reg[6]_inv_i_614_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.036 r  sn/r_Hex_Encoding_reg[6]_inv_i_409/CO[3]
                         net (fo=1, routed)           0.000    82.036    sn/r_Hex_Encoding_reg[6]_inv_i_409_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.128 r  sn/r_Hex_Encoding_reg[6]_inv_i_354__0/CO[3]
                         net (fo=1, routed)           0.000    82.128    sn/r_Hex_Encoding_reg[6]_inv_i_354__0_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    82.308 r  sn/r_Hex_Encoding_reg[6]_inv_i_352/O[2]
                         net (fo=2, routed)           0.678    82.986    sn/r_Hex_Encoding_reg[6]_inv_i_352_n_5
    SLICE_X19Y14         LUT3 (Prop_lut3_I1_O)        0.235    83.221 r  sn/r_Hex_Encoding[6]_inv_i_170/O
                         net (fo=2, routed)           0.507    83.728    sn/r_Hex_Encoding[6]_inv_i_170_n_0
    SLICE_X19Y14         LUT4 (Prop_lut4_I0_O)        0.240    83.968 r  sn/r_Hex_Encoding[6]_inv_i_174__0/O
                         net (fo=1, routed)           0.000    83.968    sn/r_Hex_Encoding[6]_inv_i_174__0_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    84.267 r  sn/r_Hex_Encoding_reg[6]_inv_i_68__0/CO[3]
                         net (fo=1, routed)           0.000    84.267    sn/r_Hex_Encoding_reg[6]_inv_i_68__0_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    84.448 r  sn/r_Hex_Encoding_reg[6]_inv_i_64/O[2]
                         net (fo=2, routed)           0.642    85.091    sn/r_Hex_Encoding_reg[6]_inv_i_64_n_5
    SLICE_X22Y13         LUT3 (Prop_lut3_I0_O)        0.247    85.338 r  sn/r_Hex_Encoding[6]_inv_i_21__0/O
                         net (fo=2, routed)           0.520    85.858    sn/r_Hex_Encoding[6]_inv_i_21__0_n_0
    SLICE_X22Y13         LUT4 (Prop_lut4_I3_O)        0.239    86.097 r  sn/r_Hex_Encoding[6]_inv_i_25__0/O
                         net (fo=1, routed)           0.000    86.097    sn/r_Hex_Encoding[6]_inv_i_25__0_n_0
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    86.381 r  sn/r_Hex_Encoding_reg[6]_inv_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    86.381    sn/r_Hex_Encoding_reg[6]_inv_i_13__0_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    86.604 f  sn/r_Hex_Encoding_reg[6]_inv_i_63/O[1]
                         net (fo=15, routed)          0.820    87.424    sn/r_Hex_Encoding_reg[6]_inv_i_63_n_6
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.216    87.640 r  sn/r_Hex_Encoding[6]_inv_i_551__0/O
                         net (fo=1, routed)           0.321    87.960    sn/r_Hex_Encoding[6]_inv_i_551__0_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    88.352 r  sn/r_Hex_Encoding_reg[6]_inv_i_364/CO[3]
                         net (fo=1, routed)           0.000    88.352    sn/r_Hex_Encoding_reg[6]_inv_i_364_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    88.582 r  sn/r_Hex_Encoding_reg[6]_inv_i_195/O[1]
                         net (fo=3, routed)           0.782    89.364    sc/r_Hex_Encoding_reg[6]_inv_i_186[1]
    SLICE_X20Y15         LUT4 (Prop_lut4_I1_O)        0.225    89.589 r  sc/r_Hex_Encoding[6]_inv_i_362__0/O
                         net (fo=1, routed)           0.000    89.589    sn/r_Hex_Encoding_reg[6]_inv_i_70__0_0[1]
    SLICE_X20Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    89.991 r  sn/r_Hex_Encoding_reg[6]_inv_i_186/CO[3]
                         net (fo=1, routed)           0.000    89.991    sn/r_Hex_Encoding_reg[6]_inv_i_186_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    90.083 r  sn/r_Hex_Encoding_reg[6]_inv_i_70__0/CO[3]
                         net (fo=1, routed)           0.000    90.083    sn/r_Hex_Encoding_reg[6]_inv_i_70__0_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    90.175 r  sn/r_Hex_Encoding_reg[6]_inv_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.175    sn/r_Hex_Encoding_reg[6]_inv_i_29_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    90.349 r  sn/r_Hex_Encoding_reg[6]_inv_i_14__0/CO[2]
                         net (fo=54, routed)          0.745    91.094    sn/r_Hex_Encoding_reg[6]_inv_i_14__0_n_1
    SLICE_X29Y16         LUT4 (Prop_lut4_I1_O)        0.223    91.317 f  sn/r_Hex_Encoding[6]_inv_i_274/O
                         net (fo=24, routed)          0.572    91.889    sn/d20[2]
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.097    91.986 r  sn/r_Hex_Encoding[6]_inv_i_304/O
                         net (fo=2, routed)           0.234    92.221    sn/r_Hex_Encoding[6]_inv_i_304_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    92.506 r  sn/r_Hex_Encoding_reg[6]_inv_i_125/CO[3]
                         net (fo=1, routed)           0.000    92.506    sn/r_Hex_Encoding_reg[6]_inv_i_125_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    92.665 r  sn/r_Hex_Encoding_reg[6]_inv_i_434/O[0]
                         net (fo=4, routed)           0.740    93.405    sn/r_Hex_Encoding_reg[6]_inv_i_434_n_7
    SLICE_X28Y21         LUT3 (Prop_lut3_I2_O)        0.230    93.635 r  sn/r_Hex_Encoding[6]_inv_i_426/O
                         net (fo=2, routed)           0.728    94.363    sn/r_Hex_Encoding[6]_inv_i_426_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.240    94.603 r  sn/r_Hex_Encoding[6]_inv_i_430__0/O
                         net (fo=1, routed)           0.000    94.603    sn/r_Hex_Encoding[6]_inv_i_430__0_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    94.902 r  sn/r_Hex_Encoding_reg[6]_inv_i_262__0/CO[3]
                         net (fo=1, routed)           0.000    94.902    sn/r_Hex_Encoding_reg[6]_inv_i_262__0_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.991 r  sn/r_Hex_Encoding_reg[6]_inv_i_107/CO[3]
                         net (fo=1, routed)           0.000    94.991    sn/r_Hex_Encoding_reg[6]_inv_i_107_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.080 r  sn/r_Hex_Encoding_reg[6]_inv_i_54/CO[3]
                         net (fo=1, routed)           0.000    95.080    sn/r_Hex_Encoding_reg[6]_inv_i_54_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.169 r  sn/r_Hex_Encoding_reg[6]_inv_i_19__0/CO[3]
                         net (fo=1, routed)           0.007    95.176    sn/r_Hex_Encoding_reg[6]_inv_i_19__0_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    95.406 r  sn/r_Hex_Encoding_reg[6]_inv_i_51/O[1]
                         net (fo=2, routed)           0.426    95.832    sn/r_Hex_Encoding_reg[6]_inv_i_51_n_6
    SLICE_X30Y23         LUT2 (Prop_lut2_I0_O)        0.225    96.057 r  sn/r_Hex_Encoding[6]_inv_i_53__0/O
                         net (fo=1, routed)           0.000    96.057    sn/r_Hex_Encoding[6]_inv_i_53__0_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171    96.228 r  sn/r_Hex_Encoding_reg[6]_inv_i_18__0/O[1]
                         net (fo=1, routed)           0.379    96.607    sn/cd2/r_Hex_Encoding_reg[6]_inv_i_3__0_0[1]
    SLICE_X31Y20         LUT5 (Prop_lut5_I4_O)        0.216    96.823 r  sn/cd2/r_Hex_Encoding[6]_inv_i_8__2/O
                         net (fo=1, routed)           0.000    96.823    sn/cd2_n_1
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    97.122 r  sn/r_Hex_Encoding_reg[6]_inv_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    97.122    sn/r_Hex_Encoding_reg[6]_inv_i_2__0_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    97.281 r  sn/r_Hex_Encoding_reg[6]_inv_i_3__0/O[0]
                         net (fo=7, routed)           0.476    97.758    sn/cd2/r_Hex_Encoding_reg[0]_inv_1[0]
    SLICE_X32Y21         LUT5 (Prop_lut5_I3_O)        0.224    97.982 r  sn/cd2/r_Hex_Encoding[4]_inv_i_1/O
                         net (fo=1, routed)           0.000    97.982    sn/cd2/r_Hex_Encoding[4]
    SLICE_X32Y21         FDRE                                         r  sn/cd2/r_Hex_Encoding_reg[4]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    U7                                                0.000   100.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   100.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.776   100.776 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   101.692    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.487    96.205 r  clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275    97.480    clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    97.552 r  clock/inst/clkout2_buf/O
                         net (fo=28, routed)          1.120    98.672    sn/cd2/CLK
    SLICE_X32Y21         FDRE                                         r  sn/cd2/r_Hex_Encoding_reg[4]_inv/C
                         clock pessimism              0.205    98.877    
                         clock uncertainty           -0.231    98.646    
    SLICE_X32Y21         FDRE (Setup_fdre_C_D)        0.069    98.715    sn/cd2/r_Hex_Encoding_reg[4]_inv
  -------------------------------------------------------------------
                         required time                         98.715    
                         arrival time                         -97.982    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 sc/distance_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sn/cd2/r_Hex_Encoding_reg[5]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        18.754ns  (logic 8.665ns (46.203%)  route 10.089ns (53.797%))
  Logic Levels:           41  (CARRY4=26 LUT2=1 LUT3=5 LUT4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 98.672 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.767ns = ( 79.233 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    U7                                                0.000    80.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    80.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.908    80.908 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    81.921    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    76.410 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    77.810    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    77.889 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.344    79.233    sc/clk_out1
    SLICE_X10Y5          FDRE                                         r  sc/distance_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.393    79.626 r  sc/distance_reg[13]/Q
                         net (fo=124, routed)         0.991    80.616    sn/Q[13]
    SLICE_X18Y2          LUT3 (Prop_lut3_I2_O)        0.101    80.717 r  sn/r_Hex_Encoding[6]_inv_i_780__0/O
                         net (fo=2, routed)           0.520    81.237    sn/r_Hex_Encoding[6]_inv_i_780__0_n_0
    SLICE_X18Y2          LUT4 (Prop_lut4_I3_O)        0.239    81.476 r  sn/r_Hex_Encoding[6]_inv_i_784__0/O
                         net (fo=1, routed)           0.000    81.476    sn/r_Hex_Encoding[6]_inv_i_784__0_n_0
    SLICE_X18Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    81.760 r  sn/r_Hex_Encoding_reg[6]_inv_i_751/CO[3]
                         net (fo=1, routed)           0.000    81.760    sn/r_Hex_Encoding_reg[6]_inv_i_751_n_0
    SLICE_X18Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    81.852 r  sn/r_Hex_Encoding_reg[6]_inv_i_712/CO[3]
                         net (fo=1, routed)           0.000    81.852    sn/r_Hex_Encoding_reg[6]_inv_i_712_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    81.944 r  sn/r_Hex_Encoding_reg[6]_inv_i_614/CO[3]
                         net (fo=1, routed)           0.000    81.944    sn/r_Hex_Encoding_reg[6]_inv_i_614_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.036 r  sn/r_Hex_Encoding_reg[6]_inv_i_409/CO[3]
                         net (fo=1, routed)           0.000    82.036    sn/r_Hex_Encoding_reg[6]_inv_i_409_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.128 r  sn/r_Hex_Encoding_reg[6]_inv_i_354__0/CO[3]
                         net (fo=1, routed)           0.000    82.128    sn/r_Hex_Encoding_reg[6]_inv_i_354__0_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    82.308 r  sn/r_Hex_Encoding_reg[6]_inv_i_352/O[2]
                         net (fo=2, routed)           0.678    82.986    sn/r_Hex_Encoding_reg[6]_inv_i_352_n_5
    SLICE_X19Y14         LUT3 (Prop_lut3_I1_O)        0.235    83.221 r  sn/r_Hex_Encoding[6]_inv_i_170/O
                         net (fo=2, routed)           0.507    83.728    sn/r_Hex_Encoding[6]_inv_i_170_n_0
    SLICE_X19Y14         LUT4 (Prop_lut4_I0_O)        0.240    83.968 r  sn/r_Hex_Encoding[6]_inv_i_174__0/O
                         net (fo=1, routed)           0.000    83.968    sn/r_Hex_Encoding[6]_inv_i_174__0_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    84.267 r  sn/r_Hex_Encoding_reg[6]_inv_i_68__0/CO[3]
                         net (fo=1, routed)           0.000    84.267    sn/r_Hex_Encoding_reg[6]_inv_i_68__0_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    84.448 r  sn/r_Hex_Encoding_reg[6]_inv_i_64/O[2]
                         net (fo=2, routed)           0.642    85.091    sn/r_Hex_Encoding_reg[6]_inv_i_64_n_5
    SLICE_X22Y13         LUT3 (Prop_lut3_I0_O)        0.247    85.338 r  sn/r_Hex_Encoding[6]_inv_i_21__0/O
                         net (fo=2, routed)           0.520    85.858    sn/r_Hex_Encoding[6]_inv_i_21__0_n_0
    SLICE_X22Y13         LUT4 (Prop_lut4_I3_O)        0.239    86.097 r  sn/r_Hex_Encoding[6]_inv_i_25__0/O
                         net (fo=1, routed)           0.000    86.097    sn/r_Hex_Encoding[6]_inv_i_25__0_n_0
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    86.381 r  sn/r_Hex_Encoding_reg[6]_inv_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    86.381    sn/r_Hex_Encoding_reg[6]_inv_i_13__0_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    86.604 f  sn/r_Hex_Encoding_reg[6]_inv_i_63/O[1]
                         net (fo=15, routed)          0.820    87.424    sn/r_Hex_Encoding_reg[6]_inv_i_63_n_6
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.216    87.640 r  sn/r_Hex_Encoding[6]_inv_i_551__0/O
                         net (fo=1, routed)           0.321    87.960    sn/r_Hex_Encoding[6]_inv_i_551__0_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    88.352 r  sn/r_Hex_Encoding_reg[6]_inv_i_364/CO[3]
                         net (fo=1, routed)           0.000    88.352    sn/r_Hex_Encoding_reg[6]_inv_i_364_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    88.582 r  sn/r_Hex_Encoding_reg[6]_inv_i_195/O[1]
                         net (fo=3, routed)           0.782    89.364    sc/r_Hex_Encoding_reg[6]_inv_i_186[1]
    SLICE_X20Y15         LUT4 (Prop_lut4_I1_O)        0.225    89.589 r  sc/r_Hex_Encoding[6]_inv_i_362__0/O
                         net (fo=1, routed)           0.000    89.589    sn/r_Hex_Encoding_reg[6]_inv_i_70__0_0[1]
    SLICE_X20Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    89.991 r  sn/r_Hex_Encoding_reg[6]_inv_i_186/CO[3]
                         net (fo=1, routed)           0.000    89.991    sn/r_Hex_Encoding_reg[6]_inv_i_186_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    90.083 r  sn/r_Hex_Encoding_reg[6]_inv_i_70__0/CO[3]
                         net (fo=1, routed)           0.000    90.083    sn/r_Hex_Encoding_reg[6]_inv_i_70__0_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    90.175 r  sn/r_Hex_Encoding_reg[6]_inv_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.175    sn/r_Hex_Encoding_reg[6]_inv_i_29_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    90.349 r  sn/r_Hex_Encoding_reg[6]_inv_i_14__0/CO[2]
                         net (fo=54, routed)          0.745    91.094    sn/r_Hex_Encoding_reg[6]_inv_i_14__0_n_1
    SLICE_X29Y16         LUT4 (Prop_lut4_I1_O)        0.223    91.317 f  sn/r_Hex_Encoding[6]_inv_i_274/O
                         net (fo=24, routed)          0.572    91.889    sn/d20[2]
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.097    91.986 r  sn/r_Hex_Encoding[6]_inv_i_304/O
                         net (fo=2, routed)           0.234    92.221    sn/r_Hex_Encoding[6]_inv_i_304_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    92.506 r  sn/r_Hex_Encoding_reg[6]_inv_i_125/CO[3]
                         net (fo=1, routed)           0.000    92.506    sn/r_Hex_Encoding_reg[6]_inv_i_125_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    92.665 r  sn/r_Hex_Encoding_reg[6]_inv_i_434/O[0]
                         net (fo=4, routed)           0.740    93.405    sn/r_Hex_Encoding_reg[6]_inv_i_434_n_7
    SLICE_X28Y21         LUT3 (Prop_lut3_I2_O)        0.230    93.635 r  sn/r_Hex_Encoding[6]_inv_i_426/O
                         net (fo=2, routed)           0.728    94.363    sn/r_Hex_Encoding[6]_inv_i_426_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.240    94.603 r  sn/r_Hex_Encoding[6]_inv_i_430__0/O
                         net (fo=1, routed)           0.000    94.603    sn/r_Hex_Encoding[6]_inv_i_430__0_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    94.902 r  sn/r_Hex_Encoding_reg[6]_inv_i_262__0/CO[3]
                         net (fo=1, routed)           0.000    94.902    sn/r_Hex_Encoding_reg[6]_inv_i_262__0_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.991 r  sn/r_Hex_Encoding_reg[6]_inv_i_107/CO[3]
                         net (fo=1, routed)           0.000    94.991    sn/r_Hex_Encoding_reg[6]_inv_i_107_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.080 r  sn/r_Hex_Encoding_reg[6]_inv_i_54/CO[3]
                         net (fo=1, routed)           0.000    95.080    sn/r_Hex_Encoding_reg[6]_inv_i_54_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.169 r  sn/r_Hex_Encoding_reg[6]_inv_i_19__0/CO[3]
                         net (fo=1, routed)           0.007    95.176    sn/r_Hex_Encoding_reg[6]_inv_i_19__0_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    95.406 r  sn/r_Hex_Encoding_reg[6]_inv_i_51/O[1]
                         net (fo=2, routed)           0.426    95.832    sn/r_Hex_Encoding_reg[6]_inv_i_51_n_6
    SLICE_X30Y23         LUT2 (Prop_lut2_I0_O)        0.225    96.057 r  sn/r_Hex_Encoding[6]_inv_i_53__0/O
                         net (fo=1, routed)           0.000    96.057    sn/r_Hex_Encoding[6]_inv_i_53__0_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171    96.228 r  sn/r_Hex_Encoding_reg[6]_inv_i_18__0/O[1]
                         net (fo=1, routed)           0.379    96.607    sn/cd2/r_Hex_Encoding_reg[6]_inv_i_3__0_0[1]
    SLICE_X31Y20         LUT5 (Prop_lut5_I4_O)        0.216    96.823 r  sn/cd2/r_Hex_Encoding[6]_inv_i_8__2/O
                         net (fo=1, routed)           0.000    96.823    sn/cd2_n_1
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    97.122 r  sn/r_Hex_Encoding_reg[6]_inv_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    97.122    sn/r_Hex_Encoding_reg[6]_inv_i_2__0_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    97.281 r  sn/r_Hex_Encoding_reg[6]_inv_i_3__0/O[0]
                         net (fo=7, routed)           0.476    97.758    sn/cd2/r_Hex_Encoding_reg[0]_inv_1[0]
    SLICE_X32Y21         LUT5 (Prop_lut5_I3_O)        0.229    97.987 r  sn/cd2/r_Hex_Encoding[5]_inv_i_1/O
                         net (fo=1, routed)           0.000    97.987    sn/cd2/r_Hex_Encoding[5]
    SLICE_X32Y21         FDRE                                         r  sn/cd2/r_Hex_Encoding_reg[5]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    U7                                                0.000   100.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   100.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.776   100.776 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   101.692    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.487    96.205 r  clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275    97.480    clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    97.552 r  clock/inst/clkout2_buf/O
                         net (fo=28, routed)          1.120    98.672    sn/cd2/CLK
    SLICE_X32Y21         FDRE                                         r  sn/cd2/r_Hex_Encoding_reg[5]_inv/C
                         clock pessimism              0.205    98.877    
                         clock uncertainty           -0.231    98.646    
    SLICE_X32Y21         FDRE (Setup_fdre_C_D)        0.098    98.744    sn/cd2/r_Hex_Encoding_reg[5]_inv
  -------------------------------------------------------------------
                         required time                         98.744    
                         arrival time                         -97.987    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 sc/distance_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sn/cd1/r_Hex_Encoding_reg[6]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        18.633ns  (logic 8.508ns (45.660%)  route 10.125ns (54.340%))
  Logic Levels:           39  (CARRY4=23 LUT2=2 LUT3=5 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.197ns = ( 98.803 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.768ns = ( 79.232 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    U7                                                0.000    80.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    80.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.908    80.908 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    81.921    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    76.410 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    77.810    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    77.889 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.343    79.232    sc/clk_out1
    SLICE_X10Y6          FDRE                                         r  sc/distance_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.393    79.625 r  sc/distance_reg[11]/Q
                         net (fo=126, routed)         1.171    80.795    sc/Q[11]
    SLICE_X6Y8           LUT3 (Prop_lut3_I0_O)        0.097    80.892 r  sc/r_Hex_Encoding[6]_inv_i_384/O
                         net (fo=3, routed)           0.530    81.422    sn/r_Hex_Encoding[6]_inv_i_702_0[0]
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    81.814 r  sn/r_Hex_Encoding_reg[6]_inv_i_746/CO[3]
                         net (fo=1, routed)           0.000    81.814    sn/r_Hex_Encoding_reg[6]_inv_i_746_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    81.903 r  sn/r_Hex_Encoding_reg[6]_inv_i_573/CO[3]
                         net (fo=1, routed)           0.000    81.903    sn/r_Hex_Encoding_reg[6]_inv_i_573_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    81.992 r  sn/r_Hex_Encoding_reg[6]_inv_i_390/CO[3]
                         net (fo=1, routed)           0.000    81.992    sn/r_Hex_Encoding_reg[6]_inv_i_390_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    82.081 r  sn/r_Hex_Encoding_reg[6]_inv_i_389/CO[3]
                         net (fo=1, routed)           0.000    82.081    sn/r_Hex_Encoding_reg[6]_inv_i_389_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    82.201 f  sn/r_Hex_Encoding_reg[6]_inv_i_405/CO[1]
                         net (fo=58, routed)          0.662    82.863    sn/CO[0]
    SLICE_X13Y21         LUT3 (Prop_lut3_I2_O)        0.249    83.112 r  sn/r_Hex_Encoding[6]_inv_i_881/O
                         net (fo=2, routed)           0.589    83.702    sn/r_Hex_Encoding[6]_inv_i_881_n_0
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.097    83.799 r  sn/r_Hex_Encoding[6]_inv_i_885/O
                         net (fo=1, routed)           0.000    83.799    sn/r_Hex_Encoding[6]_inv_i_885_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    84.194 r  sn/r_Hex_Encoding_reg[6]_inv_i_776/CO[3]
                         net (fo=1, routed)           0.000    84.194    sn/r_Hex_Encoding_reg[6]_inv_i_776_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.283 r  sn/r_Hex_Encoding_reg[6]_inv_i_635/CO[3]
                         net (fo=1, routed)           0.000    84.283    sn/r_Hex_Encoding_reg[6]_inv_i_635_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    84.513 r  sn/r_Hex_Encoding_reg[6]_inv_i_431/O[1]
                         net (fo=5, routed)           0.765    85.278    sc/r_Hex_Encoding[6]_inv_i_238[1]
    SLICE_X10Y18         LUT3 (Prop_lut3_I0_O)        0.228    85.506 r  sc/r_Hex_Encoding[6]_inv_i_642/O
                         net (fo=1, routed)           0.313    85.819    sn/r_Hex_Encoding_reg[6]_inv_i_227_3
    SLICE_X8Y17          LUT6 (Prop_lut6_I1_O)        0.239    86.058 r  sn/r_Hex_Encoding[6]_inv_i_429/O
                         net (fo=1, routed)           0.000    86.058    sn/r_Hex_Encoding[6]_inv_i_429_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481    86.539 r  sn/r_Hex_Encoding_reg[6]_inv_i_227/O[3]
                         net (fo=8, routed)           0.607    87.146    sn/r_Hex_Encoding_reg[6]_inv_i_227_n_4
    SLICE_X7Y18          LUT2 (Prop_lut2_I0_O)        0.222    87.368 r  sn/r_Hex_Encoding[6]_inv_i_229/O
                         net (fo=1, routed)           0.000    87.368    sn/r_Hex_Encoding[6]_inv_i_229_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    87.669 r  sn/r_Hex_Encoding_reg[6]_inv_i_95/CO[3]
                         net (fo=1, routed)           0.000    87.669    sn/r_Hex_Encoding_reg[6]_inv_i_95_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    87.850 r  sn/r_Hex_Encoding_reg[6]_inv_i_31/O[2]
                         net (fo=3, routed)           0.538    88.388    sn/cd1/r_Hex_Encoding_reg[6]_inv_i_14[2]
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.230    88.618 r  sn/cd1/r_Hex_Encoding[6]_inv_i_91__0/O
                         net (fo=1, routed)           0.000    88.618    sn/cd1_n_32
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    88.902 r  sn/r_Hex_Encoding_reg[6]_inv_i_30/CO[3]
                         net (fo=1, routed)           0.000    88.902    sn/r_Hex_Encoding_reg[6]_inv_i_30_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    88.994 r  sn/r_Hex_Encoding_reg[6]_inv_i_14/CO[3]
                         net (fo=60, routed)          0.941    89.935    sn/r_Hex_Encoding_reg[6]_inv_i_14_n_0
    SLICE_X9Y21          LUT4 (Prop_lut4_I1_O)        0.097    90.032 r  sn/r_Hex_Encoding[6]_inv_i_528/O
                         net (fo=28, routed)          0.769    90.801    sn/d10[7]
    SLICE_X5Y23          LUT6 (Prop_lut6_I3_O)        0.097    90.898 r  sn/r_Hex_Encoding[6]_inv_i_277__0/O
                         net (fo=2, routed)           0.436    91.333    sn/r_Hex_Encoding[6]_inv_i_277__0_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    91.744 r  sn/r_Hex_Encoding_reg[6]_inv_i_681/CO[3]
                         net (fo=1, routed)           0.000    91.744    sn/r_Hex_Encoding_reg[6]_inv_i_681_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.836 r  sn/r_Hex_Encoding_reg[6]_inv_i_470/CO[3]
                         net (fo=1, routed)           0.000    91.836    sn/r_Hex_Encoding_reg[6]_inv_i_470_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.928 r  sn/r_Hex_Encoding_reg[6]_inv_i_261/CO[3]
                         net (fo=1, routed)           0.000    91.928    sn/r_Hex_Encoding_reg[6]_inv_i_261_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    92.085 r  sn/r_Hex_Encoding_reg[6]_inv_i_538/O[0]
                         net (fo=3, routed)           0.630    92.715    sn/r_Hex_Encoding_reg[6]_inv_i_538_n_7
    SLICE_X3Y22          LUT6 (Prop_lut6_I3_O)        0.209    92.924 r  sn/r_Hex_Encoding[6]_inv_i_295__1/O
                         net (fo=1, routed)           0.000    92.924    sn/r_Hex_Encoding[6]_inv_i_295__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    93.356 r  sn/r_Hex_Encoding_reg[6]_inv_i_122/O[2]
                         net (fo=3, routed)           0.333    93.689    sn/r_Hex_Encoding_reg[6]_inv_i_122_n_5
    SLICE_X3Y21          LUT3 (Prop_lut3_I1_O)        0.230    93.919 r  sn/r_Hex_Encoding[6]_inv_i_125/O
                         net (fo=2, routed)           0.283    94.203    sn/r_Hex_Encoding[6]_inv_i_125_n_0
    SLICE_X3Y21          LUT5 (Prop_lut5_I1_O)        0.097    94.300 r  sn/r_Hex_Encoding[6]_inv_i_45__1/O
                         net (fo=2, routed)           0.418    94.718    sn/r_Hex_Encoding[6]_inv_i_45__1_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I0_O)        0.097    94.815 r  sn/r_Hex_Encoding[6]_inv_i_49/O
                         net (fo=1, routed)           0.000    94.815    sn/r_Hex_Encoding[6]_inv_i_49_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    95.217 r  sn/r_Hex_Encoding_reg[6]_inv_i_18/CO[3]
                         net (fo=1, routed)           0.000    95.217    sn/r_Hex_Encoding_reg[6]_inv_i_18_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    95.440 r  sn/r_Hex_Encoding_reg[6]_inv_i_39/O[1]
                         net (fo=2, routed)           0.407    95.847    sn/r_Hex_Encoding_reg[6]_inv_i_39_n_6
    SLICE_X0Y22          LUT2 (Prop_lut2_I0_O)        0.216    96.063 r  sn/r_Hex_Encoding[6]_inv_i_41/O
                         net (fo=1, routed)           0.000    96.063    sn/r_Hex_Encoding[6]_inv_i_41_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171    96.234 r  sn/r_Hex_Encoding_reg[6]_inv_i_17/O[1]
                         net (fo=1, routed)           0.283    96.517    sn/cd1/r_Hex_Encoding_reg[6]_inv_i_3[1]
    SLICE_X1Y20          LUT5 (Prop_lut5_I4_O)        0.216    96.733 r  sn/cd1/r_Hex_Encoding[6]_inv_i_8__1/O
                         net (fo=1, routed)           0.000    96.733    sn/cd1_n_33
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    97.032 r  sn/r_Hex_Encoding_reg[6]_inv_i_2/CO[3]
                         net (fo=1, routed)           0.000    97.032    sn/r_Hex_Encoding_reg[6]_inv_i_2_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    97.191 r  sn/r_Hex_Encoding_reg[6]_inv_i_3/O[0]
                         net (fo=7, routed)           0.450    97.641    sn/cd1/r_Hex_Encoding_reg[0]_inv_1[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I3_O)        0.224    97.865 r  sn/cd1/r_Hex_Encoding[6]_inv_i_1/O
                         net (fo=1, routed)           0.000    97.865    sn/cd1/r_Hex_Encoding[6]
    SLICE_X0Y19          FDRE                                         r  sn/cd1/r_Hex_Encoding_reg[6]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    U7                                                0.000   100.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   100.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.776   100.776 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   101.692    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.487    96.205 r  clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275    97.480    clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    97.552 r  clock/inst/clkout2_buf/O
                         net (fo=28, routed)          1.251    98.803    sn/cd1/CLK
    SLICE_X0Y19          FDRE                                         r  sn/cd1/r_Hex_Encoding_reg[6]_inv/C
                         clock pessimism              0.205    99.008    
                         clock uncertainty           -0.231    98.777    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.070    98.847    sn/cd1/r_Hex_Encoding_reg[6]_inv
  -------------------------------------------------------------------
                         required time                         98.847    
                         arrival time                         -97.865    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 sc/distance_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sn/cd1/r_Hex_Encoding_reg[4]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        18.619ns  (logic 8.508ns (45.695%)  route 10.111ns (54.306%))
  Logic Levels:           39  (CARRY4=23 LUT2=2 LUT3=5 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.197ns = ( 98.803 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.768ns = ( 79.232 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    U7                                                0.000    80.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    80.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.908    80.908 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    81.921    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    76.410 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    77.810    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    77.889 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.343    79.232    sc/clk_out1
    SLICE_X10Y6          FDRE                                         r  sc/distance_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.393    79.625 r  sc/distance_reg[11]/Q
                         net (fo=126, routed)         1.171    80.795    sc/Q[11]
    SLICE_X6Y8           LUT3 (Prop_lut3_I0_O)        0.097    80.892 r  sc/r_Hex_Encoding[6]_inv_i_384/O
                         net (fo=3, routed)           0.530    81.422    sn/r_Hex_Encoding[6]_inv_i_702_0[0]
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    81.814 r  sn/r_Hex_Encoding_reg[6]_inv_i_746/CO[3]
                         net (fo=1, routed)           0.000    81.814    sn/r_Hex_Encoding_reg[6]_inv_i_746_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    81.903 r  sn/r_Hex_Encoding_reg[6]_inv_i_573/CO[3]
                         net (fo=1, routed)           0.000    81.903    sn/r_Hex_Encoding_reg[6]_inv_i_573_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    81.992 r  sn/r_Hex_Encoding_reg[6]_inv_i_390/CO[3]
                         net (fo=1, routed)           0.000    81.992    sn/r_Hex_Encoding_reg[6]_inv_i_390_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    82.081 r  sn/r_Hex_Encoding_reg[6]_inv_i_389/CO[3]
                         net (fo=1, routed)           0.000    82.081    sn/r_Hex_Encoding_reg[6]_inv_i_389_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    82.201 f  sn/r_Hex_Encoding_reg[6]_inv_i_405/CO[1]
                         net (fo=58, routed)          0.662    82.863    sn/CO[0]
    SLICE_X13Y21         LUT3 (Prop_lut3_I2_O)        0.249    83.112 r  sn/r_Hex_Encoding[6]_inv_i_881/O
                         net (fo=2, routed)           0.589    83.702    sn/r_Hex_Encoding[6]_inv_i_881_n_0
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.097    83.799 r  sn/r_Hex_Encoding[6]_inv_i_885/O
                         net (fo=1, routed)           0.000    83.799    sn/r_Hex_Encoding[6]_inv_i_885_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    84.194 r  sn/r_Hex_Encoding_reg[6]_inv_i_776/CO[3]
                         net (fo=1, routed)           0.000    84.194    sn/r_Hex_Encoding_reg[6]_inv_i_776_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.283 r  sn/r_Hex_Encoding_reg[6]_inv_i_635/CO[3]
                         net (fo=1, routed)           0.000    84.283    sn/r_Hex_Encoding_reg[6]_inv_i_635_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    84.513 r  sn/r_Hex_Encoding_reg[6]_inv_i_431/O[1]
                         net (fo=5, routed)           0.765    85.278    sc/r_Hex_Encoding[6]_inv_i_238[1]
    SLICE_X10Y18         LUT3 (Prop_lut3_I0_O)        0.228    85.506 r  sc/r_Hex_Encoding[6]_inv_i_642/O
                         net (fo=1, routed)           0.313    85.819    sn/r_Hex_Encoding_reg[6]_inv_i_227_3
    SLICE_X8Y17          LUT6 (Prop_lut6_I1_O)        0.239    86.058 r  sn/r_Hex_Encoding[6]_inv_i_429/O
                         net (fo=1, routed)           0.000    86.058    sn/r_Hex_Encoding[6]_inv_i_429_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481    86.539 r  sn/r_Hex_Encoding_reg[6]_inv_i_227/O[3]
                         net (fo=8, routed)           0.607    87.146    sn/r_Hex_Encoding_reg[6]_inv_i_227_n_4
    SLICE_X7Y18          LUT2 (Prop_lut2_I0_O)        0.222    87.368 r  sn/r_Hex_Encoding[6]_inv_i_229/O
                         net (fo=1, routed)           0.000    87.368    sn/r_Hex_Encoding[6]_inv_i_229_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    87.669 r  sn/r_Hex_Encoding_reg[6]_inv_i_95/CO[3]
                         net (fo=1, routed)           0.000    87.669    sn/r_Hex_Encoding_reg[6]_inv_i_95_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    87.850 r  sn/r_Hex_Encoding_reg[6]_inv_i_31/O[2]
                         net (fo=3, routed)           0.538    88.388    sn/cd1/r_Hex_Encoding_reg[6]_inv_i_14[2]
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.230    88.618 r  sn/cd1/r_Hex_Encoding[6]_inv_i_91__0/O
                         net (fo=1, routed)           0.000    88.618    sn/cd1_n_32
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    88.902 r  sn/r_Hex_Encoding_reg[6]_inv_i_30/CO[3]
                         net (fo=1, routed)           0.000    88.902    sn/r_Hex_Encoding_reg[6]_inv_i_30_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    88.994 r  sn/r_Hex_Encoding_reg[6]_inv_i_14/CO[3]
                         net (fo=60, routed)          0.941    89.935    sn/r_Hex_Encoding_reg[6]_inv_i_14_n_0
    SLICE_X9Y21          LUT4 (Prop_lut4_I1_O)        0.097    90.032 r  sn/r_Hex_Encoding[6]_inv_i_528/O
                         net (fo=28, routed)          0.769    90.801    sn/d10[7]
    SLICE_X5Y23          LUT6 (Prop_lut6_I3_O)        0.097    90.898 r  sn/r_Hex_Encoding[6]_inv_i_277__0/O
                         net (fo=2, routed)           0.436    91.333    sn/r_Hex_Encoding[6]_inv_i_277__0_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    91.744 r  sn/r_Hex_Encoding_reg[6]_inv_i_681/CO[3]
                         net (fo=1, routed)           0.000    91.744    sn/r_Hex_Encoding_reg[6]_inv_i_681_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.836 r  sn/r_Hex_Encoding_reg[6]_inv_i_470/CO[3]
                         net (fo=1, routed)           0.000    91.836    sn/r_Hex_Encoding_reg[6]_inv_i_470_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.928 r  sn/r_Hex_Encoding_reg[6]_inv_i_261/CO[3]
                         net (fo=1, routed)           0.000    91.928    sn/r_Hex_Encoding_reg[6]_inv_i_261_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    92.085 r  sn/r_Hex_Encoding_reg[6]_inv_i_538/O[0]
                         net (fo=3, routed)           0.630    92.715    sn/r_Hex_Encoding_reg[6]_inv_i_538_n_7
    SLICE_X3Y22          LUT6 (Prop_lut6_I3_O)        0.209    92.924 r  sn/r_Hex_Encoding[6]_inv_i_295__1/O
                         net (fo=1, routed)           0.000    92.924    sn/r_Hex_Encoding[6]_inv_i_295__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    93.356 r  sn/r_Hex_Encoding_reg[6]_inv_i_122/O[2]
                         net (fo=3, routed)           0.333    93.689    sn/r_Hex_Encoding_reg[6]_inv_i_122_n_5
    SLICE_X3Y21          LUT3 (Prop_lut3_I1_O)        0.230    93.919 r  sn/r_Hex_Encoding[6]_inv_i_125/O
                         net (fo=2, routed)           0.283    94.203    sn/r_Hex_Encoding[6]_inv_i_125_n_0
    SLICE_X3Y21          LUT5 (Prop_lut5_I1_O)        0.097    94.300 r  sn/r_Hex_Encoding[6]_inv_i_45__1/O
                         net (fo=2, routed)           0.418    94.718    sn/r_Hex_Encoding[6]_inv_i_45__1_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I0_O)        0.097    94.815 r  sn/r_Hex_Encoding[6]_inv_i_49/O
                         net (fo=1, routed)           0.000    94.815    sn/r_Hex_Encoding[6]_inv_i_49_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    95.217 r  sn/r_Hex_Encoding_reg[6]_inv_i_18/CO[3]
                         net (fo=1, routed)           0.000    95.217    sn/r_Hex_Encoding_reg[6]_inv_i_18_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    95.440 r  sn/r_Hex_Encoding_reg[6]_inv_i_39/O[1]
                         net (fo=2, routed)           0.407    95.847    sn/r_Hex_Encoding_reg[6]_inv_i_39_n_6
    SLICE_X0Y22          LUT2 (Prop_lut2_I0_O)        0.216    96.063 r  sn/r_Hex_Encoding[6]_inv_i_41/O
                         net (fo=1, routed)           0.000    96.063    sn/r_Hex_Encoding[6]_inv_i_41_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171    96.234 r  sn/r_Hex_Encoding_reg[6]_inv_i_17/O[1]
                         net (fo=1, routed)           0.283    96.517    sn/cd1/r_Hex_Encoding_reg[6]_inv_i_3[1]
    SLICE_X1Y20          LUT5 (Prop_lut5_I4_O)        0.216    96.733 r  sn/cd1/r_Hex_Encoding[6]_inv_i_8__1/O
                         net (fo=1, routed)           0.000    96.733    sn/cd1_n_33
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    97.032 r  sn/r_Hex_Encoding_reg[6]_inv_i_2/CO[3]
                         net (fo=1, routed)           0.000    97.032    sn/r_Hex_Encoding_reg[6]_inv_i_2_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    97.191 r  sn/r_Hex_Encoding_reg[6]_inv_i_3/O[0]
                         net (fo=7, routed)           0.436    97.627    sn/cd1/r_Hex_Encoding_reg[0]_inv_1[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I3_O)        0.224    97.851 r  sn/cd1/r_Hex_Encoding[4]_inv_i_1/O
                         net (fo=1, routed)           0.000    97.851    sn/cd1/r_Hex_Encoding[4]
    SLICE_X0Y19          FDRE                                         r  sn/cd1/r_Hex_Encoding_reg[4]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    U7                                                0.000   100.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   100.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.776   100.776 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   101.692    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.487    96.205 r  clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275    97.480    clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    97.552 r  clock/inst/clkout2_buf/O
                         net (fo=28, routed)          1.251    98.803    sn/cd1/CLK
    SLICE_X0Y19          FDRE                                         r  sn/cd1/r_Hex_Encoding_reg[4]_inv/C
                         clock pessimism              0.205    99.008    
                         clock uncertainty           -0.231    98.777    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.070    98.847    sn/cd1/r_Hex_Encoding_reg[4]_inv
  -------------------------------------------------------------------
                         required time                         98.847    
                         arrival time                         -97.851    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 sc/distance_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sn/cd1/r_Hex_Encoding_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        18.608ns  (logic 8.266ns (44.423%)  route 10.342ns (55.577%))
  Logic Levels:           37  (CARRY4=22 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.197ns = ( 98.803 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.768ns = ( 79.232 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    U7                                                0.000    80.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    80.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.908    80.908 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    81.921    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.511    76.410 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.400    77.810    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    77.889 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         1.343    79.232    sc/clk_out1
    SLICE_X10Y6          FDRE                                         r  sc/distance_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.393    79.625 r  sc/distance_reg[11]/Q
                         net (fo=126, routed)         1.171    80.795    sc/Q[11]
    SLICE_X6Y8           LUT3 (Prop_lut3_I0_O)        0.097    80.892 r  sc/r_Hex_Encoding[6]_inv_i_384/O
                         net (fo=3, routed)           0.530    81.422    sn/r_Hex_Encoding[6]_inv_i_702_0[0]
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    81.814 r  sn/r_Hex_Encoding_reg[6]_inv_i_746/CO[3]
                         net (fo=1, routed)           0.000    81.814    sn/r_Hex_Encoding_reg[6]_inv_i_746_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    81.903 r  sn/r_Hex_Encoding_reg[6]_inv_i_573/CO[3]
                         net (fo=1, routed)           0.000    81.903    sn/r_Hex_Encoding_reg[6]_inv_i_573_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    81.992 r  sn/r_Hex_Encoding_reg[6]_inv_i_390/CO[3]
                         net (fo=1, routed)           0.000    81.992    sn/r_Hex_Encoding_reg[6]_inv_i_390_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    82.081 r  sn/r_Hex_Encoding_reg[6]_inv_i_389/CO[3]
                         net (fo=1, routed)           0.000    82.081    sn/r_Hex_Encoding_reg[6]_inv_i_389_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    82.201 f  sn/r_Hex_Encoding_reg[6]_inv_i_405/CO[1]
                         net (fo=58, routed)          0.662    82.863    sn/CO[0]
    SLICE_X13Y21         LUT3 (Prop_lut3_I2_O)        0.249    83.112 r  sn/r_Hex_Encoding[6]_inv_i_881/O
                         net (fo=2, routed)           0.589    83.702    sn/r_Hex_Encoding[6]_inv_i_881_n_0
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.097    83.799 r  sn/r_Hex_Encoding[6]_inv_i_885/O
                         net (fo=1, routed)           0.000    83.799    sn/r_Hex_Encoding[6]_inv_i_885_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    84.194 r  sn/r_Hex_Encoding_reg[6]_inv_i_776/CO[3]
                         net (fo=1, routed)           0.000    84.194    sn/r_Hex_Encoding_reg[6]_inv_i_776_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.283 r  sn/r_Hex_Encoding_reg[6]_inv_i_635/CO[3]
                         net (fo=1, routed)           0.000    84.283    sn/r_Hex_Encoding_reg[6]_inv_i_635_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    84.513 r  sn/r_Hex_Encoding_reg[6]_inv_i_431/O[1]
                         net (fo=5, routed)           0.765    85.278    sc/r_Hex_Encoding[6]_inv_i_238[1]
    SLICE_X10Y18         LUT3 (Prop_lut3_I0_O)        0.228    85.506 r  sc/r_Hex_Encoding[6]_inv_i_642/O
                         net (fo=1, routed)           0.313    85.819    sn/r_Hex_Encoding_reg[6]_inv_i_227_3
    SLICE_X8Y17          LUT6 (Prop_lut6_I1_O)        0.239    86.058 r  sn/r_Hex_Encoding[6]_inv_i_429/O
                         net (fo=1, routed)           0.000    86.058    sn/r_Hex_Encoding[6]_inv_i_429_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481    86.539 r  sn/r_Hex_Encoding_reg[6]_inv_i_227/O[3]
                         net (fo=8, routed)           0.607    87.146    sn/r_Hex_Encoding_reg[6]_inv_i_227_n_4
    SLICE_X7Y18          LUT2 (Prop_lut2_I0_O)        0.222    87.368 r  sn/r_Hex_Encoding[6]_inv_i_229/O
                         net (fo=1, routed)           0.000    87.368    sn/r_Hex_Encoding[6]_inv_i_229_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    87.669 r  sn/r_Hex_Encoding_reg[6]_inv_i_95/CO[3]
                         net (fo=1, routed)           0.000    87.669    sn/r_Hex_Encoding_reg[6]_inv_i_95_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    87.850 r  sn/r_Hex_Encoding_reg[6]_inv_i_31/O[2]
                         net (fo=3, routed)           0.538    88.388    sn/cd1/r_Hex_Encoding_reg[6]_inv_i_14[2]
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.230    88.618 r  sn/cd1/r_Hex_Encoding[6]_inv_i_91__0/O
                         net (fo=1, routed)           0.000    88.618    sn/cd1_n_32
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    88.902 r  sn/r_Hex_Encoding_reg[6]_inv_i_30/CO[3]
                         net (fo=1, routed)           0.000    88.902    sn/r_Hex_Encoding_reg[6]_inv_i_30_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    88.994 r  sn/r_Hex_Encoding_reg[6]_inv_i_14/CO[3]
                         net (fo=60, routed)          0.941    89.935    sn/r_Hex_Encoding_reg[6]_inv_i_14_n_0
    SLICE_X9Y21          LUT4 (Prop_lut4_I1_O)        0.097    90.032 r  sn/r_Hex_Encoding[6]_inv_i_528/O
                         net (fo=28, routed)          0.769    90.801    sn/d10[7]
    SLICE_X5Y23          LUT6 (Prop_lut6_I3_O)        0.097    90.898 r  sn/r_Hex_Encoding[6]_inv_i_277__0/O
                         net (fo=2, routed)           0.436    91.333    sn/r_Hex_Encoding[6]_inv_i_277__0_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    91.744 r  sn/r_Hex_Encoding_reg[6]_inv_i_681/CO[3]
                         net (fo=1, routed)           0.000    91.744    sn/r_Hex_Encoding_reg[6]_inv_i_681_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.836 r  sn/r_Hex_Encoding_reg[6]_inv_i_470/CO[3]
                         net (fo=1, routed)           0.000    91.836    sn/r_Hex_Encoding_reg[6]_inv_i_470_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.928 r  sn/r_Hex_Encoding_reg[6]_inv_i_261/CO[3]
                         net (fo=1, routed)           0.000    91.928    sn/r_Hex_Encoding_reg[6]_inv_i_261_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    92.085 r  sn/r_Hex_Encoding_reg[6]_inv_i_538/O[0]
                         net (fo=3, routed)           0.630    92.715    sn/r_Hex_Encoding_reg[6]_inv_i_538_n_7
    SLICE_X3Y22          LUT6 (Prop_lut6_I3_O)        0.209    92.924 r  sn/r_Hex_Encoding[6]_inv_i_295__1/O
                         net (fo=1, routed)           0.000    92.924    sn/r_Hex_Encoding[6]_inv_i_295__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    93.356 r  sn/r_Hex_Encoding_reg[6]_inv_i_122/O[2]
                         net (fo=3, routed)           0.333    93.689    sn/r_Hex_Encoding_reg[6]_inv_i_122_n_5
    SLICE_X3Y21          LUT3 (Prop_lut3_I1_O)        0.230    93.919 r  sn/r_Hex_Encoding[6]_inv_i_125/O
                         net (fo=2, routed)           0.283    94.203    sn/r_Hex_Encoding[6]_inv_i_125_n_0
    SLICE_X3Y21          LUT5 (Prop_lut5_I1_O)        0.097    94.300 r  sn/r_Hex_Encoding[6]_inv_i_45__1/O
                         net (fo=2, routed)           0.418    94.718    sn/r_Hex_Encoding[6]_inv_i_45__1_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I0_O)        0.097    94.815 r  sn/r_Hex_Encoding[6]_inv_i_49/O
                         net (fo=1, routed)           0.000    94.815    sn/r_Hex_Encoding[6]_inv_i_49_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    95.217 r  sn/r_Hex_Encoding_reg[6]_inv_i_18/CO[3]
                         net (fo=1, routed)           0.000    95.217    sn/r_Hex_Encoding_reg[6]_inv_i_18_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    95.374 r  sn/r_Hex_Encoding_reg[6]_inv_i_39/O[0]
                         net (fo=2, routed)           0.337    95.711    sn/r_Hex_Encoding_reg[6]_inv_i_39_n_7
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.399    96.110 r  sn/r_Hex_Encoding_reg[6]_inv_i_17/O[0]
                         net (fo=1, routed)           0.405    96.515    sn/cd1/r_Hex_Encoding_reg[6]_inv_i_3[0]
    SLICE_X1Y20          LUT5 (Prop_lut5_I4_O)        0.209    96.724 r  sn/cd1/r_Hex_Encoding[6]_inv_i_9__0/O
                         net (fo=1, routed)           0.000    96.724    sn/cd1_n_34
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.267    96.991 r  sn/r_Hex_Encoding_reg[6]_inv_i_2/O[3]
                         net (fo=7, routed)           0.614    97.605    sn/cd1/r_Hex_Encoding_reg[0]_inv_0[3]
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.234    97.839 r  sn/cd1/r_Hex_Encoding[0]_inv_i_1/O
                         net (fo=1, routed)           0.000    97.839    sn/cd1/r_Hex_Encoding[0]
    SLICE_X0Y19          FDRE                                         r  sn/cd1/r_Hex_Encoding_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    U7                                                0.000   100.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   100.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.776   100.776 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   101.692    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.487    96.205 r  clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275    97.480    clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    97.552 r  clock/inst/clkout2_buf/O
                         net (fo=28, routed)          1.251    98.803    sn/cd1/CLK
    SLICE_X0Y19          FDRE                                         r  sn/cd1/r_Hex_Encoding_reg[0]_inv/C
                         clock pessimism              0.205    99.008    
                         clock uncertainty           -0.231    98.777    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.069    98.846    sn/cd1/r_Hex_Encoding_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         98.846    
                         arrival time                         -97.839    
  -------------------------------------------------------------------
                         slack                                  1.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 sc/distance_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sn/cd0/r_Hex_Encoding_reg[5]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.419ns (30.913%)  route 0.936ns (69.087%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.694 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.176    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.595    -0.555    sc/clk_out1
    SLICE_X13Y2          FDRE                                         r  sc/distance_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  sc/distance_reg[3]/Q
                         net (fo=141, routed)         0.768     0.354    sc/Q[3]
    SLICE_X1Y10          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.467 r  sc/r_Hex_Encoding_reg[6]_inv_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.467    sc/r_Hex_Encoding_reg[6]_inv_i_2_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.521 r  sc/r_Hex_Encoding_reg[6]_inv_i_3/O[0]
                         net (fo=7, routed)           0.168     0.689    sn/cd0/r_Hex_Encoding_reg[6]_inv_1[0]
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.111     0.800 r  sn/cd0/r_Hex_Encoding[5]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.800    sn/cd0/r_Hex_Encoding[5]
    SLICE_X0Y11          FDRE                                         r  sn/cd0/r_Hex_Encoding_reg[5]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.956    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.684    clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inst/clkout2_buf/O
                         net (fo=28, routed)          0.891    -0.764    sn/cd0/CLK
    SLICE_X0Y11          FDRE                                         r  sn/cd0/r_Hex_Encoding_reg[5]_inv/C
                         clock pessimism              0.554    -0.210    
                         clock uncertainty            0.231     0.021    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.131     0.152    sn/cd0/r_Hex_Encoding_reg[5]_inv
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 sc/distance_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sn/cd0/r_Hex_Encoding_reg[4]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.415ns (30.709%)  route 0.936ns (69.291%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.694 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.176    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.595    -0.555    sc/clk_out1
    SLICE_X13Y2          FDRE                                         r  sc/distance_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  sc/distance_reg[3]/Q
                         net (fo=141, routed)         0.768     0.354    sc/Q[3]
    SLICE_X1Y10          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.467 r  sc/r_Hex_Encoding_reg[6]_inv_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.467    sc/r_Hex_Encoding_reg[6]_inv_i_2_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.521 r  sc/r_Hex_Encoding_reg[6]_inv_i_3/O[0]
                         net (fo=7, routed)           0.168     0.689    sn/cd0/r_Hex_Encoding_reg[6]_inv_1[0]
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.107     0.796 r  sn/cd0/r_Hex_Encoding[4]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.796    sn/cd0/r_Hex_Encoding[4]
    SLICE_X0Y11          FDRE                                         r  sn/cd0/r_Hex_Encoding_reg[4]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.956    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.684    clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inst/clkout2_buf/O
                         net (fo=28, routed)          0.891    -0.764    sn/cd0/CLK
    SLICE_X0Y11          FDRE                                         r  sn/cd0/r_Hex_Encoding_reg[4]_inv/C
                         clock pessimism              0.554    -0.210    
                         clock uncertainty            0.231     0.021    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.121     0.142    sn/cd0/r_Hex_Encoding_reg[4]_inv
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 sc/distance_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sn/cd0/r_Hex_Encoding_reg[6]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.415ns (29.754%)  route 0.980ns (70.246%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.694 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.176    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.595    -0.555    sc/clk_out1
    SLICE_X13Y2          FDRE                                         r  sc/distance_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  sc/distance_reg[3]/Q
                         net (fo=141, routed)         0.768     0.354    sc/Q[3]
    SLICE_X1Y10          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.467 r  sc/r_Hex_Encoding_reg[6]_inv_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.467    sc/r_Hex_Encoding_reg[6]_inv_i_2_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.521 r  sc/r_Hex_Encoding_reg[6]_inv_i_3/O[0]
                         net (fo=7, routed)           0.212     0.732    sn/cd0/r_Hex_Encoding_reg[6]_inv_1[0]
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.107     0.839 r  sn/cd0/r_Hex_Encoding[6]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.839    sn/cd0/r_Hex_Encoding[6]
    SLICE_X0Y11          FDRE                                         r  sn/cd0/r_Hex_Encoding_reg[6]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.956    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.684    clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inst/clkout2_buf/O
                         net (fo=28, routed)          0.891    -0.764    sn/cd0/CLK
    SLICE_X0Y11          FDRE                                         r  sn/cd0/r_Hex_Encoding_reg[6]_inv/C
                         clock pessimism              0.554    -0.210    
                         clock uncertainty            0.231     0.021    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.121     0.142    sn/cd0/r_Hex_Encoding_reg[6]_inv
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 sc/distance_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sn/cd0/r_Hex_Encoding_reg[1]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.363ns (25.501%)  route 1.060ns (74.499%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.694 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.176    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.595    -0.555    sc/clk_out1
    SLICE_X15Y1          FDRE                                         r  sc/distance_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  sc/distance_reg[2]/Q
                         net (fo=127, routed)         0.897     0.483    sc/Q[2]
    SLICE_X1Y10          LUT2 (Prop_lut2_I0_O)        0.045     0.528 r  sc/r_Hex_Encoding[6]_inv_i_5__1/O
                         net (fo=1, routed)           0.000     0.528    sc/r_Hex_Encoding[6]_inv_i_5__1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.594 r  sc/r_Hex_Encoding_reg[6]_inv_i_2/O[2]
                         net (fo=7, routed)           0.163     0.757    sn/cd0/r_Hex_Encoding_reg[6]_inv_0[2]
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.111     0.868 r  sn/cd0/r_Hex_Encoding[1]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.868    sn/cd0/r_Hex_Encoding[1]
    SLICE_X0Y11          FDRE                                         r  sn/cd0/r_Hex_Encoding_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.956    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.684    clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inst/clkout2_buf/O
                         net (fo=28, routed)          0.891    -0.764    sn/cd0/CLK
    SLICE_X0Y11          FDRE                                         r  sn/cd0/r_Hex_Encoding_reg[1]_inv/C
                         clock pessimism              0.554    -0.210    
                         clock uncertainty            0.231     0.021    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.131     0.152    sn/cd0/r_Hex_Encoding_reg[1]_inv
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 sc/distance_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sn/cd0/r_Hex_Encoding_reg[3]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.363ns (25.430%)  route 1.064ns (74.570%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.694 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.176    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.595    -0.555    sc/clk_out1
    SLICE_X15Y1          FDRE                                         r  sc/distance_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  sc/distance_reg[2]/Q
                         net (fo=127, routed)         0.897     0.483    sc/Q[2]
    SLICE_X1Y10          LUT2 (Prop_lut2_I0_O)        0.045     0.528 r  sc/r_Hex_Encoding[6]_inv_i_5__1/O
                         net (fo=1, routed)           0.000     0.528    sc/r_Hex_Encoding[6]_inv_i_5__1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.594 r  sc/r_Hex_Encoding_reg[6]_inv_i_2/O[2]
                         net (fo=7, routed)           0.167     0.761    sn/cd0/r_Hex_Encoding_reg[6]_inv_0[2]
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.111     0.872 r  sn/cd0/r_Hex_Encoding[3]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.872    sn/cd0/r_Hex_Encoding[3]
    SLICE_X0Y11          FDRE                                         r  sn/cd0/r_Hex_Encoding_reg[3]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.956    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.684    clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inst/clkout2_buf/O
                         net (fo=28, routed)          0.891    -0.764    sn/cd0/CLK
    SLICE_X0Y11          FDRE                                         r  sn/cd0/r_Hex_Encoding_reg[3]_inv/C
                         clock pessimism              0.554    -0.210    
                         clock uncertainty            0.231     0.021    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.131     0.152    sn/cd0/r_Hex_Encoding_reg[3]_inv
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 sc/distance_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sn/cd0/r_Hex_Encoding_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.360ns (25.344%)  route 1.060ns (74.656%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.694 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.176    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.595    -0.555    sc/clk_out1
    SLICE_X15Y1          FDRE                                         r  sc/distance_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  sc/distance_reg[2]/Q
                         net (fo=127, routed)         0.897     0.483    sc/Q[2]
    SLICE_X1Y10          LUT2 (Prop_lut2_I0_O)        0.045     0.528 r  sc/r_Hex_Encoding[6]_inv_i_5__1/O
                         net (fo=1, routed)           0.000     0.528    sc/r_Hex_Encoding[6]_inv_i_5__1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.594 r  sc/r_Hex_Encoding_reg[6]_inv_i_2/O[2]
                         net (fo=7, routed)           0.163     0.757    sn/cd0/r_Hex_Encoding_reg[6]_inv_0[2]
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.108     0.865 r  sn/cd0/r_Hex_Encoding[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.865    sn/cd0/r_Hex_Encoding[0]
    SLICE_X0Y11          FDRE                                         r  sn/cd0/r_Hex_Encoding_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.956    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.684    clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inst/clkout2_buf/O
                         net (fo=28, routed)          0.891    -0.764    sn/cd0/CLK
    SLICE_X0Y11          FDRE                                         r  sn/cd0/r_Hex_Encoding_reg[0]_inv/C
                         clock pessimism              0.554    -0.210    
                         clock uncertainty            0.231     0.021    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.120     0.141    sn/cd0/r_Hex_Encoding_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 sc/distance_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sn/cd0/r_Hex_Encoding_reg[2]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.360ns (25.273%)  route 1.064ns (74.727%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.694 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.176    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.595    -0.555    sc/clk_out1
    SLICE_X15Y1          FDRE                                         r  sc/distance_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  sc/distance_reg[2]/Q
                         net (fo=127, routed)         0.897     0.483    sc/Q[2]
    SLICE_X1Y10          LUT2 (Prop_lut2_I0_O)        0.045     0.528 r  sc/r_Hex_Encoding[6]_inv_i_5__1/O
                         net (fo=1, routed)           0.000     0.528    sc/r_Hex_Encoding[6]_inv_i_5__1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.594 r  sc/r_Hex_Encoding_reg[6]_inv_i_2/O[2]
                         net (fo=7, routed)           0.167     0.761    sn/cd0/r_Hex_Encoding_reg[6]_inv_0[2]
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.108     0.869 r  sn/cd0/r_Hex_Encoding[2]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.869    sn/cd0/r_Hex_Encoding[2]
    SLICE_X0Y11          FDRE                                         r  sn/cd0/r_Hex_Encoding_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.956    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.684    clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inst/clkout2_buf/O
                         net (fo=28, routed)          0.891    -0.764    sn/cd0/CLK
    SLICE_X0Y11          FDRE                                         r  sn/cd0/r_Hex_Encoding_reg[2]_inv/C
                         clock pessimism              0.554    -0.210    
                         clock uncertainty            0.231     0.021    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.121     0.142    sn/cd0/r_Hex_Encoding_reg[2]_inv
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             1.242ns  (arrival time - required time)
  Source:                 sc/distance_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sn/cd3/r_Hex_Encoding_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.569ns (30.379%)  route 1.304ns (69.621%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.694 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.176    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.592    -0.558    sc/clk_out1
    SLICE_X20Y8          FDRE                                         r  sc/distance_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.394 f  sc/distance_reg[23]/Q
                         net (fo=113, routed)         0.535     0.141    sc/Q[23]
    SLICE_X17Y17         LUT2 (Prop_lut2_I1_O)        0.043     0.184 r  sc/r_Hex_Encoding[6]_inv_i_162__0/O
                         net (fo=1, routed)           0.000     0.184    sc/r_Hex_Encoding[6]_inv_i_162__0_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.303 r  sc/r_Hex_Encoding_reg[6]_inv_i_75/CO[3]
                         net (fo=1, routed)           0.000     0.303    sc/r_Hex_Encoding_reg[6]_inv_i_75_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.342 r  sc/r_Hex_Encoding_reg[6]_inv_i_33/CO[3]
                         net (fo=1, routed)           0.000     0.342    sc/r_Hex_Encoding_reg[6]_inv_i_33_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.387 r  sc/r_Hex_Encoding_reg[6]_inv_i_14/CO[1]
                         net (fo=24, routed)          0.240     0.627    sn/cd3/r_Hex_Encoding_reg[6]_inv_1[0]
    SLICE_X20Y19         LUT4 (Prop_lut4_I1_O)        0.114     0.741 r  sn/cd3/r_Hex_Encoding[6]_inv_i_5__0/O
                         net (fo=10, routed)          0.528     1.270    sn/cd3/r_Hex_Encoding[6]_inv_i_5__0_n_0
    SLICE_X27Y13         LUT6 (Prop_lut6_I3_O)        0.045     1.315 r  sn/cd3/r_Hex_Encoding[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.315    sn/cd3/r_Hex_Encoding[0]
    SLICE_X27Y13         FDRE                                         r  sn/cd3/r_Hex_Encoding_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.956    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.684    clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inst/clkout2_buf/O
                         net (fo=28, routed)          0.852    -0.803    sn/cd3/CLK
    SLICE_X27Y13         FDRE                                         r  sn/cd3/r_Hex_Encoding_reg[0]_inv/C
                         clock pessimism              0.554    -0.249    
                         clock uncertainty            0.231    -0.018    
    SLICE_X27Y13         FDRE (Hold_fdre_C_D)         0.091     0.073    sn/cd3/r_Hex_Encoding_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.247ns  (arrival time - required time)
  Source:                 sc/distance_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sn/cd3/r_Hex_Encoding_reg[1]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.546ns (29.131%)  route 1.328ns (70.869%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.694 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.176    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.595    -0.555    sc/clk_out1
    SLICE_X13Y2          FDRE                                         r  sc/distance_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  sc/distance_reg[3]/Q
                         net (fo=141, routed)         0.420     0.006    sc/Q[3]
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.051 r  sc/r_Hex_Encoding[6]_inv_i_111__2/O
                         net (fo=1, routed)           0.000     0.051    sc/r_Hex_Encoding[6]_inv_i_111__2_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.166 r  sc/r_Hex_Encoding_reg[6]_inv_i_54/CO[3]
                         net (fo=1, routed)           0.000     0.166    sc/r_Hex_Encoding_reg[6]_inv_i_54_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.205 r  sc/r_Hex_Encoding_reg[6]_inv_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.205    sc/r_Hex_Encoding_reg[6]_inv_i_24_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.259 r  sc/r_Hex_Encoding_reg[6]_inv_i_13__0/O[0]
                         net (fo=19, routed)          0.399     0.658    sn/cd3/r_Hex_Encoding[6]_inv_i_6__0_0[0]
    SLICE_X18Y17         LUT4 (Prop_lut4_I0_O)        0.107     0.765 r  sn/cd3/r_Hex_Encoding[6]_inv_i_7__0/O
                         net (fo=7, routed)           0.509     1.274    sn/cd3/d3[0]
    SLICE_X28Y14         LUT6 (Prop_lut6_I5_O)        0.045     1.319 r  sn/cd3/r_Hex_Encoding[1]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.319    sn/cd3/r_Hex_Encoding[1]
    SLICE_X28Y14         FDRE                                         r  sn/cd3/r_Hex_Encoding_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.956    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.684    clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inst/clkout2_buf/O
                         net (fo=28, routed)          0.851    -0.804    sn/cd3/CLK
    SLICE_X28Y14         FDRE                                         r  sn/cd3/r_Hex_Encoding_reg[1]_inv/C
                         clock pessimism              0.554    -0.250    
                         clock uncertainty            0.231    -0.019    
    SLICE_X28Y14         FDRE (Hold_fdre_C_D)         0.091     0.072    sn/cd3/r_Hex_Encoding_reg[1]_inv
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.317ns  (arrival time - required time)
  Source:                 sc/distance_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sn/cd1/r_Hex_Encoding_reg[6]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.606ns (30.167%)  route 1.403ns (69.833%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.694 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.176    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clock/inst/clkout1_buf/O
                         net (fo=104, routed)         0.592    -0.558    sc/clk_out1
    SLICE_X20Y8          FDRE                                         r  sc/distance_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.394 f  sc/distance_reg[23]/Q
                         net (fo=113, routed)         0.705     0.310    sn/cd1/Q[22]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.049     0.359 r  sn/cd1/r_Hex_Encoding[6]_inv_i_218/O
                         net (fo=1, routed)           0.000     0.359    sn/cd1_n_20
    SLICE_X6Y16          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     0.450 r  sn/r_Hex_Encoding_reg[6]_inv_i_86/CO[3]
                         net (fo=1, routed)           0.000     0.450    sn/r_Hex_Encoding_reg[6]_inv_i_86_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.490 r  sn/r_Hex_Encoding_reg[6]_inv_i_30/CO[3]
                         net (fo=1, routed)           0.000     0.490    sn/r_Hex_Encoding_reg[6]_inv_i_30_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.530 r  sn/r_Hex_Encoding_reg[6]_inv_i_14/CO[3]
                         net (fo=60, routed)          0.540     1.070    sn/cd1/CO[0]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.045     1.115 r  sn/cd1/r_Hex_Encoding[6]_inv_i_11/O
                         net (fo=1, routed)           0.000     1.115    sn/cd1_n_36
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.185 r  sn/r_Hex_Encoding_reg[6]_inv_i_2/O[0]
                         net (fo=7, routed)           0.158     1.343    sn/cd1/r_Hex_Encoding_reg[0]_inv_0[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I4_O)        0.107     1.450 r  sn/cd1/r_Hex_Encoding[6]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.450    sn/cd1/r_Hex_Encoding[6]
    SLICE_X0Y19          FDRE                                         r  sn/cd1/r_Hex_Encoding_reg[6]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.956    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.684    clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock/inst/clkout2_buf/O
                         net (fo=28, routed)          0.883    -0.772    sn/cd1/CLK
    SLICE_X0Y19          FDRE                                         r  sn/cd1/r_Hex_Encoding_reg[6]_inv/C
                         clock pessimism              0.554    -0.218    
                         clock uncertainty            0.231     0.013    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.121     0.134    sn/cd1/r_Hex_Encoding_reg[6]_inv
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  1.317    





