============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 27 2024  11:20:41 pm
  Module:                 FADD_dual_mode_pipelined
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

               Pin                         Type       Fanout Load Slew Delay Arrival   
                                                             (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------
(clock i_clk)                            launch                                    0 R 
(FADD_Dual_Main_400MH_line_11_60_1)      ext delay                     +1000    1000 F 
i_A[3]                                   in port           5  3.5    0    +0    1000 F 
e_module/i_A[3] 
  gt_40_27_g1878/A                                                        +0    1000   
  gt_40_27_g1878/Y                       CLKINVX6          2  2.0   13   +13    1013 R 
  gt_40_27_g14199/B                                                       +0    1013   
  gt_40_27_g14199/Y                      NOR2X4            3  1.0   24   +23    1036 F 
  gt_40_27_g1734/A                                                        +0    1036   
  gt_40_27_g1734/Y                       INVX1             1  0.8   28   +31    1067 R 
  gt_40_27_g1658/B                                                        +0    1067   
  gt_40_27_g1658/Y                       NAND2X2           1  0.7   55   +54    1121 F 
  gt_40_27_g1578/B0                                                       +0    1121   
  gt_40_27_g1578/Y                       AOI21X2           1  0.8   54   +65    1186 R 
  gt_40_27_g1552/B                                                        +0    1186   
  gt_40_27_g1552/Y                       NOR2X2            1  1.4   48   +51    1237 F 
  gt_40_27_g1547/B                                                        +0    1237   
  gt_40_27_g1547/Y                       NOR2X4            1  1.6   45   +51    1288 R 
  gt_40_27_g1534/A1                                                       +0    1288   
  gt_40_27_g1534/Y                       OAI21X4           1  1.5   75   +75    1363 F 
  gt_40_27_g1527/A1                                                       +0    1363   
  gt_40_27_g1527/Y                       AOI21X4           1  1.6   54   +79    1442 R 
  gt_40_27_g1524/A1                                                       +0    1442   
  gt_40_27_g1524/Y                       OAI21X4           1  1.6   74   +80    1522 F 
  gt_40_27_g1523/B                                                        +0    1522   
  gt_40_27_g1523/Y                       CLKAND2X12       49 13.3   54  +124    1645 F 
  g13594__4733/A1                                                         +0    1645   
  g13594__4733/Y                         OAI21X4           1  2.4   68   +70    1716 R 
  fopt31/A                                                                +0    1716   
  fopt31/Y                               CLKINVX6         11  7.3   52   +60    1776 F 
  fopt19/A                                                                +0    1776   
  fopt19/Y                               INVXL             3  0.8   44   +56    1832 R 
  g13527__2346/B                                                          +0    1832   
  g13527__2346/Y                         NOR2XL            1  0.2   33   +47    1879 F 
  g13481__1617/B0                                                         +0    1879   
  g13481__1617/Y                         AOI21XL           2  0.6   81   +73    1952 R 
  g13356__5526/B                                                          +0    1952   
  g13356__5526/Y                         NAND2X1           1  0.7   78   +95    2047 F 
  g13315__9315/A                                                          +0    2047   
  g13315__9315/Y                         NOR2X2            1  0.8   51   +79    2125 R 
  g13295__2398/B                                                          +0    2125   
  g13295__2398/Y                         NAND2X2           1  0.7   58   +66    2191 F 
  g13291__6417/B                                                          +0    2191   
  g13291__6417/Y                         NOR2X2            2  1.0   52   +62    2252 R 
  g13287/A                                                                +0    2252   
  g13287/Y                               INVX2             1  0.7   26   +43    2296 F 
  g13273__1705/A1                                                         +0    2296   
  g13273__1705/Y                         OAI31X2           1  0.2   73   +91    2387 R 
e_module/e_small_frac00[1] 
p0/e_small_frac00[1] 
  g5680/A1N                                                               +0    2387   
  g5680/Y                                OAI2BB1XL         1  0.3   37  +126    2513 R 
  a_small_frac00_reg[1]/D           <<<  DFFHQX1                          +0    2513   
  a_small_frac00_reg[1]/CK               setup                     100   +95    2608 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock i_clk)                            capture                                2500 R 
                                         uncertainty                     -10    2490 R 
---------------------------------------------------------------------------------------
Cost Group   : 'i_clk' (path_group 'i_clk')
Timing slack :    -118ps (TIMING VIOLATION)
Start-point  : i_A[3]
End-point    : p0/a_small_frac00_reg[1]/D

