

================================================================
== Vitis HLS Report for 'fft_32pt_Pipeline_VITIS_LOOP_120_173'
================================================================
* Date:           Sun Aug 31 16:41:50 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.232 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_120_1  |        4|        4|         2|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     22|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     18|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|       8|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       8|     76|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_21_32_1_1_U329  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U330  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  18|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln120_fu_170_p2   |         +|   0|  0|  11|           3|           1|
    |icmp_ln120_fu_164_p2  |      icmp|   0|  0|   9|           3|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  22|           7|           7|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5     |   9|          2|    3|          6|
    |i_fu_48                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_48                  |  3|   0|    3|          0|
    |tmp_reg_252              |  1|   0|    1|          0|
    |trunc_ln122_reg_248      |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_120_173|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_120_173|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_120_173|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_120_173|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_120_173|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_120_173|  return value|
|e_in_imag_V_8_address0   |  out|    1|   ap_memory|                         e_in_imag_V_8|         array|
|e_in_imag_V_8_ce0        |  out|    1|   ap_memory|                         e_in_imag_V_8|         array|
|e_in_imag_V_8_we0        |  out|    1|   ap_memory|                         e_in_imag_V_8|         array|
|e_in_imag_V_8_d0         |  out|   32|   ap_memory|                         e_in_imag_V_8|         array|
|e_in_imag_V_address0     |  out|    1|   ap_memory|                           e_in_imag_V|         array|
|e_in_imag_V_ce0          |  out|    1|   ap_memory|                           e_in_imag_V|         array|
|e_in_imag_V_we0          |  out|    1|   ap_memory|                           e_in_imag_V|         array|
|e_in_imag_V_d0           |  out|   32|   ap_memory|                           e_in_imag_V|         array|
|e_in_real_V_8_address0   |  out|    1|   ap_memory|                         e_in_real_V_8|         array|
|e_in_real_V_8_ce0        |  out|    1|   ap_memory|                         e_in_real_V_8|         array|
|e_in_real_V_8_we0        |  out|    1|   ap_memory|                         e_in_real_V_8|         array|
|e_in_real_V_8_d0         |  out|   32|   ap_memory|                         e_in_real_V_8|         array|
|e_in_real_V_address0     |  out|    1|   ap_memory|                           e_in_real_V|         array|
|e_in_real_V_ce0          |  out|    1|   ap_memory|                           e_in_real_V|         array|
|e_in_real_V_we0          |  out|    1|   ap_memory|                           e_in_real_V|         array|
|e_in_real_V_d0           |  out|   32|   ap_memory|                           e_in_real_V|         array|
|o2_in_real_V_address0    |  out|    2|   ap_memory|                          o2_in_real_V|         array|
|o2_in_real_V_ce0         |  out|    1|   ap_memory|                          o2_in_real_V|         array|
|o2_in_real_V_q0          |   in|   32|   ap_memory|                          o2_in_real_V|         array|
|o2_in_real_V_4_address0  |  out|    2|   ap_memory|                        o2_in_real_V_4|         array|
|o2_in_real_V_4_ce0       |  out|    1|   ap_memory|                        o2_in_real_V_4|         array|
|o2_in_real_V_4_q0        |   in|   32|   ap_memory|                        o2_in_real_V_4|         array|
|o2_in_imag_V_address0    |  out|    2|   ap_memory|                          o2_in_imag_V|         array|
|o2_in_imag_V_ce0         |  out|    1|   ap_memory|                          o2_in_imag_V|         array|
|o2_in_imag_V_q0          |   in|   32|   ap_memory|                          o2_in_imag_V|         array|
|o2_in_imag_V_4_address0  |  out|    2|   ap_memory|                        o2_in_imag_V_4|         array|
|o2_in_imag_V_4_ce0       |  out|    1|   ap_memory|                        o2_in_imag_V_4|         array|
|o2_in_imag_V_4_q0        |   in|   32|   ap_memory|                        o2_in_imag_V_4|         array|
+-------------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i1622"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_5 = load i3 %i" [radixfft/core.cpp:122]   --->   Operation 8 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.13ns)   --->   "%icmp_ln120 = icmp_eq  i3 %i_5, i3 4" [radixfft/core.cpp:120]   --->   Operation 9 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.65ns)   --->   "%add_ln120 = add i3 %i_5, i3 1" [radixfft/core.cpp:120]   --->   Operation 11 'add' 'add_ln120' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %icmp_ln120, void %for.body.i1622.split, void %for.cond.cleanup.i1616.exitStub" [radixfft/core.cpp:120]   --->   Operation 12 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i3 %i_5" [radixfft/core.cpp:122]   --->   Operation 13 'trunc' 'trunc_ln122' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln122_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln122, i1 0" [radixfft/core.cpp:122]   --->   Operation 14 'bitconcatenate' 'shl_ln122_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %i_5, i32 1" [radixfft/core.cpp:122]   --->   Operation 15 'bitselect' 'tmp' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln122_1 = zext i2 %shl_ln122_1" [radixfft/core.cpp:122]   --->   Operation 16 'zext' 'zext_ln122_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%o2_in_real_V_addr = getelementptr i32 %o2_in_real_V, i64 0, i64 %zext_ln122_1" [radixfft/core.cpp:122]   --->   Operation 17 'getelementptr' 'o2_in_real_V_addr' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%o2_in_real_V_4_addr = getelementptr i32 %o2_in_real_V_4, i64 0, i64 %zext_ln122_1" [radixfft/core.cpp:122]   --->   Operation 18 'getelementptr' 'o2_in_real_V_4_addr' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%o2_in_imag_V_addr = getelementptr i32 %o2_in_imag_V, i64 0, i64 %zext_ln122_1" [radixfft/core.cpp:122]   --->   Operation 19 'getelementptr' 'o2_in_imag_V_addr' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%o2_in_imag_V_4_addr = getelementptr i32 %o2_in_imag_V_4, i64 0, i64 %zext_ln122_1" [radixfft/core.cpp:122]   --->   Operation 20 'getelementptr' 'o2_in_imag_V_4_addr' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%o2_in_real_V_load = load i2 %o2_in_real_V_addr" [radixfft/core.cpp:122]   --->   Operation 21 'load' 'o2_in_real_V_load' <Predicate = (!icmp_ln120)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 22 [2/2] (2.32ns)   --->   "%o2_in_real_V_4_load = load i2 %o2_in_real_V_4_addr" [radixfft/core.cpp:122]   --->   Operation 22 'load' 'o2_in_real_V_4_load' <Predicate = (!icmp_ln120)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%o2_in_imag_V_load = load i2 %o2_in_imag_V_addr" [radixfft/core.cpp:122]   --->   Operation 23 'load' 'o2_in_imag_V_load' <Predicate = (!icmp_ln120)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%o2_in_imag_V_4_load = load i2 %o2_in_imag_V_4_addr" [radixfft/core.cpp:122]   --->   Operation 24 'load' 'o2_in_imag_V_4_load' <Predicate = (!icmp_ln120)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %trunc_ln122, void %arrayidx11.i1621.1.case.0, void %arrayidx11.i1621.1.case.1" [radixfft/core.cpp:122]   --->   Operation 25 'br' 'br_ln122' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln120 = store i3 %add_ln120, i3 %i" [radixfft/core.cpp:120]   --->   Operation 26 'store' 'store_ln120' <Predicate = (!icmp_ln120)> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln120 = br void %for.body.i1622" [radixfft/core.cpp:120]   --->   Operation 27 'br' 'br_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.23>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln121 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [radixfft/core.cpp:121]   --->   Operation 28 'specpipeline' 'specpipeline_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [radixfft/core.cpp:120]   --->   Operation 29 'specloopname' 'specloopname_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i1 %tmp" [radixfft/core.cpp:122]   --->   Operation 30 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%e_in_real_V_addr = getelementptr i32 %e_in_real_V, i64 0, i64 %zext_ln122" [radixfft/core.cpp:122]   --->   Operation 31 'getelementptr' 'e_in_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%e_in_real_V_8_addr = getelementptr i32 %e_in_real_V_8, i64 0, i64 %zext_ln122" [radixfft/core.cpp:122]   --->   Operation 32 'getelementptr' 'e_in_real_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%e_in_imag_V_addr = getelementptr i32 %e_in_imag_V, i64 0, i64 %zext_ln122" [radixfft/core.cpp:122]   --->   Operation 33 'getelementptr' 'e_in_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%e_in_imag_V_8_addr = getelementptr i32 %e_in_imag_V_8, i64 0, i64 %zext_ln122" [radixfft/core.cpp:122]   --->   Operation 34 'getelementptr' 'e_in_imag_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (2.32ns)   --->   "%o2_in_real_V_load = load i2 %o2_in_real_V_addr" [radixfft/core.cpp:122]   --->   Operation 35 'load' 'o2_in_real_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 36 [1/2] (2.32ns)   --->   "%o2_in_real_V_4_load = load i2 %o2_in_real_V_4_addr" [radixfft/core.cpp:122]   --->   Operation 36 'load' 'o2_in_real_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 37 [1/1] (1.58ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %o2_in_real_V_load, i32 %o2_in_real_V_4_load, i1 %tmp" [radixfft/core.cpp:122]   --->   Operation 37 'mux' 'tmp_s' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/2] (2.32ns)   --->   "%o2_in_imag_V_load = load i2 %o2_in_imag_V_addr" [radixfft/core.cpp:122]   --->   Operation 38 'load' 'o2_in_imag_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 39 [1/2] (2.32ns)   --->   "%o2_in_imag_V_4_load = load i2 %o2_in_imag_V_4_addr" [radixfft/core.cpp:122]   --->   Operation 39 'load' 'o2_in_imag_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %o2_in_imag_V_load, i32 %o2_in_imag_V_4_load, i1 %tmp" [radixfft/core.cpp:122]   --->   Operation 40 'mux' 'tmp_8' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (2.32ns)   --->   "%store_ln122 = store i32 %tmp_s, i1 %e_in_real_V_addr" [radixfft/core.cpp:122]   --->   Operation 41 'store' 'store_ln122' <Predicate = (!trunc_ln122)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : Operation 42 [1/1] (2.32ns)   --->   "%store_ln122 = store i32 %tmp_8, i1 %e_in_imag_V_addr" [radixfft/core.cpp:122]   --->   Operation 42 'store' 'store_ln122' <Predicate = (!trunc_ln122)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln122 = br void %arrayidx11.i1621.1.exit" [radixfft/core.cpp:122]   --->   Operation 43 'br' 'br_ln122' <Predicate = (!trunc_ln122)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.32ns)   --->   "%store_ln122 = store i32 %tmp_s, i1 %e_in_real_V_8_addr" [radixfft/core.cpp:122]   --->   Operation 44 'store' 'store_ln122' <Predicate = (trunc_ln122)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : Operation 45 [1/1] (2.32ns)   --->   "%store_ln122 = store i32 %tmp_8, i1 %e_in_imag_V_8_addr" [radixfft/core.cpp:122]   --->   Operation 45 'store' 'store_ln122' <Predicate = (trunc_ln122)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln122 = br void %arrayidx11.i1621.1.exit" [radixfft/core.cpp:122]   --->   Operation 46 'br' 'br_ln122' <Predicate = (trunc_ln122)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ e_in_imag_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ e_in_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ e_in_real_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ e_in_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o2_in_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o2_in_real_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o2_in_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o2_in_imag_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca           ) [ 010]
store_ln0           (store            ) [ 000]
br_ln0              (br               ) [ 000]
i_5                 (load             ) [ 000]
icmp_ln120          (icmp             ) [ 010]
empty               (speclooptripcount) [ 000]
add_ln120           (add              ) [ 000]
br_ln120            (br               ) [ 000]
trunc_ln122         (trunc            ) [ 011]
shl_ln122_1         (bitconcatenate   ) [ 000]
tmp                 (bitselect        ) [ 011]
zext_ln122_1        (zext             ) [ 000]
o2_in_real_V_addr   (getelementptr    ) [ 011]
o2_in_real_V_4_addr (getelementptr    ) [ 011]
o2_in_imag_V_addr   (getelementptr    ) [ 011]
o2_in_imag_V_4_addr (getelementptr    ) [ 011]
br_ln122            (br               ) [ 000]
store_ln120         (store            ) [ 000]
br_ln120            (br               ) [ 000]
specpipeline_ln121  (specpipeline     ) [ 000]
specloopname_ln120  (specloopname     ) [ 000]
zext_ln122          (zext             ) [ 000]
e_in_real_V_addr    (getelementptr    ) [ 000]
e_in_real_V_8_addr  (getelementptr    ) [ 000]
e_in_imag_V_addr    (getelementptr    ) [ 000]
e_in_imag_V_8_addr  (getelementptr    ) [ 000]
o2_in_real_V_load   (load             ) [ 000]
o2_in_real_V_4_load (load             ) [ 000]
tmp_s               (mux              ) [ 000]
o2_in_imag_V_load   (load             ) [ 000]
o2_in_imag_V_4_load (load             ) [ 000]
tmp_8               (mux              ) [ 000]
store_ln122         (store            ) [ 000]
store_ln122         (store            ) [ 000]
br_ln122            (br               ) [ 000]
store_ln122         (store            ) [ 000]
store_ln122         (store            ) [ 000]
br_ln122            (br               ) [ 000]
ret_ln0             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="e_in_imag_V_8">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_in_imag_V_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="e_in_imag_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_in_imag_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="e_in_real_V_8">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_in_real_V_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="e_in_real_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_in_real_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="o2_in_real_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_in_real_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="o2_in_real_V_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_in_real_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="o2_in_imag_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_in_imag_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="o2_in_imag_V_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_in_imag_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i32.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="o2_in_real_V_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="2" slack="0"/>
<pin id="56" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_in_real_V_addr/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="o2_in_real_V_4_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="2" slack="0"/>
<pin id="63" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_in_real_V_4_addr/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="o2_in_imag_V_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="2" slack="0"/>
<pin id="70" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_in_imag_V_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="o2_in_imag_V_4_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="2" slack="0"/>
<pin id="77" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_in_imag_V_4_addr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="2" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_in_real_V_load/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="2" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_in_real_V_4_load/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="2" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_in_imag_V_load/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="2" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_in_imag_V_4_load/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="e_in_real_V_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_real_V_addr/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="e_in_real_V_8_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="1" slack="0"/>
<pin id="115" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_real_V_8_addr/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="e_in_imag_V_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_imag_V_addr/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="e_in_imag_V_8_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="1" slack="0"/>
<pin id="129" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_imag_V_8_addr/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln122_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln122_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln122_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln122_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln0_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="3" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_5_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln120_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln120/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln120_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln122_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln122/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="shl_ln122_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln122_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="3" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln122_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln120_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="3" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln122_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_s_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="0" index="3" bw="1" slack="1"/>
<pin id="221" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_8_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="0" index="2" bw="32" slack="0"/>
<pin id="231" dir="0" index="3" bw="1" slack="1"/>
<pin id="232" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="238" class="1005" name="i_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="0"/>
<pin id="240" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="248" class="1005" name="trunc_ln122_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln122 "/>
</bind>
</comp>

<comp id="252" class="1005" name="tmp_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="259" class="1005" name="o2_in_real_V_addr_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="1"/>
<pin id="261" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o2_in_real_V_addr "/>
</bind>
</comp>

<comp id="264" class="1005" name="o2_in_real_V_4_addr_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="1"/>
<pin id="266" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o2_in_real_V_4_addr "/>
</bind>
</comp>

<comp id="269" class="1005" name="o2_in_imag_V_addr_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="1"/>
<pin id="271" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o2_in_imag_V_addr "/>
</bind>
</comp>

<comp id="274" class="1005" name="o2_in_imag_V_4_addr_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="1"/>
<pin id="276" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o2_in_imag_V_4_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="16" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="34" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="34" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="34" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="34" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="52" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="59" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="66" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="73" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="34" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="34" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="104" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="118" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="111" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="125" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="168"><net_src comp="161" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="161" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="161" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="161" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="180" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="202"><net_src comp="196" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="203"><net_src comp="196" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="208"><net_src comp="170" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="222"><net_src comp="46" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="80" pin="3"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="86" pin="3"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="216" pin="4"/><net_sink comp="132" pin=1"/></net>

<net id="226"><net_src comp="216" pin="4"/><net_sink comp="144" pin=1"/></net>

<net id="233"><net_src comp="46" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="92" pin="3"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="98" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="227" pin="4"/><net_sink comp="138" pin=1"/></net>

<net id="237"><net_src comp="227" pin="4"/><net_sink comp="150" pin=1"/></net>

<net id="241"><net_src comp="48" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="244"><net_src comp="238" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="251"><net_src comp="176" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="188" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="216" pin=3"/></net>

<net id="258"><net_src comp="252" pin="1"/><net_sink comp="227" pin=3"/></net>

<net id="262"><net_src comp="52" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="267"><net_src comp="59" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="272"><net_src comp="66" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="277"><net_src comp="73" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="98" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: e_in_imag_V_8 | {2 }
	Port: e_in_imag_V | {2 }
	Port: e_in_real_V_8 | {2 }
	Port: e_in_real_V | {2 }
 - Input state : 
	Port: fft_32pt_Pipeline_VITIS_LOOP_120_173 : o2_in_real_V | {1 2 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_120_173 : o2_in_real_V_4 | {1 2 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_120_173 : o2_in_imag_V | {1 2 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_120_173 : o2_in_imag_V_4 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_5 : 1
		icmp_ln120 : 2
		add_ln120 : 2
		br_ln120 : 3
		trunc_ln122 : 2
		shl_ln122_1 : 3
		tmp : 2
		zext_ln122_1 : 4
		o2_in_real_V_addr : 5
		o2_in_real_V_4_addr : 5
		o2_in_imag_V_addr : 5
		o2_in_imag_V_4_addr : 5
		o2_in_real_V_load : 6
		o2_in_real_V_4_load : 6
		o2_in_imag_V_load : 6
		o2_in_imag_V_4_load : 6
		br_ln122 : 3
		store_ln120 : 3
	State 2
		e_in_real_V_addr : 1
		e_in_real_V_8_addr : 1
		e_in_imag_V_addr : 1
		e_in_imag_V_8_addr : 1
		tmp_s : 1
		tmp_8 : 1
		store_ln122 : 2
		store_ln122 : 2
		store_ln122 : 2
		store_ln122 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    mux   |     tmp_s_fu_216    |    0    |    9    |
|          |     tmp_8_fu_227    |    0    |    9    |
|----------|---------------------|---------|---------|
|    add   |   add_ln120_fu_170  |    0    |    11   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln120_fu_164  |    0    |    8    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln122_fu_176 |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|  shl_ln122_1_fu_180 |    0    |    0    |
|----------|---------------------|---------|---------|
| bitselect|      tmp_fu_188     |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   | zext_ln122_1_fu_196 |    0    |    0    |
|          |  zext_ln122_fu_209  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    37   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|         i_reg_238         |    3   |
|o2_in_imag_V_4_addr_reg_274|    2   |
| o2_in_imag_V_addr_reg_269 |    2   |
|o2_in_real_V_4_addr_reg_264|    2   |
| o2_in_real_V_addr_reg_259 |    2   |
|        tmp_reg_252        |    1   |
|    trunc_ln122_reg_248    |    1   |
+---------------------------+--------+
|           Total           |   13   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_80 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_86 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_92 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_98 |  p0  |   2  |   2  |    4   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  6.352  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   37   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   36   |
|  Register |    -   |   13   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   13   |   73   |
+-----------+--------+--------+--------+
