Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr  1 11:05:19 2021
| Host         : DESKTOP-L5PSEKK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_top_module_control_sets_placed.rpt
| Design       : fpga_top_module
| Device       : xc7a35ti
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              26 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              65 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+------------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |                        Enable Signal                       |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+------------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  clk_wiz_0_inst/inst/clk_out1 | top_module_inst/uart_tx_module/o_tx_i_1_n_0                | top_module_inst/uart_tx_module/SR[0] |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out1 | top_module_inst/uart_rx_module/oversamp_cnt[3]_i_1_n_0     | top_module_inst/uart_tx_module/SR[0] |                2 |              4 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1_n_0 | top_module_inst/uart_tx_module/SR[0] |                2 |              6 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1 | top_module_inst/sync_fifo_inst/bram_inst/E[0]              | top_module_inst/uart_tx_module/SR[0] |                2 |              7 |         3.50 |
|  clk_wiz_0_inst/inst/clk_out1 | top_module_inst/sync_fifo_inst/E[0]                        | top_module_inst/uart_tx_module/SR[0] |                2 |              7 |         3.50 |
|  clk_wiz_0_inst/inst/clk_out1 | top_module_inst/uart_tx_module/tx_byte_1                   | top_module_inst/uart_tx_module/SR[0] |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | top_module_inst/uart_tx_module/tx_byte_sreg_2              | top_module_inst/uart_tx_module/SR[0] |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | top_module_inst/uart_rx_module/o_rx_byte[7]_i_1_n_0        | top_module_inst/uart_tx_module/SR[0] |                3 |             11 |         3.67 |
|  clk_wiz_0_inst/inst/clk_out1 | top_module_inst/sync_fifo_inst/bram_inst/E[0]              |                                      |                3 |             12 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | top_module_inst/uart_tx_module/baudper_cnt_0               | top_module_inst/uart_tx_module/SR[0] |                4 |             13 |         3.25 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                            | top_module_inst/uart_tx_module/SR[0] |                9 |             26 |         2.89 |
+-------------------------------+------------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+


