// Seed: 2587264940
module module_0 (
    output supply1 id_0,
    input tri id_1,
    input wand id_2,
    output tri0 id_3,
    output tri1 id_4,
    input tri1 id_5,
    input tri0 id_6,
    output tri id_7
);
  assign this = -1;
  wire id_9;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input wand id_2,
    output tri id_3,
    input tri0 id_4,
    output wor id_5,
    output tri id_6,
    input wand id_7,
    input supply1 id_8,
    output supply1 id_9,
    input wire id_10,
    input wor id_11
);
  supply1 id_13 = -1;
  assign id_6 = id_8;
  wire id_14;
  wire id_15;
  wire id_16;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_2,
      id_5,
      id_5,
      id_1,
      id_11,
      id_5
  );
  assign modCall_1.type_12 = 0;
  logic [7:0] id_17;
  id_18(
      .id_0(-1),
      .id_1(1),
      .id_2((id_16)),
      .id_3(id_17[1]),
      .id_4(1),
      .id_5(!id_4),
      .id_6(-1'b0 + -1),
      .id_7(1),
      .id_8(id_5)
  );
  wire id_19;
  tri1 id_20 = id_4;
endmodule
