
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001712                       # Number of seconds simulated
sim_ticks                                  1712251500                       # Number of ticks simulated
final_tick                                 1712251500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 207251                       # Simulator instruction rate (inst/s)
host_op_rate                                   241692                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               78196047                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653608                       # Number of bytes of host memory used
host_seconds                                    21.90                       # Real time elapsed on the host
sim_insts                                     4538148                       # Number of instructions simulated
sim_ops                                       5292292                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           99392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           58944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             158336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        99392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         99392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        30592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           30592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1553                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           478                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                478                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           58047547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           34424849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              92472397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      58047547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         58047547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        17866534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             17866534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        17866534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          58047547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          34424849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            110338931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2475                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        478                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2475                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      478                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 157120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   28416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  158400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                30592                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    11                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1712238500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2475                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  478                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          841                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    215.210464                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.220381                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.274361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          379     45.07%     45.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          241     28.66%     73.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           80      9.51%     83.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           38      4.52%     87.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           34      4.04%     91.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      0.83%     92.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.95%     93.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      1.55%     95.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           41      4.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          841                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           25                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      97.280000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     59.972541                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    167.748949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              8     32.00%     32.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             6     24.00%     56.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             5     20.00%     76.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3     12.00%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            2      8.00%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      4.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            25                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           25                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.760000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.747378                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.663325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     12.00%     12.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               22     88.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            25                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     25692500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                71723750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   12275000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10465.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29215.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        91.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        16.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     92.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     17.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.06                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1665                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     378                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.94                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     579830.17                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4588920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2503875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                12082200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 868320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            111374640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            853925265                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            274212000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1259555220                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            738.547681                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    452927250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      56940000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1198125750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1678320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   915750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 6013800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1801440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            111374640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            268669215                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            787594500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1178047665                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            690.755243                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1311036250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      56940000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     340012250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                 1489839                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1064528                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             74910                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               639230                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  592012                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.613300                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  189057                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               4291                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   21                       # Number of system calls
system.cpu.numCycles                          3424504                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1238280                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        8313603                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1489839                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             781069                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2030647                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  162707                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           281                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1153245                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 26254                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            3350624                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.880183                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.331353                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1513627     45.17%     45.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   275084      8.21%     53.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   229241      6.84%     60.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   119406      3.56%     63.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   127518      3.81%     67.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    89113      2.66%     70.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   105888      3.16%     73.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   158315      4.72%     78.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   732432     21.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3350624                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.435052                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.427681                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   934263                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                804186                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1381082                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                151961                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  79132                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               249201                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2307                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                8863798                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  4731                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  79132                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1020213                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  340263                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         214148                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1444407                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                252461                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8582419                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    34                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 197043                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    369                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  24024                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            12230498                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              40098557                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         11707776                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               418                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               7421138                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4809360                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              17567                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6432                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    530905                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               602511                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              560539                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             29573                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           201153                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8054857                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                6469                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   6307097                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              6997                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2769034                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      9030394                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             21                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3350624                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.882365                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.962219                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1075181     32.09%     32.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              708388     21.14%     53.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              570313     17.02%     70.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              290262      8.66%     78.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              295390      8.82%     87.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              179520      5.36%     93.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              151402      4.52%     97.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               41619      1.24%     98.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               38549      1.15%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3350624                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   73865     82.25%     82.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     82.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     82.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     82.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     82.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     82.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   6038      6.72%     88.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9900     11.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5164433     81.88%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               111624      1.77%     83.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     83.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     83.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     83.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     83.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     83.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     83.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             184      0.00%     83.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     83.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc          14784      0.23%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               560767      8.89%     92.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              455303      7.22%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6307097                       # Type of FU issued
system.cpu.iq.rate                           1.841755                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       89803                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014238                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           16060409                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          10829283                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6140359                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                1209                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               1200                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          592                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6396292                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     608                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            12215                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       202211                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       164581                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        45974                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            33                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  79132                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  318632                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   861                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8061339                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             32015                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                602511                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               560539                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6423                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    590                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   209                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            127                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          49744                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        39657                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                89401                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               6227509                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                532287                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             79588                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            13                       # number of nop insts executed
system.cpu.iew.exec_refs                       974298                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   953933                       # Number of branches executed
system.cpu.iew.exec_stores                     442011                       # Number of stores executed
system.cpu.iew.exec_rate                     1.818514                       # Inst execution rate
system.cpu.iew.wb_sent                        6155004                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       6140951                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4171626                       # num instructions producing a value
system.cpu.iew.wb_consumers                  11198953                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.793238                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.372501                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2769069                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            6448                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             72689                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2961757                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.786876                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.156364                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       986135     33.30%     33.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       869932     29.37%     62.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       352114     11.89%     74.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       239718      8.09%     82.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       152823      5.16%     87.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        95585      3.23%     91.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        88347      2.98%     94.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        37145      1.25%     95.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       139958      4.73%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2961757                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              4538148                       # Number of instructions committed
system.cpu.commit.committedOps                5292292                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         796258                       # Number of memory references committed
system.cpu.commit.loads                        400300                       # Number of loads committed
system.cpu.commit.membars                          46                       # Number of memory barriers committed
system.cpu.commit.branches                     809992                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4765687                       # Number of committed integer instructions.
system.cpu.commit.function_calls               135110                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4371990     82.61%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          109260      2.06%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc        14784      0.28%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          400300      7.56%     92.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         395958      7.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5292292                       # Class of committed instruction
system.cpu.commit.bw_lim_events                139958                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     10876564                       # The number of ROB reads
system.cpu.rob.rob_writes                    16505648                       # The number of ROB writes
system.cpu.timesIdled                            1031                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           73880                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     4538148                       # Number of Instructions Simulated
system.cpu.committedOps                       5292292                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.754604                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.754604                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.325199                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.325199                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  7700224                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4652780                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       404                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      560                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  20062922                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3916177                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  943842                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   6427                       # number of misc regfile writes
system.cpu.dcache.tags.replacements               665                       # number of replacements
system.cpu.dcache.tags.tagsinuse           251.032736                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              792917                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               921                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            860.930510                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1131943000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   251.032736                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.980597                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.980597                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          108                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1593275                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1593275                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       400285                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          400285                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       392540                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         392540                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           47                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           47                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           45                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           45                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        792825                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           792825                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       792825                       # number of overall hits
system.cpu.dcache.overall_hits::total          792825                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          829                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           829                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2428                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2428                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         3257                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3257                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3257                       # number of overall misses
system.cpu.dcache.overall_misses::total          3257                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     44499250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     44499250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    121821248                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    121821248                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       175500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       175500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    166320498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    166320498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    166320498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    166320498                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       401114                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       401114                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       394968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       394968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           45                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           45                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       796082                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       796082                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       796082                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       796082                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002067                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002067                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006147                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006147                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.060000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.060000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004091                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004091                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004091                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004091                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53678.226779                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53678.226779                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 50173.495881                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50173.495881                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        58500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        58500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 51065.550507                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51065.550507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 51065.550507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51065.550507                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          705                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.750000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          478                       # number of writebacks
system.cpu.dcache.writebacks::total               478                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          503                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          503                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         1833                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1833                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         2336                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2336                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         2336                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2336                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          326                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          326                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          595                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          595                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          921                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          921                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          921                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          921                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     17854750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17854750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     32572500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     32572500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     50427250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     50427250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     50427250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     50427250                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000813                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000813                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001506                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001506                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001157                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001157                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001157                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001157                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54769.171779                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54769.171779                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 54743.697479                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54743.697479                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 54752.714441                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54752.714441                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 54752.714441                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54752.714441                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements              1296                       # number of replacements
system.cpu.icache.tags.tagsinuse           254.845893                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1150809                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1552                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            741.500644                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         112086750                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   254.845893                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.995492                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995492                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          122                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4614528                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4614528                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      1150809                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1150809                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1150809                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1150809                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1150809                       # number of overall hits
system.cpu.icache.overall_hits::total         1150809                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2435                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2435                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2435                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2435                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2435                       # number of overall misses
system.cpu.icache.overall_misses::total          2435                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    114567498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    114567498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    114567498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    114567498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    114567498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    114567498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1153244                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1153244                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1153244                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1153244                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1153244                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1153244                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002111                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002111                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002111                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002111                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002111                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002111                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 47050.307187                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47050.307187                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 47050.307187                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47050.307187                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 47050.307187                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47050.307187                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          431                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.100000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          881                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          881                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          881                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          881                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          881                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          881                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1554                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1554                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1554                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1554                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1554                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1554                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     81639749                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     81639749                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     81639749                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     81639749                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     81639749                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     81639749                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001348                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001348                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001348                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001348                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001348                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001348                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52535.231017                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52535.231017                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52535.231017                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52535.231017                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52535.231017                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52535.231017                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1880                       # Transaction distribution
system.membus.trans_dist::ReadResp               1878                       # Transaction distribution
system.membus.trans_dist::Writeback               478                       # Transaction distribution
system.membus.trans_dist::ReadExReq               595                       # Transaction distribution
system.membus.trans_dist::ReadExResp              595                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        99328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        89536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  188864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              2953                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    2953    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                2953                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2432500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4194500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2460750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
