#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000000000093adf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000000000093a120 .scope module, "single_port_ram_tb" "single_port_ram_tb" 3 2;
 .timescale 0 0;
o000000000116f218 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000000001164bb0_0 name=_ivl_0
v0000000001132e90_0 .var "addr", 6 0;
v0000000001164c50_0 .var "clk", 0 0;
RS_000000000116f068 .resolv tri, L_00000000011bbed0, L_00000000011bbbb0;
v0000000001164cf0_0 .net8 "data", 7 0, RS_000000000116f068;  2 drivers
v00000000011bc6f0_0 .var "data_in", 7 0;
v00000000011bbb10_0 .var "r", 0 0;
v00000000011bbf70_0 .var "w", 0 0;
L_00000000011bbbb0 .functor MUXZ 8, o000000000116f218, v00000000011bc6f0_0, v00000000011bbf70_0, C4<>;
S_0000000000939b80 .scope module, "single_port_ram" "single_port_ram" 3 10, 4 1 0, S_000000000093a120;
 .timescale 0 0;
    .port_info 0 /INOUT 8 "data";
    .port_info 1 /INPUT 7 "addr";
    .port_info 2 /INPUT 1 "r";
    .port_info 3 /INPUT 1 "w";
    .port_info 4 /INPUT 1 "clk";
o000000000116efd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000000000938a30_0 name=_ivl_0
v000000000093d720_0 .net "addr", 6 0, v0000000001132e90_0;  1 drivers
v00000000011332b0_0 .net "clk", 0 0, v0000000001164c50_0;  1 drivers
v000000000093a2b0_0 .net8 "data", 7 0, RS_000000000116f068;  alias, 2 drivers
v0000000000937690_0 .var "data_out", 7 0;
v0000000000939d10_0 .net "r", 0 0, v00000000011bbb10_0;  1 drivers
v0000000000939db0 .array "ram", 0 127, 7 0;
v0000000001164b10_0 .net "w", 0 0, v00000000011bbf70_0;  1 drivers
E_0000000001158d20 .event posedge, v00000000011332b0_0;
L_00000000011bbed0 .functor MUXZ 8, o000000000116efd8, v0000000000937690_0, v00000000011bbb10_0, C4<>;
    .scope S_0000000000939b80;
T_0 ;
    %wait E_0000000001158d20;
    %load/vec4 v0000000000939d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v0000000001164b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %load/vec4 v000000000093a2b0_0;
    %load/vec4 v000000000093d720_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000939db0, 0, 4;
    %jmp T_0.4;
T_0.3 ;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v0000000000937690_0, 0;
T_0.4 ;
    %jmp T_0.2;
T_0.1 ;
    %load/vec4 v0000000001164b10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %load/vec4 v000000000093d720_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0000000000939db0, 4;
    %store/vec4 v0000000000937690_0, 0, 8;
T_0.5 ;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000093a120;
T_1 ;
    %vpi_call/w 3 19 "$dumpfile", "single_port_ram_tb.vcd" {0 0 0};
    %vpi_call/w 3 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000093a120 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000000000093a120;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001164c50_0, 0, 1;
T_2.0 ;
    %delay 50, 0;
    %load/vec4 v0000000001164c50_0;
    %inv;
    %store/vec4 v0000000001164c50_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000000000093a120;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011bbb10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011bbf70_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v00000000011bc6f0_0, 0, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000001132e90_0, 0, 7;
    %delay 100, 0;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v00000000011bc6f0_0, 0, 8;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0000000001132e90_0, 0, 7;
    %delay 100, 0;
    %pushi/vec4 18, 0, 8;
    %store/vec4 v00000000011bc6f0_0, 0, 8;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0000000001132e90_0, 0, 7;
    %delay 100, 0;
    %pushi/vec4 19, 0, 8;
    %store/vec4 v00000000011bc6f0_0, 0, 8;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000000001132e90_0, 0, 7;
    %delay 100, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011bbb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011bbf70_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000001132e90_0, 0, 7;
    %delay 100, 0;
    %vpi_call/w 3 59 "$display", "addr = %b, data = %b", v0000000001132e90_0, v0000000001164cf0_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0000000001132e90_0, 0, 7;
    %delay 100, 0;
    %vpi_call/w 3 64 "$display", "addr = %b, data = %b", v0000000001132e90_0, v0000000001164cf0_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0000000001132e90_0, 0, 7;
    %delay 100, 0;
    %vpi_call/w 3 69 "$display", "addr = %b, data = %b", v0000000001132e90_0, v0000000001164cf0_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000000001132e90_0, 0, 7;
    %delay 100, 0;
    %vpi_call/w 3 74 "$display", "addr = %b, data = %b", v0000000001132e90_0, v0000000001164cf0_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v0000000001132e90_0, 0, 7;
    %delay 100, 0;
    %vpi_call/w 3 79 "$display", "addr = %b, data = %b", v0000000001132e90_0, v0000000001164cf0_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011bbb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011bbf70_0, 0, 1;
    %delay 100, 0;
    %vpi_call/w 3 85 "$display", " %b", v0000000001164cf0_0 {0 0 0};
    %delay 100, 0;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "single_port_ram_tb.sv";
    "./single_port_ram.sv";
