{
    "id": "1494060794",
    "title": "Formal verification of internal block diagram of SysML for modeling real-time system",
    "venue": "software engineering artificial intelligence networking and parallel distributed computing",
    "year": 2015,
    "authors": [
        {
            "name": "Sajjad Ali",
            "id": "2499226732",
            "org": "Department of Computer Software Engineering, Military College of Signals, National University of Sciences and Technology, Islamabad, Pakistan"
        },
        {
            "name": "Muhammad Abdul Basit-Ur-Rahim",
            "id": "2486237179",
            "org": "Department of Computer Software Engineering, Military College of Signals, National University of Sciences and Technology, Islamabad, Pakistan"
        },
        {
            "name": "Fahim Arif",
            "id": "2258337184",
            "org": "Military College of Signals, National University of Sciences and Technology, Islamabad, Pakistan"
        }
    ],
    "fields_of_study": [
        "Unified Modeling Language",
        "Functional block diagram",
        "Block diagram",
        "Formal verification",
        "Theoretical computer science",
        "Computer science",
        "Model checking",
        "Systems Modeling Language",
        "Computation tree logic",
        "Modeling language"
    ],
    "references": [
        "37636304",
        "1684877896",
        "1859458367",
        "2028605530",
        "2028827800",
        "2035375594",
        "2047987805",
        "2101508170",
        "2111755821",
        "2140597298",
        "2148635958",
        "2158395308"
    ]
}