/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Tx_1__0__MASK, 0x04
.set Tx_1__0__PC, CYREG_PRT1_PC2
.set Tx_1__0__PORT, 1
.set Tx_1__0__SHIFT, 2
.set Tx_1__AG, CYREG_PRT1_AG
.set Tx_1__AMUX, CYREG_PRT1_AMUX
.set Tx_1__BIE, CYREG_PRT1_BIE
.set Tx_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Tx_1__BYP, CYREG_PRT1_BYP
.set Tx_1__CTL, CYREG_PRT1_CTL
.set Tx_1__DM0, CYREG_PRT1_DM0
.set Tx_1__DM1, CYREG_PRT1_DM1
.set Tx_1__DM2, CYREG_PRT1_DM2
.set Tx_1__DR, CYREG_PRT1_DR
.set Tx_1__INP_DIS, CYREG_PRT1_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Tx_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT1_LCD_EN
.set Tx_1__MASK, 0x04
.set Tx_1__PORT, 1
.set Tx_1__PRT, CYREG_PRT1_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Tx_1__PS, CYREG_PRT1_PS
.set Tx_1__SHIFT, 2
.set Tx_1__SLW, CYREG_PRT1_SLW

/* ADC_1 */
.set ADC_1_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_1_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_1_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_1_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_1_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_1_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_1_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_1_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_1_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_1_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_1_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_1_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_1_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_1_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_1_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_1_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_1_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_1_ADC_SAR__WRK1, CYREG_SAR0_WRK1
.set ADC_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_1_IRQ__INTC_MASK, 0x01
.set ADC_1_IRQ__INTC_NUMBER, 0
.set ADC_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_1_theACLK__CFG0, CYREG_CLKDIST_ACFG1_CFG0
.set ADC_1_theACLK__CFG1, CYREG_CLKDIST_ACFG1_CFG1
.set ADC_1_theACLK__CFG2, CYREG_CLKDIST_ACFG1_CFG2
.set ADC_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_1_theACLK__CFG3, CYREG_CLKDIST_ACFG1_CFG3
.set ADC_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_1_theACLK__INDEX, 0x01
.set ADC_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_1_theACLK__PM_ACT_MSK, 0x02
.set ADC_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_1_theACLK__PM_STBY_MSK, 0x02

/* ADC_2 */
.set ADC_2_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_2_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_2_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_2_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_2_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_2_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_2_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_2_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_2_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_2_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_2_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_2_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_2_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_2_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_2_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_2_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_2_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_2_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_2_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_2_ADC_SAR__WRK1, CYREG_SAR1_WRK1
.set ADC_2_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_2_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_2_IRQ__INTC_MASK, 0x02
.set ADC_2_IRQ__INTC_NUMBER, 1
.set ADC_2_IRQ__INTC_PRIOR_NUM, 7
.set ADC_2_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_2_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_2_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_2_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_2_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_2_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_2_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_2_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_2_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_2_theACLK__INDEX, 0x00
.set ADC_2_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_2_theACLK__PM_ACT_MSK, 0x01
.set ADC_2_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_2_theACLK__PM_STBY_MSK, 0x01

/* PGA_1 */
.set PGA_1_SC__BST, CYREG_SC2_BST
.set PGA_1_SC__CLK, CYREG_SC2_CLK
.set PGA_1_SC__CMPINV, CYREG_SC_CMPINV
.set PGA_1_SC__CMPINV_MASK, 0x04
.set PGA_1_SC__CPTR, CYREG_SC_CPTR
.set PGA_1_SC__CPTR_MASK, 0x04
.set PGA_1_SC__CR0, CYREG_SC2_CR0
.set PGA_1_SC__CR1, CYREG_SC2_CR1
.set PGA_1_SC__CR2, CYREG_SC2_CR2
.set PGA_1_SC__MSK, CYREG_SC_MSK
.set PGA_1_SC__MSK_MASK, 0x04
.set PGA_1_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set PGA_1_SC__PM_ACT_MSK, 0x04
.set PGA_1_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set PGA_1_SC__PM_STBY_MSK, 0x04
.set PGA_1_SC__SR, CYREG_SC_SR
.set PGA_1_SC__SR_MASK, 0x04
.set PGA_1_SC__SW0, CYREG_SC2_SW0
.set PGA_1_SC__SW10, CYREG_SC2_SW10
.set PGA_1_SC__SW2, CYREG_SC2_SW2
.set PGA_1_SC__SW3, CYREG_SC2_SW3
.set PGA_1_SC__SW4, CYREG_SC2_SW4
.set PGA_1_SC__SW6, CYREG_SC2_SW6
.set PGA_1_SC__SW7, CYREG_SC2_SW7
.set PGA_1_SC__SW8, CYREG_SC2_SW8
.set PGA_1_SC__WRK1, CYREG_SC_WRK1
.set PGA_1_SC__WRK1_MASK, 0x04

/* PGA_2 */
.set PGA_2_SC__BST, CYREG_SC1_BST
.set PGA_2_SC__CLK, CYREG_SC1_CLK
.set PGA_2_SC__CMPINV, CYREG_SC_CMPINV
.set PGA_2_SC__CMPINV_MASK, 0x02
.set PGA_2_SC__CPTR, CYREG_SC_CPTR
.set PGA_2_SC__CPTR_MASK, 0x02
.set PGA_2_SC__CR0, CYREG_SC1_CR0
.set PGA_2_SC__CR1, CYREG_SC1_CR1
.set PGA_2_SC__CR2, CYREG_SC1_CR2
.set PGA_2_SC__MSK, CYREG_SC_MSK
.set PGA_2_SC__MSK_MASK, 0x02
.set PGA_2_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set PGA_2_SC__PM_ACT_MSK, 0x02
.set PGA_2_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set PGA_2_SC__PM_STBY_MSK, 0x02
.set PGA_2_SC__SR, CYREG_SC_SR
.set PGA_2_SC__SR_MASK, 0x02
.set PGA_2_SC__SW0, CYREG_SC1_SW0
.set PGA_2_SC__SW10, CYREG_SC1_SW10
.set PGA_2_SC__SW2, CYREG_SC1_SW2
.set PGA_2_SC__SW3, CYREG_SC1_SW3
.set PGA_2_SC__SW4, CYREG_SC1_SW4
.set PGA_2_SC__SW6, CYREG_SC1_SW6
.set PGA_2_SC__SW7, CYREG_SC1_SW7
.set PGA_2_SC__SW8, CYREG_SC1_SW8
.set PGA_2_SC__WRK1, CYREG_SC_WRK1
.set PGA_2_SC__WRK1_MASK, 0x02

/* PWM_1 */
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_1_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_1_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set PWM_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_1_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB05_ST
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB05_F1

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_1__INTC_MASK, 0x04
.set isr_1__INTC_NUMBER, 2
.set isr_1__INTC_PRIOR_NUM, 7
.set isr_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Comp_1 */
.set Comp_1_ctComp__CLK, CYREG_CMP3_CLK
.set Comp_1_ctComp__CMP_MASK, 0x08
.set Comp_1_ctComp__CMP_NUMBER, 3
.set Comp_1_ctComp__CR, CYREG_CMP3_CR
.set Comp_1_ctComp__LUT__CR, CYREG_LUT3_CR
.set Comp_1_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comp_1_ctComp__LUT__MSK_MASK, 0x08
.set Comp_1_ctComp__LUT__MSK_SHIFT, 3
.set Comp_1_ctComp__LUT__MX, CYREG_LUT3_MX
.set Comp_1_ctComp__LUT__SR, CYREG_LUT_SR
.set Comp_1_ctComp__LUT__SR_MASK, 0x08
.set Comp_1_ctComp__LUT__SR_SHIFT, 3
.set Comp_1_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comp_1_ctComp__PM_ACT_MSK, 0x08
.set Comp_1_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comp_1_ctComp__PM_STBY_MSK, 0x08
.set Comp_1_ctComp__SW0, CYREG_CMP3_SW0
.set Comp_1_ctComp__SW2, CYREG_CMP3_SW2
.set Comp_1_ctComp__SW3, CYREG_CMP3_SW3
.set Comp_1_ctComp__SW4, CYREG_CMP3_SW4
.set Comp_1_ctComp__SW6, CYREG_CMP3_SW6
.set Comp_1_ctComp__TR0, CYREG_CMP3_TR0
.set Comp_1_ctComp__TR1, CYREG_CMP3_TR1
.set Comp_1_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP3_TR0
.set Comp_1_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
.set Comp_1_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP3_TR1
.set Comp_1_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
.set Comp_1_ctComp__WRK, CYREG_CMP_WRK
.set Comp_1_ctComp__WRK_MASK, 0x08
.set Comp_1_ctComp__WRK_SHIFT, 3

/* Comp_2 */
.set Comp_2_ctComp__CLK, CYREG_CMP1_CLK
.set Comp_2_ctComp__CMP_MASK, 0x02
.set Comp_2_ctComp__CMP_NUMBER, 1
.set Comp_2_ctComp__CR, CYREG_CMP1_CR
.set Comp_2_ctComp__LUT__CR, CYREG_LUT1_CR
.set Comp_2_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comp_2_ctComp__LUT__MSK_MASK, 0x02
.set Comp_2_ctComp__LUT__MSK_SHIFT, 1
.set Comp_2_ctComp__LUT__MX, CYREG_LUT1_MX
.set Comp_2_ctComp__LUT__SR, CYREG_LUT_SR
.set Comp_2_ctComp__LUT__SR_MASK, 0x02
.set Comp_2_ctComp__LUT__SR_SHIFT, 1
.set Comp_2_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comp_2_ctComp__PM_ACT_MSK, 0x02
.set Comp_2_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comp_2_ctComp__PM_STBY_MSK, 0x02
.set Comp_2_ctComp__SW0, CYREG_CMP1_SW0
.set Comp_2_ctComp__SW2, CYREG_CMP1_SW2
.set Comp_2_ctComp__SW3, CYREG_CMP1_SW3
.set Comp_2_ctComp__SW4, CYREG_CMP1_SW4
.set Comp_2_ctComp__SW6, CYREG_CMP1_SW6
.set Comp_2_ctComp__TR0, CYREG_CMP1_TR0
.set Comp_2_ctComp__TR1, CYREG_CMP1_TR1
.set Comp_2_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP1_TR0
.set Comp_2_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
.set Comp_2_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP1_TR1
.set Comp_2_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
.set Comp_2_ctComp__WRK, CYREG_CMP_WRK
.set Comp_2_ctComp__WRK_MASK, 0x02
.set Comp_2_ctComp__WRK_SHIFT, 1

/* UART_1 */
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB09_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB09_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB09_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB09_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB09_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB09_F1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB08_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB08_ST
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x02
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x04
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x04

/* VDAC_1 */
.set VDAC_1_viDAC8__CR0, CYREG_DAC3_CR0
.set VDAC_1_viDAC8__CR1, CYREG_DAC3_CR1
.set VDAC_1_viDAC8__D, CYREG_DAC3_D
.set VDAC_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC_1_viDAC8__PM_ACT_MSK, 0x08
.set VDAC_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC_1_viDAC8__PM_STBY_MSK, 0x08
.set VDAC_1_viDAC8__STROBE, CYREG_DAC3_STROBE
.set VDAC_1_viDAC8__SW0, CYREG_DAC3_SW0
.set VDAC_1_viDAC8__SW2, CYREG_DAC3_SW2
.set VDAC_1_viDAC8__SW3, CYREG_DAC3_SW3
.set VDAC_1_viDAC8__SW4, CYREG_DAC3_SW4
.set VDAC_1_viDAC8__TR, CYREG_DAC3_TR
.set VDAC_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set VDAC_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set VDAC_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set VDAC_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set VDAC_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set VDAC_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set VDAC_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set VDAC_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set VDAC_1_viDAC8__TST, CYREG_DAC3_TST

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x01
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x02
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x02

/* Compare */
.set Compare__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Compare__0__MASK, 0x20
.set Compare__0__PC, CYREG_PRT3_PC5
.set Compare__0__PORT, 3
.set Compare__0__SHIFT, 5
.set Compare__AG, CYREG_PRT3_AG
.set Compare__AMUX, CYREG_PRT3_AMUX
.set Compare__BIE, CYREG_PRT3_BIE
.set Compare__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Compare__BYP, CYREG_PRT3_BYP
.set Compare__CTL, CYREG_PRT3_CTL
.set Compare__DM0, CYREG_PRT3_DM0
.set Compare__DM1, CYREG_PRT3_DM1
.set Compare__DM2, CYREG_PRT3_DM2
.set Compare__DR, CYREG_PRT3_DR
.set Compare__INP_DIS, CYREG_PRT3_INP_DIS
.set Compare__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Compare__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Compare__LCD_EN, CYREG_PRT3_LCD_EN
.set Compare__MASK, 0x20
.set Compare__PORT, 3
.set Compare__PRT, CYREG_PRT3_PRT
.set Compare__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Compare__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Compare__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Compare__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Compare__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Compare__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Compare__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Compare__PS, CYREG_PRT3_PS
.set Compare__SHIFT, 5
.set Compare__SLW, CYREG_PRT3_SLW

/* Counter_1 */
.set Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Counter_1_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Counter_1_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set Counter_1_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set Counter_1_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Counter_1_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set Counter_1_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set Counter_1_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Counter_1_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Counter_1_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set Counter_1_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B1_UDB06_F1
.set Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Counter_1_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Counter_1_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B1_UDB07_A0
.set Counter_1_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B1_UDB07_A1
.set Counter_1_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Counter_1_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B1_UDB07_D0
.set Counter_1_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B1_UDB07_D1
.set Counter_1_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Counter_1_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Counter_1_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B1_UDB07_F0
.set Counter_1_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B1_UDB07_F1
.set Counter_1_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Counter_1_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Counter_1_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Counter_1_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set Counter_1_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Counter_1_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Counter_1_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Counter_1_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Counter_1_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Counter_1_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Counter_1_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set Counter_1_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB07_ST

/* Discharge */
.set Discharge__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Discharge__0__MASK, 0x10
.set Discharge__0__PC, CYREG_PRT3_PC4
.set Discharge__0__PORT, 3
.set Discharge__0__SHIFT, 4
.set Discharge__AG, CYREG_PRT3_AG
.set Discharge__AMUX, CYREG_PRT3_AMUX
.set Discharge__BIE, CYREG_PRT3_BIE
.set Discharge__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Discharge__BYP, CYREG_PRT3_BYP
.set Discharge__CTL, CYREG_PRT3_CTL
.set Discharge__DM0, CYREG_PRT3_DM0
.set Discharge__DM1, CYREG_PRT3_DM1
.set Discharge__DM2, CYREG_PRT3_DM2
.set Discharge__DR, CYREG_PRT3_DR
.set Discharge__INP_DIS, CYREG_PRT3_INP_DIS
.set Discharge__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Discharge__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Discharge__LCD_EN, CYREG_PRT3_LCD_EN
.set Discharge__MASK, 0x10
.set Discharge__PORT, 3
.set Discharge__PRT, CYREG_PRT3_PRT
.set Discharge__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Discharge__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Discharge__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Discharge__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Discharge__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Discharge__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Discharge__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Discharge__PS, CYREG_PRT3_PS
.set Discharge__SHIFT, 4
.set Discharge__SLW, CYREG_PRT3_SLW

/* Trigger_1 */
.set Trigger_1_viDAC8__CR0, CYREG_DAC1_CR0
.set Trigger_1_viDAC8__CR1, CYREG_DAC1_CR1
.set Trigger_1_viDAC8__D, CYREG_DAC1_D
.set Trigger_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set Trigger_1_viDAC8__PM_ACT_MSK, 0x02
.set Trigger_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set Trigger_1_viDAC8__PM_STBY_MSK, 0x02
.set Trigger_1_viDAC8__STROBE, CYREG_DAC1_STROBE
.set Trigger_1_viDAC8__SW0, CYREG_DAC1_SW0
.set Trigger_1_viDAC8__SW2, CYREG_DAC1_SW2
.set Trigger_1_viDAC8__SW3, CYREG_DAC1_SW3
.set Trigger_1_viDAC8__SW4, CYREG_DAC1_SW4
.set Trigger_1_viDAC8__TR, CYREG_DAC1_TR
.set Trigger_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set Trigger_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set Trigger_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set Trigger_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set Trigger_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set Trigger_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set Trigger_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set Trigger_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set Trigger_1_viDAC8__TST, CYREG_DAC1_TST

/* Drucksensor */
.set Drucksensor__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Drucksensor__0__MASK, 0x01
.set Drucksensor__0__PC, CYREG_PRT3_PC0
.set Drucksensor__0__PORT, 3
.set Drucksensor__0__SHIFT, 0
.set Drucksensor__AG, CYREG_PRT3_AG
.set Drucksensor__AMUX, CYREG_PRT3_AMUX
.set Drucksensor__BIE, CYREG_PRT3_BIE
.set Drucksensor__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Drucksensor__BYP, CYREG_PRT3_BYP
.set Drucksensor__CTL, CYREG_PRT3_CTL
.set Drucksensor__DM0, CYREG_PRT3_DM0
.set Drucksensor__DM1, CYREG_PRT3_DM1
.set Drucksensor__DM2, CYREG_PRT3_DM2
.set Drucksensor__DR, CYREG_PRT3_DR
.set Drucksensor__INP_DIS, CYREG_PRT3_INP_DIS
.set Drucksensor__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Drucksensor__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Drucksensor__LCD_EN, CYREG_PRT3_LCD_EN
.set Drucksensor__MASK, 0x01
.set Drucksensor__PORT, 3
.set Drucksensor__PRT, CYREG_PRT3_PRT
.set Drucksensor__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Drucksensor__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Drucksensor__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Drucksensor__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Drucksensor__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Drucksensor__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Drucksensor__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Drucksensor__PS, CYREG_PRT3_PS
.set Drucksensor__SHIFT, 0
.set Drucksensor__SLW, CYREG_PRT3_SLW

/* Threshold_1 */
.set Threshold_1_viDAC8__CR0, CYREG_DAC0_CR0
.set Threshold_1_viDAC8__CR1, CYREG_DAC0_CR1
.set Threshold_1_viDAC8__D, CYREG_DAC0_D
.set Threshold_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set Threshold_1_viDAC8__PM_ACT_MSK, 0x01
.set Threshold_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set Threshold_1_viDAC8__PM_STBY_MSK, 0x01
.set Threshold_1_viDAC8__STROBE, CYREG_DAC0_STROBE
.set Threshold_1_viDAC8__SW0, CYREG_DAC0_SW0
.set Threshold_1_viDAC8__SW2, CYREG_DAC0_SW2
.set Threshold_1_viDAC8__SW3, CYREG_DAC0_SW3
.set Threshold_1_viDAC8__SW4, CYREG_DAC0_SW4
.set Threshold_1_viDAC8__TR, CYREG_DAC0_TR
.set Threshold_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set Threshold_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set Threshold_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set Threshold_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set Threshold_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set Threshold_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set Threshold_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set Threshold_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set Threshold_1_viDAC8__TST, CYREG_DAC0_TST

/* Temperatursensor */
.set Temperatursensor__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set Temperatursensor__0__MASK, 0x02
.set Temperatursensor__0__PC, CYREG_PRT4_PC1
.set Temperatursensor__0__PORT, 4
.set Temperatursensor__0__SHIFT, 1
.set Temperatursensor__AG, CYREG_PRT4_AG
.set Temperatursensor__AMUX, CYREG_PRT4_AMUX
.set Temperatursensor__BIE, CYREG_PRT4_BIE
.set Temperatursensor__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Temperatursensor__BYP, CYREG_PRT4_BYP
.set Temperatursensor__CTL, CYREG_PRT4_CTL
.set Temperatursensor__DM0, CYREG_PRT4_DM0
.set Temperatursensor__DM1, CYREG_PRT4_DM1
.set Temperatursensor__DM2, CYREG_PRT4_DM2
.set Temperatursensor__DR, CYREG_PRT4_DR
.set Temperatursensor__INP_DIS, CYREG_PRT4_INP_DIS
.set Temperatursensor__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Temperatursensor__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Temperatursensor__LCD_EN, CYREG_PRT4_LCD_EN
.set Temperatursensor__MASK, 0x02
.set Temperatursensor__PORT, 4
.set Temperatursensor__PRT, CYREG_PRT4_PRT
.set Temperatursensor__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Temperatursensor__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Temperatursensor__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Temperatursensor__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Temperatursensor__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Temperatursensor__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Temperatursensor__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Temperatursensor__PS, CYREG_PRT4_PS
.set Temperatursensor__SHIFT, 1
.set Temperatursensor__SLW, CYREG_PRT4_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 33000000
.set BCLK__BUS_CLK__KHZ, 33000
.set BCLK__BUS_CLK__MHZ, 33
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000007
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
