<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file fpgarx_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Thu Oct 24 00:58:21 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o FPGARX_impl1.twr -gui -msgset C:/Users/alberto/Lattice/FPGARX/promote.xml FPGARX_impl1.ncd FPGARX_impl1.prf 
Design file:     fpgarx_impl1.ncd
Preference file: fpgarx_impl1.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "osc_clk" 88.670000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:  104.199MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "osc_clk" 88.670000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.681ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_d6[0]  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d7[59]  (to osc_clk +)

   Delay:               9.431ns  (70.2% logic, 29.8% route), 32 logic levels.

 Constraint Details:

      9.431ns physical path delay SLICE_321 to CIC1Cos/SLICE_93 meets
     11.278ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 11.112ns) by 1.681ns

 Physical Path Details:

      Data path SLICE_321 to CIC1Cos/SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C22B.CLK to     R15C22B.Q0 SLICE_321 (from osc_clk)
ROUTE         2     2.807     R15C22B.Q0 to      R18C7A.A1 CIC1Cos/d_d6[0]
C1TOFCO_DE  ---     0.889      R18C7A.A1 to     R18C7A.FCO CIC1Cos/SLICE_123
ROUTE         1     0.000     R18C7A.FCO to     R18C7B.FCI CIC1Cos/d7_1_cry_0
FCITOFCO_D  ---     0.162     R18C7B.FCI to     R18C7B.FCO CIC1Cos/SLICE_122
ROUTE         1     0.000     R18C7B.FCO to     R18C7C.FCI CIC1Cos/d7_1_cry_2
FCITOFCO_D  ---     0.162     R18C7C.FCI to     R18C7C.FCO CIC1Cos/SLICE_121
ROUTE         1     0.000     R18C7C.FCO to     R18C7D.FCI CIC1Cos/d7_1_cry_4
FCITOFCO_D  ---     0.162     R18C7D.FCI to     R18C7D.FCO CIC1Cos/SLICE_120
ROUTE         1     0.000     R18C7D.FCO to     R18C8A.FCI CIC1Cos/d7_1_cry_6
FCITOFCO_D  ---     0.162     R18C8A.FCI to     R18C8A.FCO CIC1Cos/SLICE_119
ROUTE         1     0.000     R18C8A.FCO to     R18C8B.FCI CIC1Cos/d7_1_cry_8
FCITOFCO_D  ---     0.162     R18C8B.FCI to     R18C8B.FCO CIC1Cos/SLICE_118
ROUTE         1     0.000     R18C8B.FCO to     R18C8C.FCI CIC1Cos/d7_1_cry_10
FCITOFCO_D  ---     0.162     R18C8C.FCI to     R18C8C.FCO CIC1Cos/SLICE_117
ROUTE         1     0.000     R18C8C.FCO to     R18C8D.FCI CIC1Cos/d7_1_cry_12
FCITOFCO_D  ---     0.162     R18C8D.FCI to     R18C8D.FCO CIC1Cos/SLICE_116
ROUTE         1     0.000     R18C8D.FCO to     R18C9A.FCI CIC1Cos/d7_1_cry_14
FCITOFCO_D  ---     0.162     R18C9A.FCI to     R18C9A.FCO CIC1Cos/SLICE_115
ROUTE         1     0.000     R18C9A.FCO to     R18C9B.FCI CIC1Cos/d7_1_cry_16
FCITOFCO_D  ---     0.162     R18C9B.FCI to     R18C9B.FCO CIC1Cos/SLICE_114
ROUTE         1     0.000     R18C9B.FCO to     R18C9C.FCI CIC1Cos/d7_1_cry_18
FCITOFCO_D  ---     0.162     R18C9C.FCI to     R18C9C.FCO CIC1Cos/SLICE_113
ROUTE         1     0.000     R18C9C.FCO to     R18C9D.FCI CIC1Cos/d7_1_cry_20
FCITOFCO_D  ---     0.162     R18C9D.FCI to     R18C9D.FCO CIC1Cos/SLICE_112
ROUTE         1     0.000     R18C9D.FCO to    R18C10A.FCI CIC1Cos/d7_1_cry_22
FCITOFCO_D  ---     0.162    R18C10A.FCI to    R18C10A.FCO CIC1Cos/SLICE_111
ROUTE         1     0.000    R18C10A.FCO to    R18C10B.FCI CIC1Cos/d7_1_cry_24
FCITOFCO_D  ---     0.162    R18C10B.FCI to    R18C10B.FCO CIC1Cos/SLICE_110
ROUTE         1     0.000    R18C10B.FCO to    R18C10C.FCI CIC1Cos/d7_1_cry_26
FCITOFCO_D  ---     0.162    R18C10C.FCI to    R18C10C.FCO CIC1Cos/SLICE_109
ROUTE         1     0.000    R18C10C.FCO to    R18C10D.FCI CIC1Cos/d7_1_cry_28
FCITOFCO_D  ---     0.162    R18C10D.FCI to    R18C10D.FCO CIC1Cos/SLICE_108
ROUTE         1     0.000    R18C10D.FCO to    R18C11A.FCI CIC1Cos/d7_1_cry_30
FCITOFCO_D  ---     0.162    R18C11A.FCI to    R18C11A.FCO CIC1Cos/SLICE_107
ROUTE         1     0.000    R18C11A.FCO to    R18C11B.FCI CIC1Cos/d7_1_cry_32
FCITOFCO_D  ---     0.162    R18C11B.FCI to    R18C11B.FCO CIC1Cos/SLICE_106
ROUTE         1     0.000    R18C11B.FCO to    R18C11C.FCI CIC1Cos/d7_1_cry_34
FCITOFCO_D  ---     0.162    R18C11C.FCI to    R18C11C.FCO CIC1Cos/SLICE_105
ROUTE         1     0.000    R18C11C.FCO to    R18C11D.FCI CIC1Cos/d7_1_cry_36
FCITOFCO_D  ---     0.162    R18C11D.FCI to    R18C11D.FCO CIC1Cos/SLICE_104
ROUTE         1     0.000    R18C11D.FCO to    R18C12A.FCI CIC1Cos/d7_1_cry_38
FCITOFCO_D  ---     0.162    R18C12A.FCI to    R18C12A.FCO CIC1Cos/SLICE_103
ROUTE         1     0.000    R18C12A.FCO to    R18C12B.FCI CIC1Cos/d7_1_cry_40
FCITOFCO_D  ---     0.162    R18C12B.FCI to    R18C12B.FCO CIC1Cos/SLICE_102
ROUTE         1     0.000    R18C12B.FCO to    R18C12C.FCI CIC1Cos/d7_1_cry_42
FCITOFCO_D  ---     0.162    R18C12C.FCI to    R18C12C.FCO CIC1Cos/SLICE_101
ROUTE         1     0.000    R18C12C.FCO to    R18C12D.FCI CIC1Cos/d7_1_cry_44
FCITOFCO_D  ---     0.162    R18C12D.FCI to    R18C12D.FCO CIC1Cos/SLICE_100
ROUTE         1     0.000    R18C12D.FCO to    R18C13A.FCI CIC1Cos/d7_1_cry_46
FCITOFCO_D  ---     0.162    R18C13A.FCI to    R18C13A.FCO CIC1Cos/SLICE_99
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI CIC1Cos/d7_1_cry_48
FCITOFCO_D  ---     0.162    R18C13B.FCI to    R18C13B.FCO CIC1Cos/SLICE_98
ROUTE         1     0.000    R18C13B.FCO to    R18C13C.FCI CIC1Cos/d7_1_cry_50
FCITOFCO_D  ---     0.162    R18C13C.FCI to    R18C13C.FCO CIC1Cos/SLICE_97
ROUTE         1     0.000    R18C13C.FCO to    R18C13D.FCI CIC1Cos/d7_1_cry_52
FCITOFCO_D  ---     0.162    R18C13D.FCI to    R18C13D.FCO CIC1Cos/SLICE_96
ROUTE         1     0.000    R18C13D.FCO to    R18C14A.FCI CIC1Cos/d7_1_cry_54
FCITOFCO_D  ---     0.162    R18C14A.FCI to    R18C14A.FCO CIC1Cos/SLICE_95
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI CIC1Cos/d7_1_cry_56
FCITOFCO_D  ---     0.162    R18C14B.FCI to    R18C14B.FCO CIC1Cos/SLICE_94
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI CIC1Cos/d7_1_cry_58
FCITOF0_DE  ---     0.585    R18C14C.FCI to     R18C14C.F0 CIC1Cos/SLICE_93
ROUTE         1     0.000     R18C14C.F0 to    R18C14C.DI0 CIC1Cos/d7_1[59] (to osc_clk)
                  --------
                    9.431   (70.2% logic, 29.8% route), 32 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     2.432        OSC.OSC to    R15C22B.CLK osc_clk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Cos/SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     2.432        OSC.OSC to    R18C14C.CLK osc_clk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.785ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_d6[0]  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d7[58]  (to osc_clk +)

   Delay:               9.327ns  (69.9% logic, 30.1% route), 31 logic levels.

 Constraint Details:

      9.327ns physical path delay SLICE_321 to CIC1Cos/SLICE_94 meets
     11.278ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 11.112ns) by 1.785ns

 Physical Path Details:

      Data path SLICE_321 to CIC1Cos/SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C22B.CLK to     R15C22B.Q0 SLICE_321 (from osc_clk)
ROUTE         2     2.807     R15C22B.Q0 to      R18C7A.A1 CIC1Cos/d_d6[0]
C1TOFCO_DE  ---     0.889      R18C7A.A1 to     R18C7A.FCO CIC1Cos/SLICE_123
ROUTE         1     0.000     R18C7A.FCO to     R18C7B.FCI CIC1Cos/d7_1_cry_0
FCITOFCO_D  ---     0.162     R18C7B.FCI to     R18C7B.FCO CIC1Cos/SLICE_122
ROUTE         1     0.000     R18C7B.FCO to     R18C7C.FCI CIC1Cos/d7_1_cry_2
FCITOFCO_D  ---     0.162     R18C7C.FCI to     R18C7C.FCO CIC1Cos/SLICE_121
ROUTE         1     0.000     R18C7C.FCO to     R18C7D.FCI CIC1Cos/d7_1_cry_4
FCITOFCO_D  ---     0.162     R18C7D.FCI to     R18C7D.FCO CIC1Cos/SLICE_120
ROUTE         1     0.000     R18C7D.FCO to     R18C8A.FCI CIC1Cos/d7_1_cry_6
FCITOFCO_D  ---     0.162     R18C8A.FCI to     R18C8A.FCO CIC1Cos/SLICE_119
ROUTE         1     0.000     R18C8A.FCO to     R18C8B.FCI CIC1Cos/d7_1_cry_8
FCITOFCO_D  ---     0.162     R18C8B.FCI to     R18C8B.FCO CIC1Cos/SLICE_118
ROUTE         1     0.000     R18C8B.FCO to     R18C8C.FCI CIC1Cos/d7_1_cry_10
FCITOFCO_D  ---     0.162     R18C8C.FCI to     R18C8C.FCO CIC1Cos/SLICE_117
ROUTE         1     0.000     R18C8C.FCO to     R18C8D.FCI CIC1Cos/d7_1_cry_12
FCITOFCO_D  ---     0.162     R18C8D.FCI to     R18C8D.FCO CIC1Cos/SLICE_116
ROUTE         1     0.000     R18C8D.FCO to     R18C9A.FCI CIC1Cos/d7_1_cry_14
FCITOFCO_D  ---     0.162     R18C9A.FCI to     R18C9A.FCO CIC1Cos/SLICE_115
ROUTE         1     0.000     R18C9A.FCO to     R18C9B.FCI CIC1Cos/d7_1_cry_16
FCITOFCO_D  ---     0.162     R18C9B.FCI to     R18C9B.FCO CIC1Cos/SLICE_114
ROUTE         1     0.000     R18C9B.FCO to     R18C9C.FCI CIC1Cos/d7_1_cry_18
FCITOFCO_D  ---     0.162     R18C9C.FCI to     R18C9C.FCO CIC1Cos/SLICE_113
ROUTE         1     0.000     R18C9C.FCO to     R18C9D.FCI CIC1Cos/d7_1_cry_20
FCITOFCO_D  ---     0.162     R18C9D.FCI to     R18C9D.FCO CIC1Cos/SLICE_112
ROUTE         1     0.000     R18C9D.FCO to    R18C10A.FCI CIC1Cos/d7_1_cry_22
FCITOFCO_D  ---     0.162    R18C10A.FCI to    R18C10A.FCO CIC1Cos/SLICE_111
ROUTE         1     0.000    R18C10A.FCO to    R18C10B.FCI CIC1Cos/d7_1_cry_24
FCITOFCO_D  ---     0.162    R18C10B.FCI to    R18C10B.FCO CIC1Cos/SLICE_110
ROUTE         1     0.000    R18C10B.FCO to    R18C10C.FCI CIC1Cos/d7_1_cry_26
FCITOFCO_D  ---     0.162    R18C10C.FCI to    R18C10C.FCO CIC1Cos/SLICE_109
ROUTE         1     0.000    R18C10C.FCO to    R18C10D.FCI CIC1Cos/d7_1_cry_28
FCITOFCO_D  ---     0.162    R18C10D.FCI to    R18C10D.FCO CIC1Cos/SLICE_108
ROUTE         1     0.000    R18C10D.FCO to    R18C11A.FCI CIC1Cos/d7_1_cry_30
FCITOFCO_D  ---     0.162    R18C11A.FCI to    R18C11A.FCO CIC1Cos/SLICE_107
ROUTE         1     0.000    R18C11A.FCO to    R18C11B.FCI CIC1Cos/d7_1_cry_32
FCITOFCO_D  ---     0.162    R18C11B.FCI to    R18C11B.FCO CIC1Cos/SLICE_106
ROUTE         1     0.000    R18C11B.FCO to    R18C11C.FCI CIC1Cos/d7_1_cry_34
FCITOFCO_D  ---     0.162    R18C11C.FCI to    R18C11C.FCO CIC1Cos/SLICE_105
ROUTE         1     0.000    R18C11C.FCO to    R18C11D.FCI CIC1Cos/d7_1_cry_36
FCITOFCO_D  ---     0.162    R18C11D.FCI to    R18C11D.FCO CIC1Cos/SLICE_104
ROUTE         1     0.000    R18C11D.FCO to    R18C12A.FCI CIC1Cos/d7_1_cry_38
FCITOFCO_D  ---     0.162    R18C12A.FCI to    R18C12A.FCO CIC1Cos/SLICE_103
ROUTE         1     0.000    R18C12A.FCO to    R18C12B.FCI CIC1Cos/d7_1_cry_40
FCITOFCO_D  ---     0.162    R18C12B.FCI to    R18C12B.FCO CIC1Cos/SLICE_102
ROUTE         1     0.000    R18C12B.FCO to    R18C12C.FCI CIC1Cos/d7_1_cry_42
FCITOFCO_D  ---     0.162    R18C12C.FCI to    R18C12C.FCO CIC1Cos/SLICE_101
ROUTE         1     0.000    R18C12C.FCO to    R18C12D.FCI CIC1Cos/d7_1_cry_44
FCITOFCO_D  ---     0.162    R18C12D.FCI to    R18C12D.FCO CIC1Cos/SLICE_100
ROUTE         1     0.000    R18C12D.FCO to    R18C13A.FCI CIC1Cos/d7_1_cry_46
FCITOFCO_D  ---     0.162    R18C13A.FCI to    R18C13A.FCO CIC1Cos/SLICE_99
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI CIC1Cos/d7_1_cry_48
FCITOFCO_D  ---     0.162    R18C13B.FCI to    R18C13B.FCO CIC1Cos/SLICE_98
ROUTE         1     0.000    R18C13B.FCO to    R18C13C.FCI CIC1Cos/d7_1_cry_50
FCITOFCO_D  ---     0.162    R18C13C.FCI to    R18C13C.FCO CIC1Cos/SLICE_97
ROUTE         1     0.000    R18C13C.FCO to    R18C13D.FCI CIC1Cos/d7_1_cry_52
FCITOFCO_D  ---     0.162    R18C13D.FCI to    R18C13D.FCO CIC1Cos/SLICE_96
ROUTE         1     0.000    R18C13D.FCO to    R18C14A.FCI CIC1Cos/d7_1_cry_54
FCITOFCO_D  ---     0.162    R18C14A.FCI to    R18C14A.FCO CIC1Cos/SLICE_95
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI CIC1Cos/d7_1_cry_56
FCITOF1_DE  ---     0.643    R18C14B.FCI to     R18C14B.F1 CIC1Cos/SLICE_94
ROUTE         1     0.000     R18C14B.F1 to    R18C14B.DI1 CIC1Cos/d7_1[58] (to osc_clk)
                  --------
                    9.327   (69.9% logic, 30.1% route), 31 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     2.432        OSC.OSC to    R15C22B.CLK osc_clk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Cos/SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     2.432        OSC.OSC to    R18C14B.CLK osc_clk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.843ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_d6[0]  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d7[57]  (to osc_clk +)

   Delay:               9.269ns  (69.7% logic, 30.3% route), 31 logic levels.

 Constraint Details:

      9.269ns physical path delay SLICE_321 to CIC1Cos/SLICE_94 meets
     11.278ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 11.112ns) by 1.843ns

 Physical Path Details:

      Data path SLICE_321 to CIC1Cos/SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C22B.CLK to     R15C22B.Q0 SLICE_321 (from osc_clk)
ROUTE         2     2.807     R15C22B.Q0 to      R18C7A.A1 CIC1Cos/d_d6[0]
C1TOFCO_DE  ---     0.889      R18C7A.A1 to     R18C7A.FCO CIC1Cos/SLICE_123
ROUTE         1     0.000     R18C7A.FCO to     R18C7B.FCI CIC1Cos/d7_1_cry_0
FCITOFCO_D  ---     0.162     R18C7B.FCI to     R18C7B.FCO CIC1Cos/SLICE_122
ROUTE         1     0.000     R18C7B.FCO to     R18C7C.FCI CIC1Cos/d7_1_cry_2
FCITOFCO_D  ---     0.162     R18C7C.FCI to     R18C7C.FCO CIC1Cos/SLICE_121
ROUTE         1     0.000     R18C7C.FCO to     R18C7D.FCI CIC1Cos/d7_1_cry_4
FCITOFCO_D  ---     0.162     R18C7D.FCI to     R18C7D.FCO CIC1Cos/SLICE_120
ROUTE         1     0.000     R18C7D.FCO to     R18C8A.FCI CIC1Cos/d7_1_cry_6
FCITOFCO_D  ---     0.162     R18C8A.FCI to     R18C8A.FCO CIC1Cos/SLICE_119
ROUTE         1     0.000     R18C8A.FCO to     R18C8B.FCI CIC1Cos/d7_1_cry_8
FCITOFCO_D  ---     0.162     R18C8B.FCI to     R18C8B.FCO CIC1Cos/SLICE_118
ROUTE         1     0.000     R18C8B.FCO to     R18C8C.FCI CIC1Cos/d7_1_cry_10
FCITOFCO_D  ---     0.162     R18C8C.FCI to     R18C8C.FCO CIC1Cos/SLICE_117
ROUTE         1     0.000     R18C8C.FCO to     R18C8D.FCI CIC1Cos/d7_1_cry_12
FCITOFCO_D  ---     0.162     R18C8D.FCI to     R18C8D.FCO CIC1Cos/SLICE_116
ROUTE         1     0.000     R18C8D.FCO to     R18C9A.FCI CIC1Cos/d7_1_cry_14
FCITOFCO_D  ---     0.162     R18C9A.FCI to     R18C9A.FCO CIC1Cos/SLICE_115
ROUTE         1     0.000     R18C9A.FCO to     R18C9B.FCI CIC1Cos/d7_1_cry_16
FCITOFCO_D  ---     0.162     R18C9B.FCI to     R18C9B.FCO CIC1Cos/SLICE_114
ROUTE         1     0.000     R18C9B.FCO to     R18C9C.FCI CIC1Cos/d7_1_cry_18
FCITOFCO_D  ---     0.162     R18C9C.FCI to     R18C9C.FCO CIC1Cos/SLICE_113
ROUTE         1     0.000     R18C9C.FCO to     R18C9D.FCI CIC1Cos/d7_1_cry_20
FCITOFCO_D  ---     0.162     R18C9D.FCI to     R18C9D.FCO CIC1Cos/SLICE_112
ROUTE         1     0.000     R18C9D.FCO to    R18C10A.FCI CIC1Cos/d7_1_cry_22
FCITOFCO_D  ---     0.162    R18C10A.FCI to    R18C10A.FCO CIC1Cos/SLICE_111
ROUTE         1     0.000    R18C10A.FCO to    R18C10B.FCI CIC1Cos/d7_1_cry_24
FCITOFCO_D  ---     0.162    R18C10B.FCI to    R18C10B.FCO CIC1Cos/SLICE_110
ROUTE         1     0.000    R18C10B.FCO to    R18C10C.FCI CIC1Cos/d7_1_cry_26
FCITOFCO_D  ---     0.162    R18C10C.FCI to    R18C10C.FCO CIC1Cos/SLICE_109
ROUTE         1     0.000    R18C10C.FCO to    R18C10D.FCI CIC1Cos/d7_1_cry_28
FCITOFCO_D  ---     0.162    R18C10D.FCI to    R18C10D.FCO CIC1Cos/SLICE_108
ROUTE         1     0.000    R18C10D.FCO to    R18C11A.FCI CIC1Cos/d7_1_cry_30
FCITOFCO_D  ---     0.162    R18C11A.FCI to    R18C11A.FCO CIC1Cos/SLICE_107
ROUTE         1     0.000    R18C11A.FCO to    R18C11B.FCI CIC1Cos/d7_1_cry_32
FCITOFCO_D  ---     0.162    R18C11B.FCI to    R18C11B.FCO CIC1Cos/SLICE_106
ROUTE         1     0.000    R18C11B.FCO to    R18C11C.FCI CIC1Cos/d7_1_cry_34
FCITOFCO_D  ---     0.162    R18C11C.FCI to    R18C11C.FCO CIC1Cos/SLICE_105
ROUTE         1     0.000    R18C11C.FCO to    R18C11D.FCI CIC1Cos/d7_1_cry_36
FCITOFCO_D  ---     0.162    R18C11D.FCI to    R18C11D.FCO CIC1Cos/SLICE_104
ROUTE         1     0.000    R18C11D.FCO to    R18C12A.FCI CIC1Cos/d7_1_cry_38
FCITOFCO_D  ---     0.162    R18C12A.FCI to    R18C12A.FCO CIC1Cos/SLICE_103
ROUTE         1     0.000    R18C12A.FCO to    R18C12B.FCI CIC1Cos/d7_1_cry_40
FCITOFCO_D  ---     0.162    R18C12B.FCI to    R18C12B.FCO CIC1Cos/SLICE_102
ROUTE         1     0.000    R18C12B.FCO to    R18C12C.FCI CIC1Cos/d7_1_cry_42
FCITOFCO_D  ---     0.162    R18C12C.FCI to    R18C12C.FCO CIC1Cos/SLICE_101
ROUTE         1     0.000    R18C12C.FCO to    R18C12D.FCI CIC1Cos/d7_1_cry_44
FCITOFCO_D  ---     0.162    R18C12D.FCI to    R18C12D.FCO CIC1Cos/SLICE_100
ROUTE         1     0.000    R18C12D.FCO to    R18C13A.FCI CIC1Cos/d7_1_cry_46
FCITOFCO_D  ---     0.162    R18C13A.FCI to    R18C13A.FCO CIC1Cos/SLICE_99
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI CIC1Cos/d7_1_cry_48
FCITOFCO_D  ---     0.162    R18C13B.FCI to    R18C13B.FCO CIC1Cos/SLICE_98
ROUTE         1     0.000    R18C13B.FCO to    R18C13C.FCI CIC1Cos/d7_1_cry_50
FCITOFCO_D  ---     0.162    R18C13C.FCI to    R18C13C.FCO CIC1Cos/SLICE_97
ROUTE         1     0.000    R18C13C.FCO to    R18C13D.FCI CIC1Cos/d7_1_cry_52
FCITOFCO_D  ---     0.162    R18C13D.FCI to    R18C13D.FCO CIC1Cos/SLICE_96
ROUTE         1     0.000    R18C13D.FCO to    R18C14A.FCI CIC1Cos/d7_1_cry_54
FCITOFCO_D  ---     0.162    R18C14A.FCI to    R18C14A.FCO CIC1Cos/SLICE_95
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI CIC1Cos/d7_1_cry_56
FCITOF0_DE  ---     0.585    R18C14B.FCI to     R18C14B.F0 CIC1Cos/SLICE_94
ROUTE         1     0.000     R18C14B.F0 to    R18C14B.DI0 CIC1Cos/d7_1[57] (to osc_clk)
                  --------
                    9.269   (69.7% logic, 30.3% route), 31 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     2.432        OSC.OSC to    R15C22B.CLK osc_clk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Cos/SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     2.432        OSC.OSC to    R18C14B.CLK osc_clk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.873ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_d6[4]  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d7[59]  (to osc_clk +)

   Delay:               9.276ns  (67.9% logic, 32.1% route), 30 logic levels.

 Constraint Details:

      9.276ns physical path delay CIC1Cos/SLICE_247 to CIC1Cos/SLICE_93 meets
     11.278ns delay constraint less
     -0.037ns skew and
      0.166ns DIN_SET requirement (totaling 11.149ns) by 1.873ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_247 to CIC1Cos/SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C23A.CLK to     R21C23A.Q1 CIC1Cos/SLICE_247 (from osc_clk)
ROUTE         1     2.976     R21C23A.Q1 to      R18C7C.B1 CIC1Cos/d_d6[4]
C1TOFCO_DE  ---     0.889      R18C7C.B1 to     R18C7C.FCO CIC1Cos/SLICE_121
ROUTE         1     0.000     R18C7C.FCO to     R18C7D.FCI CIC1Cos/d7_1_cry_4
FCITOFCO_D  ---     0.162     R18C7D.FCI to     R18C7D.FCO CIC1Cos/SLICE_120
ROUTE         1     0.000     R18C7D.FCO to     R18C8A.FCI CIC1Cos/d7_1_cry_6
FCITOFCO_D  ---     0.162     R18C8A.FCI to     R18C8A.FCO CIC1Cos/SLICE_119
ROUTE         1     0.000     R18C8A.FCO to     R18C8B.FCI CIC1Cos/d7_1_cry_8
FCITOFCO_D  ---     0.162     R18C8B.FCI to     R18C8B.FCO CIC1Cos/SLICE_118
ROUTE         1     0.000     R18C8B.FCO to     R18C8C.FCI CIC1Cos/d7_1_cry_10
FCITOFCO_D  ---     0.162     R18C8C.FCI to     R18C8C.FCO CIC1Cos/SLICE_117
ROUTE         1     0.000     R18C8C.FCO to     R18C8D.FCI CIC1Cos/d7_1_cry_12
FCITOFCO_D  ---     0.162     R18C8D.FCI to     R18C8D.FCO CIC1Cos/SLICE_116
ROUTE         1     0.000     R18C8D.FCO to     R18C9A.FCI CIC1Cos/d7_1_cry_14
FCITOFCO_D  ---     0.162     R18C9A.FCI to     R18C9A.FCO CIC1Cos/SLICE_115
ROUTE         1     0.000     R18C9A.FCO to     R18C9B.FCI CIC1Cos/d7_1_cry_16
FCITOFCO_D  ---     0.162     R18C9B.FCI to     R18C9B.FCO CIC1Cos/SLICE_114
ROUTE         1     0.000     R18C9B.FCO to     R18C9C.FCI CIC1Cos/d7_1_cry_18
FCITOFCO_D  ---     0.162     R18C9C.FCI to     R18C9C.FCO CIC1Cos/SLICE_113
ROUTE         1     0.000     R18C9C.FCO to     R18C9D.FCI CIC1Cos/d7_1_cry_20
FCITOFCO_D  ---     0.162     R18C9D.FCI to     R18C9D.FCO CIC1Cos/SLICE_112
ROUTE         1     0.000     R18C9D.FCO to    R18C10A.FCI CIC1Cos/d7_1_cry_22
FCITOFCO_D  ---     0.162    R18C10A.FCI to    R18C10A.FCO CIC1Cos/SLICE_111
ROUTE         1     0.000    R18C10A.FCO to    R18C10B.FCI CIC1Cos/d7_1_cry_24
FCITOFCO_D  ---     0.162    R18C10B.FCI to    R18C10B.FCO CIC1Cos/SLICE_110
ROUTE         1     0.000    R18C10B.FCO to    R18C10C.FCI CIC1Cos/d7_1_cry_26
FCITOFCO_D  ---     0.162    R18C10C.FCI to    R18C10C.FCO CIC1Cos/SLICE_109
ROUTE         1     0.000    R18C10C.FCO to    R18C10D.FCI CIC1Cos/d7_1_cry_28
FCITOFCO_D  ---     0.162    R18C10D.FCI to    R18C10D.FCO CIC1Cos/SLICE_108
ROUTE         1     0.000    R18C10D.FCO to    R18C11A.FCI CIC1Cos/d7_1_cry_30
FCITOFCO_D  ---     0.162    R18C11A.FCI to    R18C11A.FCO CIC1Cos/SLICE_107
ROUTE         1     0.000    R18C11A.FCO to    R18C11B.FCI CIC1Cos/d7_1_cry_32
FCITOFCO_D  ---     0.162    R18C11B.FCI to    R18C11B.FCO CIC1Cos/SLICE_106
ROUTE         1     0.000    R18C11B.FCO to    R18C11C.FCI CIC1Cos/d7_1_cry_34
FCITOFCO_D  ---     0.162    R18C11C.FCI to    R18C11C.FCO CIC1Cos/SLICE_105
ROUTE         1     0.000    R18C11C.FCO to    R18C11D.FCI CIC1Cos/d7_1_cry_36
FCITOFCO_D  ---     0.162    R18C11D.FCI to    R18C11D.FCO CIC1Cos/SLICE_104
ROUTE         1     0.000    R18C11D.FCO to    R18C12A.FCI CIC1Cos/d7_1_cry_38
FCITOFCO_D  ---     0.162    R18C12A.FCI to    R18C12A.FCO CIC1Cos/SLICE_103
ROUTE         1     0.000    R18C12A.FCO to    R18C12B.FCI CIC1Cos/d7_1_cry_40
FCITOFCO_D  ---     0.162    R18C12B.FCI to    R18C12B.FCO CIC1Cos/SLICE_102
ROUTE         1     0.000    R18C12B.FCO to    R18C12C.FCI CIC1Cos/d7_1_cry_42
FCITOFCO_D  ---     0.162    R18C12C.FCI to    R18C12C.FCO CIC1Cos/SLICE_101
ROUTE         1     0.000    R18C12C.FCO to    R18C12D.FCI CIC1Cos/d7_1_cry_44
FCITOFCO_D  ---     0.162    R18C12D.FCI to    R18C12D.FCO CIC1Cos/SLICE_100
ROUTE         1     0.000    R18C12D.FCO to    R18C13A.FCI CIC1Cos/d7_1_cry_46
FCITOFCO_D  ---     0.162    R18C13A.FCI to    R18C13A.FCO CIC1Cos/SLICE_99
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI CIC1Cos/d7_1_cry_48
FCITOFCO_D  ---     0.162    R18C13B.FCI to    R18C13B.FCO CIC1Cos/SLICE_98
ROUTE         1     0.000    R18C13B.FCO to    R18C13C.FCI CIC1Cos/d7_1_cry_50
FCITOFCO_D  ---     0.162    R18C13C.FCI to    R18C13C.FCO CIC1Cos/SLICE_97
ROUTE         1     0.000    R18C13C.FCO to    R18C13D.FCI CIC1Cos/d7_1_cry_52
FCITOFCO_D  ---     0.162    R18C13D.FCI to    R18C13D.FCO CIC1Cos/SLICE_96
ROUTE         1     0.000    R18C13D.FCO to    R18C14A.FCI CIC1Cos/d7_1_cry_54
FCITOFCO_D  ---     0.162    R18C14A.FCI to    R18C14A.FCO CIC1Cos/SLICE_95
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI CIC1Cos/d7_1_cry_56
FCITOFCO_D  ---     0.162    R18C14B.FCI to    R18C14B.FCO CIC1Cos/SLICE_94
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI CIC1Cos/d7_1_cry_58
FCITOF0_DE  ---     0.585    R18C14C.FCI to     R18C14C.F0 CIC1Cos/SLICE_93
ROUTE         1     0.000     R18C14C.F0 to    R18C14C.DI0 CIC1Cos/d7_1[59] (to osc_clk)
                  --------
                    9.276   (67.9% logic, 32.1% route), 30 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Cos/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     2.395        OSC.OSC to    R21C23A.CLK osc_clk
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Cos/SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     2.432        OSC.OSC to    R18C14C.CLK osc_clk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.947ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_d6[0]  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d7[56]  (to osc_clk +)

   Delay:               9.165ns  (69.4% logic, 30.6% route), 30 logic levels.

 Constraint Details:

      9.165ns physical path delay SLICE_321 to CIC1Cos/SLICE_95 meets
     11.278ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 11.112ns) by 1.947ns

 Physical Path Details:

      Data path SLICE_321 to CIC1Cos/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C22B.CLK to     R15C22B.Q0 SLICE_321 (from osc_clk)
ROUTE         2     2.807     R15C22B.Q0 to      R18C7A.A1 CIC1Cos/d_d6[0]
C1TOFCO_DE  ---     0.889      R18C7A.A1 to     R18C7A.FCO CIC1Cos/SLICE_123
ROUTE         1     0.000     R18C7A.FCO to     R18C7B.FCI CIC1Cos/d7_1_cry_0
FCITOFCO_D  ---     0.162     R18C7B.FCI to     R18C7B.FCO CIC1Cos/SLICE_122
ROUTE         1     0.000     R18C7B.FCO to     R18C7C.FCI CIC1Cos/d7_1_cry_2
FCITOFCO_D  ---     0.162     R18C7C.FCI to     R18C7C.FCO CIC1Cos/SLICE_121
ROUTE         1     0.000     R18C7C.FCO to     R18C7D.FCI CIC1Cos/d7_1_cry_4
FCITOFCO_D  ---     0.162     R18C7D.FCI to     R18C7D.FCO CIC1Cos/SLICE_120
ROUTE         1     0.000     R18C7D.FCO to     R18C8A.FCI CIC1Cos/d7_1_cry_6
FCITOFCO_D  ---     0.162     R18C8A.FCI to     R18C8A.FCO CIC1Cos/SLICE_119
ROUTE         1     0.000     R18C8A.FCO to     R18C8B.FCI CIC1Cos/d7_1_cry_8
FCITOFCO_D  ---     0.162     R18C8B.FCI to     R18C8B.FCO CIC1Cos/SLICE_118
ROUTE         1     0.000     R18C8B.FCO to     R18C8C.FCI CIC1Cos/d7_1_cry_10
FCITOFCO_D  ---     0.162     R18C8C.FCI to     R18C8C.FCO CIC1Cos/SLICE_117
ROUTE         1     0.000     R18C8C.FCO to     R18C8D.FCI CIC1Cos/d7_1_cry_12
FCITOFCO_D  ---     0.162     R18C8D.FCI to     R18C8D.FCO CIC1Cos/SLICE_116
ROUTE         1     0.000     R18C8D.FCO to     R18C9A.FCI CIC1Cos/d7_1_cry_14
FCITOFCO_D  ---     0.162     R18C9A.FCI to     R18C9A.FCO CIC1Cos/SLICE_115
ROUTE         1     0.000     R18C9A.FCO to     R18C9B.FCI CIC1Cos/d7_1_cry_16
FCITOFCO_D  ---     0.162     R18C9B.FCI to     R18C9B.FCO CIC1Cos/SLICE_114
ROUTE         1     0.000     R18C9B.FCO to     R18C9C.FCI CIC1Cos/d7_1_cry_18
FCITOFCO_D  ---     0.162     R18C9C.FCI to     R18C9C.FCO CIC1Cos/SLICE_113
ROUTE         1     0.000     R18C9C.FCO to     R18C9D.FCI CIC1Cos/d7_1_cry_20
FCITOFCO_D  ---     0.162     R18C9D.FCI to     R18C9D.FCO CIC1Cos/SLICE_112
ROUTE         1     0.000     R18C9D.FCO to    R18C10A.FCI CIC1Cos/d7_1_cry_22
FCITOFCO_D  ---     0.162    R18C10A.FCI to    R18C10A.FCO CIC1Cos/SLICE_111
ROUTE         1     0.000    R18C10A.FCO to    R18C10B.FCI CIC1Cos/d7_1_cry_24
FCITOFCO_D  ---     0.162    R18C10B.FCI to    R18C10B.FCO CIC1Cos/SLICE_110
ROUTE         1     0.000    R18C10B.FCO to    R18C10C.FCI CIC1Cos/d7_1_cry_26
FCITOFCO_D  ---     0.162    R18C10C.FCI to    R18C10C.FCO CIC1Cos/SLICE_109
ROUTE         1     0.000    R18C10C.FCO to    R18C10D.FCI CIC1Cos/d7_1_cry_28
FCITOFCO_D  ---     0.162    R18C10D.FCI to    R18C10D.FCO CIC1Cos/SLICE_108
ROUTE         1     0.000    R18C10D.FCO to    R18C11A.FCI CIC1Cos/d7_1_cry_30
FCITOFCO_D  ---     0.162    R18C11A.FCI to    R18C11A.FCO CIC1Cos/SLICE_107
ROUTE         1     0.000    R18C11A.FCO to    R18C11B.FCI CIC1Cos/d7_1_cry_32
FCITOFCO_D  ---     0.162    R18C11B.FCI to    R18C11B.FCO CIC1Cos/SLICE_106
ROUTE         1     0.000    R18C11B.FCO to    R18C11C.FCI CIC1Cos/d7_1_cry_34
FCITOFCO_D  ---     0.162    R18C11C.FCI to    R18C11C.FCO CIC1Cos/SLICE_105
ROUTE         1     0.000    R18C11C.FCO to    R18C11D.FCI CIC1Cos/d7_1_cry_36
FCITOFCO_D  ---     0.162    R18C11D.FCI to    R18C11D.FCO CIC1Cos/SLICE_104
ROUTE         1     0.000    R18C11D.FCO to    R18C12A.FCI CIC1Cos/d7_1_cry_38
FCITOFCO_D  ---     0.162    R18C12A.FCI to    R18C12A.FCO CIC1Cos/SLICE_103
ROUTE         1     0.000    R18C12A.FCO to    R18C12B.FCI CIC1Cos/d7_1_cry_40
FCITOFCO_D  ---     0.162    R18C12B.FCI to    R18C12B.FCO CIC1Cos/SLICE_102
ROUTE         1     0.000    R18C12B.FCO to    R18C12C.FCI CIC1Cos/d7_1_cry_42
FCITOFCO_D  ---     0.162    R18C12C.FCI to    R18C12C.FCO CIC1Cos/SLICE_101
ROUTE         1     0.000    R18C12C.FCO to    R18C12D.FCI CIC1Cos/d7_1_cry_44
FCITOFCO_D  ---     0.162    R18C12D.FCI to    R18C12D.FCO CIC1Cos/SLICE_100
ROUTE         1     0.000    R18C12D.FCO to    R18C13A.FCI CIC1Cos/d7_1_cry_46
FCITOFCO_D  ---     0.162    R18C13A.FCI to    R18C13A.FCO CIC1Cos/SLICE_99
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI CIC1Cos/d7_1_cry_48
FCITOFCO_D  ---     0.162    R18C13B.FCI to    R18C13B.FCO CIC1Cos/SLICE_98
ROUTE         1     0.000    R18C13B.FCO to    R18C13C.FCI CIC1Cos/d7_1_cry_50
FCITOFCO_D  ---     0.162    R18C13C.FCI to    R18C13C.FCO CIC1Cos/SLICE_97
ROUTE         1     0.000    R18C13C.FCO to    R18C13D.FCI CIC1Cos/d7_1_cry_52
FCITOFCO_D  ---     0.162    R18C13D.FCI to    R18C13D.FCO CIC1Cos/SLICE_96
ROUTE         1     0.000    R18C13D.FCO to    R18C14A.FCI CIC1Cos/d7_1_cry_54
FCITOF1_DE  ---     0.643    R18C14A.FCI to     R18C14A.F1 CIC1Cos/SLICE_95
ROUTE         1     0.000     R18C14A.F1 to    R18C14A.DI1 CIC1Cos/d7_1[56] (to osc_clk)
                  --------
                    9.165   (69.4% logic, 30.6% route), 30 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     2.432        OSC.OSC to    R15C22B.CLK osc_clk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Cos/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     2.432        OSC.OSC to    R18C14A.CLK osc_clk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.977ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_d6[4]  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d7[58]  (to osc_clk +)

   Delay:               9.172ns  (67.6% logic, 32.4% route), 29 logic levels.

 Constraint Details:

      9.172ns physical path delay CIC1Cos/SLICE_247 to CIC1Cos/SLICE_94 meets
     11.278ns delay constraint less
     -0.037ns skew and
      0.166ns DIN_SET requirement (totaling 11.149ns) by 1.977ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_247 to CIC1Cos/SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C23A.CLK to     R21C23A.Q1 CIC1Cos/SLICE_247 (from osc_clk)
ROUTE         1     2.976     R21C23A.Q1 to      R18C7C.B1 CIC1Cos/d_d6[4]
C1TOFCO_DE  ---     0.889      R18C7C.B1 to     R18C7C.FCO CIC1Cos/SLICE_121
ROUTE         1     0.000     R18C7C.FCO to     R18C7D.FCI CIC1Cos/d7_1_cry_4
FCITOFCO_D  ---     0.162     R18C7D.FCI to     R18C7D.FCO CIC1Cos/SLICE_120
ROUTE         1     0.000     R18C7D.FCO to     R18C8A.FCI CIC1Cos/d7_1_cry_6
FCITOFCO_D  ---     0.162     R18C8A.FCI to     R18C8A.FCO CIC1Cos/SLICE_119
ROUTE         1     0.000     R18C8A.FCO to     R18C8B.FCI CIC1Cos/d7_1_cry_8
FCITOFCO_D  ---     0.162     R18C8B.FCI to     R18C8B.FCO CIC1Cos/SLICE_118
ROUTE         1     0.000     R18C8B.FCO to     R18C8C.FCI CIC1Cos/d7_1_cry_10
FCITOFCO_D  ---     0.162     R18C8C.FCI to     R18C8C.FCO CIC1Cos/SLICE_117
ROUTE         1     0.000     R18C8C.FCO to     R18C8D.FCI CIC1Cos/d7_1_cry_12
FCITOFCO_D  ---     0.162     R18C8D.FCI to     R18C8D.FCO CIC1Cos/SLICE_116
ROUTE         1     0.000     R18C8D.FCO to     R18C9A.FCI CIC1Cos/d7_1_cry_14
FCITOFCO_D  ---     0.162     R18C9A.FCI to     R18C9A.FCO CIC1Cos/SLICE_115
ROUTE         1     0.000     R18C9A.FCO to     R18C9B.FCI CIC1Cos/d7_1_cry_16
FCITOFCO_D  ---     0.162     R18C9B.FCI to     R18C9B.FCO CIC1Cos/SLICE_114
ROUTE         1     0.000     R18C9B.FCO to     R18C9C.FCI CIC1Cos/d7_1_cry_18
FCITOFCO_D  ---     0.162     R18C9C.FCI to     R18C9C.FCO CIC1Cos/SLICE_113
ROUTE         1     0.000     R18C9C.FCO to     R18C9D.FCI CIC1Cos/d7_1_cry_20
FCITOFCO_D  ---     0.162     R18C9D.FCI to     R18C9D.FCO CIC1Cos/SLICE_112
ROUTE         1     0.000     R18C9D.FCO to    R18C10A.FCI CIC1Cos/d7_1_cry_22
FCITOFCO_D  ---     0.162    R18C10A.FCI to    R18C10A.FCO CIC1Cos/SLICE_111
ROUTE         1     0.000    R18C10A.FCO to    R18C10B.FCI CIC1Cos/d7_1_cry_24
FCITOFCO_D  ---     0.162    R18C10B.FCI to    R18C10B.FCO CIC1Cos/SLICE_110
ROUTE         1     0.000    R18C10B.FCO to    R18C10C.FCI CIC1Cos/d7_1_cry_26
FCITOFCO_D  ---     0.162    R18C10C.FCI to    R18C10C.FCO CIC1Cos/SLICE_109
ROUTE         1     0.000    R18C10C.FCO to    R18C10D.FCI CIC1Cos/d7_1_cry_28
FCITOFCO_D  ---     0.162    R18C10D.FCI to    R18C10D.FCO CIC1Cos/SLICE_108
ROUTE         1     0.000    R18C10D.FCO to    R18C11A.FCI CIC1Cos/d7_1_cry_30
FCITOFCO_D  ---     0.162    R18C11A.FCI to    R18C11A.FCO CIC1Cos/SLICE_107
ROUTE         1     0.000    R18C11A.FCO to    R18C11B.FCI CIC1Cos/d7_1_cry_32
FCITOFCO_D  ---     0.162    R18C11B.FCI to    R18C11B.FCO CIC1Cos/SLICE_106
ROUTE         1     0.000    R18C11B.FCO to    R18C11C.FCI CIC1Cos/d7_1_cry_34
FCITOFCO_D  ---     0.162    R18C11C.FCI to    R18C11C.FCO CIC1Cos/SLICE_105
ROUTE         1     0.000    R18C11C.FCO to    R18C11D.FCI CIC1Cos/d7_1_cry_36
FCITOFCO_D  ---     0.162    R18C11D.FCI to    R18C11D.FCO CIC1Cos/SLICE_104
ROUTE         1     0.000    R18C11D.FCO to    R18C12A.FCI CIC1Cos/d7_1_cry_38
FCITOFCO_D  ---     0.162    R18C12A.FCI to    R18C12A.FCO CIC1Cos/SLICE_103
ROUTE         1     0.000    R18C12A.FCO to    R18C12B.FCI CIC1Cos/d7_1_cry_40
FCITOFCO_D  ---     0.162    R18C12B.FCI to    R18C12B.FCO CIC1Cos/SLICE_102
ROUTE         1     0.000    R18C12B.FCO to    R18C12C.FCI CIC1Cos/d7_1_cry_42
FCITOFCO_D  ---     0.162    R18C12C.FCI to    R18C12C.FCO CIC1Cos/SLICE_101
ROUTE         1     0.000    R18C12C.FCO to    R18C12D.FCI CIC1Cos/d7_1_cry_44
FCITOFCO_D  ---     0.162    R18C12D.FCI to    R18C12D.FCO CIC1Cos/SLICE_100
ROUTE         1     0.000    R18C12D.FCO to    R18C13A.FCI CIC1Cos/d7_1_cry_46
FCITOFCO_D  ---     0.162    R18C13A.FCI to    R18C13A.FCO CIC1Cos/SLICE_99
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI CIC1Cos/d7_1_cry_48
FCITOFCO_D  ---     0.162    R18C13B.FCI to    R18C13B.FCO CIC1Cos/SLICE_98
ROUTE         1     0.000    R18C13B.FCO to    R18C13C.FCI CIC1Cos/d7_1_cry_50
FCITOFCO_D  ---     0.162    R18C13C.FCI to    R18C13C.FCO CIC1Cos/SLICE_97
ROUTE         1     0.000    R18C13C.FCO to    R18C13D.FCI CIC1Cos/d7_1_cry_52
FCITOFCO_D  ---     0.162    R18C13D.FCI to    R18C13D.FCO CIC1Cos/SLICE_96
ROUTE         1     0.000    R18C13D.FCO to    R18C14A.FCI CIC1Cos/d7_1_cry_54
FCITOFCO_D  ---     0.162    R18C14A.FCI to    R18C14A.FCO CIC1Cos/SLICE_95
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI CIC1Cos/d7_1_cry_56
FCITOF1_DE  ---     0.643    R18C14B.FCI to     R18C14B.F1 CIC1Cos/SLICE_94
ROUTE         1     0.000     R18C14B.F1 to    R18C14B.DI1 CIC1Cos/d7_1[58] (to osc_clk)
                  --------
                    9.172   (67.6% logic, 32.4% route), 29 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Cos/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     2.395        OSC.OSC to    R21C23A.CLK osc_clk
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Cos/SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     2.432        OSC.OSC to    R18C14B.CLK osc_clk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.005ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_d6[0]  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d7[55]  (to osc_clk +)

   Delay:               9.107ns  (69.2% logic, 30.8% route), 30 logic levels.

 Constraint Details:

      9.107ns physical path delay SLICE_321 to CIC1Cos/SLICE_95 meets
     11.278ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 11.112ns) by 2.005ns

 Physical Path Details:

      Data path SLICE_321 to CIC1Cos/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C22B.CLK to     R15C22B.Q0 SLICE_321 (from osc_clk)
ROUTE         2     2.807     R15C22B.Q0 to      R18C7A.A1 CIC1Cos/d_d6[0]
C1TOFCO_DE  ---     0.889      R18C7A.A1 to     R18C7A.FCO CIC1Cos/SLICE_123
ROUTE         1     0.000     R18C7A.FCO to     R18C7B.FCI CIC1Cos/d7_1_cry_0
FCITOFCO_D  ---     0.162     R18C7B.FCI to     R18C7B.FCO CIC1Cos/SLICE_122
ROUTE         1     0.000     R18C7B.FCO to     R18C7C.FCI CIC1Cos/d7_1_cry_2
FCITOFCO_D  ---     0.162     R18C7C.FCI to     R18C7C.FCO CIC1Cos/SLICE_121
ROUTE         1     0.000     R18C7C.FCO to     R18C7D.FCI CIC1Cos/d7_1_cry_4
FCITOFCO_D  ---     0.162     R18C7D.FCI to     R18C7D.FCO CIC1Cos/SLICE_120
ROUTE         1     0.000     R18C7D.FCO to     R18C8A.FCI CIC1Cos/d7_1_cry_6
FCITOFCO_D  ---     0.162     R18C8A.FCI to     R18C8A.FCO CIC1Cos/SLICE_119
ROUTE         1     0.000     R18C8A.FCO to     R18C8B.FCI CIC1Cos/d7_1_cry_8
FCITOFCO_D  ---     0.162     R18C8B.FCI to     R18C8B.FCO CIC1Cos/SLICE_118
ROUTE         1     0.000     R18C8B.FCO to     R18C8C.FCI CIC1Cos/d7_1_cry_10
FCITOFCO_D  ---     0.162     R18C8C.FCI to     R18C8C.FCO CIC1Cos/SLICE_117
ROUTE         1     0.000     R18C8C.FCO to     R18C8D.FCI CIC1Cos/d7_1_cry_12
FCITOFCO_D  ---     0.162     R18C8D.FCI to     R18C8D.FCO CIC1Cos/SLICE_116
ROUTE         1     0.000     R18C8D.FCO to     R18C9A.FCI CIC1Cos/d7_1_cry_14
FCITOFCO_D  ---     0.162     R18C9A.FCI to     R18C9A.FCO CIC1Cos/SLICE_115
ROUTE         1     0.000     R18C9A.FCO to     R18C9B.FCI CIC1Cos/d7_1_cry_16
FCITOFCO_D  ---     0.162     R18C9B.FCI to     R18C9B.FCO CIC1Cos/SLICE_114
ROUTE         1     0.000     R18C9B.FCO to     R18C9C.FCI CIC1Cos/d7_1_cry_18
FCITOFCO_D  ---     0.162     R18C9C.FCI to     R18C9C.FCO CIC1Cos/SLICE_113
ROUTE         1     0.000     R18C9C.FCO to     R18C9D.FCI CIC1Cos/d7_1_cry_20
FCITOFCO_D  ---     0.162     R18C9D.FCI to     R18C9D.FCO CIC1Cos/SLICE_112
ROUTE         1     0.000     R18C9D.FCO to    R18C10A.FCI CIC1Cos/d7_1_cry_22
FCITOFCO_D  ---     0.162    R18C10A.FCI to    R18C10A.FCO CIC1Cos/SLICE_111
ROUTE         1     0.000    R18C10A.FCO to    R18C10B.FCI CIC1Cos/d7_1_cry_24
FCITOFCO_D  ---     0.162    R18C10B.FCI to    R18C10B.FCO CIC1Cos/SLICE_110
ROUTE         1     0.000    R18C10B.FCO to    R18C10C.FCI CIC1Cos/d7_1_cry_26
FCITOFCO_D  ---     0.162    R18C10C.FCI to    R18C10C.FCO CIC1Cos/SLICE_109
ROUTE         1     0.000    R18C10C.FCO to    R18C10D.FCI CIC1Cos/d7_1_cry_28
FCITOFCO_D  ---     0.162    R18C10D.FCI to    R18C10D.FCO CIC1Cos/SLICE_108
ROUTE         1     0.000    R18C10D.FCO to    R18C11A.FCI CIC1Cos/d7_1_cry_30
FCITOFCO_D  ---     0.162    R18C11A.FCI to    R18C11A.FCO CIC1Cos/SLICE_107
ROUTE         1     0.000    R18C11A.FCO to    R18C11B.FCI CIC1Cos/d7_1_cry_32
FCITOFCO_D  ---     0.162    R18C11B.FCI to    R18C11B.FCO CIC1Cos/SLICE_106
ROUTE         1     0.000    R18C11B.FCO to    R18C11C.FCI CIC1Cos/d7_1_cry_34
FCITOFCO_D  ---     0.162    R18C11C.FCI to    R18C11C.FCO CIC1Cos/SLICE_105
ROUTE         1     0.000    R18C11C.FCO to    R18C11D.FCI CIC1Cos/d7_1_cry_36
FCITOFCO_D  ---     0.162    R18C11D.FCI to    R18C11D.FCO CIC1Cos/SLICE_104
ROUTE         1     0.000    R18C11D.FCO to    R18C12A.FCI CIC1Cos/d7_1_cry_38
FCITOFCO_D  ---     0.162    R18C12A.FCI to    R18C12A.FCO CIC1Cos/SLICE_103
ROUTE         1     0.000    R18C12A.FCO to    R18C12B.FCI CIC1Cos/d7_1_cry_40
FCITOFCO_D  ---     0.162    R18C12B.FCI to    R18C12B.FCO CIC1Cos/SLICE_102
ROUTE         1     0.000    R18C12B.FCO to    R18C12C.FCI CIC1Cos/d7_1_cry_42
FCITOFCO_D  ---     0.162    R18C12C.FCI to    R18C12C.FCO CIC1Cos/SLICE_101
ROUTE         1     0.000    R18C12C.FCO to    R18C12D.FCI CIC1Cos/d7_1_cry_44
FCITOFCO_D  ---     0.162    R18C12D.FCI to    R18C12D.FCO CIC1Cos/SLICE_100
ROUTE         1     0.000    R18C12D.FCO to    R18C13A.FCI CIC1Cos/d7_1_cry_46
FCITOFCO_D  ---     0.162    R18C13A.FCI to    R18C13A.FCO CIC1Cos/SLICE_99
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI CIC1Cos/d7_1_cry_48
FCITOFCO_D  ---     0.162    R18C13B.FCI to    R18C13B.FCO CIC1Cos/SLICE_98
ROUTE         1     0.000    R18C13B.FCO to    R18C13C.FCI CIC1Cos/d7_1_cry_50
FCITOFCO_D  ---     0.162    R18C13C.FCI to    R18C13C.FCO CIC1Cos/SLICE_97
ROUTE         1     0.000    R18C13C.FCO to    R18C13D.FCI CIC1Cos/d7_1_cry_52
FCITOFCO_D  ---     0.162    R18C13D.FCI to    R18C13D.FCO CIC1Cos/SLICE_96
ROUTE         1     0.000    R18C13D.FCO to    R18C14A.FCI CIC1Cos/d7_1_cry_54
FCITOF0_DE  ---     0.585    R18C14A.FCI to     R18C14A.F0 CIC1Cos/SLICE_95
ROUTE         1     0.000     R18C14A.F0 to    R18C14A.DI0 CIC1Cos/d7_1[55] (to osc_clk)
                  --------
                    9.107   (69.2% logic, 30.8% route), 30 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     2.432        OSC.OSC to    R15C22B.CLK osc_clk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Cos/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     2.432        OSC.OSC to    R18C14A.CLK osc_clk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.035ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_d6[4]  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d7[57]  (to osc_clk +)

   Delay:               9.114ns  (67.3% logic, 32.7% route), 29 logic levels.

 Constraint Details:

      9.114ns physical path delay CIC1Cos/SLICE_247 to CIC1Cos/SLICE_94 meets
     11.278ns delay constraint less
     -0.037ns skew and
      0.166ns DIN_SET requirement (totaling 11.149ns) by 2.035ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_247 to CIC1Cos/SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C23A.CLK to     R21C23A.Q1 CIC1Cos/SLICE_247 (from osc_clk)
ROUTE         1     2.976     R21C23A.Q1 to      R18C7C.B1 CIC1Cos/d_d6[4]
C1TOFCO_DE  ---     0.889      R18C7C.B1 to     R18C7C.FCO CIC1Cos/SLICE_121
ROUTE         1     0.000     R18C7C.FCO to     R18C7D.FCI CIC1Cos/d7_1_cry_4
FCITOFCO_D  ---     0.162     R18C7D.FCI to     R18C7D.FCO CIC1Cos/SLICE_120
ROUTE         1     0.000     R18C7D.FCO to     R18C8A.FCI CIC1Cos/d7_1_cry_6
FCITOFCO_D  ---     0.162     R18C8A.FCI to     R18C8A.FCO CIC1Cos/SLICE_119
ROUTE         1     0.000     R18C8A.FCO to     R18C8B.FCI CIC1Cos/d7_1_cry_8
FCITOFCO_D  ---     0.162     R18C8B.FCI to     R18C8B.FCO CIC1Cos/SLICE_118
ROUTE         1     0.000     R18C8B.FCO to     R18C8C.FCI CIC1Cos/d7_1_cry_10
FCITOFCO_D  ---     0.162     R18C8C.FCI to     R18C8C.FCO CIC1Cos/SLICE_117
ROUTE         1     0.000     R18C8C.FCO to     R18C8D.FCI CIC1Cos/d7_1_cry_12
FCITOFCO_D  ---     0.162     R18C8D.FCI to     R18C8D.FCO CIC1Cos/SLICE_116
ROUTE         1     0.000     R18C8D.FCO to     R18C9A.FCI CIC1Cos/d7_1_cry_14
FCITOFCO_D  ---     0.162     R18C9A.FCI to     R18C9A.FCO CIC1Cos/SLICE_115
ROUTE         1     0.000     R18C9A.FCO to     R18C9B.FCI CIC1Cos/d7_1_cry_16
FCITOFCO_D  ---     0.162     R18C9B.FCI to     R18C9B.FCO CIC1Cos/SLICE_114
ROUTE         1     0.000     R18C9B.FCO to     R18C9C.FCI CIC1Cos/d7_1_cry_18
FCITOFCO_D  ---     0.162     R18C9C.FCI to     R18C9C.FCO CIC1Cos/SLICE_113
ROUTE         1     0.000     R18C9C.FCO to     R18C9D.FCI CIC1Cos/d7_1_cry_20
FCITOFCO_D  ---     0.162     R18C9D.FCI to     R18C9D.FCO CIC1Cos/SLICE_112
ROUTE         1     0.000     R18C9D.FCO to    R18C10A.FCI CIC1Cos/d7_1_cry_22
FCITOFCO_D  ---     0.162    R18C10A.FCI to    R18C10A.FCO CIC1Cos/SLICE_111
ROUTE         1     0.000    R18C10A.FCO to    R18C10B.FCI CIC1Cos/d7_1_cry_24
FCITOFCO_D  ---     0.162    R18C10B.FCI to    R18C10B.FCO CIC1Cos/SLICE_110
ROUTE         1     0.000    R18C10B.FCO to    R18C10C.FCI CIC1Cos/d7_1_cry_26
FCITOFCO_D  ---     0.162    R18C10C.FCI to    R18C10C.FCO CIC1Cos/SLICE_109
ROUTE         1     0.000    R18C10C.FCO to    R18C10D.FCI CIC1Cos/d7_1_cry_28
FCITOFCO_D  ---     0.162    R18C10D.FCI to    R18C10D.FCO CIC1Cos/SLICE_108
ROUTE         1     0.000    R18C10D.FCO to    R18C11A.FCI CIC1Cos/d7_1_cry_30
FCITOFCO_D  ---     0.162    R18C11A.FCI to    R18C11A.FCO CIC1Cos/SLICE_107
ROUTE         1     0.000    R18C11A.FCO to    R18C11B.FCI CIC1Cos/d7_1_cry_32
FCITOFCO_D  ---     0.162    R18C11B.FCI to    R18C11B.FCO CIC1Cos/SLICE_106
ROUTE         1     0.000    R18C11B.FCO to    R18C11C.FCI CIC1Cos/d7_1_cry_34
FCITOFCO_D  ---     0.162    R18C11C.FCI to    R18C11C.FCO CIC1Cos/SLICE_105
ROUTE         1     0.000    R18C11C.FCO to    R18C11D.FCI CIC1Cos/d7_1_cry_36
FCITOFCO_D  ---     0.162    R18C11D.FCI to    R18C11D.FCO CIC1Cos/SLICE_104
ROUTE         1     0.000    R18C11D.FCO to    R18C12A.FCI CIC1Cos/d7_1_cry_38
FCITOFCO_D  ---     0.162    R18C12A.FCI to    R18C12A.FCO CIC1Cos/SLICE_103
ROUTE         1     0.000    R18C12A.FCO to    R18C12B.FCI CIC1Cos/d7_1_cry_40
FCITOFCO_D  ---     0.162    R18C12B.FCI to    R18C12B.FCO CIC1Cos/SLICE_102
ROUTE         1     0.000    R18C12B.FCO to    R18C12C.FCI CIC1Cos/d7_1_cry_42
FCITOFCO_D  ---     0.162    R18C12C.FCI to    R18C12C.FCO CIC1Cos/SLICE_101
ROUTE         1     0.000    R18C12C.FCO to    R18C12D.FCI CIC1Cos/d7_1_cry_44
FCITOFCO_D  ---     0.162    R18C12D.FCI to    R18C12D.FCO CIC1Cos/SLICE_100
ROUTE         1     0.000    R18C12D.FCO to    R18C13A.FCI CIC1Cos/d7_1_cry_46
FCITOFCO_D  ---     0.162    R18C13A.FCI to    R18C13A.FCO CIC1Cos/SLICE_99
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI CIC1Cos/d7_1_cry_48
FCITOFCO_D  ---     0.162    R18C13B.FCI to    R18C13B.FCO CIC1Cos/SLICE_98
ROUTE         1     0.000    R18C13B.FCO to    R18C13C.FCI CIC1Cos/d7_1_cry_50
FCITOFCO_D  ---     0.162    R18C13C.FCI to    R18C13C.FCO CIC1Cos/SLICE_97
ROUTE         1     0.000    R18C13C.FCO to    R18C13D.FCI CIC1Cos/d7_1_cry_52
FCITOFCO_D  ---     0.162    R18C13D.FCI to    R18C13D.FCO CIC1Cos/SLICE_96
ROUTE         1     0.000    R18C13D.FCO to    R18C14A.FCI CIC1Cos/d7_1_cry_54
FCITOFCO_D  ---     0.162    R18C14A.FCI to    R18C14A.FCO CIC1Cos/SLICE_95
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI CIC1Cos/d7_1_cry_56
FCITOF0_DE  ---     0.585    R18C14B.FCI to     R18C14B.F0 CIC1Cos/SLICE_94
ROUTE         1     0.000     R18C14B.F0 to    R18C14B.DI0 CIC1Cos/d7_1[57] (to osc_clk)
                  --------
                    9.114   (67.3% logic, 32.7% route), 29 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Cos/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     2.395        OSC.OSC to    R21C23A.CLK osc_clk
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Cos/SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     2.432        OSC.OSC to    R18C14B.CLK osc_clk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.075ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d8[0]  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d9[59]  (to osc_clk +)

   Delay:               9.000ns  (73.6% logic, 26.4% route), 32 logic levels.

 Constraint Details:

      9.000ns physical path delay CIC1Cos/SLICE_649 to CIC1Cos/SLICE_31 meets
     11.278ns delay constraint less
      0.037ns skew and
      0.166ns DIN_SET requirement (totaling 11.075ns) by 2.075ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_649 to CIC1Cos/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R18C6D.CLK to      R18C6D.Q0 CIC1Cos/SLICE_649 (from osc_clk)
ROUTE         3     2.376      R18C6D.Q0 to      R25C7A.A1 CIC1Cos/d9_1
C1TOFCO_DE  ---     0.889      R25C7A.A1 to     R25C7A.FCO CIC1Cos/SLICE_61
ROUTE         1     0.000     R25C7A.FCO to     R25C7B.FCI CIC1Cos/d9_1_cry_0
FCITOFCO_D  ---     0.162     R25C7B.FCI to     R25C7B.FCO CIC1Cos/SLICE_60
ROUTE         1     0.000     R25C7B.FCO to     R25C7C.FCI CIC1Cos/d9_1_cry_2
FCITOFCO_D  ---     0.162     R25C7C.FCI to     R25C7C.FCO CIC1Cos/SLICE_59
ROUTE         1     0.000     R25C7C.FCO to     R25C7D.FCI CIC1Cos/d9_1_cry_4
FCITOFCO_D  ---     0.162     R25C7D.FCI to     R25C7D.FCO CIC1Cos/SLICE_58
ROUTE         1     0.000     R25C7D.FCO to     R25C8A.FCI CIC1Cos/d9_1_cry_6
FCITOFCO_D  ---     0.162     R25C8A.FCI to     R25C8A.FCO CIC1Cos/SLICE_57
ROUTE         1     0.000     R25C8A.FCO to     R25C8B.FCI CIC1Cos/d9_1_cry_8
FCITOFCO_D  ---     0.162     R25C8B.FCI to     R25C8B.FCO CIC1Cos/SLICE_56
ROUTE         1     0.000     R25C8B.FCO to     R25C8C.FCI CIC1Cos/d9_1_cry_10
FCITOFCO_D  ---     0.162     R25C8C.FCI to     R25C8C.FCO CIC1Cos/SLICE_55
ROUTE         1     0.000     R25C8C.FCO to     R25C8D.FCI CIC1Cos/d9_1_cry_12
FCITOFCO_D  ---     0.162     R25C8D.FCI to     R25C8D.FCO CIC1Cos/SLICE_54
ROUTE         1     0.000     R25C8D.FCO to     R25C9A.FCI CIC1Cos/d9_1_cry_14
FCITOFCO_D  ---     0.162     R25C9A.FCI to     R25C9A.FCO CIC1Cos/SLICE_53
ROUTE         1     0.000     R25C9A.FCO to     R25C9B.FCI CIC1Cos/d9_1_cry_16
FCITOFCO_D  ---     0.162     R25C9B.FCI to     R25C9B.FCO CIC1Cos/SLICE_52
ROUTE         1     0.000     R25C9B.FCO to     R25C9C.FCI CIC1Cos/d9_1_cry_18
FCITOFCO_D  ---     0.162     R25C9C.FCI to     R25C9C.FCO CIC1Cos/SLICE_51
ROUTE         1     0.000     R25C9C.FCO to     R25C9D.FCI CIC1Cos/d9_1_cry_20
FCITOFCO_D  ---     0.162     R25C9D.FCI to     R25C9D.FCO CIC1Cos/SLICE_50
ROUTE         1     0.000     R25C9D.FCO to    R25C10A.FCI CIC1Cos/d9_1_cry_22
FCITOFCO_D  ---     0.162    R25C10A.FCI to    R25C10A.FCO CIC1Cos/SLICE_49
ROUTE         1     0.000    R25C10A.FCO to    R25C10B.FCI CIC1Cos/d9_1_cry_24
FCITOFCO_D  ---     0.162    R25C10B.FCI to    R25C10B.FCO CIC1Cos/SLICE_48
ROUTE         1     0.000    R25C10B.FCO to    R25C10C.FCI CIC1Cos/d9_1_cry_26
FCITOFCO_D  ---     0.162    R25C10C.FCI to    R25C10C.FCO CIC1Cos/SLICE_47
ROUTE         1     0.000    R25C10C.FCO to    R25C10D.FCI CIC1Cos/d9_1_cry_28
FCITOFCO_D  ---     0.162    R25C10D.FCI to    R25C10D.FCO CIC1Cos/SLICE_46
ROUTE         1     0.000    R25C10D.FCO to    R25C11A.FCI CIC1Cos/d9_1_cry_30
FCITOFCO_D  ---     0.162    R25C11A.FCI to    R25C11A.FCO CIC1Cos/SLICE_45
ROUTE         1     0.000    R25C11A.FCO to    R25C11B.FCI CIC1Cos/d9_1_cry_32
FCITOFCO_D  ---     0.162    R25C11B.FCI to    R25C11B.FCO CIC1Cos/SLICE_44
ROUTE         1     0.000    R25C11B.FCO to    R25C11C.FCI CIC1Cos/d9_1_cry_34
FCITOFCO_D  ---     0.162    R25C11C.FCI to    R25C11C.FCO CIC1Cos/SLICE_43
ROUTE         1     0.000    R25C11C.FCO to    R25C11D.FCI CIC1Cos/d9_1_cry_36
FCITOFCO_D  ---     0.162    R25C11D.FCI to    R25C11D.FCO CIC1Cos/SLICE_42
ROUTE         1     0.000    R25C11D.FCO to    R25C12A.FCI CIC1Cos/d9_1_cry_38
FCITOFCO_D  ---     0.162    R25C12A.FCI to    R25C12A.FCO CIC1Cos/SLICE_41
ROUTE         1     0.000    R25C12A.FCO to    R25C12B.FCI CIC1Cos/d9_1_cry_40
FCITOFCO_D  ---     0.162    R25C12B.FCI to    R25C12B.FCO CIC1Cos/SLICE_40
ROUTE         1     0.000    R25C12B.FCO to    R25C12C.FCI CIC1Cos/d9_1_cry_42
FCITOFCO_D  ---     0.162    R25C12C.FCI to    R25C12C.FCO CIC1Cos/SLICE_39
ROUTE         1     0.000    R25C12C.FCO to    R25C12D.FCI CIC1Cos/d9_1_cry_44
FCITOFCO_D  ---     0.162    R25C12D.FCI to    R25C12D.FCO CIC1Cos/SLICE_38
ROUTE         1     0.000    R25C12D.FCO to    R25C13A.FCI CIC1Cos/d9_1_cry_46
FCITOFCO_D  ---     0.162    R25C13A.FCI to    R25C13A.FCO CIC1Cos/SLICE_37
ROUTE         1     0.000    R25C13A.FCO to    R25C13B.FCI CIC1Cos/d9_1_cry_48
FCITOFCO_D  ---     0.162    R25C13B.FCI to    R25C13B.FCO CIC1Cos/SLICE_36
ROUTE         1     0.000    R25C13B.FCO to    R25C13C.FCI CIC1Cos/d9_1_cry_50
FCITOFCO_D  ---     0.162    R25C13C.FCI to    R25C13C.FCO CIC1Cos/SLICE_35
ROUTE         1     0.000    R25C13C.FCO to    R25C13D.FCI CIC1Cos/d9_1_cry_52
FCITOFCO_D  ---     0.162    R25C13D.FCI to    R25C13D.FCO CIC1Cos/SLICE_34
ROUTE         1     0.000    R25C13D.FCO to    R25C14A.FCI CIC1Cos/d9_1_cry_54
FCITOFCO_D  ---     0.162    R25C14A.FCI to    R25C14A.FCO CIC1Cos/SLICE_33
ROUTE         1     0.000    R25C14A.FCO to    R25C14B.FCI CIC1Cos/d9_1_cry_56
FCITOFCO_D  ---     0.162    R25C14B.FCI to    R25C14B.FCO CIC1Cos/SLICE_32
ROUTE         1     0.000    R25C14B.FCO to    R25C14C.FCI CIC1Cos/d9_1_cry_58
FCITOF0_DE  ---     0.585    R25C14C.FCI to     R25C14C.F0 CIC1Cos/SLICE_31
ROUTE         1     0.000     R25C14C.F0 to    R25C14C.DI0 CIC1Cos/d9_1[59] (to osc_clk)
                  --------
                    9.000   (73.6% logic, 26.4% route), 32 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Cos/SLICE_649:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     2.432        OSC.OSC to     R18C6D.CLK osc_clk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Cos/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     2.395        OSC.OSC to    R25C14C.CLK osc_clk
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.092ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_d6[2]  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d7[59]  (to osc_clk +)

   Delay:               9.020ns  (71.6% logic, 28.4% route), 31 logic levels.

 Constraint Details:

      9.020ns physical path delay SLICE_412 to CIC1Cos/SLICE_93 meets
     11.278ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 11.112ns) by 2.092ns

 Physical Path Details:

      Data path SLICE_412 to CIC1Cos/SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C16A.CLK to     R10C16A.Q0 SLICE_412 (from osc_clk)
ROUTE         1     2.558     R10C16A.Q0 to      R18C7B.B1 CIC1Cos/d_d6[2]
C1TOFCO_DE  ---     0.889      R18C7B.B1 to     R18C7B.FCO CIC1Cos/SLICE_122
ROUTE         1     0.000     R18C7B.FCO to     R18C7C.FCI CIC1Cos/d7_1_cry_2
FCITOFCO_D  ---     0.162     R18C7C.FCI to     R18C7C.FCO CIC1Cos/SLICE_121
ROUTE         1     0.000     R18C7C.FCO to     R18C7D.FCI CIC1Cos/d7_1_cry_4
FCITOFCO_D  ---     0.162     R18C7D.FCI to     R18C7D.FCO CIC1Cos/SLICE_120
ROUTE         1     0.000     R18C7D.FCO to     R18C8A.FCI CIC1Cos/d7_1_cry_6
FCITOFCO_D  ---     0.162     R18C8A.FCI to     R18C8A.FCO CIC1Cos/SLICE_119
ROUTE         1     0.000     R18C8A.FCO to     R18C8B.FCI CIC1Cos/d7_1_cry_8
FCITOFCO_D  ---     0.162     R18C8B.FCI to     R18C8B.FCO CIC1Cos/SLICE_118
ROUTE         1     0.000     R18C8B.FCO to     R18C8C.FCI CIC1Cos/d7_1_cry_10
FCITOFCO_D  ---     0.162     R18C8C.FCI to     R18C8C.FCO CIC1Cos/SLICE_117
ROUTE         1     0.000     R18C8C.FCO to     R18C8D.FCI CIC1Cos/d7_1_cry_12
FCITOFCO_D  ---     0.162     R18C8D.FCI to     R18C8D.FCO CIC1Cos/SLICE_116
ROUTE         1     0.000     R18C8D.FCO to     R18C9A.FCI CIC1Cos/d7_1_cry_14
FCITOFCO_D  ---     0.162     R18C9A.FCI to     R18C9A.FCO CIC1Cos/SLICE_115
ROUTE         1     0.000     R18C9A.FCO to     R18C9B.FCI CIC1Cos/d7_1_cry_16
FCITOFCO_D  ---     0.162     R18C9B.FCI to     R18C9B.FCO CIC1Cos/SLICE_114
ROUTE         1     0.000     R18C9B.FCO to     R18C9C.FCI CIC1Cos/d7_1_cry_18
FCITOFCO_D  ---     0.162     R18C9C.FCI to     R18C9C.FCO CIC1Cos/SLICE_113
ROUTE         1     0.000     R18C9C.FCO to     R18C9D.FCI CIC1Cos/d7_1_cry_20
FCITOFCO_D  ---     0.162     R18C9D.FCI to     R18C9D.FCO CIC1Cos/SLICE_112
ROUTE         1     0.000     R18C9D.FCO to    R18C10A.FCI CIC1Cos/d7_1_cry_22
FCITOFCO_D  ---     0.162    R18C10A.FCI to    R18C10A.FCO CIC1Cos/SLICE_111
ROUTE         1     0.000    R18C10A.FCO to    R18C10B.FCI CIC1Cos/d7_1_cry_24
FCITOFCO_D  ---     0.162    R18C10B.FCI to    R18C10B.FCO CIC1Cos/SLICE_110
ROUTE         1     0.000    R18C10B.FCO to    R18C10C.FCI CIC1Cos/d7_1_cry_26
FCITOFCO_D  ---     0.162    R18C10C.FCI to    R18C10C.FCO CIC1Cos/SLICE_109
ROUTE         1     0.000    R18C10C.FCO to    R18C10D.FCI CIC1Cos/d7_1_cry_28
FCITOFCO_D  ---     0.162    R18C10D.FCI to    R18C10D.FCO CIC1Cos/SLICE_108
ROUTE         1     0.000    R18C10D.FCO to    R18C11A.FCI CIC1Cos/d7_1_cry_30
FCITOFCO_D  ---     0.162    R18C11A.FCI to    R18C11A.FCO CIC1Cos/SLICE_107
ROUTE         1     0.000    R18C11A.FCO to    R18C11B.FCI CIC1Cos/d7_1_cry_32
FCITOFCO_D  ---     0.162    R18C11B.FCI to    R18C11B.FCO CIC1Cos/SLICE_106
ROUTE         1     0.000    R18C11B.FCO to    R18C11C.FCI CIC1Cos/d7_1_cry_34
FCITOFCO_D  ---     0.162    R18C11C.FCI to    R18C11C.FCO CIC1Cos/SLICE_105
ROUTE         1     0.000    R18C11C.FCO to    R18C11D.FCI CIC1Cos/d7_1_cry_36
FCITOFCO_D  ---     0.162    R18C11D.FCI to    R18C11D.FCO CIC1Cos/SLICE_104
ROUTE         1     0.000    R18C11D.FCO to    R18C12A.FCI CIC1Cos/d7_1_cry_38
FCITOFCO_D  ---     0.162    R18C12A.FCI to    R18C12A.FCO CIC1Cos/SLICE_103
ROUTE         1     0.000    R18C12A.FCO to    R18C12B.FCI CIC1Cos/d7_1_cry_40
FCITOFCO_D  ---     0.162    R18C12B.FCI to    R18C12B.FCO CIC1Cos/SLICE_102
ROUTE         1     0.000    R18C12B.FCO to    R18C12C.FCI CIC1Cos/d7_1_cry_42
FCITOFCO_D  ---     0.162    R18C12C.FCI to    R18C12C.FCO CIC1Cos/SLICE_101
ROUTE         1     0.000    R18C12C.FCO to    R18C12D.FCI CIC1Cos/d7_1_cry_44
FCITOFCO_D  ---     0.162    R18C12D.FCI to    R18C12D.FCO CIC1Cos/SLICE_100
ROUTE         1     0.000    R18C12D.FCO to    R18C13A.FCI CIC1Cos/d7_1_cry_46
FCITOFCO_D  ---     0.162    R18C13A.FCI to    R18C13A.FCO CIC1Cos/SLICE_99
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI CIC1Cos/d7_1_cry_48
FCITOFCO_D  ---     0.162    R18C13B.FCI to    R18C13B.FCO CIC1Cos/SLICE_98
ROUTE         1     0.000    R18C13B.FCO to    R18C13C.FCI CIC1Cos/d7_1_cry_50
FCITOFCO_D  ---     0.162    R18C13C.FCI to    R18C13C.FCO CIC1Cos/SLICE_97
ROUTE         1     0.000    R18C13C.FCO to    R18C13D.FCI CIC1Cos/d7_1_cry_52
FCITOFCO_D  ---     0.162    R18C13D.FCI to    R18C13D.FCO CIC1Cos/SLICE_96
ROUTE         1     0.000    R18C13D.FCO to    R18C14A.FCI CIC1Cos/d7_1_cry_54
FCITOFCO_D  ---     0.162    R18C14A.FCI to    R18C14A.FCO CIC1Cos/SLICE_95
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI CIC1Cos/d7_1_cry_56
FCITOFCO_D  ---     0.162    R18C14B.FCI to    R18C14B.FCO CIC1Cos/SLICE_94
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI CIC1Cos/d7_1_cry_58
FCITOF0_DE  ---     0.585    R18C14C.FCI to     R18C14C.F0 CIC1Cos/SLICE_93
ROUTE         1     0.000     R18C14C.F0 to    R18C14C.DI0 CIC1Cos/d7_1[59] (to osc_clk)
                  --------
                    9.020   (71.6% logic, 28.4% route), 31 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     2.432        OSC.OSC to    R10C16A.CLK osc_clk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Cos/SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     2.432        OSC.OSC to    R18C14C.CLK osc_clk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

Report:  104.199MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_clk" 88.670000 MHz ; |   88.670 MHz|  104.199 MHz|  32  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: osc_clk   Source: OSCH_inst.OSC   Loads: 932
   Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 65022 paths, 1 nets, and 6413 connections (100.00% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Thu Oct 24 00:58:21 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o FPGARX_impl1.twr -gui -msgset C:/Users/alberto/Lattice/FPGARX/promote.xml FPGARX_impl1.ncd FPGARX_impl1.prf 
Design file:     fpgarx_impl1.ncd
Preference file: fpgarx_impl1.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "osc_clk" 88.670000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "osc_clk" 88.670000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d6[55]  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_d6[55]  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_126 to CIC1Cos/SLICE_124 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_126 to CIC1Cos/SLICE_124:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C22A.CLK to     R18C22A.Q0 CIC1Cos/SLICE_126 (from osc_clk)
ROUTE         2     0.154     R18C22A.Q0 to     R18C22C.M1 CIC1Cos/d6[55] (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Cos/SLICE_126:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.894        OSC.OSC to    R18C22A.CLK osc_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Cos/SLICE_124:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.894        OSC.OSC to    R18C22C.CLK osc_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d1[0]  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d1[0]  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_279 to CIC1Cos/SLICE_279 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_279 to CIC1Cos/SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C33C.CLK to     R24C33C.Q1 CIC1Cos/SLICE_279 (from osc_clk)
ROUTE         4     0.154     R24C33C.Q1 to     R24C33C.M1 CIC1Cos/d1_1 (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Cos/SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.876        OSC.OSC to    R24C33C.CLK osc_clk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Cos/SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.876        OSC.OSC to    R24C33C.CLK osc_clk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d8[0]  (from osc_clk +)
   Destination:    FF         Data in        CIC1Sin/d_d8[0]  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Sin/SLICE_841 to CIC1Sin/SLICE_902 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_841 to CIC1Sin/SLICE_902:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C14D.CLK to     R11C14D.Q0 CIC1Sin/SLICE_841 (from osc_clk)
ROUTE         3     0.154     R11C14D.Q0 to     R11C14A.M0 CIC1Sin/d9_1 (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Sin/SLICE_841:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.894        OSC.OSC to    R11C14D.CLK osc_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Sin/SLICE_902:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.894        OSC.OSC to    R11C14A.CLK osc_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_tmp[13]  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_d_tmp[13]  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_1026 to CIC1Cos/SLICE_1156 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_1026 to CIC1Cos/SLICE_1156:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C16B.CLK to     R16C16B.Q0 CIC1Cos/SLICE_1026 (from osc_clk)
ROUTE         2     0.154     R16C16B.Q0 to     R16C16D.M0 CIC1Cos/d_tmp[13] (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Cos/SLICE_1026:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.894        OSC.OSC to    R16C16B.CLK osc_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Cos/SLICE_1156:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.894        OSC.OSC to    R16C16D.CLK osc_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d1[0]  (from osc_clk +)
   Destination:    FF         Data in        CIC1Sin/d1[0]  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Sin/SLICE_608 to CIC1Sin/SLICE_608 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_608 to CIC1Sin/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C13C.CLK to     R15C13C.Q1 CIC1Sin/SLICE_608 (from osc_clk)
ROUTE         4     0.154     R15C13C.Q1 to     R15C13C.M1 CIC1Sin/d1_1 (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Sin/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.894        OSC.OSC to    R15C13C.CLK osc_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Sin/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.894        OSC.OSC to    R15C13C.CLK osc_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d9[0]  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_d9[0]  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_640 to CIC1Cos/SLICE_740 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_640 to CIC1Cos/SLICE_740:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R22C5B.CLK to      R22C5B.Q0 CIC1Cos/SLICE_640 (from osc_clk)
ROUTE         2     0.154      R22C5B.Q0 to      R22C5A.M0 CIC1Cos/d10_1 (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Cos/SLICE_640:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.876        OSC.OSC to     R22C5B.CLK osc_clk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Cos/SLICE_740:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.876        OSC.OSC to     R22C5A.CLK osc_clk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d5[0]  (from osc_clk +)
   Destination:    FF         Data in        CIC1Sin/d_tmp[0]  (to osc_clk +)

   Delay:               0.288ns  (46.2% logic, 53.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay CIC1Sin/SLICE_837 to SLICE_1021 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_837 to SLICE_1021:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C16A.CLK to     R23C16A.Q0 CIC1Sin/SLICE_837 (from osc_clk)
ROUTE         3     0.155     R23C16A.Q0 to     R23C16D.M1 CIC1Sin/d5_1 (to osc_clk)
                  --------
                    0.288   (46.2% logic, 53.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Sin/SLICE_837:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.876        OSC.OSC to    R23C16A.CLK osc_clk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_1021:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.876        OSC.OSC to    R23C16D.CLK osc_clk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d8[27]  (from osc_clk +)
   Destination:    FF         Data in        CIC1Sin/d_d8[27]  (to osc_clk +)

   Delay:               0.289ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay CIC1Sin/SLICE_398 to CIC1Sin/SLICE_916 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.308ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_398 to CIC1Sin/SLICE_916:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C19C.CLK to     R10C19C.Q0 CIC1Sin/SLICE_398 (from osc_clk)
ROUTE         2     0.156     R10C19C.Q0 to      R8C19C.M1 CIC1Sin/d8[27] (to osc_clk)
                  --------
                    0.289   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Sin/SLICE_398:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.894        OSC.OSC to    R10C19C.CLK osc_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Sin/SLICE_916:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.894        OSC.OSC to     R8C19C.CLK osc_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d8[11]  (from osc_clk +)
   Destination:    FF         Data in        CIC1Sin/d_d8[11]  (to osc_clk +)

   Delay:               0.289ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay CIC1Sin/SLICE_406 to CIC1Sin/SLICE_1274 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.308ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_406 to CIC1Sin/SLICE_1274:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C17C.CLK to     R10C17C.Q0 CIC1Sin/SLICE_406 (from osc_clk)
ROUTE         2     0.156     R10C17C.Q0 to      R9C17C.M0 CIC1Sin/d8[11] (to osc_clk)
                  --------
                    0.289   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Sin/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.894        OSC.OSC to    R10C17C.CLK osc_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Sin/SLICE_1274:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.894        OSC.OSC to     R9C17C.CLK osc_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d8[35]  (from osc_clk +)
   Destination:    FF         Data in        CIC1Sin/d_d8[35]  (to osc_clk +)

   Delay:               0.289ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay CIC1Sin/SLICE_394 to CIC1Sin/SLICE_1286 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.308ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_394 to CIC1Sin/SLICE_1286:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C20C.CLK to     R10C20C.Q0 CIC1Sin/SLICE_394 (from osc_clk)
ROUTE         2     0.156     R10C20C.Q0 to      R8C20C.M0 CIC1Sin/d8[35] (to osc_clk)
                  --------
                    0.289   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to CIC1Sin/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.894        OSC.OSC to    R10C20C.CLK osc_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to CIC1Sin/SLICE_1286:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.894        OSC.OSC to     R8C20C.CLK osc_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_clk" 88.670000 MHz ; |     0.000 ns|     0.306 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: osc_clk   Source: OSCH_inst.OSC   Loads: 932
   Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 65022 paths, 1 nets, and 6413 connections (100.00% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
