Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Apr 10 16:36:50 2024
| Host         : P2-05 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Wrapper_control_sets_placed.rpt
| Design       : Wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    33 |
|    Minimum number of control sets                        |    33 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    33 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    26 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             300 |          116 |
| No           | No                    | Yes                    |               6 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             801 |          409 |
| Yes          | No                    | Yes                    |              43 |           25 |
| Yes          | Yes                   | No                     |              62 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------------------------------+-------------------------------------+------------------+----------------+--------------+
|    Clock Signal    |              Enable Signal              |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+-----------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  pll/inst/clk_out1 | CPU/dx/ir/dff_loop[6].dff/q_reg_1       | CPU/pw/ir/dff_loop[4].dff/clr01_out |                1 |              1 |         1.00 |
|  pll/inst/clk_out1 | CPU/dx/ir/dff_loop[6].dff/q_reg_2       | CPU/pw/ir/dff_loop[4].dff/clr0      |                1 |              1 |         1.00 |
|  clk_100mhz_IBUF   |                                         |                                     |                1 |              2 |         2.00 |
|  pll/inst/clk_out1 |                                         | CPU/dx/ir/dff_loop[6].dff/p_27_in   |                3 |              6 |         2.00 |
|  nClock            | CPU/dx/ir/dff_loop[6].dff/p_27_in       | CPU/pw/r/q_reg_0                    |                3 |              7 |         2.33 |
|  clk25             |                                         |                                     |                5 |             10 |         2.00 |
|  clk25             | Display/vPos                            |                                     |                4 |             10 |         2.50 |
|  pll/inst/clk_out1 |                                         |                                     |               11 |             25 |         2.27 |
|  pll/inst/clk_out1 | CPU/md/mult_enable/wMult_enable         | CPU/dx/ir/dff_loop[6].dff/q_reg_1   |               21 |             31 |         1.48 |
|  pll/inst/clk_out1 | CPU/md/div_enable/wDiv_enable           | CPU/dx/ir/dff_loop[6].dff/q_reg_2   |               17 |             31 |         1.82 |
|  pll/inst/clk_out1 | CPU/pw/ex/q_reg_10                      |                                     |               15 |             32 |         2.13 |
|  pll/inst/clk_out1 | CPU/pw/ex/q_reg_12                      |                                     |               14 |             32 |         2.29 |
|  pll/inst/clk_out1 | CPU/pw/ex/q_reg_8                       |                                     |               16 |             32 |         2.00 |
|  pll/inst/clk_out1 | CPU/pw/ex/q_reg_1                       |                                     |               16 |             32 |         2.00 |
|  pll/inst/clk_out1 | CPU/pw/ex/q_reg_3                       |                                     |               15 |             32 |         2.13 |
|  pll/inst/clk_out1 | CPU/pw/ex/q_reg_5                       |                                     |               21 |             32 |         1.52 |
|  pll/inst/clk_out1 | CPU/pw/ex/q_reg_6                       |                                     |               15 |             32 |         2.13 |
|  pll/inst/clk_out1 | CPU/pw/ex/q_reg_4                       |                                     |               18 |             32 |         1.78 |
|  pll/inst/clk_out1 | CPU/pw/ex/q_reg_9                       |                                     |               17 |             32 |         1.88 |
|  pll/inst/clk_out1 | CPU/md/mult_enable/in_enable0           |                                     |               12 |             32 |         2.67 |
|  pll/inst/clk_out1 | CPU/md/div_enable/in_enable0            |                                     |               16 |             32 |         2.00 |
|  pll/inst/clk_out1 | CPU/dx/ir/dff_loop[6].dff/q_reg_2       |                                     |               15 |             32 |         2.13 |
|  pll/inst/clk_out1 | CPU/pw/ex/q_reg_7                       |                                     |               17 |             32 |         1.88 |
|  pll/inst/clk_out1 | CPU/dx/ir/dff_loop[6].dff/q_reg_1       |                                     |               17 |             32 |         1.88 |
|  pll/inst/clk_out1 | CPU/pw/ex/q_reg_14                      |                                     |               19 |             32 |         1.68 |
|  pll/inst/clk_out1 | CPU/pw/ex/q_reg_13                      |                                     |               15 |             32 |         2.13 |
|  pll/inst/clk_out1 | CPU/pw/ex/q_reg_11                      |                                     |               25 |             32 |         1.28 |
|  pll/inst/clk_out1 | CPU/pw/ex/q_reg_2                       |                                     |               29 |             32 |         1.10 |
|  pll/inst/clk_out1 | CPU/pw/ex/q_reg_15                      |                                     |               17 |             32 |         1.88 |
|  nClock            | CPU/md/count/t4/dff/pw_enable           | CPU/pw/r/q_reg_0                    |               20 |             34 |         1.70 |
|  nClock            | CPU/fd/ir/dff_loop[26].dff/q_i_3__104_0 |                                     |               38 |             87 |         2.29 |
|  nClock            | CPU/pw/ir/dff_loop[4].dff/dx_enable     |                                     |               38 |             96 |         2.53 |
|  nClock            |                                         |                                     |               99 |            263 |         2.66 |
+--------------------+-----------------------------------------+-------------------------------------+------------------+----------------+--------------+


