# lab1

## Lab1

```verilog
  `include "edge_detect.v"
	`include "SEG_HEX.v"
	module lab1(CLOCK_50, KEY, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6, HEX7, SMA_CLKIN);
	/*-----------parameter-----------*/
	parameter counting  = 2'd0;
	parameter sentdata  = 2'd1;
	parameter resetreg  = 2'd2;
	/*-----------ports declaration-----------*/
	input CLOCK_50, SMA_CLKIN;
	input [3:0]KEY;
	output wire [6:0]HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6, HEX7;
	/*-----------variables-----------*/
	reg [3:0]h[7:0];
	reg [25:0]cnt_1HZ  = 26'd0;
	reg counterEN = 1'b0;
	reg [1:0]fstate = 1'b0;
	wire data_en;
	wire pos_edge;
	assign data_en = ((fstate==sentdata)|(!KEY[0]))?(1'b1):(1'b0);
	/*-----------make counter-----------*/
	always@(posedge CLOCK_50 or negedge KEY[0])begin
		if(!KEY[0])cnt_1HZ <= 26'd0;
		else begin
			if(counterEN)begin
				if(cnt_1HZ<26'd50000000)cnt_1HZ <= cnt_1HZ + 26'd1;
				else cnt_1HZ <= 26'd0;
			end
			else if(!counterEN)cnt_1HZ <= 26'd0;
			else               cnt_1HZ <= 26'd0;
		end
	end
	/*-----------segment instance-----------*/
	SEG_HEX U7(.clk(CLOCK_50), .en(data_en), .iDIG(h[7]), .oHEX_D(HEX7));
	SEG_HEX U6(.clk(CLOCK_50), .en(data_en), .iDIG(h[6]), .oHEX_D(HEX6));
	SEG_HEX U5(.clk(CLOCK_50), .en(data_en), .iDIG(h[5]), .oHEX_D(HEX5));
	SEG_HEX U4(.clk(CLOCK_50), .en(data_en), .iDIG(h[4]), .oHEX_D(HEX4));
	SEG_HEX U3(.clk(CLOCK_50), .en(data_en), .iDIG(h[3]), .oHEX_D(HEX3));
	SEG_HEX U2(.clk(CLOCK_50), .en(data_en), .iDIG(h[2]), .oHEX_D(HEX2));
	SEG_HEX U1(.clk(CLOCK_50), .en(data_en), .iDIG(h[1]), .oHEX_D(HEX1));
	SEG_HEX U0(.clk(CLOCK_50), .en(data_en), .iDIG(h[0]-4'd1), .oHEX_D(HEX0));
	/*-----------edge_detect-----------*/
	edge_detect U8(
		.clk(CLOCK_50),
		.rst_n(KEY[0]),
		.data_in(SMA_CLKIN),
		.pos_edge(pos_edge),
		.neg_edge() 
   );
	/*-----------fstate_state-----------*/
	always@(posedge CLOCK_50 or negedge KEY[0])begin
		if(!KEY[0])begin
			fstate <= counting;
		end
		else begin
			case(fstate)
				counting:begin
					if(cnt_1HZ==26'd49999999)    fstate <= sentdata;//cnt_div10==4'd9  cnt_1HZ==26'd49999999
					else if(cnt_1HZ<26'd49999999)fstate <= counting;
					else                         fstate <= counting;
				end
				sentdata:begin
					fstate <= resetreg;
				end
				resetreg:begin
					fstate <= counting;
				end
				default:fstate <= counting;
			endcase
		end
	end
	/*-----------fstate_output-----------*/
	always@(posedge CLOCK_50 or negedge KEY[0])begin
		if(!KEY[0])begin
			h[7]  <= 4'd0;
			h[6]  <= 4'd0;
			h[5]  <= 4'd0;
			h[4]  <= 4'd0;
			h[3]  <= 4'd0;
			h[2]  <= 4'd0;
			h[1]  <= 4'd0;
			h[0]  <= 4'd0;
		end
		else begin
			case(fstate)
				counting:begin
					if(pos_edge==1'b1)begin
					counterEN <= 1'b1;
						if(h[0]>=4'd9)begin
							h[0] <= 4'd0;
							if(h[1]>=4'd9)begin
								h[1] <= 4'd0;
								if(h[2]>=4'd9)begin
									h[2] <= 4'd0;
									if(h[3]>=4'd9)begin
										h[3] <= 4'd0;
										if(h[4]>=4'd9)begin
											h[4] <= 4'd0;
											if(h[5]>=4'd9)begin
												h[5] <= 4'd0;
												if(h[6]>=4'd9)begin
													h[6] <= 4'd0;
													if(h[7]>=4'd9)begin
														h[7] <= 4'd0;
													end
													else h[7] <= h[7] + 4'd1;
												end
												else h[6] <= h[6] + 4'd1;
											end
											else h[5] <= h[5] + 4'd1;
										end
										else h[4] <= h[4] + 4'd1;
									end
									else h[3] <= h[3] + 4'd1;
								end
								else h[2] <= h[2] + 4'd1;
							end
							else h[1] <= h[1] + 4'd1;
						end
						else h[0] <= h[0] + 4'd1;
					end
				end
				sentdata:begin
					counterEN <= 1'b0;
				end
				resetreg:begin
					counterEN <= 1'b0;
					h[7] <= 4'd0;
					h[6] <= 4'd0;
					h[5] <= 4'd0;
					h[4] <= 4'd0;
					h[3] <= 4'd0;
					h[2] <= 4'd0;
					h[1] <= 4'd0;
					h[0] <= 4'd0;
				end
				default:counterEN <= 1'b0;
			endcase
		end
	end
	endmodule
```

## TestBench

```verilog
`timescale 10ns/1ns

	module lab1_tb;

	reg clk_50M;
	reg reset_n;  //low active
	reg key0;     //low active
	reg clk_sma;  // test clock
	wire [3:0] key;
	wire [6:0] hex0;
	wire [6:0] hex1;
	wire [6:0] hex2;
	wire [6:0] hex3;
	wire [6:0] hex4;
	wire [6:0] hex5;
	wire [6:0] hex6;
	wire [6:0] hex7;
	integer j = 0;
	lab1 u1(
						 //////// CLOCK //////////
						 .CLOCK_50(clk_50M),
						 .KEY(key),
						 //////// SEG7 //////////
						 .HEX0(hex0),
						 .HEX1(hex1),
						 .HEX2(hex2),
						 .HEX3(hex3),
						 .HEX4(hex4),
						 .HEX5(hex5),
						 .HEX6(hex6),
						 .HEX7(hex7),
						 ///////////////////////
						 .SMA_CLKIN(clk_sma)
											 
			  );  

	always
	  #10 clk_50M = ~clk_50M;
	  
	always
	  #31 clk_sma = ~clk_sma;  // 16129032Hz---->16.12MHZ//31
	  
	assign key[0] = key0 ;
	assign key[1] = reset_n;
	assign key[2] = reset_n;
	assign key[3] = reset_n;

	initial
	  begin
	  reset_n = 0;  
	  clk_50M = 0 ;  
	  clk_sma = 0; 
	  key0 = 1;

	  
	  #30 reset_n = 1;  
	  
	  #2_000_000
	  key0 = 0;     // key0 press
	  #12_000_000
	  key0 = 1;     // key0 release
	  #100_000_000; // simualtion 100ms
	  
		for(j=0;j<10000000;j=j+1)begin
			#100_000_000;
		end
	  $stop;
	  end
	  
	initial
	  begin
	  $monitor("time=%3d,reset_n=%d,key0=%d,hex0=%x hex1=%x hex2=%x hex3=%x hex4=%x hex5=%x hex6=%x hex7=%x",$time,reset_n,key0,hex0,hex1,hex2,hex3,hex4,hex5,hex6,hex7);
	  end
	  
	  
	endmodule
```

![lab1%20903247b3d70446f18e60113688c8d517/1.png](lab1%20903247b3d70446f18e60113688c8d517/1.png)

![lab1%20903247b3d70446f18e60113688c8d517/7.png](lab1%20903247b3d70446f18e60113688c8d517/7.png)

## edge_detect

```verilog
module edge_detect (
   clk,
   rst_n,
   data_in,
   pos_edge,
   neg_edge 
   );
input      clk;
input      rst_n;
input      data_in;
output     pos_edge;
output     neg_edge;

reg        data_in_d1;
reg        data_in_d2; 

assign pos_edge =  data_in_d1 & ~data_in_d2;
assign neg_edge =  ~data_in_d1 & data_in_d2;

 
always@(posedge clk or negedge rst_n) 
begin
  if (!rst_n)
  begin
    data_in_d1 <= 1'b0;
    data_in_d2 <= 1'b0;
  end
  else 
  begin
    data_in_d1 <= data_in;
    data_in_d2 <= data_in_d1;   
  end
end

/*
always@(posedge clk) 
begin 
  data_in_d1 <=#1 data_in;
  data_in_d2 <=#1 data_in_d1;   
end
 */
endmodule
```

## SEG_HEX

```verilog
module SEG_HEX(clk, en, iDIG, oHEX_D);
	input en, clk;
	input	  [3:0]   iDIG;				
	output  [6:0]	 oHEX_D;   
	reg	  [6:0]	 oHEX_D;	
	always @(posedge clk) 
    begin
		if(en)
			case(iDIG)
			4'h0: oHEX_D <= 7'b1000000; //0  
			4'h1: oHEX_D <= 7'b1111001; //1
			4'h2: oHEX_D <= 7'b0100100; //2
			4'h3: oHEX_D <= 7'b0110000; //3
			4'h4: oHEX_D <= 7'b0011001; //4
			4'h5: oHEX_D <= 7'b0010010; //5
			4'h6: oHEX_D <= 7'b0000010; //6
			4'h7: oHEX_D <= 7'b1111000; //7
			4'h8: oHEX_D <= 7'b0000000; //8
			4'h9: oHEX_D <= 7'b0011000; //9
			//4'ha: oHEX_D <= 7'b0001000; //a
			//4'hb: oHEX_D <= 7'b0000011; //b
			//4'hc: oHEX_D <= 7'b1000110; //c
			//4'hd: oHEX_D <= 7'b0100001; //d
			//4'he: oHEX_D <= 7'b0000110; //e
			//4'hf: oHEX_D <= 7'b0001110; //f
			default: oHEX_D <= 7'b1000000; //0
			endcase
		end
	endmodule
```

## Compilation Report

![lab1%20903247b3d70446f18e60113688c8d517/Untitled.png](lab1%20903247b3d70446f18e60113688c8d517/Untitled.png)

## State machine

![lab1%20903247b3d70446f18e60113688c8d517/Untitled%201.png](lab1%20903247b3d70446f18e60113688c8d517/Untitled%201.png)