<module name="OCP2SCP1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="OCP2SCP_REVISION" acronym="OCP2SCP_REVISION" offset="0x0" width="32" description="IP Revision Identifier (X.Y.R)">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="See" description="IP Revision" range="" rwaccess="R"/>
  </register>
  <register id="OCP2SCP_SYSCONFIG" acronym="OCP2SCP_SYSCONFIG" offset="0x10" width="32" description="SYSTEM CONFIGURATION REGISTER">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDLEMODE" width="2" begin="4" end="3" resetval="0x2" description="enum=Reserved ." range="" rwaccess="RW">
      <bitenum value="0" id="ForceIdle" token="IDLEMODE_0" description="Force Idle mode. An idle request is acknowledged unconditionally."/>
      <bitenum value="1" id="NoIdle" token="IDLEMODE_1" description="No Idle mode. An idle request is never acknowledged."/>
      <bitenum value="2" id="Reserved" token="IDLEMODE_2" description="Smart Idle mode. The acknowledgement to an idle request is given based on the internal activity."/>
      <bitenum value="3" id="SmartIdle" token="IDLEMODE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0" description="Software Reset. Set this bit to 1 to trigger a module reset. The bit is automatically reset by the hardware. During reads, it always returns 0." range="" rwaccess="RW">
      <bitenum value="0" id="Normal" token="SOFTRESET_0" description="Normal Mode"/>
      <bitenum value="1" id="Reset" token="SOFTRESET_1" description="The module is reset."/>
    </bitfield>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="1" description="L4-interconnect interface clock gating control." range="" rwaccess="RW">
      <bitenum value="0" id="FreeRun" token="AUTOIDLE_0" description="Internal L4-interconnect interface clock is free-running"/>
      <bitenum value="1" id="Automatic" token="AUTOIDLE_1" description="Automatic internal L4-interconnect interface clock gating, based on the L4-interconnect interface activity"/>
    </bitfield>
  </register>
  <register id="OCP2SCP_SYSSTATUS" acronym="OCP2SCP_SYSSTATUS" offset="0x14" width="32" description="System Status register.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="R">
      <bitenum value="1" id="Complete" token="RESETDONE_1_r" description="Reset completed"/>
      <bitenum value="0" id="InProgress" token="RESETDONE_0_r" description="Internal Reset is on-going"/>
    </bitfield>
  </register>
  <register id="OCP2SCP_TIMING" acronym="OCP2SCP_TIMING" offset="0x18" width="32" description="Interrupt Status Register (legacy) for first line of interrupt.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x00 0000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="DIVISIONRATIO" width="3" begin="9" end="7" resetval="0x0" description="Division Ration of the SCP clock in relation to OCP input clock." range="" rwaccess="RW"/>
    <bitfield id="SYNC1" width="3" begin="6" end="4" resetval="0x0" description="Number of SCPclock cycles defining SYNC1" range="" rwaccess="RW"/>
    <bitfield id="SYNC2" width="4" begin="3" end="0" resetval="0x1" description="Number of SCPclock cycles defining SYNC2" range="" rwaccess="RW"/>
  </register>
</module>
