#-----------------------------------------------------------
# xsim v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Jul  9 00:09:45 2023
# Process ID: 18156
# Current directory: /home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis_workflow2/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/EntryConv/xsim_script.tcl}
# Log file: /home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis_workflow2/solution1/sim/verilog/xsim.log
# Journal file: /home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis_workflow2/solution1/sim/verilog/xsim.jou
# Running On: gandalfvoid, OS: Linux, CPU Frequency: 3265.256 MHz, CPU Physical cores: 16, Host memory: 16108 MB
#-----------------------------------------------------------
source xsim.dir/EntryConv/xsim_script.tcl
open_wave_config EntryConv_dataflow_ana.wcfg
source EntryConv.tcl
