Analysis & Synthesis report for vga1
Tue Jan 17 20:39:25 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE10_LITE_Golden_Top|soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height
 12. State Machine - |DE10_LITE_Golden_Top|soc1:u1|soc1_sdram:sdram|m_next
 13. State Machine - |DE10_LITE_Golden_Top|soc1:u1|soc1_sdram:sdram|m_state
 14. State Machine - |DE10_LITE_Golden_Top|soc1:u1|soc1_sdram:sdram|i_next
 15. State Machine - |DE10_LITE_Golden_Top|soc1:u1|soc1_sdram:sdram|i_state
 16. State Machine - |DE10_LITE_Golden_Top|soc1:u1|soc1_pixelbuff:pixelbuff|s_pixel_buffer
 17. State Machine - |DE10_LITE_Golden_Top|soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|s_serial_transfer
 18. State Machine - |DE10_LITE_Golden_Top|soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol
 19. State Machine - |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_tck:the_soc1_cpu_cpu_debug_slave_tck|DRsize
 20. Registers Protected by Synthesis
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for soc1:u1|soc1_charbuff:charbuff|altsyncram:Char_Buffer_Memory|altsyncram_ch62:auto_generated
 27. Source assignments for soc1:u1|soc1_charbuff:charbuff|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_mkh1:auto_generated
 28. Source assignments for soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_w:the_soc1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 29. Source assignments for soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_r:the_soc1_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 30. Source assignments for soc1:u1|soc1_pixelbuff:pixelbuff|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|altsyncram_l7b1:FIFOram
 31. Source assignments for soc1:u1|soc1_pll:pll
 32. Source assignments for soc1:u1|soc1_pll:pll|soc1_pll_stdsync_sv6:stdsync2|soc1_pll_dffpipe_l2c:dffpipe3
 33. Source assignments for soc1:u1|soc1_ram:ram|altsyncram:the_altsyncram|altsyncram_pic1:auto_generated
 34. Source assignments for soc1:u1|soc1_sdram:sdram
 35. Source assignments for soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO
 36. Source assignments for soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated
 37. Source assignments for soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_g26:rdptr_g1p
 38. Source assignments for soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_cgb:wrptr_g1p
 39. Source assignments for soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram
 40. Source assignments for soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp
 41. Source assignments for soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12
 42. Source assignments for soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_brp
 43. Source assignments for soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_bwp
 44. Source assignments for soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp
 45. Source assignments for soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16
 46. Source assignments for soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram
 47. Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_demux:cmd_demux
 48. Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 49. Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 50. Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux:rsp_demux
 51. Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_demux:rsp_demux_001
 52. Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_demux:rsp_demux_002
 53. Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 54. Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_004
 55. Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_005
 56. Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_006
 57. Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_007
 58. Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux:rsp_demux_008
 59. Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_009
 60. Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_010:rsp_demux_010
 61. Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_011
 62. Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_012
 63. Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_013
 64. Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_014
 65. Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_015
 66. Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_016
 67. Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_017
 68. Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_018
 69. Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_019
 70. Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_020
 71. Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 72. Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 73. Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 74. Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 75. Source assignments for soc1:u1|altera_reset_controller:rst_controller
 76. Source assignments for soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 77. Source assignments for soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 78. Source assignments for soc1:u1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 79. Source assignments for soc1:u1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 80. Source assignments for soc1:u1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 81. Source assignments for soc1:u1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 82. Source assignments for soc1:u1|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
 83. Source assignments for soc1:u1|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
 84. Source assignments for soc1:u1|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1
 85. Source assignments for soc1:u1|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_req_sync_uq1
 86. Parameter Settings for User Entity Instance: soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0
 87. Parameter Settings for User Entity Instance: soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller
 88. Parameter Settings for User Entity Instance: soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller
 89. Parameter Settings for User Entity Instance: soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator
 90. Parameter Settings for User Entity Instance: soc1:u1|soc1_charbuff:charbuff
 91. Parameter Settings for User Entity Instance: soc1:u1|soc1_charbuff:charbuff|altsyncram:Char_Buffer_Memory
 92. Parameter Settings for User Entity Instance: soc1:u1|soc1_charbuff:charbuff|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom
 93. Parameter Settings for User Entity Instance: soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_w:the_soc1_jtag_uart_scfifo_w|scfifo:wfifo
 94. Parameter Settings for User Entity Instance: soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_r:the_soc1_jtag_uart_scfifo_r|scfifo:rfifo
 95. Parameter Settings for User Entity Instance: soc1:u1|soc1_pixelbuff:pixelbuff
 96. Parameter Settings for User Entity Instance: soc1:u1|soc1_pixelbuff:pixelbuff|scfifo:Image_Buffer
 97. Parameter Settings for User Entity Instance: soc1:u1|soc1_ram:ram|altsyncram:the_altsyncram
 98. Parameter Settings for User Entity Instance: soc1:u1|soc1_video_change_alpha_0:video_change_alpha_0
 99. Parameter Settings for User Entity Instance: soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0
100. Parameter Settings for User Entity Instance: soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO
101. Parameter Settings for User Entity Instance: soc1:u1|soc1_video_rgb_resampler_0:video_rgb_resampler_0
102. Parameter Settings for User Entity Instance: soc1:u1|soc1_video_scaler_0:video_scaler_0
103. Parameter Settings for User Entity Instance: soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height
104. Parameter Settings for User Entity Instance: soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO
105. Parameter Settings for User Entity Instance: soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width
106. Parameter Settings for User Entity Instance: soc1:u1|soc1_video_vga_controller_0:video_vga_controller_0
107. Parameter Settings for User Entity Instance: soc1:u1|soc1_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing
108. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pixelbuff_avalon_pixel_dma_master_translator
109. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
110. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
111. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator
112. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator
113. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:charbuff_avalon_char_buffer_slave_translator
114. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:charbuff_avalon_char_control_slave_translator
115. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixelbuff_avalon_control_slave_translator
116. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
117. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator
118. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
119. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
120. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator
121. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
122. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
123. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator
124. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator
125. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator
126. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator
127. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator
128. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator
129. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator
130. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
131. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator
132. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pixelbuff_avalon_pixel_dma_master_agent
133. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
134. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
135. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent
136. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
137. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo
138. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent
139. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor
140. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo
141. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_buffer_slave_agent
142. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor
143. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo
144. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_control_slave_agent
145. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
146. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo
147. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixelbuff_avalon_control_slave_agent
148. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixelbuff_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
149. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo
150. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
151. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
152. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
153. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent
154. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent|altera_merlin_burst_uncompressor:uncompressor
155. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo
156. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
157. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
158. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
159. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
160. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
161. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
162. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent
163. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
164. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo
165. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo
166. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
167. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
168. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
169. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
170. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
171. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
172. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
173. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent
174. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
175. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo
176. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent
177. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
178. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo
179. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent
180. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
181. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo
182. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent
183. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent|altera_merlin_burst_uncompressor:uncompressor
184. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo
185. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent
186. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent|altera_merlin_burst_uncompressor:uncompressor
187. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo
188. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent
189. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent|altera_merlin_burst_uncompressor:uncompressor
190. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo
191. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent
192. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor
193. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo
194. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent
195. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
196. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo
197. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent
198. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|altera_merlin_burst_uncompressor:uncompressor
199. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo
200. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router:router|soc1_mm_interconnect_0_router_default_decode:the_default_decode
201. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_001:router_001|soc1_mm_interconnect_0_router_001_default_decode:the_default_decode
202. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_002:router_002|soc1_mm_interconnect_0_router_002_default_decode:the_default_decode
203. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_003:router_003|soc1_mm_interconnect_0_router_003_default_decode:the_default_decode
204. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_004:router_004|soc1_mm_interconnect_0_router_004_default_decode:the_default_decode
205. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_004:router_005|soc1_mm_interconnect_0_router_004_default_decode:the_default_decode
206. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_006|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode
207. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_007|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode
208. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_008|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode
209. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_009|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode
210. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_010|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode
211. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_011:router_011|soc1_mm_interconnect_0_router_011_default_decode:the_default_decode
212. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_012|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode
213. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_013:router_013|soc1_mm_interconnect_0_router_013_default_decode:the_default_decode
214. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_014|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode
215. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_015|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode
216. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_016|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode
217. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_017|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode
218. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_018|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode
219. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_019|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode
220. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_020|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode
221. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_021|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode
222. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_022|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode
223. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_023|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode
224. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter
225. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter
226. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter
227. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
228. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:charbuff_avalon_char_buffer_slave_burst_adapter
229. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:charbuff_avalon_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
230. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
231. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
232. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
233. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
234. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb
235. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
236. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_010:cmd_mux_010|altera_merlin_arbitrator:arb
237. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_010:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
238. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
239. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
240. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb
241. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
242. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter
243. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
244. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter
245. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter
246. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter
247. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter
248. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter
249. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter
250. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
251. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter
252. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
253. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter
254. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
255. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter
256. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
257. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
258. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
259. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
260. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
261. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
262. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
263. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
264. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
265. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
266. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
267. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002
268. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
269. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
270. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
271. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
272. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
273. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
274. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
275. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010
276. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
277. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
278. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
279. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014
280. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015
281. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016
282. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017
283. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018
284. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_019
285. Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_020
286. Parameter Settings for User Entity Instance: soc1:u1|soc1_avalon_st_adapter:avalon_st_adapter
287. Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller
288. Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
289. Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
290. Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller_001
291. Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
292. Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
293. Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller_002
294. Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
295. Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
296. Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller_003
297. Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
298. Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
299. Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller_004
300. Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1
301. Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_req_sync_uq1
302. altsyncram Parameter Settings by Entity Instance
303. scfifo Parameter Settings by Entity Instance
304. dcfifo Parameter Settings by Entity Instance
305. Port Connectivity Checks: "soc1:u1|altera_reset_controller:rst_controller_004"
306. Port Connectivity Checks: "soc1:u1|altera_reset_controller:rst_controller_003"
307. Port Connectivity Checks: "soc1:u1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
308. Port Connectivity Checks: "soc1:u1|altera_reset_controller:rst_controller_002"
309. Port Connectivity Checks: "soc1:u1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
310. Port Connectivity Checks: "soc1:u1|altera_reset_controller:rst_controller_001"
311. Port Connectivity Checks: "soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
312. Port Connectivity Checks: "soc1:u1|altera_reset_controller:rst_controller"
313. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
314. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
315. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter"
316. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
317. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter"
318. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter"
319. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
320. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter"
321. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter"
322. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter"
323. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter"
324. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter"
325. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter"
326. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
327. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter"
328. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
329. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
330. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
331. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_013:router_013|soc1_mm_interconnect_0_router_013_default_decode:the_default_decode"
332. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_011:router_011|soc1_mm_interconnect_0_router_011_default_decode:the_default_decode"
333. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_006|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode"
334. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_004:router_004|soc1_mm_interconnect_0_router_004_default_decode:the_default_decode"
335. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_003:router_003|soc1_mm_interconnect_0_router_003_default_decode:the_default_decode"
336. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_002:router_002|soc1_mm_interconnect_0_router_002_default_decode:the_default_decode"
337. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_001:router_001|soc1_mm_interconnect_0_router_001_default_decode:the_default_decode"
338. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router:router|soc1_mm_interconnect_0_router_default_decode:the_default_decode"
339. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo"
340. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent"
341. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo"
342. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent"
343. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo"
344. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent"
345. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo"
346. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent"
347. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo"
348. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent"
349. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo"
350. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent"
351. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo"
352. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent"
353. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo"
354. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent"
355. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo"
356. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent"
357. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
358. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
359. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
360. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
361. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
362. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo"
363. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo"
364. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent"
365. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
366. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
367. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
368. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
369. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo"
370. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent"
371. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
372. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
373. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo"
374. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixelbuff_avalon_control_slave_agent"
375. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo"
376. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_control_slave_agent"
377. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo"
378. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_buffer_slave_agent"
379. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo"
380. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent"
381. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo"
382. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent"
383. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
384. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
385. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pixelbuff_avalon_pixel_dma_master_agent"
386. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator"
387. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
388. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator"
389. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator"
390. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator"
391. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator"
392. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator"
393. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator"
394. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator"
395. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
396. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
397. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator"
398. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
399. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
400. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator"
401. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
402. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixelbuff_avalon_control_slave_translator"
403. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:charbuff_avalon_char_control_slave_translator"
404. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:charbuff_avalon_char_buffer_slave_translator"
405. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator"
406. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator"
407. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
408. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
409. Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pixelbuff_avalon_pixel_dma_master_translator"
410. Port Connectivity Checks: "soc1:u1|soc1_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"
411. Port Connectivity Checks: "soc1:u1|soc1_video_vga_controller_0:video_vga_controller_0"
412. Port Connectivity Checks: "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"
413. Port Connectivity Checks: "soc1:u1|soc1_video_scaler_0:video_scaler_0"
414. Port Connectivity Checks: "soc1:u1|soc1_video_rgb_resampler_0:video_rgb_resampler_0"
415. Port Connectivity Checks: "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0"
416. Port Connectivity Checks: "soc1:u1|soc1_video_alpha_blender_0:video_alpha_blender_0"
417. Port Connectivity Checks: "soc1:u1|soc1_sdram:sdram|soc1_sdram_input_efifo_module:the_soc1_sdram_input_efifo_module"
418. Port Connectivity Checks: "soc1:u1|soc1_ram:ram"
419. Port Connectivity Checks: "soc1:u1|soc1_pll:pll|soc1_pll_altpll_62g2:sd1"
420. Port Connectivity Checks: "soc1:u1|soc1_pll:pll"
421. Port Connectivity Checks: "soc1:u1|soc1_pixelbuff:pixelbuff"
422. Port Connectivity Checks: "soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic"
423. Port Connectivity Checks: "soc1:u1|soc1_jtag_uart:jtag_uart"
424. Port Connectivity Checks: "soc1:u1|soc1_cpu:cpu"
425. Port Connectivity Checks: "soc1:u1|soc1_charbuff:charbuff"
426. Port Connectivity Checks: "soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator"
427. Port Connectivity Checks: "soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller"
428. Port Connectivity Checks: "soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer"
429. Port Connectivity Checks: "soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller"
430. Port Connectivity Checks: "soc1:u1"
431. Post-Synthesis Netlist Statistics for Top Partition
432. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
433. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
434. Elapsed Time Per Partition
435. Analysis & Synthesis Messages
436. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 17 20:39:25 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; vga1                                        ;
; Top-level Entity Name              ; DE10_LITE_Golden_Top                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 7,281                                       ;
;     Total combinational functions  ; 6,009                                       ;
;     Dedicated logic registers      ; 4,120                                       ;
; Total registers                    ; 4120                                        ;
; Total pins                         ; 130                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 989,824                                     ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+----------------------+--------------------+
; Option                                                           ; Setting              ; Default Value      ;
+------------------------------------------------------------------+----------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES     ;                    ;
; Top-level entity name                                            ; DE10_LITE_Golden_Top ; vga1               ;
; Family name                                                      ; MAX 10               ; Cyclone V          ;
; Type of Retiming Performed During Resynthesis                    ; Full                 ;                    ;
; Resynthesis Optimization Effort                                  ; Normal               ;                    ;
; Physical Synthesis Level for Resynthesis                         ; Normal               ;                    ;
; Use Generated Physical Constraints File                          ; On                   ;                    ;
; Use smart compilation                                            ; Off                  ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                   ; On                 ;
; Enable compact report table                                      ; Off                  ; Off                ;
; Restructure Multiplexers                                         ; Auto                 ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                  ; Off                ;
; Preserve fewer node names                                        ; On                   ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable               ; Enable             ;
; Verilog Version                                                  ; Verilog_2001         ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993            ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                 ; Auto               ;
; Safe State Machine                                               ; Off                  ; Off                ;
; Extract Verilog State Machines                                   ; On                   ; On                 ;
; Extract VHDL State Machines                                      ; On                   ; On                 ;
; Ignore Verilog initial constructs                                ; Off                  ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                   ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                   ; On                 ;
; Parallel Synthesis                                               ; On                   ; On                 ;
; DSP Block Balancing                                              ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                               ; On                   ; On                 ;
; Power-Up Don't Care                                              ; On                   ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                  ; Off                ;
; Remove Duplicate Registers                                       ; On                   ; On                 ;
; Ignore CARRY Buffers                                             ; Off                  ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                  ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                  ; Off                ;
; Ignore LCELL Buffers                                             ; Off                  ; Off                ;
; Ignore SOFT Buffers                                              ; On                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                  ; Off                ;
; Optimization Technique                                           ; Balanced             ; Balanced           ;
; Carry Chain Length                                               ; 70                   ; 70                 ;
; Auto Carry Chains                                                ; On                   ; On                 ;
; Auto Open-Drain Pins                                             ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                  ; Off                ;
; Auto ROM Replacement                                             ; On                   ; On                 ;
; Auto RAM Replacement                                             ; On                   ; On                 ;
; Auto DSP Block Replacement                                       ; On                   ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                 ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                   ; On                 ;
; Strict RAM Replacement                                           ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                  ; Off                ;
; Auto RAM Block Balancing                                         ; On                   ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                  ; Off                ;
; Auto Resource Sharing                                            ; Off                  ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                  ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                   ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                  ; Off                ;
; Timing-Driven Synthesis                                          ; On                   ; On                 ;
; Report Parameter Settings                                        ; On                   ; On                 ;
; Report Source Assignments                                        ; On                   ; On                 ;
; Report Connectivity Checks                                       ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                  ; Off                ;
; Synchronization Register Chain Length                            ; 2                    ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation ;
; HDL message level                                                ; Level2               ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                  ; 100                ;
; Clock MUX Protection                                             ; On                   ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                  ; Off                ;
; Block Design Naming                                              ; Auto                 ; Auto               ;
; SDC constraint protection                                        ; Off                  ; Off                ;
; Synthesis Effort                                                 ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                  ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                   ; On                 ;
+------------------------------------------------------------------+----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                          ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                 ; Library     ;
+-------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------+
; soc1/synthesis/soc1.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v                                                                     ; soc1        ;
; soc1/synthesis/submodules/altera_reset_controller.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_reset_controller.v                                       ; soc1        ;
; soc1/synthesis/submodules/altera_reset_synchronizer.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_reset_synchronizer.v                                     ; soc1        ;
; soc1/synthesis/submodules/soc1_avalon_st_adapter.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_avalon_st_adapter.v                                        ; soc1        ;
; soc1/synthesis/submodules/soc1_avalon_st_adapter_channel_adapter_0.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_avalon_st_adapter_channel_adapter_0.sv                     ; soc1        ;
; soc1/synthesis/submodules/soc1_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_irq_mapper.sv                                              ; soc1        ;
; soc1/synthesis/submodules/soc1_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v                                        ; soc1        ;
; soc1/synthesis/submodules/soc1_mm_interconnect_0_avalon_st_adapter_010.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_avalon_st_adapter_010.v                  ; soc1        ;
; soc1/synthesis/submodules/soc1_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv ; soc1        ;
; soc1/synthesis/submodules/soc1_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_avalon_st_adapter_001.v                  ; soc1        ;
; soc1/synthesis/submodules/soc1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; soc1        ;
; soc1/synthesis/submodules/soc1_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_avalon_st_adapter.v                      ; soc1        ;
; soc1/synthesis/submodules/soc1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; soc1        ;
; soc1/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                      ; soc1        ;
; soc1/synthesis/submodules/altera_avalon_st_clock_crosser.v                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_avalon_st_clock_crosser.v                                ; soc1        ;
; soc1/synthesis/submodules/altera_std_synchronizer_nocut.v                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_std_synchronizer_nocut.v                                 ; soc1        ;
; soc1/synthesis/submodules/altera_merlin_width_adapter.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_width_adapter.sv                                  ; soc1        ;
; soc1/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; soc1        ;
; soc1/synthesis/submodules/soc1_mm_interconnect_0_rsp_mux_002.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_rsp_mux_002.sv                           ; soc1        ;
; soc1/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; soc1        ;
; soc1/synthesis/submodules/soc1_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_rsp_mux_001.sv                           ; soc1        ;
; soc1/synthesis/submodules/soc1_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_rsp_mux.sv                               ; soc1        ;
; soc1/synthesis/submodules/soc1_mm_interconnect_0_rsp_demux_010.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_rsp_demux_010.sv                         ; soc1        ;
; soc1/synthesis/submodules/soc1_mm_interconnect_0_rsp_demux_003.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_rsp_demux_003.sv                         ; soc1        ;
; soc1/synthesis/submodules/soc1_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_rsp_demux.sv                             ; soc1        ;
; soc1/synthesis/submodules/soc1_mm_interconnect_0_cmd_mux_010.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_cmd_mux_010.sv                           ; soc1        ;
; soc1/synthesis/submodules/soc1_mm_interconnect_0_cmd_mux_003.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_cmd_mux_003.sv                           ; soc1        ;
; soc1/synthesis/submodules/soc1_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_cmd_mux_001.sv                           ; soc1        ;
; soc1/synthesis/submodules/soc1_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_cmd_mux.sv                               ; soc1        ;
; soc1/synthesis/submodules/soc1_mm_interconnect_0_cmd_demux_002.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_cmd_demux_002.sv                         ; soc1        ;
; soc1/synthesis/submodules/soc1_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_cmd_demux_001.sv                         ; soc1        ;
; soc1/synthesis/submodules/soc1_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_cmd_demux.sv                             ; soc1        ;
; soc1/synthesis/submodules/altera_merlin_burst_adapter.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_burst_adapter.sv                                  ; soc1        ;
; soc1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                           ; soc1        ;
; soc1/synthesis/submodules/altera_merlin_traffic_limiter.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_traffic_limiter.sv                                ; soc1        ;
; soc1/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; soc1        ;
; soc1/synthesis/submodules/soc1_mm_interconnect_0_router_013.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router_013.sv                            ; soc1        ;
; soc1/synthesis/submodules/soc1_mm_interconnect_0_router_011.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router_011.sv                            ; soc1        ;
; soc1/synthesis/submodules/soc1_mm_interconnect_0_router_006.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router_006.sv                            ; soc1        ;
; soc1/synthesis/submodules/soc1_mm_interconnect_0_router_004.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router_004.sv                            ; soc1        ;
; soc1/synthesis/submodules/soc1_mm_interconnect_0_router_003.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router_003.sv                            ; soc1        ;
; soc1/synthesis/submodules/soc1_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router_002.sv                            ; soc1        ;
; soc1/synthesis/submodules/soc1_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router_001.sv                            ; soc1        ;
; soc1/synthesis/submodules/soc1_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router.sv                                ; soc1        ;
; soc1/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; soc1        ;
; soc1/synthesis/submodules/altera_merlin_master_agent.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_master_agent.sv                                   ; soc1        ;
; soc1/synthesis/submodules/altera_merlin_slave_translator.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_slave_translator.sv                               ; soc1        ;
; soc1/synthesis/submodules/altera_merlin_master_translator.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_master_translator.sv                              ; soc1        ;
; soc1/synthesis/submodules/altera_up_avalon_video_vga_timing.v                             ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_avalon_video_vga_timing.v                             ; soc1        ;
; soc1/synthesis/submodules/soc1_video_vga_controller_0.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_video_vga_controller_0.v                                   ; soc1        ;
; soc1/synthesis/submodules/altera_up_video_scaler_multiply_width.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_video_scaler_multiply_width.v                         ; soc1        ;
; soc1/synthesis/submodules/altera_up_video_scaler_multiply_height.v                        ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_video_scaler_multiply_height.v                        ; soc1        ;
; soc1/synthesis/submodules/soc1_video_scaler_0.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_video_scaler_0.v                                           ; soc1        ;
; soc1/synthesis/submodules/soc1_video_rgb_resampler_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_video_rgb_resampler_0.v                                    ; soc1        ;
; soc1/synthesis/submodules/soc1_video_dual_clock_buffer_0.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_video_dual_clock_buffer_0.v                                ; soc1        ;
; soc1/synthesis/submodules/soc1_video_change_alpha_0.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_video_change_alpha_0.v                                     ; soc1        ;
; soc1/synthesis/submodules/altera_up_video_alpha_blender_simple.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_video_alpha_blender_simple.v                          ; soc1        ;
; soc1/synthesis/submodules/soc1_video_alpha_blender_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_video_alpha_blender_0.v                                    ; soc1        ;
; soc1/synthesis/submodules/soc1_timer_0.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_timer_0.v                                                  ; soc1        ;
; soc1/synthesis/submodules/soc1_sysid_qsys_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_sysid_qsys_0.v                                             ; soc1        ;
; soc1/synthesis/submodules/soc1_sw.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_sw.v                                                       ; soc1        ;
; soc1/synthesis/submodules/soc1_sdram.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_sdram.v                                                    ; soc1        ;
; soc1/synthesis/submodules/soc1_ram.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_ram.v                                                      ; soc1        ;
; soc1/synthesis/submodules/soc1_pll.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_pll.v                                                      ; soc1        ;
; soc1/synthesis/submodules/soc1_pixelbuff.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_pixelbuff.v                                                ; soc1        ;
; soc1/synthesis/submodules/soc1_ledr.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_ledr.v                                                     ; soc1        ;
; soc1/synthesis/submodules/soc1_key.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_key.v                                                      ; soc1        ;
; soc1/synthesis/submodules/soc1_jtag_uart.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_jtag_uart.v                                                ; soc1        ;
; soc1/synthesis/submodules/soc1_hex0.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_hex0.v                                                     ; soc1        ;
; soc1/synthesis/submodules/soc1_cpu.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu.v                                                      ; soc1        ;
; soc1/synthesis/submodules/soc1_cpu_cpu.v                                                  ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v                                                  ; soc1        ;
; soc1/synthesis/submodules/soc1_cpu_cpu_debug_slave_sysclk.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu_debug_slave_sysclk.v                               ; soc1        ;
; soc1/synthesis/submodules/soc1_cpu_cpu_debug_slave_tck.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu_debug_slave_tck.v                                  ; soc1        ;
; soc1/synthesis/submodules/soc1_cpu_cpu_debug_slave_wrapper.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu_debug_slave_wrapper.v                              ; soc1        ;
; soc1/synthesis/submodules/soc1_cpu_cpu_mult_cell.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu_mult_cell.v                                        ; soc1        ;
; soc1/synthesis/submodules/soc1_cpu_cpu_test_bench.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu_test_bench.v                                       ; soc1        ;
; soc1/synthesis/submodules/altera_up_video_128_character_rom.v                             ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_video_128_character_rom.v                             ; soc1        ;
; soc1/synthesis/submodules/altera_up_video_char_mode_rom_128.mif                           ; yes             ; User Memory Initialization File              ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_video_char_mode_rom_128.mif                           ; soc1        ;
; soc1/synthesis/submodules/soc1_charbuff.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_charbuff.v                                                 ; soc1        ;
; soc1/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v             ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v             ; soc1        ;
; soc1/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v              ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v              ; soc1        ;
; soc1/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v                         ; soc1        ;
; soc1/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v                    ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v                    ; soc1        ;
; soc1/synthesis/submodules/soc1_accelerometer_spi_0.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_accelerometer_spi_0.v                                      ; soc1        ;
; DE10_LITE_Golden_Top.v                                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Afshin/Desktop/vga/new/p1/DE10_LITE_Golden_Top.v                                                                    ;             ;
; altsyncram.tdf                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                        ;             ;
; stratix_ram_block.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                 ;             ;
; lpm_mux.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                           ;             ;
; lpm_decode.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                        ;             ;
; aglobal181.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                        ;             ;
; a_rdenreg.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                         ;             ;
; altrom.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                            ;             ;
; altram.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                            ;             ;
; altdpram.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                          ;             ;
; db/altsyncram_ch62.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_ch62.tdf                                                                    ;             ;
; db/altsyncram_mkh1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_mkh1.tdf                                                                    ;             ;
; db/altsyncram_iuc1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_iuc1.tdf                                                                    ;             ;
; db/altsyncram_3lc1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_3lc1.tdf                                                                    ;             ;
; db/altsyncram_vhc1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_vhc1.tdf                                                                    ;             ;
; db/altsyncram_5tb1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_5tb1.tdf                                                                    ;             ;
; altera_mult_add.tdf                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                   ;             ;
; db/altera_mult_add_bbo2.v                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/altera_mult_add_bbo2.v                                                                 ;             ;
; altera_mult_add_rtl.v                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                 ;             ;
; db/altsyncram_r0c1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_r0c1.tdf                                                                    ;             ;
; db/altsyncram_ote1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_ote1.tdf                                                                    ;             ;
; db/altsyncram_hec1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_hec1.tdf                                                                    ;             ;
; altera_std_synchronizer.v                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                             ;             ;
; db/altsyncram_0n61.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_0n61.tdf                                                                    ;             ;
; sld_virtual_jtag_basic.v                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                     ;             ;
; scfifo.tdf                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                            ;             ;
; a_regfifo.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                         ;             ;
; a_dpfifo.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                          ;             ;
; a_i2fifo.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                          ;             ;
; a_fffifo.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                          ;             ;
; a_f2fifo.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                          ;             ;
; db/scfifo_9621.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/scfifo_9621.tdf                                                                        ;             ;
; db/a_dpfifo_bb01.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/a_dpfifo_bb01.tdf                                                                      ;             ;
; db/a_fefifo_7cf.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/a_fefifo_7cf.tdf                                                                       ;             ;
; db/cntr_337.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/cntr_337.tdf                                                                           ;             ;
; db/altsyncram_dtn1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_dtn1.tdf                                                                    ;             ;
; db/cntr_n2b.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/cntr_n2b.tdf                                                                           ;             ;
; alt_jtag_atlantic.v                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                   ;             ;
; db/scfifo_7f91.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/scfifo_7f91.tdf                                                                        ;             ;
; db/a_dpfifo_s631.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/a_dpfifo_s631.tdf                                                                      ;             ;
; db/altsyncram_l7b1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_l7b1.tdf                                                                    ;             ;
; db/cmpr_a78.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/cmpr_a78.tdf                                                                           ;             ;
; db/cntr_lka.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/cntr_lka.tdf                                                                           ;             ;
; db/cntr_2l6.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/cntr_2l6.tdf                                                                           ;             ;
; db/cntr_mka.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/cntr_mka.tdf                                                                           ;             ;
; db/altsyncram_pic1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_pic1.tdf                                                                    ;             ;
; db/decode_c7a.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/decode_c7a.tdf                                                                         ;             ;
; db/mux_93b.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/mux_93b.tdf                                                                            ;             ;
; dcfifo.tdf                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                                            ;             ;
; lpm_counter.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                       ;             ;
; lpm_add_sub.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                       ;             ;
; a_graycounter.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc                                                     ;             ;
; a_fefifo.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                          ;             ;
; a_gray2bin.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                        ;             ;
; dffpipe.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                           ;             ;
; alt_sync_fifo.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                     ;             ;
; lpm_compare.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                       ;             ;
; altsyncram_fifo.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                   ;             ;
; db/dcfifo_d7j1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/dcfifo_d7j1.tdf                                                                        ;             ;
; db/a_gray2bin_jra.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/a_gray2bin_jra.tdf                                                                     ;             ;
; db/a_graycounter_g26.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/a_graycounter_g26.tdf                                                                  ;             ;
; db/a_graycounter_cgb.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/a_graycounter_cgb.tdf                                                                  ;             ;
; db/altsyncram_9f11.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_9f11.tdf                                                                    ;             ;
; db/alt_synch_pipe_g9l.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/alt_synch_pipe_g9l.tdf                                                                 ;             ;
; db/dffpipe_1v8.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/dffpipe_1v8.tdf                                                                        ;             ;
; db/dffpipe_0v8.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/dffpipe_0v8.tdf                                                                        ;             ;
; db/alt_synch_pipe_h9l.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/alt_synch_pipe_h9l.tdf                                                                 ;             ;
; db/dffpipe_2v8.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/dffpipe_2v8.tdf                                                                        ;             ;
; db/cmpr_0h5.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/cmpr_0h5.tdf                                                                           ;             ;
; db/mux_9d7.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/mux_9d7.tdf                                                                            ;             ;
; db/scfifo_3t21.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/scfifo_3t21.tdf                                                                        ;             ;
; db/a_dpfifo_mk21.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/a_dpfifo_mk21.tdf                                                                      ;             ;
; db/altsyncram_38b1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_38b1.tdf                                                                    ;             ;
; db/cmpr_b78.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/cmpr_b78.tdf                                                                           ;             ;
; db/cntr_3l6.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/cntr_3l6.tdf                                                                           ;             ;
; db/cntr_nka.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/cntr_nka.tdf                                                                           ;             ;
; pzdyqx.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                            ;             ;
; sld_hub.vhd                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                           ; altera_sld  ;
; db/ip/sld725af3b4/alt_sld_fab.v                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Afshin/Desktop/vga/new/p1/db/ip/sld725af3b4/alt_sld_fab.v                                                           ; alt_sld_fab ;
; db/ip/sld725af3b4/submodules/alt_sld_fab_alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Afshin/Desktop/vga/new/p1/db/ip/sld725af3b4/submodules/alt_sld_fab_alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld725af3b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Afshin/Desktop/vga/new/p1/db/ip/sld725af3b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv                             ; alt_sld_fab ;
; db/ip/sld725af3b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Afshin/Desktop/vga/new/p1/db/ip/sld725af3b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                          ; alt_sld_fab ;
; db/ip/sld725af3b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                        ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Afshin/Desktop/vga/new/p1/db/ip/sld725af3b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                        ; alt_sld_fab ;
; db/ip/sld725af3b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Afshin/Desktop/vga/new/p1/db/ip/sld725af3b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                          ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                      ;             ;
; sld_rom_sr.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                        ;             ;
; lpm_mult.tdf                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                          ;             ;
; multcore.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                          ;             ;
; bypassff.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                          ;             ;
; altshift.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                          ;             ;
; db/mult_9401.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/mult_9401.tdf                                                                          ;             ;
; db/mult_9b01.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Afshin/Desktop/vga/new/p1/db/mult_9b01.tdf                                                                          ;             ;
+-------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                  ;
+---------------------------------------------+----------------------------------------------------------------+
; Resource                                    ; Usage                                                          ;
+---------------------------------------------+----------------------------------------------------------------+
; Estimated Total logic elements              ; 7,281                                                          ;
;                                             ;                                                                ;
; Total combinational functions               ; 6009                                                           ;
; Logic element usage by number of LUT inputs ;                                                                ;
;     -- 4 input functions                    ; 3183                                                           ;
;     -- 3 input functions                    ; 1597                                                           ;
;     -- <=2 input functions                  ; 1229                                                           ;
;                                             ;                                                                ;
; Logic elements by mode                      ;                                                                ;
;     -- normal mode                          ; 5498                                                           ;
;     -- arithmetic mode                      ; 511                                                            ;
;                                             ;                                                                ;
; Total registers                             ; 4120                                                           ;
;     -- Dedicated logic registers            ; 4120                                                           ;
;     -- I/O registers                        ; 0                                                              ;
;                                             ;                                                                ;
; I/O pins                                    ; 130                                                            ;
; Total memory bits                           ; 989824                                                         ;
;                                             ;                                                                ;
; Embedded Multiplier 9-bit elements          ; 6                                                              ;
;                                             ;                                                                ;
; Total PLLs                                  ; 1                                                              ;
;     -- PLLs                                 ; 1                                                              ;
;                                             ;                                                                ;
; Maximum fan-out node                        ; soc1:u1|soc1_pll:pll|soc1_pll_altpll_62g2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 4253                                                           ;
; Total fan-out                               ; 42537                                                          ;
; Average fan-out                             ; 3.92                                                           ;
+---------------------------------------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                              ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |DE10_LITE_Golden_Top                                                                                                                   ; 6009 (1)            ; 4120 (0)                  ; 989824      ; 0          ; 6            ; 0       ; 3         ; 130  ; 0            ; 0          ; |DE10_LITE_Golden_Top                                                                                                                                                                                                                                                                                                                                            ; DE10_LITE_Golden_Top                              ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 122 (0)             ; 72 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; pzdyqx                                            ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 122 (12)            ; 72 (9)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; pzdyqx_impl                                       ; work         ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                ; 53 (23)             ; 28 (8)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                   ; GHVD5181                                          ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 30 (30)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                 ; LQYT7093                                          ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                               ; KIFI3548                                          ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 22 (22)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                               ; LQYT7093                                          ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 22 (22)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                               ; PUDL0439                                          ; work         ;
;    |seg_decoder:d0|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|seg_decoder:d0                                                                                                                                                                                                                                                                                                                             ; seg_decoder                                       ; work         ;
;    |seg_decoder:d1|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|seg_decoder:d1                                                                                                                                                                                                                                                                                                                             ; seg_decoder                                       ; work         ;
;    |seg_decoder:d2|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|seg_decoder:d2                                                                                                                                                                                                                                                                                                                             ; seg_decoder                                       ; work         ;
;    |seg_decoder:d3|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|seg_decoder:d3                                                                                                                                                                                                                                                                                                                             ; seg_decoder                                       ; work         ;
;    |seg_decoder:d4|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|seg_decoder:d4                                                                                                                                                                                                                                                                                                                             ; seg_decoder                                       ; work         ;
;    |seg_decoder:d5|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|seg_decoder:d5                                                                                                                                                                                                                                                                                                                             ; seg_decoder                                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 172 (1)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 171 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 171 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 171 (1)             ; 91 (7)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 170 (0)             ; 84 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 170 (126)           ; 84 (55)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 26 (26)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                    ; altera_sld   ;
;    |soc1:u1|                                                                                                                            ; 5672 (0)            ; 3957 (0)                  ; 989824      ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1                                                                                                                                                                                                                                                                                                                                    ; soc1                                              ; soc1         ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 1 (1)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                         ; altera_reset_controller                           ; soc1         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                              ; altera_reset_synchronizer                         ; soc1         ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                         ; altera_reset_controller                           ; soc1         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                              ; altera_reset_synchronizer                         ; soc1         ;
;       |altera_reset_controller:rst_controller_004|                                                                                      ; 1 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|altera_reset_controller:rst_controller_004                                                                                                                                                                                                                                                                                         ; altera_reset_controller                           ; soc1         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                              ; altera_reset_synchronizer                         ; soc1         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                             ; altera_reset_controller                           ; soc1         ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                              ; altera_reset_synchronizer                         ; soc1         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                         ; soc1         ;
;       |soc1_accelerometer_spi_0:accelerometer_spi_0|                                                                                    ; 127 (43)            ; 108 (37)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0                                                                                                                                                                                                                                                                                       ; soc1_accelerometer_spi_0                          ; soc1         ;
;          |altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer|                                                                ; 13 (13)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer                                                                                                                                                                                                                         ; altera_up_accelerometer_spi_auto_init             ; soc1         ;
;          |altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller|                                                              ; 8 (8)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller                                                                                                                                                                                                                       ; altera_up_accelerometer_spi_auto_init_ctrl        ; soc1         ;
;          |altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|                                                      ; 63 (56)             ; 52 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller                                                                                                                                                                                                               ; altera_up_accelerometer_spi_serial_bus_controller ; soc1         ;
;             |altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator|                                            ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator                                                                                                                                ; altera_up_accelerometer_spi_slow_clock_generator  ; soc1         ;
;       |soc1_charbuff:charbuff|                                                                                                          ; 136 (136)           ; 109 (109)                 ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_charbuff:charbuff                                                                                                                                                                                                                                                                                                             ; soc1_charbuff                                     ; soc1         ;
;          |altera_up_video_128_character_rom:Character_Rom|                                                                              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_charbuff:charbuff|altera_up_video_128_character_rom:Character_Rom                                                                                                                                                                                                                                                             ; altera_up_video_128_character_rom                 ; soc1         ;
;             |altsyncram:character_data_rom|                                                                                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_charbuff:charbuff|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom                                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                |altsyncram_mkh1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_charbuff:charbuff|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_mkh1:auto_generated                                                                                                                                                                                                ; altsyncram_mkh1                                   ; work         ;
;          |altsyncram:Char_Buffer_Memory|                                                                                                ; 0 (0)               ; 0 (0)                     ; 57344       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_charbuff:charbuff|altsyncram:Char_Buffer_Memory                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;             |altsyncram_ch62:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 57344       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_charbuff:charbuff|altsyncram:Char_Buffer_Memory|altsyncram_ch62:auto_generated                                                                                                                                                                                                                                                ; altsyncram_ch62                                   ; work         ;
;       |soc1_cpu:cpu|                                                                                                                    ; 2624 (33)           ; 1916 (39)                 ; 117120      ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu                                                                                                                                                                                                                                                                                                                       ; soc1_cpu                                          ; soc1         ;
;          |soc1_cpu_cpu:cpu|                                                                                                             ; 2591 (2295)         ; 1877 (1541)               ; 117120      ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                      ; soc1_cpu_cpu                                      ; soc1         ;
;             |soc1_cpu_cpu_bht_module:soc1_cpu_cpu_bht|                                                                                  ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_bht_module:soc1_cpu_cpu_bht                                                                                                                                                                                                                                                             ; soc1_cpu_cpu_bht_module                           ; soc1         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_bht_module:soc1_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                                        ; work         ;
;                   |altsyncram_vhc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_bht_module:soc1_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated                                                                                                                                                                                                    ; altsyncram_vhc1                                   ; work         ;
;             |soc1_cpu_cpu_dc_data_module:soc1_cpu_cpu_dc_data|                                                                          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_dc_data_module:soc1_cpu_cpu_dc_data                                                                                                                                                                                                                                                     ; soc1_cpu_cpu_dc_data_module                       ; soc1         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_dc_data_module:soc1_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                        ; work         ;
;                   |altsyncram_ote1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_dc_data_module:soc1_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ote1:auto_generated                                                                                                                                                                                            ; altsyncram_ote1                                   ; work         ;
;             |soc1_cpu_cpu_dc_tag_module:soc1_cpu_cpu_dc_tag|                                                                            ; 0 (0)               ; 0 (0)                     ; 2176        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_dc_tag_module:soc1_cpu_cpu_dc_tag                                                                                                                                                                                                                                                       ; soc1_cpu_cpu_dc_tag_module                        ; soc1         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 2176        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_dc_tag_module:soc1_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                             ; altsyncram                                        ; work         ;
;                   |altsyncram_r0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2176        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_dc_tag_module:soc1_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_r0c1:auto_generated                                                                                                                                                                                              ; altsyncram_r0c1                                   ; work         ;
;             |soc1_cpu_cpu_dc_victim_module:soc1_cpu_cpu_dc_victim|                                                                      ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_dc_victim_module:soc1_cpu_cpu_dc_victim                                                                                                                                                                                                                                                 ; soc1_cpu_cpu_dc_victim_module                     ; soc1         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_dc_victim_module:soc1_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                        ; work         ;
;                   |altsyncram_hec1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_dc_victim_module:soc1_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated                                                                                                                                                                                        ; altsyncram_hec1                                   ; work         ;
;             |soc1_cpu_cpu_ic_data_module:soc1_cpu_cpu_ic_data|                                                                          ; 2 (0)               ; 1 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_ic_data_module:soc1_cpu_cpu_ic_data                                                                                                                                                                                                                                                     ; soc1_cpu_cpu_ic_data_module                       ; soc1         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)               ; 1 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_ic_data_module:soc1_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                        ; work         ;
;                   |altsyncram_iuc1:auto_generated|                                                                                      ; 2 (2)               ; 1 (1)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_ic_data_module:soc1_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_iuc1:auto_generated                                                                                                                                                                                            ; altsyncram_iuc1                                   ; work         ;
;             |soc1_cpu_cpu_ic_tag_module:soc1_cpu_cpu_ic_tag|                                                                            ; 0 (0)               ; 0 (0)                     ; 5632        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_ic_tag_module:soc1_cpu_cpu_ic_tag                                                                                                                                                                                                                                                       ; soc1_cpu_cpu_ic_tag_module                        ; soc1         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 5632        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_ic_tag_module:soc1_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                             ; altsyncram                                        ; work         ;
;                   |altsyncram_3lc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 5632        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_ic_tag_module:soc1_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_3lc1:auto_generated                                                                                                                                                                                              ; altsyncram_3lc1                                   ; work         ;
;             |soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|                                                                         ; 0 (0)               ; 64 (0)                    ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell                                                                                                                                                                                                                                                    ; soc1_cpu_cpu_mult_cell                            ; soc1         ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                 ; altera_mult_add                                   ; work         ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated                                                                                                                                                                             ; altera_mult_add_bbo2                              ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                    ; altera_mult_add_rtl                               ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                           ; ama_multiplier_function                           ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                         ; ama_register_function                             ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                            ; lpm_mult                                          ; work         ;
;                               |mult_9401:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated                                                   ; mult_9401                                         ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                 ; altera_mult_add                                   ; work         ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated                                                                                                                                                                             ; altera_mult_add_bbo2                              ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                    ; altera_mult_add_rtl                               ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                           ; ama_multiplier_function                           ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                         ; ama_register_function                             ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                            ; lpm_mult                                          ; work         ;
;                               |mult_9b01:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                                                   ; mult_9b01                                         ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                 ; altera_mult_add                                   ; work         ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated                                                                                                                                                                             ; altera_mult_add_bbo2                              ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                    ; altera_mult_add_rtl                               ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                           ; ama_multiplier_function                           ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                         ; ama_register_function                             ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                            ; lpm_mult                                          ; work         ;
;                               |mult_9b01:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                                                   ; mult_9b01                                         ; work         ;
;             |soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|                                                                         ; 294 (37)            ; 271 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci                                                                                                                                                                                                                                                    ; soc1_cpu_cpu_nios2_oci                            ; soc1         ;
;                |soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|                                                  ; 91 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper                                                                                                                                                                              ; soc1_cpu_cpu_debug_slave_wrapper                  ; soc1         ;
;                   |sld_virtual_jtag_basic:soc1_cpu_cpu_debug_slave_phy|                                                                 ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc1_cpu_cpu_debug_slave_phy                                                                                                                          ; sld_virtual_jtag_basic                            ; work         ;
;                   |soc1_cpu_cpu_debug_slave_sysclk:the_soc1_cpu_cpu_debug_slave_sysclk|                                                 ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_sysclk:the_soc1_cpu_cpu_debug_slave_sysclk                                                                                                          ; soc1_cpu_cpu_debug_slave_sysclk                   ; soc1         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_sysclk:the_soc1_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                     ; altera_std_synchronizer                           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_sysclk:the_soc1_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                                     ; altera_std_synchronizer                           ; work         ;
;                   |soc1_cpu_cpu_debug_slave_tck:the_soc1_cpu_cpu_debug_slave_tck|                                                       ; 81 (81)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_tck:the_soc1_cpu_cpu_debug_slave_tck                                                                                                                ; soc1_cpu_cpu_debug_slave_tck                      ; soc1         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_tck:the_soc1_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                           ; altera_std_synchronizer                           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_tck:the_soc1_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                           ; altera_std_synchronizer                           ; work         ;
;                |soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|                                                        ; 10 (10)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg                                                                                                                                                                                    ; soc1_cpu_cpu_nios2_avalon_reg                     ; soc1         ;
;                |soc1_cpu_cpu_nios2_oci_break:the_soc1_cpu_cpu_nios2_oci_break|                                                          ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_break:the_soc1_cpu_cpu_nios2_oci_break                                                                                                                                                                                      ; soc1_cpu_cpu_nios2_oci_break                      ; soc1         ;
;                |soc1_cpu_cpu_nios2_oci_debug:the_soc1_cpu_cpu_nios2_oci_debug|                                                          ; 8 (8)               ; 9 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_debug:the_soc1_cpu_cpu_nios2_oci_debug                                                                                                                                                                                      ; soc1_cpu_cpu_nios2_oci_debug                      ; soc1         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_debug:the_soc1_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                  ; altera_std_synchronizer                           ; work         ;
;                |soc1_cpu_cpu_nios2_ocimem:the_soc1_cpu_cpu_nios2_ocimem|                                                                ; 115 (115)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_ocimem:the_soc1_cpu_cpu_nios2_ocimem                                                                                                                                                                                            ; soc1_cpu_cpu_nios2_ocimem                         ; soc1         ;
;                   |soc1_cpu_cpu_ociram_sp_ram_module:soc1_cpu_cpu_ociram_sp_ram|                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_ocimem:the_soc1_cpu_cpu_nios2_ocimem|soc1_cpu_cpu_ociram_sp_ram_module:soc1_cpu_cpu_ociram_sp_ram                                                                                                                               ; soc1_cpu_cpu_ociram_sp_ram_module                 ; soc1         ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_ocimem:the_soc1_cpu_cpu_nios2_ocimem|soc1_cpu_cpu_ociram_sp_ram_module:soc1_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                                     ; altsyncram                                        ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_ocimem:the_soc1_cpu_cpu_nios2_ocimem|soc1_cpu_cpu_ociram_sp_ram_module:soc1_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                                                                      ; altsyncram_0n61                                   ; work         ;
;             |soc1_cpu_cpu_register_bank_a_module:soc1_cpu_cpu_register_bank_a|                                                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_register_bank_a_module:soc1_cpu_cpu_register_bank_a                                                                                                                                                                                                                                     ; soc1_cpu_cpu_register_bank_a_module               ; soc1         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_register_bank_a_module:soc1_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                        ; work         ;
;                   |altsyncram_5tb1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_register_bank_a_module:soc1_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                                            ; altsyncram_5tb1                                   ; work         ;
;             |soc1_cpu_cpu_register_bank_b_module:soc1_cpu_cpu_register_bank_b|                                                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_register_bank_b_module:soc1_cpu_cpu_register_bank_b                                                                                                                                                                                                                                     ; soc1_cpu_cpu_register_bank_b_module               ; soc1         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_register_bank_b_module:soc1_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                        ; work         ;
;                   |altsyncram_5tb1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_register_bank_b_module:soc1_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                                            ; altsyncram_5tb1                                   ; work         ;
;       |soc1_hex0:hex0|                                                                                                                  ; 9 (9)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_hex0:hex0                                                                                                                                                                                                                                                                                                                     ; soc1_hex0                                         ; soc1         ;
;       |soc1_hex0:hex1|                                                                                                                  ; 10 (10)             ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_hex0:hex1                                                                                                                                                                                                                                                                                                                     ; soc1_hex0                                         ; soc1         ;
;       |soc1_hex0:hex2|                                                                                                                  ; 9 (9)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_hex0:hex2                                                                                                                                                                                                                                                                                                                     ; soc1_hex0                                         ; soc1         ;
;       |soc1_hex0:hex3|                                                                                                                  ; 17 (17)             ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_hex0:hex3                                                                                                                                                                                                                                                                                                                     ; soc1_hex0                                         ; soc1         ;
;       |soc1_hex0:hex4|                                                                                                                  ; 9 (9)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_hex0:hex4                                                                                                                                                                                                                                                                                                                     ; soc1_hex0                                         ; soc1         ;
;       |soc1_hex0:hex5|                                                                                                                  ; 9 (9)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_hex0:hex5                                                                                                                                                                                                                                                                                                                     ; soc1_hex0                                         ; soc1         ;
;       |soc1_jtag_uart:jtag_uart|                                                                                                        ; 142 (36)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                           ; soc1_jtag_uart                                    ; soc1         ;
;          |alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|                                                                           ; 55 (55)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                        ; alt_jtag_atlantic                                 ; work         ;
;          |soc1_jtag_uart_scfifo_r:the_soc1_jtag_uart_scfifo_r|                                                                          ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_r:the_soc1_jtag_uart_scfifo_r                                                                                                                                                                                                                                                       ; soc1_jtag_uart_scfifo_r                           ; soc1         ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_r:the_soc1_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                          ; scfifo                                            ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_r:the_soc1_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                               ; scfifo_9621                                       ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_r:the_soc1_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                          ; a_dpfifo_bb01                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_r:the_soc1_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                  ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_r:the_soc1_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                             ; cntr_337                                          ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_r:the_soc1_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                  ; altsyncram_dtn1                                   ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_r:the_soc1_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                    ; cntr_n2b                                          ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_r:the_soc1_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                          ; cntr_n2b                                          ; work         ;
;          |soc1_jtag_uart_scfifo_w:the_soc1_jtag_uart_scfifo_w|                                                                          ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_w:the_soc1_jtag_uart_scfifo_w                                                                                                                                                                                                                                                       ; soc1_jtag_uart_scfifo_w                           ; soc1         ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_w:the_soc1_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                          ; scfifo                                            ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_w:the_soc1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                               ; scfifo_9621                                       ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_w:the_soc1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                          ; a_dpfifo_bb01                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_w:the_soc1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                  ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_w:the_soc1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                             ; cntr_337                                          ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_w:the_soc1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                  ; altsyncram_dtn1                                   ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_w:the_soc1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                    ; cntr_n2b                                          ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_w:the_soc1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                          ; cntr_n2b                                          ; work         ;
;       |soc1_key:key|                                                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_key:key                                                                                                                                                                                                                                                                                                                       ; soc1_key                                          ; soc1         ;
;       |soc1_ledr:ledr|                                                                                                                  ; 21 (21)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_ledr:ledr                                                                                                                                                                                                                                                                                                                     ; soc1_ledr                                         ; soc1         ;
;       |soc1_mm_interconnect_0:mm_interconnect_0|                                                                                        ; 1473 (0)            ; 833 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                           ; soc1_mm_interconnect_0                            ; soc1         ;
;          |altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|                                 ; 17 (17)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; soc1         ;
;          |altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|                                                       ; 14 (14)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; soc1         ;
;          |altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|                                                      ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; soc1         ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; soc1         ;
;          |altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|                                                                                 ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; soc1         ;
;          |altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|                                                                                 ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; soc1         ;
;          |altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|                                                                                 ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; soc1         ;
;          |altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|                                                                                 ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; soc1         ;
;          |altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|                                                                                 ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; soc1         ;
;          |altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|                                                                                 ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; soc1         ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; soc1         ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; soc1         ;
;          |altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|                                                                                 ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; soc1         ;
;          |altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|                                                          ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; soc1         ;
;          |altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|                                                                         ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; soc1         ;
;          |altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|                                                                           ; 9 (9)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; soc1         ;
;          |altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|                                                                                  ; 10 (10)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; soc1         ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 105 (105)           ; 170 (170)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; soc1         ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 60 (60)             ; 56 (56)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; soc1         ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                                                   ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; soc1         ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; soc1         ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; soc1         ;
;          |altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|                                                  ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; soc1         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 4 (0)               ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; soc1         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 12 (8)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; soc1         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                     ; soc1         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                     ; soc1         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 3 (0)               ; 22 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                          ; altera_avalon_st_handshake_clock_crosser          ; soc1         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 22 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                 ; altera_avalon_st_clock_crosser                    ; soc1         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                            ; altera_std_synchronizer_nocut                     ; soc1         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                            ; altera_std_synchronizer_nocut                     ; soc1         ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                          ; altera_merlin_master_agent                        ; soc1         ;
;          |altera_merlin_master_agent:pixelbuff_avalon_pixel_dma_master_agent|                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pixelbuff_avalon_pixel_dma_master_agent                                                                                                                                                                                                                        ; altera_merlin_master_agent                        ; soc1         ;
;          |altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent|                                      ; 11 (3)              ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; soc1         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; soc1         ;
;          |altera_merlin_slave_agent:charbuff_avalon_char_buffer_slave_agent|                                                            ; 12 (4)              ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_buffer_slave_agent                                                                                                                                                                                                                         ; altera_merlin_slave_agent                         ; soc1         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                           ; altera_merlin_burst_uncompressor                  ; soc1         ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                         ; soc1         ;
;          |altera_merlin_slave_agent:hex0_s1_agent|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; soc1         ;
;          |altera_merlin_slave_agent:hex1_s1_agent|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; soc1         ;
;          |altera_merlin_slave_agent:hex2_s1_agent|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; soc1         ;
;          |altera_merlin_slave_agent:hex3_s1_agent|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; soc1         ;
;          |altera_merlin_slave_agent:hex4_s1_agent|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; soc1         ;
;          |altera_merlin_slave_agent:hex5_s1_agent|                                                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; soc1         ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                         ; soc1         ;
;          |altera_merlin_slave_agent:ledr_s1_agent|                                                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; soc1         ;
;          |altera_merlin_slave_agent:pll_pll_slave_agent|                                                                                ; 3 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                         ; soc1         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                  ; soc1         ;
;          |altera_merlin_slave_agent:ram_s1_agent|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                         ; soc1         ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 16 (8)              ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                         ; soc1         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                    ; altera_merlin_burst_uncompressor                  ; soc1         ;
;          |altera_merlin_slave_agent:sw_s1_agent|                                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                         ; soc1         ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; soc1         ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; soc1         ;
;          |altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent|                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent                                                                                                                                                                                                                    ; altera_merlin_slave_agent                         ; soc1         ;
;          |altera_merlin_slave_translator:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator|                            ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; soc1         ;
;          |altera_merlin_slave_translator:charbuff_avalon_char_buffer_slave_translator|                                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:charbuff_avalon_char_buffer_slave_translator                                                                                                                                                                                                               ; altera_merlin_slave_translator                    ; soc1         ;
;          |altera_merlin_slave_translator:charbuff_avalon_char_control_slave_translator|                                                 ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:charbuff_avalon_char_control_slave_translator                                                                                                                                                                                                              ; altera_merlin_slave_translator                    ; soc1         ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator                    ; soc1         ;
;          |altera_merlin_slave_translator:hex0_s1_translator|                                                                            ; 6 (6)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; soc1         ;
;          |altera_merlin_slave_translator:hex1_s1_translator|                                                                            ; 6 (6)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; soc1         ;
;          |altera_merlin_slave_translator:hex2_s1_translator|                                                                            ; 6 (6)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; soc1         ;
;          |altera_merlin_slave_translator:hex3_s1_translator|                                                                            ; 6 (6)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; soc1         ;
;          |altera_merlin_slave_translator:hex4_s1_translator|                                                                            ; 6 (6)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; soc1         ;
;          |altera_merlin_slave_translator:hex5_s1_translator|                                                                            ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; soc1         ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 9 (9)               ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                     ; altera_merlin_slave_translator                    ; soc1         ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; soc1         ;
;          |altera_merlin_slave_translator:ledr_s1_translator|                                                                            ; 7 (7)               ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; soc1         ;
;          |altera_merlin_slave_translator:pixelbuff_avalon_control_slave_translator|                                                     ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixelbuff_avalon_control_slave_translator                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; soc1         ;
;          |altera_merlin_slave_translator:pll_pll_slave_translator|                                                                      ; 1 (1)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                    ; soc1         ;
;          |altera_merlin_slave_translator:ram_s1_translator|                                                                             ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; soc1         ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                                              ; 5 (5)               ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                    ; soc1         ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 6 (6)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; soc1         ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 7 (7)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; soc1         ;
;          |altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator|                                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; soc1         ;
;          |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                        ; 31 (31)             ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                                     ; altera_merlin_traffic_limiter                     ; soc1         ;
;          |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                 ; 15 (15)             ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                              ; altera_merlin_traffic_limiter                     ; soc1         ;
;          |altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|     ; 29 (29)             ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter                                                                                                                                                                  ; altera_merlin_width_adapter                       ; soc1         ;
;          |altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|                           ; 26 (26)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter                                                                                                                                                                                        ; altera_merlin_width_adapter                       ; soc1         ;
;          |altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|     ; 38 (38)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter                                                                                                                                                                  ; altera_merlin_width_adapter                       ; soc1         ;
;          |altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|                           ; 55 (55)             ; 41 (41)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter                                                                                                                                                                                        ; altera_merlin_width_adapter                       ; soc1         ;
;          |altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter|                                                    ; 23 (23)             ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                                 ; altera_merlin_width_adapter                       ; soc1         ;
;          |altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|                                             ; 6 (6)               ; 29 (29)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                          ; altera_merlin_width_adapter                       ; soc1         ;
;          |altera_merlin_width_adapter:ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter|                                    ; 25 (25)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter                                                                                                                                                                                                 ; altera_merlin_width_adapter                       ; soc1         ;
;          |altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|                                                    ; 18 (18)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter                                                                                                                                                                                                                 ; altera_merlin_width_adapter                       ; soc1         ;
;          |altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|                                             ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter                                                                                                                                                                                                          ; altera_merlin_width_adapter                       ; soc1         ;
;          |soc1_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                           ; 43 (43)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                        ; soc1_mm_interconnect_0_cmd_demux_001              ; soc1         ;
;          |soc1_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                           ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                        ; soc1_mm_interconnect_0_cmd_demux_002              ; soc1         ;
;          |soc1_mm_interconnect_0_cmd_mux:cmd_mux_008|                                                                                   ; 55 (51)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                ; soc1_mm_interconnect_0_cmd_mux                    ; soc1         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                   ; altera_merlin_arbitrator                          ; soc1         ;
;          |soc1_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                       ; 65 (59)             ; 6 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                    ; soc1_mm_interconnect_0_cmd_mux                    ; soc1         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 6 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; soc1         ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                         ; altera_merlin_arb_adder                           ; soc1         ;
;          |soc1_mm_interconnect_0_cmd_mux_010:cmd_mux_010|                                                                               ; 104 (100)           ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_010:cmd_mux_010                                                                                                                                                                                                                                            ; soc1_mm_interconnect_0_cmd_mux_010                ; soc1         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_010:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator                          ; soc1         ;
;          |soc1_mm_interconnect_0_router_001:router_001|                                                                                 ; 88 (88)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                              ; soc1_mm_interconnect_0_router_001                 ; soc1         ;
;          |soc1_mm_interconnect_0_router_002:router_002|                                                                                 ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                              ; soc1_mm_interconnect_0_router_002                 ; soc1         ;
;          |soc1_mm_interconnect_0_rsp_demux:rsp_demux_008|                                                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                                                            ; soc1_mm_interconnect_0_rsp_demux                  ; soc1         ;
;          |soc1_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                ; soc1_mm_interconnect_0_rsp_demux                  ; soc1         ;
;          |soc1_mm_interconnect_0_rsp_demux_010:rsp_demux_010|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_010:rsp_demux_010                                                                                                                                                                                                                                        ; soc1_mm_interconnect_0_rsp_demux_010              ; soc1         ;
;          |soc1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                               ; 306 (306)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                            ; soc1_mm_interconnect_0_rsp_mux_001                ; soc1         ;
;          |soc1_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                               ; 50 (50)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                            ; soc1_mm_interconnect_0_rsp_mux_002                ; soc1         ;
;       |soc1_pixelbuff:pixelbuff|                                                                                                        ; 257 (200)           ; 156 (121)                 ; 1152        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_pixelbuff:pixelbuff                                                                                                                                                                                                                                                                                                           ; soc1_pixelbuff                                    ; soc1         ;
;          |scfifo:Image_Buffer|                                                                                                          ; 57 (0)              ; 35 (0)                    ; 1152        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_pixelbuff:pixelbuff|scfifo:Image_Buffer                                                                                                                                                                                                                                                                                       ; scfifo                                            ; work         ;
;             |scfifo_7f91:auto_generated|                                                                                                ; 57 (6)              ; 35 (2)                    ; 1152        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_pixelbuff:pixelbuff|scfifo:Image_Buffer|scfifo_7f91:auto_generated                                                                                                                                                                                                                                                            ; scfifo_7f91                                       ; work         ;
;                |a_dpfifo_s631:dpfifo|                                                                                                   ; 51 (28)             ; 33 (13)                   ; 1152        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_pixelbuff:pixelbuff|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo                                                                                                                                                                                                                                       ; a_dpfifo_s631                                     ; work         ;
;                   |altsyncram_l7b1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 1152        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_pixelbuff:pixelbuff|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|altsyncram_l7b1:FIFOram                                                                                                                                                                                                               ; altsyncram_l7b1                                   ; work         ;
;                   |cntr_2l6:usedw_counter|                                                                                              ; 8 (8)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_pixelbuff:pixelbuff|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|cntr_2l6:usedw_counter                                                                                                                                                                                                                ; cntr_2l6                                          ; work         ;
;                   |cntr_lka:rd_ptr_msb|                                                                                                 ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_pixelbuff:pixelbuff|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|cntr_lka:rd_ptr_msb                                                                                                                                                                                                                   ; cntr_lka                                          ; work         ;
;                   |cntr_mka:wr_ptr|                                                                                                     ; 8 (8)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_pixelbuff:pixelbuff|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|cntr_mka:wr_ptr                                                                                                                                                                                                                       ; cntr_mka                                          ; work         ;
;       |soc1_pll:pll|                                                                                                                    ; 8 (7)               ; 6 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_pll:pll                                                                                                                                                                                                                                                                                                                       ; soc1_pll                                          ; soc1         ;
;          |soc1_pll_altpll_62g2:sd1|                                                                                                     ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_pll:pll|soc1_pll_altpll_62g2:sd1                                                                                                                                                                                                                                                                                              ; soc1_pll_altpll_62g2                              ; soc1         ;
;          |soc1_pll_stdsync_sv6:stdsync2|                                                                                                ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_pll:pll|soc1_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                         ; soc1_pll_stdsync_sv6                              ; soc1         ;
;             |soc1_pll_dffpipe_l2c:dffpipe3|                                                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_pll:pll|soc1_pll_stdsync_sv6:stdsync2|soc1_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                           ; soc1_pll_dffpipe_l2c                              ; soc1         ;
;       |soc1_ram:ram|                                                                                                                    ; 69 (1)              ; 2 (0)                     ; 800000      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_ram:ram                                                                                                                                                                                                                                                                                                                       ; soc1_ram                                          ; soc1         ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 68 (0)              ; 2 (0)                     ; 800000      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_ram:ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                             ; altsyncram                                        ; work         ;
;             |altsyncram_pic1:auto_generated|                                                                                            ; 68 (0)              ; 2 (2)                     ; 800000      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_ram:ram|altsyncram:the_altsyncram|altsyncram_pic1:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_pic1                                   ; work         ;
;                |decode_c7a:decode3|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_ram:ram|altsyncram:the_altsyncram|altsyncram_pic1:auto_generated|decode_c7a:decode3                                                                                                                                                                                                                                           ; decode_c7a                                        ; work         ;
;                |mux_93b:mux2|                                                                                                           ; 64 (64)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_ram:ram|altsyncram:the_altsyncram|altsyncram_pic1:auto_generated|mux_93b:mux2                                                                                                                                                                                                                                                 ; mux_93b                                           ; work         ;
;       |soc1_sdram:sdram|                                                                                                                ; 267 (213)           ; 248 (156)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_sdram:sdram                                                                                                                                                                                                                                                                                                                   ; soc1_sdram                                        ; soc1         ;
;          |soc1_sdram_input_efifo_module:the_soc1_sdram_input_efifo_module|                                                              ; 54 (54)             ; 92 (92)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_sdram:sdram|soc1_sdram_input_efifo_module:the_soc1_sdram_input_efifo_module                                                                                                                                                                                                                                                   ; soc1_sdram_input_efifo_module                     ; soc1         ;
;       |soc1_sw:sw|                                                                                                                      ; 10 (10)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_sw:sw                                                                                                                                                                                                                                                                                                                         ; soc1_sw                                           ; soc1         ;
;       |soc1_timer_0:timer_0|                                                                                                            ; 123 (123)           ; 120 (120)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_timer_0:timer_0                                                                                                                                                                                                                                                                                                               ; soc1_timer_0                                      ; soc1         ;
;       |soc1_video_alpha_blender_0:video_alpha_blender_0|                                                                                ; 17 (5)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_alpha_blender_0:video_alpha_blender_0                                                                                                                                                                                                                                                                                   ; soc1_video_alpha_blender_0                        ; soc1         ;
;          |altera_up_video_alpha_blender_simple:alpha_blender|                                                                           ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_simple:alpha_blender                                                                                                                                                                                                                                ; altera_up_video_alpha_blender_simple              ; soc1         ;
;       |soc1_video_change_alpha_0:video_change_alpha_0|                                                                                  ; 3 (3)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_change_alpha_0:video_change_alpha_0                                                                                                                                                                                                                                                                                     ; soc1_video_change_alpha_0                         ; soc1         ;
;       |soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|                                                                        ; 69 (1)              ; 102 (0)                   ; 1664        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0                                                                                                                                                                                                                                                                           ; soc1_video_dual_clock_buffer_0                    ; soc1         ;
;          |dcfifo:Data_FIFO|                                                                                                             ; 68 (0)              ; 102 (0)                   ; 1664        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO                                                                                                                                                                                                                                                          ; dcfifo                                            ; work         ;
;             |dcfifo_d7j1:auto_generated|                                                                                                ; 68 (10)             ; 102 (34)                  ; 1664        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated                                                                                                                                                                                                                               ; dcfifo_d7j1                                       ; work         ;
;                |a_gray2bin_jra:wrptr_g_gray2bin|                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_gray2bin_jra:wrptr_g_gray2bin                                                                                                                                                                                               ; a_gray2bin_jra                                    ; work         ;
;                |a_gray2bin_jra:ws_dgrp_gray2bin|                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_gray2bin_jra:ws_dgrp_gray2bin                                                                                                                                                                                               ; a_gray2bin_jra                                    ; work         ;
;                |a_graycounter_cgb:wrptr_g1p|                                                                                            ; 15 (15)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_cgb:wrptr_g1p                                                                                                                                                                                                   ; a_graycounter_cgb                                 ; work         ;
;                |a_graycounter_g26:rdptr_g1p|                                                                                            ; 17 (17)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_g26:rdptr_g1p                                                                                                                                                                                                   ; a_graycounter_g26                                 ; work         ;
;                |alt_synch_pipe_g9l:rs_dgwp|                                                                                             ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp                                                                                                                                                                                                    ; alt_synch_pipe_g9l                                ; work         ;
;                   |dffpipe_1v8:dffpipe12|                                                                                               ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12                                                                                                                                                                              ; dffpipe_1v8                                       ; work         ;
;                |alt_synch_pipe_h9l:ws_dgrp|                                                                                             ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp                                                                                                                                                                                                    ; alt_synch_pipe_h9l                                ; work         ;
;                   |dffpipe_2v8:dffpipe16|                                                                                               ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16                                                                                                                                                                              ; dffpipe_2v8                                       ; work         ;
;                |altsyncram_9f11:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 1664        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram                                                                                                                                                                                                      ; altsyncram_9f11                                   ; work         ;
;                |cmpr_0h5:rdempty_eq_comp1_msb|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|cmpr_0h5:rdempty_eq_comp1_msb                                                                                                                                                                                                 ; cmpr_0h5                                          ; work         ;
;                |cmpr_0h5:rdempty_eq_comp_lsb|                                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|cmpr_0h5:rdempty_eq_comp_lsb                                                                                                                                                                                                  ; cmpr_0h5                                          ; work         ;
;                |dffpipe_0v8:ws_brp|                                                                                                     ; 0 (0)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_brp                                                                                                                                                                                                            ; dffpipe_0v8                                       ; work         ;
;                |dffpipe_0v8:ws_bwp|                                                                                                     ; 0 (0)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_bwp                                                                                                                                                                                                            ; dffpipe_0v8                                       ; work         ;
;                |mux_9d7:rdemp_eq_comp_lsb_mux|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|mux_9d7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                 ; mux_9d7                                           ; work         ;
;                |mux_9d7:rdemp_eq_comp_msb_mux|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|mux_9d7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                 ; mux_9d7                                           ; work         ;
;       |soc1_video_rgb_resampler_0:video_rgb_resampler_0|                                                                                ; 13 (13)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_rgb_resampler_0:video_rgb_resampler_0                                                                                                                                                                                                                                                                                   ; soc1_video_rgb_resampler_0                        ; soc1         ;
;       |soc1_video_scaler_0:video_scaler_0|                                                                                              ; 180 (0)             ; 102 (0)                   ; 3328        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_scaler_0:video_scaler_0                                                                                                                                                                                                                                                                                                 ; soc1_video_scaler_0                               ; soc1         ;
;          |altera_up_video_scaler_multiply_height:Multiply_Height|                                                                       ; 142 (86)            ; 72 (35)                   ; 3328        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height                                                                                                                                                                                                                                          ; altera_up_video_scaler_multiply_height            ; soc1         ;
;             |scfifo:Multiply_Height_FIFO|                                                                                               ; 56 (0)              ; 37 (0)                    ; 3328        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO                                                                                                                                                                                                              ; scfifo                                            ; work         ;
;                |scfifo_3t21:auto_generated|                                                                                             ; 56 (0)              ; 37 (0)                    ; 3328        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated                                                                                                                                                                                   ; scfifo_3t21                                       ; work         ;
;                   |a_dpfifo_mk21:dpfifo|                                                                                                ; 56 (31)             ; 37 (14)                   ; 3328        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo                                                                                                                                                              ; a_dpfifo_mk21                                     ; work         ;
;                      |altsyncram_38b1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 3328        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram                                                                                                                                      ; altsyncram_38b1                                   ; work         ;
;                      |cntr_3l6:usedw_counter|                                                                                           ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|cntr_3l6:usedw_counter                                                                                                                                       ; cntr_3l6                                          ; work         ;
;                      |cntr_mka:rd_ptr_msb|                                                                                              ; 8 (8)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|cntr_mka:rd_ptr_msb                                                                                                                                          ; cntr_mka                                          ; work         ;
;                      |cntr_nka:wr_ptr|                                                                                                  ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|cntr_nka:wr_ptr                                                                                                                                              ; cntr_nka                                          ; work         ;
;          |altera_up_video_scaler_multiply_width:Multiply_Width|                                                                         ; 38 (38)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width                                                                                                                                                                                                                                            ; altera_up_video_scaler_multiply_width             ; soc1         ;
;       |soc1_video_vga_controller_0:video_vga_controller_0|                                                                              ; 60 (1)              ; 57 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_vga_controller_0:video_vga_controller_0                                                                                                                                                                                                                                                                                 ; soc1_video_vga_controller_0                       ; soc1         ;
;          |altera_up_avalon_video_vga_timing:VGA_Timing|                                                                                 ; 59 (59)             ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing                                                                                                                                                                                                                                    ; altera_up_avalon_video_vga_timing                 ; soc1         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------+
; Name                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------+
; soc1:u1|soc1_charbuff:charbuff|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_mkh1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; ROM              ; 8192         ; 1            ; --           ; --           ; 8192   ; altera_up_video_char_mode_rom_128.mif ;
; soc1:u1|soc1_charbuff:charbuff|altsyncram:Char_Buffer_Memory|altsyncram_ch62:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; True Dual Port   ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; None                                  ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_bht_module:soc1_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None                                  ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_dc_data_module:soc1_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ote1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                  ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_dc_tag_module:soc1_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_r0c1:auto_generated|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 17           ; 128          ; 17           ; 2176   ; None                                  ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_dc_victim_module:soc1_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                                  ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_ic_data_module:soc1_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_iuc1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536  ; None                                  ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_ic_tag_module:soc1_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_3lc1:auto_generated|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 256          ; 22           ; 256          ; 22           ; 5632   ; None                                  ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_ocimem:the_soc1_cpu_cpu_nios2_ocimem|soc1_cpu_cpu_ociram_sp_ram_module:soc1_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                                  ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_register_bank_a_module:soc1_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                  ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_register_bank_b_module:soc1_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                  ;
; soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_r:the_soc1_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                  ;
; soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_w:the_soc1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                  ;
; soc1:u1|soc1_pixelbuff:pixelbuff|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|altsyncram_l7b1:FIFOram|ALTSYNCRAM                                                                                                                                          ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None                                  ;
; soc1:u1|soc1_ram:ram|altsyncram:the_altsyncram|altsyncram_pic1:auto_generated|ALTSYNCRAM                                                                                                                                                                                         ; M9K  ; Single Port      ; 25000        ; 32           ; --           ; --           ; 800000 ; None                                  ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ALTSYNCRAM                                                                                                                                 ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                                  ;
; soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1                                                                                                                                                                                                                                                             ; soc1.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                    ; soc1.qsys       ;
; Altera ; channel_adapter                          ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_avalon_st_adapter:avalon_st_adapter|soc1_avalon_st_adapter_channel_adapter_0:channel_adapter_0                                                                                                                                                         ; soc1.qsys       ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu                                                                                                                                                                                                                                                ; soc1.qsys       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu                                                                                                                                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_bht_module:soc1_cpu_cpu_bht                                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_dc_data_module:soc1_cpu_cpu_dc_data                                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_dc_tag_module:soc1_cpu_cpu_dc_tag                                                                                                                                                                                ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_dc_victim_module:soc1_cpu_cpu_dc_victim                                                                                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_ic_data_module:soc1_cpu_cpu_ic_data                                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_ic_tag_module:soc1_cpu_cpu_ic_tag                                                                                                                                                                                ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_register_bank_a_module:soc1_cpu_cpu_register_bank_a                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_register_bank_b_module:soc1_cpu_cpu_register_bank_b                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci                                                                                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_break:the_soc1_cpu_cpu_nios2_oci_break                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_dbrk:the_soc1_cpu_cpu_nios2_oci_dbrk                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_debug:the_soc1_cpu_cpu_nios2_oci_debug                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_dtrace:the_soc1_cpu_cpu_nios2_oci_dtrace                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_dtrace:the_soc1_cpu_cpu_nios2_oci_dtrace|soc1_cpu_cpu_nios2_oci_td_mode:soc1_cpu_cpu_nios2_oci_trc_ctrl_td_mode                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_fifo:the_soc1_cpu_cpu_nios2_oci_fifo                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_fifo:the_soc1_cpu_cpu_nios2_oci_fifo|soc1_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_soc1_cpu_cpu_nios2_oci_compute_input_tm_cnt                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_fifo:the_soc1_cpu_cpu_nios2_oci_fifo|soc1_cpu_cpu_nios2_oci_fifo_cnt_inc:the_soc1_cpu_cpu_nios2_oci_fifo_cnt_inc                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_fifo:the_soc1_cpu_cpu_nios2_oci_fifo|soc1_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_soc1_cpu_cpu_nios2_oci_fifo_wrptr_inc                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_im:the_soc1_cpu_cpu_nios2_oci_im                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_itrace:the_soc1_cpu_cpu_nios2_oci_itrace                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_pib:the_soc1_cpu_cpu_nios2_oci_pib                                                                                                                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_xbrk:the_soc1_cpu_cpu_nios2_oci_xbrk                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_ocimem:the_soc1_cpu_cpu_nios2_ocimem                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_ocimem:the_soc1_cpu_cpu_nios2_ocimem|soc1_cpu_cpu_ociram_sp_ram_module:soc1_cpu_cpu_ociram_sp_ram                                                        ;                 ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_hex0:hex0                                                                                                                                                                                                                                              ; soc1.qsys       ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_hex0:hex1                                                                                                                                                                                                                                              ; soc1.qsys       ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_hex0:hex2                                                                                                                                                                                                                                              ; soc1.qsys       ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_hex0:hex3                                                                                                                                                                                                                                              ; soc1.qsys       ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_hex0:hex4                                                                                                                                                                                                                                              ; soc1.qsys       ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_hex0:hex5                                                                                                                                                                                                                                              ; soc1.qsys       ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_irq_mapper:irq_mapper                                                                                                                                                                                                                                  ; soc1.qsys       ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_jtag_uart:jtag_uart                                                                                                                                                                                                                                    ; soc1.qsys       ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_key:key                                                                                                                                                                                                                                                ; soc1.qsys       ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_ledr:ledr                                                                                                                                                                                                                                              ; soc1.qsys       ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                    ; soc1.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent                                                                                                                            ; soc1.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter                                                                                                                  ; soc1.qsys       ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter                                                                                           ; soc1.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator                                                                                                                  ; soc1.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                         ; soc1.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; soc1.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                                                 ; soc1.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|soc1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                    ; soc1.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002                                                                                                                                                 ; soc1.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002|soc1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                    ; soc1.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                     ; soc1.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|soc1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; soc1.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                     ; soc1.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|soc1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; soc1.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                     ; soc1.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|soc1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; soc1.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                     ; soc1.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|soc1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; soc1.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                     ; soc1.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|soc1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; soc1.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                     ; soc1.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|soc1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; soc1.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                     ; soc1.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|soc1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; soc1.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010                                                                                                                                                 ; soc1.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010|soc1_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0:error_adapter_0                                                                    ; soc1.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                                     ; soc1.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|soc1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; soc1.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                                     ; soc1.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|soc1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; soc1.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                                     ; soc1.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|soc1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; soc1.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                                                                                     ; soc1.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014|soc1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; soc1.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015                                                                                                                                                     ; soc1.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015|soc1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; soc1.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016                                                                                                                                                     ; soc1.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016|soc1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; soc1.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017                                                                                                                                                     ; soc1.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017|soc1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; soc1.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018                                                                                                                                                     ; soc1.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018|soc1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; soc1.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_019                                                                                                                                                     ; soc1.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_019|soc1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; soc1.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_020                                                                                                                                                     ; soc1.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_020|soc1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; soc1.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_buffer_slave_agent                                                                                                                                                  ; soc1.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo                                                                                                                                             ; soc1.qsys       ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:charbuff_avalon_char_buffer_slave_burst_adapter                                                                                                                                        ; soc1.qsys       ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter                                                                                                                 ; soc1.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:charbuff_avalon_char_buffer_slave_translator                                                                                                                                        ; soc1.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_control_slave_agent                                                                                                                                                 ; soc1.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo                                                                                                                                            ; soc1.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:charbuff_avalon_char_control_slave_translator                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                         ; soc1.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                 ; soc1.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                 ; soc1.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                             ; soc1.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                     ; soc1.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                     ; soc1.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                     ; soc1.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                     ; soc1.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                     ; soc1.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_003:cmd_mux_006                                                                                                                                                                     ; soc1.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_003:cmd_mux_007                                                                                                                                                                     ; soc1.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                         ; soc1.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_003:cmd_mux_009                                                                                                                                                                     ; soc1.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_010:cmd_mux_010                                                                                                                                                                     ; soc1.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_003:cmd_mux_011                                                                                                                                                                     ; soc1.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_003:cmd_mux_012                                                                                                                                                                     ; soc1.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_003:cmd_mux_013                                                                                                                                                                     ; soc1.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_003:cmd_mux_014                                                                                                                                                                     ; soc1.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_003:cmd_mux_015                                                                                                                                                                     ; soc1.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_003:cmd_mux_016                                                                                                                                                                     ; soc1.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_003:cmd_mux_017                                                                                                                                                                     ; soc1.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_003:cmd_mux_018                                                                                                                                                                     ; soc1.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_003:cmd_mux_019                                                                                                                                                                     ; soc1.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_003:cmd_mux_020                                                                                                                                                                     ; soc1.qsys       ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                   ; soc1.qsys       ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                              ; soc1.qsys       ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter                                                                                           ; soc1.qsys       ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter                                                                                                                 ; soc1.qsys       ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter                                                                                                                                          ; soc1.qsys       ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                         ; soc1.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                ; soc1.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                           ; soc1.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                      ; soc1.qsys       ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                            ; soc1.qsys       ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter                                                                                                                                   ; soc1.qsys       ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                  ; soc1.qsys       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                   ; soc1.qsys       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                               ; soc1.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent                                                                                                                                                                            ; soc1.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator                                                                                                                                                                  ; soc1.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent                                                                                                                                                                            ; soc1.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator                                                                                                                                                                  ; soc1.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent                                                                                                                                                                            ; soc1.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator                                                                                                                                                                  ; soc1.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent                                                                                                                                                                            ; soc1.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator                                                                                                                                                                  ; soc1.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent                                                                                                                                                                            ; soc1.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator                                                                                                                                                                  ; soc1.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent                                                                                                                                                                            ; soc1.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator                                                                                                                                                                  ; soc1.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                        ; soc1.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                   ; soc1.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                              ; soc1.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                             ; soc1.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                        ; soc1.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                   ; soc1.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent                                                                                                                                                                            ; soc1.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator                                                                                                                                                                  ; soc1.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixelbuff_avalon_control_slave_agent                                                                                                                                                     ; soc1.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo                                                                                                                                                ; soc1.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixelbuff_avalon_control_slave_translator                                                                                                                                           ; soc1.qsys       ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pixelbuff_avalon_pixel_dma_master_agent                                                                                                                                                 ; soc1.qsys       ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter                                                                                                                          ; soc1.qsys       ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pixelbuff_avalon_pixel_dma_master_translator                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent                                                                                                                                                                      ; soc1.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo                                                                                                                                                               ; soc1.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo                                                                                                                                                                 ; soc1.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator                                                                                                                                                            ; soc1.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent                                                                                                                                                                             ; soc1.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo                                                                                                                                                                        ; soc1.qsys       ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter                                                                                                                          ; soc1.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator                                                                                                                                                                   ; soc1.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router:router                                                                                                                                                                               ; soc1.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_001:router_001                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_002:router_002                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_003:router_003                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_004:router_004                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_004:router_005                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_006                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_007                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_008                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_009                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_010                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_011:router_011                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_012                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_013:router_013                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_014                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_015                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_016                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_017                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_018                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_019                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_020                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_021                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_022                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_023                                                                                                                                                                       ; soc1.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                         ; soc1.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_demux:rsp_demux_001                                                                                                                                                                     ; soc1.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_demux:rsp_demux_002                                                                                                                                                                     ; soc1.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                 ; soc1.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                                                                                                                                                 ; soc1.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                                 ; soc1.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_006                                                                                                                                                                 ; soc1.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_007                                                                                                                                                                 ; soc1.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                     ; soc1.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_009                                                                                                                                                                 ; soc1.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_010:rsp_demux_010                                                                                                                                                                 ; soc1.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_011                                                                                                                                                                 ; soc1.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_012                                                                                                                                                                 ; soc1.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_013                                                                                                                                                                 ; soc1.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_014                                                                                                                                                                 ; soc1.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_015                                                                                                                                                                 ; soc1.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_016                                                                                                                                                                 ; soc1.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_017                                                                                                                                                                 ; soc1.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_018                                                                                                                                                                 ; soc1.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_019                                                                                                                                                                 ; soc1.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_020                                                                                                                                                                 ; soc1.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                             ; soc1.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                     ; soc1.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                     ; soc1.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                           ; soc1.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                    ; soc1.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                      ; soc1.qsys       ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                 ; soc1.qsys       ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter                                                                                                                                          ; soc1.qsys       ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter                                                                                                                                   ; soc1.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                                 ; soc1.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                              ; soc1.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                         ; soc1.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                    ; soc1.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                         ; soc1.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                    ; soc1.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                               ; soc1.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                         ; soc1.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                    ; soc1.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                               ; soc1.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent                                                                                                                                             ; soc1.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo                                                                                                                                        ; soc1.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator                                                                                                                                   ; soc1.qsys       ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_pll:pll                                                                                                                                                                                                                                                ; soc1.qsys       ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_ram:ram                                                                                                                                                                                                                                                ; soc1.qsys       ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|altera_reset_controller:rst_controller                                                                                                                                                                                                                      ; soc1.qsys       ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                  ; soc1.qsys       ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                  ; soc1.qsys       ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                  ; soc1.qsys       ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|altera_reset_controller:rst_controller_004                                                                                                                                                                                                                  ; soc1.qsys       ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_sdram:sdram                                                                                                                                                                                                                                            ; soc1.qsys       ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_sw:sw                                                                                                                                                                                                                                                  ; soc1.qsys       ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                              ; soc1.qsys       ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|soc1:u1|soc1_timer_0:timer_0                                                                                                                                                                                                                                        ; soc1.qsys       ;
+--------+------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_Golden_Top|soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height                  ;
+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------------------------------+
; Name                                       ; s_multiply_height.STATE_0_GET_CURRENT_LINE ; s_multiply_height.STATE_2_OUTPUT_LAST_LINE ; s_multiply_height.STATE_1_LOOP_FIFO ;
+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------------------------------+
; s_multiply_height.STATE_0_GET_CURRENT_LINE ; 0                                          ; 0                                          ; 0                                   ;
; s_multiply_height.STATE_1_LOOP_FIFO        ; 1                                          ; 0                                          ; 1                                   ;
; s_multiply_height.STATE_2_OUTPUT_LAST_LINE ; 1                                          ; 1                                          ; 0                                   ;
+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_Golden_Top|soc1:u1|soc1_sdram:sdram|m_next                        ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_Golden_Top|soc1:u1|soc1_sdram:sdram|m_state                                                                                                                                ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |DE10_LITE_Golden_Top|soc1:u1|soc1_sdram:sdram|i_next ;
+------------+------------+------------+------------+-------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000        ;
+------------+------------+------------+------------+-------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                 ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                 ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                 ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                 ;
+------------+------------+------------+------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_Golden_Top|soc1:u1|soc1_sdram:sdram|i_state                          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_Golden_Top|soc1:u1|soc1_pixelbuff:pixelbuff|s_pixel_buffer                                                                                                                           ;
+------------------------------------------------+------------------------------------------------+------------------------------------+--------------------------------------------+-----------------------------+
; Name                                           ; s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL ; s_pixel_buffer.STATE_2_READ_BUFFER ; s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL ; s_pixel_buffer.STATE_0_IDLE ;
+------------------------------------------------+------------------------------------------------+------------------------------------+--------------------------------------------+-----------------------------+
; s_pixel_buffer.STATE_0_IDLE                    ; 0                                              ; 0                                  ; 0                                          ; 0                           ;
; s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL     ; 0                                              ; 0                                  ; 1                                          ; 1                           ;
; s_pixel_buffer.STATE_2_READ_BUFFER             ; 0                                              ; 1                                  ; 0                                          ; 1                           ;
; s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL ; 1                                              ; 0                                  ; 0                                          ; 1                           ;
+------------------------------------------------+------------------------------------------------+------------------------------------+--------------------------------------------+-----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_Golden_Top|soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|s_serial_transfer                                                                                                                                                                                                           ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; Name                                     ; s_serial_transfer.STATE_6_POST_READ ; s_serial_transfer.STATE_5_READ_TRANSFER ; s_serial_transfer.STATE_4_PRE_READ ; s_serial_transfer.STATE_3_POST_WRITE ; s_serial_transfer.STATE_2_WRITE_TRANSFER ; s_serial_transfer.STATE_1_PRE_WRITE ; s_serial_transfer.STATE_0_IDLE ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; s_serial_transfer.STATE_0_IDLE           ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 0                              ;
; s_serial_transfer.STATE_1_PRE_WRITE      ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 1                                   ; 1                              ;
; s_serial_transfer.STATE_2_WRITE_TRANSFER ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 1                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_3_POST_WRITE     ; 0                                   ; 0                                       ; 0                                  ; 1                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_4_PRE_READ       ; 0                                   ; 0                                       ; 1                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_5_READ_TRANSFER  ; 0                                   ; 1                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_6_POST_READ      ; 1                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_Golden_Top|soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol                                         ;
+--------------------------------------+------------------------------------+-------------------------------------+--------------------------------------+--------------------------------+------------------------------------+
; Name                                 ; s_serial_protocol.STATE_3_TRANSFER ; s_serial_protocol.STATE_2_START_BIT ; s_serial_protocol.STATE_1_INITIALIZE ; s_serial_protocol.STATE_0_IDLE ; s_serial_protocol.STATE_4_STOP_BIT ;
+--------------------------------------+------------------------------------+-------------------------------------+--------------------------------------+--------------------------------+------------------------------------+
; s_serial_protocol.STATE_0_IDLE       ; 0                                  ; 0                                   ; 0                                    ; 0                              ; 0                                  ;
; s_serial_protocol.STATE_1_INITIALIZE ; 0                                  ; 0                                   ; 1                                    ; 1                              ; 0                                  ;
; s_serial_protocol.STATE_2_START_BIT  ; 0                                  ; 1                                   ; 0                                    ; 1                              ; 0                                  ;
; s_serial_protocol.STATE_3_TRANSFER   ; 1                                  ; 0                                   ; 0                                    ; 1                              ; 0                                  ;
; s_serial_protocol.STATE_4_STOP_BIT   ; 0                                  ; 0                                   ; 0                                    ; 1                              ; 1                                  ;
+--------------------------------------+------------------------------------+-------------------------------------+--------------------------------------+--------------------------------+------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_tck:the_soc1_cpu_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                          ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                          ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                          ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                          ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                          ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_tck:the_soc1_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_tck:the_soc1_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                        ; yes                                                              ; yes                                        ;
; soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                        ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_tck:the_soc1_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_tck:the_soc1_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc1:u1|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                    ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                         ; yes                                                              ; yes                                        ;
; soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_debug:the_soc1_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                              ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                         ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                    ; yes                                                              ; yes                                        ;
; soc1:u1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|ws_dgrp_reg[4]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|ws_dgrp_reg[5]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|ws_dgrp_reg[7]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|ws_dgrp_reg[6]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|ws_dgrp_reg[3]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|ws_dgrp_reg[2]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|ws_dgrp_reg[1]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|ws_dgrp_reg[0]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                     ; yes                                                              ; yes                                        ;
; soc1:u1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_debug:the_soc1_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                               ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                     ; yes                                                              ; yes                                        ;
; soc1:u1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_sysclk:the_soc1_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_sysclk:the_soc1_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                       ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_sysclk:the_soc1_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_sysclk:the_soc1_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Total number of protected registers is 100                                                                                                                                                                                                                                                     ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                               ; Reason for Removal                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68,74,75,89..93]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68,74,75,89..93]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_use_reg                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_use_reg                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_use_reg                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|p0_use_reg                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3] ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_010:cmd_mux_010|locked[0,1]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux_008|locked[0,1]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux|locked[1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[10..31]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_chipselect_pre                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|av_readdata_pre[4..31]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|av_chipselect_pre                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|av_readdata_pre[4..31]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|av_chipselect_pre                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator|av_readdata_pre[4..31]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator|av_chipselect_pre                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|av_readdata_pre[4..31]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|av_chipselect_pre                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|av_readdata_pre[4..31]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|av_chipselect_pre                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[4..31]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_chipselect_pre                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[2,3,9,11..15,19..21,26..28,31]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:charbuff_avalon_char_control_slave_translator|av_chipselect_pre                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:charbuff_avalon_char_buffer_slave_translator|av_chipselect_pre                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|av_chipselect_pre                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_sw:sw|readdata[10..31]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_key:key|readdata[2..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller|data_out[14,15]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|A_exc_crst                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[3..31]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|M_control_reg_rddata[27..31]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_im:the_soc1_cpu_cpu_nios2_oci_im|trc_wrap                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_im:the_soc1_cpu_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_dbrk:the_soc1_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_dbrk:the_soc1_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_dbrk:the_soc1_cpu_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_xbrk:the_soc1_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_xbrk:the_soc1_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_xbrk:the_soc1_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_xbrk:the_soc1_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_xbrk:the_soc1_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[2,3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][93]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][92]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][91]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][90]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][89]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[0][93]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[0][93]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][66]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][65]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][64]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][63]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][62]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][66]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][65]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][64]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][63]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][62]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2..31]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[10..31]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_endofpacket                                                                                                        ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_address_field[1]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_endofpacket                                                                                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_address_field[1]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_endofpacket                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[0..7]                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_address_field[0,1]                                                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_endofpacket                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[0..7]                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_address_field[0,1]                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][93]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][92]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][91]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[1][93]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[1][93]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][66]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][65]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][64]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][63]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][62]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][66]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][65]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][64]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][63]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][62]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[0..5,10..15,20..25]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[0..5,10..15,20..25]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[0..5,10..15,20..25]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_endofpacket                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[0..5,10..15,20..25]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_video_change_alpha_0:video_change_alpha_0|stream_out_endofpacket                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_video_change_alpha_0:video_change_alpha_0|stream_out_data[0..5,10..15,20..25]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_charbuff:charbuff|delayed_endofpacket[0..3]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_exception_reg_cause[4]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[7]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[7]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                      ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                 ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                      ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                 ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                      ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                 ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                      ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                 ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                      ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                     ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                     ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                     ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                     ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                     ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                     ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                     ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                     ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                     ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                     ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                     ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                 ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                      ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                     ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                     ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                     ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                     ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                     ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                     ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                     ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                     ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                     ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                     ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                 ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                      ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|data_reg[0,2..4]                                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[31]                                                                                      ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|byteen_reg[2,3]                                                                                                           ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[31]                                                                                      ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|data_reg[13]                                                                                                              ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[31]                                                                                      ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[29,30]                                                                                                        ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[31]                                                                                      ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[27]                                                                                                           ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[28]                                                                                      ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|data_reg[1,15]                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[28]                                                                                      ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|data_reg[5..12]                                                                                                           ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|data_reg[14]                                                                                         ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter|address_reg[27..30]                                                                                                              ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter|address_reg[31]                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter|byteen_reg[2,3]                                                                                                                  ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter|address_reg[31]                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[27..30]                                                                                     ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[31]                                                                    ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[27..30]                                                               ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[31]                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_last_field[54]                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_endofpacket                                                                          ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_bwrap_field[0,1]                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_endofpacket                                                                          ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_byteen_field[0]                                                                                           ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_endofpacket                                                                          ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_byte_cnt_field[0]                                                                                         ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_endofpacket                                                                          ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_bwrap_field[2]                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_endofpacket                                                                          ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_last_field[56]                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_data_field[7]                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_data_field[4]                                                                                             ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_data_field[7]                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_last_field[53]                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_data_field[7]                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_data_field[1,5,6]                                                                                         ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_data_field[7]                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_byte_cnt_field[1,2]                                                                                       ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_data_field[7]                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_data_field[3]                                                                                             ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_data_field[7]                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_last_field[33,55,57]                                                                                      ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_data_field[7]                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_data_field[0,2]                                                                                           ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_data_field[7]                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_last_field[34]                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_data_field[7]                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][113]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][75]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][75]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                     ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][113]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                     ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                     ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                      ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                 ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                 ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][75]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][75]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][113]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][75]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][75]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][75]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][75]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][113]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][74]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                 ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][113]                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                 ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                            ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                 ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                            ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][93]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][93]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][74]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][93]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][92]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][75]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][75]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                             ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                             ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                             ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                             ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                             ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                             ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                             ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                             ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                              ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][75]                                                                                                                         ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                              ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][75]                                                                                                                         ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                        ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                        ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                        ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                        ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                        ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                 ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][113]                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                 ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                            ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][76]                                                                                                                     ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][113]                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][68]                                                                                                                     ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][75]                                                                                                ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][74]                                                                                                                     ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][75]                                                                                                ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][113]                                                                                                          ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                             ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                             ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                         ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[1][113]                                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                         ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                    ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][48]                                                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][84]                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][53]                                                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][84]                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][49]                                                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][84]                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][41]                                                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][84]                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][55]                                                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][84]                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][52]                                                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][83]                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][51]                                                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][83]                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][47]                                                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][50]                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][53]                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][84]                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][49]                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][84]                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][82]                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][84]                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][52]                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][83]                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][50]                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][83]                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][47]                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][83]                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][41]                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][48]                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                     ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,4..8,10,16..18,22..25,29]                                                                                           ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                              ;
; soc1:u1|soc1_video_rgb_resampler_0:video_rgb_resampler_0|slave_readdata[4,16,19,20]                                                                                                                                                                         ; Merged with soc1:u1|soc1_video_rgb_resampler_0:video_rgb_resampler_0|slave_readdata[0]                                                                                                                                                             ;
; soc1:u1|soc1_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[8]                                                                                                                                                                                 ; Merged with soc1:u1|soc1_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[6]                                                                                                                                                            ;
; soc1:u1|soc1_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[9]                                                                                                                                                                                 ; Merged with soc1:u1|soc1_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[7]                                                                                                                                                            ;
; soc1:u1|soc1_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[19]                                                                                                                                                                                ; Merged with soc1:u1|soc1_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[16]                                                                                                                                                           ;
; soc1:u1|soc1_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[29]                                                                                                                                                                                ; Merged with soc1:u1|soc1_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[26]                                                                                                                                                           ;
; soc1:u1|soc1_video_rgb_resampler_0:video_rgb_resampler_0|slave_readdata[2,3,5..15,17,18,21..31]                                                                                                                                                             ; Merged with soc1:u1|soc1_video_rgb_resampler_0:video_rgb_resampler_0|slave_readdata[1]                                                                                                                                                             ;
; soc1:u1|soc1_video_change_alpha_0:video_change_alpha_0|stream_out_data[7..9,16..19,26..29]                                                                                                                                                                  ; Merged with soc1:u1|soc1_video_change_alpha_0:video_change_alpha_0|stream_out_data[6]                                                                                                                                                              ;
; soc1:u1|soc1_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                 ; Merged with soc1:u1|soc1_sdram:sdram|i_addr[12]                                                                                                                                                                                                    ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_badaddr_reg_baddr[0..25]                                                                                                                                                                                            ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                          ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[28]                                                                                                           ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[31]                                                                                      ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|byteen_reg[0]                                                                                                             ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|byteen_reg[1]                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg[3]                                                                                           ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[31]                                                                    ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|byteen_reg[3]                                                                     ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[31]                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                      ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][113]                                                                                                                                ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][75]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][113]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][113]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][113]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][75]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][93]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][93]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][92]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][47]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                        ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                 ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                            ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                         ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                    ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][82]                                                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][84]                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][50]                                                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][83]                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][38]                                                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][40]                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][37]                                                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][40]                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][36]                                                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][39]                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][48]                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][84]                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][38]                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][40]                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][37]                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][39]                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][36]                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][39]                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                     ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                     ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|data_reg[14]                                                                                                              ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[31]                                                                                      ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][75]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][75]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                        ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][113]                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                             ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[1][113]                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][39]                                                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][40]                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][51]                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][83]                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][39]                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][40]                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][55]                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][84]                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                     ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pixelbuff_avalon_pixel_dma_master_agent|hold_waitrequest                                                                                                                        ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator|waitrequest_reset_override                                                                               ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:charbuff_avalon_char_buffer_slave_translator|waitrequest_reset_override                                                                                                     ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:charbuff_avalon_char_control_slave_translator|waitrequest_reset_override                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|waitrequest_reset_override                                                                                                                               ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|waitrequest_reset_override                                                                                                                               ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|waitrequest_reset_override                                                                                                                               ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator|waitrequest_reset_override                                                                                                                               ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|waitrequest_reset_override                                                                                                                               ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|waitrequest_reset_override                                                                                                                               ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|waitrequest_reset_override                                                                                                                               ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixelbuff_avalon_control_slave_translator|waitrequest_reset_override                                                                                                        ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|waitrequest_reset_override                                                                                                                                ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|waitrequest_reset_override                                                                                                                                 ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator|waitrequest_reset_override                                                                                                ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[4]                                                                                                                               ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_channel[1]                                                                                                          ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                     ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                     ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                     ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                     ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                        ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                        ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                        ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                        ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                        ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                        ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][48]                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][41]                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][49]                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][41]                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][53]                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][41]                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][55]                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][41]                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][82]                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][41]                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][84]                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][41]                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][50]                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][47]                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][51]                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][47]                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][52]                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][47]                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][83]                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][47]                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][48]                                                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][41]                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][49]                                                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][41]                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][53]                                                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][41]                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][55]                                                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][41]                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][82]                                                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][41]                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][84]                                                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][41]                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][50]                                                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][47]                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][51]                                                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][47]                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][52]                                                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][47]                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][83]                                                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][47]                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                         ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[0][113]                                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                         ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                    ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                         ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                    ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                             ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[0][113]                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                             ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                             ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][113]                                                                                                          ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][76]                                                                                                                     ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][113]                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][74]                                                                                                                     ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][68]                                                                                                ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][75]                                                                                                                     ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][68]                                                                                                ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                 ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][113]                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                 ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                            ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                 ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                            ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                        ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][113]                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                 ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][113]                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                 ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                            ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                 ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                            ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][113]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[0,1]                                                                                                                             ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_channel[0]                                                                                                          ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                           ; Merged with soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][37]                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][36]                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][38]                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][36]                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][39]                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][36]                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][40]                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][36]                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][37]                                                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][36]                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][38]                                                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][36]                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][39]                                                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][36]                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][40]                                                                                                                          ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][36]                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][47]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                              ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                         ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                              ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                         ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                     ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                 ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                      ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][72]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][73]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][74]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][75]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][91]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][93]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][47]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][92]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                              ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|M_control_reg_rddata[6..9,11..26]                                                                                                                                                                                     ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                         ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][72]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][73]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][74]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][75]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][91]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][93]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][47]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][48]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][49]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][92]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][72]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][73]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][74]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][75]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][91]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][93]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][47]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][48]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][49]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][92]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][72]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][73]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][74]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][75]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][91]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][93]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][47]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][48]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][49]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][92]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                              ;
; soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller|data_out[7]                                                                                                                            ; Merged with soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller|data_out[5]                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                             ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                            ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                             ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                             ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                             ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                             ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                             ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                             ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                             ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][72]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][73]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][74]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][75]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][91]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][93]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][47]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][48]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][49]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][92]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][47]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][48]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][49]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][113]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][68]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][68]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][113]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][68]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][68]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][113]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][68]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][68]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][113]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][68]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][68]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][113]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][68]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][68]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                      ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][113]                                                                                                                                ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                      ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                 ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                      ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                 ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][113]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                     ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][113]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][113]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                     ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                     ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][68]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                    ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][68]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[0,31]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter|address_reg[0,31]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[31]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[31]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_data_field[7]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_cmpr_read                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0..16]                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][93]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][75]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][84]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][84]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_video_rgb_resampler_0:video_rgb_resampler_0|slave_readdata[1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_charbuff:charbuff|buf_readdata[7]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_break:the_soc1_cpu_cpu_nios2_oci_break|trigger_state                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_endofpacket                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_address_field[0..31]                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_last_field[35,36]                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0..31]                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][68]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixelbuff_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixelbuff_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][41]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][41]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_use_reg                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][40]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][40]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|data_reg[0..23]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|byteen_reg[0..3]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][36]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][36]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_dbrk:the_soc1_cpu_cpu_nios2_oci_dbrk|dbrk_break                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|data_reg[7,15,23]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][112]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][54]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][54]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_break:the_soc1_cpu_cpu_nios2_oci_break|trigbrktype                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][63]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][112]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][54]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][54]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][63]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][63]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][63]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][63]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][62]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][92]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                     ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][113]                                                                                                                               ;
; soc1:u1|soc1_video_change_alpha_0:video_change_alpha_0|stream_out_data[39]                                                                                                                                                                                  ; Merged with soc1:u1|soc1_video_change_alpha_0:video_change_alpha_0|stream_out_data[6]                                                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|M_src2_eq_zero                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[1][112]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[1][112]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][112]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[0][112]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[0][112]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][112]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_010:cmd_mux_010|share_count_zero_flag                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|div_src2_eq_zero                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_010:cmd_mux_010|share_count[0]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][62]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][62]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][62]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][62]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][62]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][62]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                   ; Merged with soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62]                                                                                                                              ;
; soc1:u1|soc1_sdram:sdram|m_next~9                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_sdram:sdram|m_next~10                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_sdram:sdram|m_next~13                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_sdram:sdram|m_next~14                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_sdram:sdram|m_next~16                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_sdram:sdram|i_next~4                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_sdram:sdram|i_next~5                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_sdram:sdram|i_next~6                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_sdram:sdram|i_state~14                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_sdram:sdram|i_state~15                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_sdram:sdram|i_state~16                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_pixelbuff:pixelbuff|s_pixel_buffer~2                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_pixelbuff:pixelbuff|s_pixel_buffer~3                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|s_serial_transfer~2                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|s_serial_transfer~3                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|s_serial_transfer~4                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~2                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~3                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_tck:the_soc1_cpu_cpu_debug_slave_tck|DRsize~3                        ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_tck:the_soc1_cpu_cpu_debug_slave_tck|DRsize~4                        ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_tck:the_soc1_cpu_cpu_debug_slave_tck|DRsize~5                        ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_tck:the_soc1_cpu_cpu_debug_slave_tck|DRsize.101                      ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_tck:the_soc1_cpu_cpu_debug_slave_tck|DRsize.011                      ; Merged with soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_tck:the_soc1_cpu_cpu_debug_slave_tck|DRsize.001 ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_tck:the_soc1_cpu_cpu_debug_slave_tck|DRsize.001                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][11]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][12]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][13]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][14]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][15]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][16]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][17]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][18]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][19]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][20]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][21]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][22]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][23]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][24]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][25]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][26]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][27]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][28]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][29]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][30]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][31]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][32]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][33]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][34]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][35]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][11]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][12]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][13]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][14]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][15]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][16]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][17]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][18]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][19]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][20]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][21]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][22]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][23]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][24]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][25]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][26]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][27]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][28]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][29]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][30]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][31]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][32]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][33]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][34]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][35]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26..31]                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][11]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[2]                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][12]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[3]                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][13]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[4]                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][14]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[5]                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][15]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[6]                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][16]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[7]                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][17]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[8]                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][18]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[9]                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][19]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[10]                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][20]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[11]                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][21]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[12]                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][22]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[13]                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][23]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[14]                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][24]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[15]                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][25]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[16]                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][26]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[17]                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][27]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[18]                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][28]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[19]                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][29]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[20]                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][30]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[21]                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][31]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[22]                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][32]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[23]                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][33]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[24]                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][34]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[25]                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][35]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[26]                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][11]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][12]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][13]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][14]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][15]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][16]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][17]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][18]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][19]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][20]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][21]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][22]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[13]                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][23]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[14]                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][24]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[15]                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][25]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[16]                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][26]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[17]                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][27]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[18]                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][28]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[19]                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][29]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[20]                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][30]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[21]                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][31]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[22]                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][32]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[23]                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][33]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[24]                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][34]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[25]                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][35]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[26]                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][61]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][61]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][61]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][61]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][61]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][61]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27..31]                              ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27..31]                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; soc1:u1|soc1_sdram:sdram|m_count[2]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; Total Number of Removed Registers = 2316                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                 ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                 ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                               ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                               ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                               ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                               ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                               ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                               ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                               ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                               ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                               ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                 ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                  ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][11],                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][12],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][13],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][14],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][15],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][16],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][17],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][18],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][19],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][20],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][21],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][22],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][23],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][24],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][25],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][26],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][27],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][28],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][29],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][30],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][31],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][32],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][33],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][34],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][35],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][11],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[2],                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][12],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[3],                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][13],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[4],                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][14],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[5],                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][15],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[6],                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][16],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[7],                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][17],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[8],                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][18],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[9],                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][19],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[10],                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][20],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[11],                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][21],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[12],                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][22],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[13],                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][23],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[14],                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][24],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[15],                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][25],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[16],                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][26],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[17],                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][27],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[18],                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][28],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[19],                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][29],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[20],                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][30],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[21],                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][31],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[22],                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][32],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[23],                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][33],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[24],                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][34],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[25],                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][35],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[26]                                                                 ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                        ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|data_reg[15],                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|data_reg[7],                                                                                          ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][11],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][12],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][13],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][14],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][15],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][16],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][17],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][18],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][19],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][20],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][21],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][22],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][23],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][24],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][25],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][26],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][27],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][28],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][29],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][30],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][31],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][32],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][33],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][34],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][35],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][11],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][12],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][13],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][14],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][15],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][16],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][17],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][18],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][19],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][20],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][21],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][22],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[13],                                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][23],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[14],                                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][24],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[15],                                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][25],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[16],                                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][26],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[17],                                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][27],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[18],                                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][28],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[19],                                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][29],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[20],                                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][30],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[21],                                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][31],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[22],                                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][32],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[23],                                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][33],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[24],                                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][34],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[25],                                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][35],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[26]                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_use_reg                                                                                                  ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_endofpacket,                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[15],                                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[12],                                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[11],                                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[10],                                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[9],                                                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[8],                                                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[7],                                                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[6],                                                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[5],                                                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[4],                                                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[3],                                                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[2],                                                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[1],                                                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[0],                                                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                               ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                               ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                               ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                               ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][63],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][63],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][63],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][63],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][63],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][63],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][61],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][61],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][61],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][61],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][61],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][61],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][61]                                                                                                                                                 ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_endofpacket                                                                                 ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],                              ;
;                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                             ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                             ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                             ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                             ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                             ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                             ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                             ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                             ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                             ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                             ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                             ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                             ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                             ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                             ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                             ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                             ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                             ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                             ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                             ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|byteen_reg[3],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|byteen_reg[2],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|byteen_reg[1],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|byteen_reg[0]                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_cmpr_read                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[16],                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[15],                               ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[14],                               ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[13],                               ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[12],                               ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[11],                               ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[10],                               ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[9],                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[8],                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[7],                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[6],                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[5],                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[4],                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[3],                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2],                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_last_field[36],                                                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_last_field[35],                                                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31],                             ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                             ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                             ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag,                                                                                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                    ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_use_reg                                                                                ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_endofpacket,                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[7],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[6],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[5],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[4],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[3],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[2],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[1],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[0],                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_address_field[0],                                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                             ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                             ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                             ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                             ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][41],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][36],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|data_reg[23],                                                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][54]                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|p0_use_reg                                                          ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_endofpacket,                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[7],                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[6],                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[5],                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[4],                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[3],                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[2],                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[1],                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[0],                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_address_field[0],                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][41],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][36],                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][54]                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_use_reg                                                                                                         ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_endofpacket,                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[15],                                                                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[12],                                                                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[11],                                                                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[10],                                                                                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[9],                                                                                                          ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[8],                                                                                                          ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[7],                                                                                                          ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[6],                                                                                                          ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[5],                                                                                                          ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[4],                                                                                                          ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[3],                                                                                                          ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[2],                                                                                                          ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[1],                                                                                                          ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[0],                                                                                                          ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0]                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|p0_reg_data_field[7]                                                                               ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|data_reg[23],                                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|data_reg[22],                                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|data_reg[21],                                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|data_reg[20],                                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|data_reg[19],                                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|data_reg[18],                                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][89],                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][112],                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                 ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                             ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                      ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                               ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[0][68],                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixelbuff_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixelbuff_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixelbuff_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixelbuff_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                            ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                           ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[0][68],                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                       ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][74],                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                    ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                                                   ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                       ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                    ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                      ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68],                                                                                                                              ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                               ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                               ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                               ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                        ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                      ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                      ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                      ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                      ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                      ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                              ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                               ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                               ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                               ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                          ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][75]                                                                                                       ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][68],                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                   ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                    ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                  ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68],                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                              ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                       ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                       ;
;                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                       ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3], ;
;                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1], ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[31]                                                                                                                  ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                        ;
; soc1:u1|soc1_charbuff:charbuff|delayed_endofpacket[3]                                                                                                                                                                                         ; Lost Fanouts                   ; soc1:u1|soc1_charbuff:charbuff|delayed_endofpacket[2],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_charbuff:charbuff|delayed_endofpacket[1],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_charbuff:charbuff|delayed_endofpacket[0]                                                                                                                                                                                                     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:charbuff_avalon_char_buffer_slave_translator|av_chipselect_pre                                                                                                ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[31],                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_charbuff:charbuff|buf_readdata[7],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][40]                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                 ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[10]                                                                                                                  ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10],                                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                        ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                         ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                         ;
;                                                                                                                                                                                                                                               ;                                ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                          ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[11]                                                                                                                  ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[13]                                                                                                                  ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[8]                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                         ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[7]                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                         ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[6]                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                         ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[5]                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                         ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[4]                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                         ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[3]                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                         ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[2]                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                         ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                            ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                            ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                        ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_dbrk:the_soc1_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                          ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_dbrk:the_soc1_cpu_cpu_nios2_oci_dbrk|dbrk_break,                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_break:the_soc1_cpu_cpu_nios2_oci_break|trigbrktype                                                                                         ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|A_exc_crst                                                                                                                                                                                              ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                             ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                            ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                   ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                            ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                            ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                            ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                            ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                 ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                            ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                            ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[30]                                                                                                                  ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[29]                                                                                                                  ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[28]                                                                                                                  ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[27]                                                                                                                  ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[26]                                                                                                                  ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[25]                                                                                                                  ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[24]                                                                                                                  ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[23]                                                                                                                  ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[22]                                                                                                                  ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[9]                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                         ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[21]                                                                                                                  ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[20]                                                                                                                  ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[19]                                                                                                                  ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[18]                                                                                                                  ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[17]                                                                                                                  ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[16]                                                                                                                  ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[15]                                                                                                                  ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[14]                                                                                                                  ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[12]                                                                                                                  ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                        ;
; soc1:u1|soc1_sw:sw|readdata[12]                                                                                                                                                                                                               ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[12]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_sw:sw|readdata[11]                                                                                                                                                                                                               ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[11]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_sw:sw|readdata[10]                                                                                                                                                                                                               ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[10]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[31]                                                                                                                                                                                                             ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31]                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[30]                                                                                                                                                                                                             ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30]                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[29]                                                                                                                                                                                                             ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29]                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[28]                                                                                                                                                                                                             ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28]                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[27]                                                                                                                                                                                                             ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27]                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[26]                                                                                                                                                                                                             ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26]                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[25]                                                                                                                                                                                                             ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25]                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[24]                                                                                                                                                                                                             ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24]                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[23]                                                                                                                                                                                                             ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23]                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[22]                                                                                                                                                                                                             ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22]                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[21]                                                                                                                                                                                                             ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21]                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[20]                                                                                                                                                                                                             ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20]                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[19]                                                                                                                                                                                                             ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19]                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[18]                                                                                                                                                                                                             ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18]                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[17]                                                                                                                                                                                                             ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17]                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[16]                                                                                                                                                                                                             ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16]                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[15]                                                                                                                                                                                                             ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15]                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[14]                                                                                                                                                                                                             ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14]                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[13]                                                                                                                                                                                                             ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13]                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[12]                                                                                                                                                                                                             ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12]                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[11]                                                                                                                                                                                                             ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11]                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[10]                                                                                                                                                                                                             ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10]                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[9]                                                                                                                                                                                                              ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[8]                                                                                                                                                                                                              ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[7]                                                                                                                                                                                                              ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[6]                                                                                                                                                                                                              ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[5]                                                                                                                                                                                                              ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[4]                                                                                                                                                                                                              ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[3]                                                                                                                                                                                                              ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[3]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_key:key|readdata[2]                                                                                                                                                                                                              ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                          ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_exception_reg_cause[4]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                   ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                    ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                    ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                    ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                    ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                    ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                    ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                    ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                             ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                         ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                        ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_dbrk:the_soc1_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_break:the_soc1_cpu_cpu_nios2_oci_break|trigger_state                                                                                       ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_xbrk:the_soc1_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                                ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_xbrk:the_soc1_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                              ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_xbrk:the_soc1_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[93]                                                                                 ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[93]                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                       ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                       ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                       ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                       ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                       ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                        ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                    ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                        ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                    ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                        ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                    ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                        ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                    ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                        ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                    ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                   ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                   ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                   ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                   ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                   ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                            ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                            ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                            ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                            ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                            ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][93]                                                                                                                   ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][93]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                   ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                   ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                   ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                   ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                               ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][93]                                                                                                       ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][93]                                                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][92]                                                                                                       ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][92]                                                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][91]                                                                                                       ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][91]                                                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][90]                                                                                                       ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][89]                                                                                                       ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                  ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                  ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                  ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                  ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                  ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                              ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[92]                                                                                 ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                               ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                               ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                               ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                               ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[0][93]                                                                                                           ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[1][93]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                           ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                           ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                           ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                           ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][66]                                                                                                            ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][66]                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][65]                                                                                                            ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][65]                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][64]                                                                                                            ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][64]                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][63]                                                                                                            ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][63]                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][62]                                                                                                            ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][62]                                                                                                                        ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][66]                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][66]                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][65]                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][65]                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][64]                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][64]                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][63]                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][63]                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][62]                                                                                      ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][62]                                                                                                  ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                       ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                   ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                 ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[31]                                                                                             ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49]                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[0]                                                                                              ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[31]                                                     ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][40]                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                                                 ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                 ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                 ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_sw:sw|readdata[31]                                                                                                                                                                                                               ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[31]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_sw:sw|readdata[30]                                                                                                                                                                                                               ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[30]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_sw:sw|readdata[29]                                                                                                                                                                                                               ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[29]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_sw:sw|readdata[28]                                                                                                                                                                                                               ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[28]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_sw:sw|readdata[27]                                                                                                                                                                                                               ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[27]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_sw:sw|readdata[26]                                                                                                                                                                                                               ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[26]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_xbrk:the_soc1_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                              ; Stuck at GND                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_xbrk:the_soc1_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_sw:sw|readdata[25]                                                                                                                                                                                                               ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[25]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_sw:sw|readdata[24]                                                                                                                                                                                                               ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[24]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_sw:sw|readdata[23]                                                                                                                                                                                                               ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[23]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_sw:sw|readdata[22]                                                                                                                                                                                                               ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[22]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_sw:sw|readdata[21]                                                                                                                                                                                                               ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[21]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_sw:sw|readdata[20]                                                                                                                                                                                                               ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[20]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_sw:sw|readdata[19]                                                                                                                                                                                                               ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[19]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_sw:sw|readdata[18]                                                                                                                                                                                                               ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[18]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_sw:sw|readdata[17]                                                                                                                                                                                                               ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[17]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_sw:sw|readdata[16]                                                                                                                                                                                                               ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[16]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_sw:sw|readdata[15]                                                                                                                                                                                                               ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[15]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_sw:sw|readdata[14]                                                                                                                                                                                                               ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[14]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_sw:sw|readdata[13]                                                                                                                                                                                                               ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[13]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                       ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][112]                                                                                                      ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][112]                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[1][112]                                                                                                          ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo|mem[0][112]                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[1][112]                                                                                                              ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[0][112]                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][112]                                                                                                                 ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][112]                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][112]                                                                                                                  ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][112]                                                                                                                              ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                  ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                              ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                     ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                     ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                     ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                     ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                     ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                     ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                       ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                      ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                     ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][112]                                                                                                                         ; Stuck at GND                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_010:cmd_mux_010|share_count_zero_flag                                                                                                                         ; Stuck at VCC                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_010:cmd_mux_010|share_count[0]                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                             ; Stuck at VCC                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_tck:the_soc1_cpu_cpu_debug_slave_tck|DRsize~3          ; Lost Fanouts                   ; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_tck:the_soc1_cpu_cpu_debug_slave_tck|DRsize.101                    ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[0][93]                                                                                                               ; Lost Fanouts                   ; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo|mem[1][93]                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4120  ;
; Number of registers using Synchronous Clear  ; 278   ;
; Number of registers using Synchronous Load   ; 349   ;
; Number of registers using Asynchronous Clear ; 2799  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2932  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc1:u1|soc1_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                                                ; 3       ;
; soc1:u1|soc1_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                                ; 3       ;
; soc1:u1|soc1_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                                ; 3       ;
; soc1:u1|soc1_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                                ; 3       ;
; soc1:u1|soc1_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                                                ; 3       ;
; soc1:u1|soc1_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                                                ; 3       ;
; soc1:u1|soc1_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                                                                                ; 3       ;
; soc1:u1|soc1_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                                                                                               ; 3       ;
; soc1:u1|soc1_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                                               ; 3       ;
; soc1:u1|soc1_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                               ; 1       ;
; soc1:u1|soc1_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                               ; 2       ;
; soc1:u1|soc1_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                               ; 2       ;
; soc1:u1|soc1_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                               ; 2       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                                              ; 46      ;
; soc1:u1|soc1_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                             ; 11      ;
; soc1:u1|soc1_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                               ; 2       ;
; soc1:u1|soc1_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                               ; 2       ;
; soc1:u1|soc1_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                               ; 2       ;
; soc1:u1|soc1_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                               ; 2       ;
; soc1:u1|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                           ; 26      ;
; soc1:u1|soc1_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                                 ; 6       ;
; soc1:u1|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                              ; 1       ;
; soc1:u1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                           ; 38      ;
; soc1:u1|soc1_sdram:sdram|refresh_counter[12]                                                                                                                                                                                                                                                                                    ; 2       ;
; soc1:u1|soc1_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                                     ; 2       ;
; soc1:u1|soc1_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                                     ; 2       ;
; soc1:u1|soc1_sdram:sdram|refresh_counter[7]                                                                                                                                                                                                                                                                                     ; 2       ;
; soc1:u1|soc1_sdram:sdram|refresh_counter[3]                                                                                                                                                                                                                                                                                     ; 2       ;
; soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                    ; 11      ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                              ; 1       ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                              ; 1       ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0                                                                                                                                                                             ; 8       ;
; soc1:u1|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; 1       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                        ; 2       ;
; soc1:u1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                           ; 101     ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                    ; 2       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_010:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                ; 2       ;
; soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                           ; 1       ;
; soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                           ; 4       ;
; soc1:u1|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                              ; 2       ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                                              ; 13      ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                             ; 4       ;
; soc1:u1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; 1       ;
; soc1:u1|soc1_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                          ; 3       ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0                                                                                                                                                                             ; 7       ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6                                                                                                                                                                                ; 4       ;
; soc1:u1|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; 1       ;
; soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                        ; 2       ;
; soc1:u1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; 1       ;
; soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                           ; 1       ;
; soc1:u1|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                              ; 1       ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                                                          ; 2       ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                                                          ; 2       ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                                                          ; 2       ;
; soc1:u1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; 1       ;
; soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                        ; 3       ;
; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9                                                                                                                                                                                ; 2       ;
; soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                          ; 2       ;
; soc1:u1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; 1       ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                                       ; 1       ;
; soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                           ; 1       ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|M_pipe_flush_waddr[24]                                                                                                                                                                                                                                                                    ; 1       ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                                     ; 1       ;
; soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                               ; 1       ;
; soc1:u1|soc1_timer_0:timer_0|period_l_register[0]                                                                                                                                                                                                                                                                               ; 2       ;
; soc1:u1|soc1_timer_0:timer_0|period_l_register[1]                                                                                                                                                                                                                                                                               ; 2       ;
; soc1:u1|soc1_timer_0:timer_0|period_l_register[2]                                                                                                                                                                                                                                                                               ; 2       ;
; soc1:u1|soc1_timer_0:timer_0|period_l_register[3]                                                                                                                                                                                                                                                                               ; 2       ;
; soc1:u1|soc1_timer_0:timer_0|period_l_register[6]                                                                                                                                                                                                                                                                               ; 2       ;
; soc1:u1|soc1_timer_0:timer_0|period_l_register[8]                                                                                                                                                                                                                                                                               ; 2       ;
; soc1:u1|soc1_timer_0:timer_0|period_l_register[9]                                                                                                                                                                                                                                                                               ; 2       ;
; soc1:u1|soc1_timer_0:timer_0|period_l_register[14]                                                                                                                                                                                                                                                                              ; 2       ;
; soc1:u1|soc1_timer_0:timer_0|period_l_register[15]                                                                                                                                                                                                                                                                              ; 2       ;
; soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                            ; 10      ;
; soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                ; 1       ;
; soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                ; 1       ;
; soc1:u1|soc1_pll:pll|pfdena_reg                                                                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 79                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[8]                                                                                                                                                                                                                                       ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[17]                                                                                                                                                                                                                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[28]                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|count[1]                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                                                                                                                                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_charbuff:charbuff|delayed_startofpacket[2]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[7]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_pixelbuff:pixelbuff|pending_reads[2]                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|data_reg[22]                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[1]                                                                                                                                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|byteen_reg[1]                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|count[0]                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_charbuff:charbuff|buf_readdata[3]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|data_reg[20]                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|address_reg[1]                                                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter|data_reg[10]                                                                                                                                                                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter|data_reg[9]                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|d_address_line_field[6]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller|rom_address[3]                                                                                                                                                                                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|M_st_data[29]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|M_mem_byte_en[1]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_pixelbuff:pixelbuff|buffer_start_address[8]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|M_control_reg_rddata[1]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|div_remainder[10]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|address_reg[5]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_charbuff:charbuff|control_reg[2]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_charbuff:charbuff|control_reg[10]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_charbuff:charbuff|control_reg[29]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_charbuff:charbuff|control_reg[18]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|data_reg[0]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[1]                                                                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_pixelbuff:pixelbuff|pixel_address[1]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_pixelbuff:pixelbuff|line_address[4]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|data_reg[6]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|d_writedata[17]                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[15]                                                                                                                                                                                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[2]                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                          ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_ocimem:the_soc1_cpu_cpu_nios2_ocimem|MonDReg[7]                                                                                                                                                                                               ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_ocimem:the_soc1_cpu_cpu_nios2_ocimem|MonDReg[9]                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_break:the_soc1_cpu_cpu_nios2_oci_break|break_readreg[20]                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_pixelbuff:pixelbuff|back_buf_start_address[7]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_pixelbuff:pixelbuff|back_buf_start_address[13]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_pixelbuff:pixelbuff|back_buf_start_address[23]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_pixelbuff:pixelbuff|back_buf_start_address[24]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                                                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|A_inst_result[30]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|A_inst_result[25]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|A_inst_result[1]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|A_inst_result[5]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|readdata[0]                                                                                                                                                                                                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|address_for_transfer[1]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_charbuff:charbuff|x_position[7]                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_charbuff:charbuff|y_position[2]                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|readdata[7]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|readdata[3]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_charbuff:charbuff|ctrl_readdata[19]                                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|external_read_transfer                                                                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_tck:the_soc1_cpu_cpu_debug_slave_tck|sr[36]                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_tck:the_soc1_cpu_cpu_debug_slave_tck|sr[33]                                                                                                                       ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_tck:the_soc1_cpu_cpu_debug_slave_tck|sr[6]                                                                                                                        ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_tck:the_soc1_cpu_cpu_debug_slave_tck|sr[23]                                                                                                                       ;
; 4:1                ; 34 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_hex0:hex1|data_out[2]                                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                                                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                                          ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[1]                                                                                                                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_ocimem:the_soc1_cpu_cpu_nios2_ocimem|MonAReg[10]                                                                                                                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|A_slow_inst_result[13]                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|A_slow_inst_result[19]                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 25 bits   ; 75 LEs        ; 75 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|A_pipe_flush_waddr[17]                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_sdram:sdram|soc1_sdram_input_efifo_module:the_soc1_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[6]                                                                                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|A_slow_inst_result[7]                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_pixelbuff:pixelbuff|slave_readdata[18]                                                                                                                                                                                                                                                                                                      ;
; 7:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|F_pc[11]                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_control_reg_rddata[1]                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_sdram:sdram|active_data[7]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem                                                                                                                                                                                                        ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo|mem                                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|E_logic_result[6]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|dc_data_rd_port_addr[4]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|dc_data_wr_port_data[5]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|dc_data_wr_port_data[10]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|dc_data_wr_port_data[18]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|dc_data_wr_port_data[26]                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|D_src2_reg[25]                                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|A_wr_data_unfiltered[14]                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|A_wr_data_unfiltered[27]                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|A_wr_data_unfiltered[3]                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 11 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|F_ic_tag_rd_addr_nxt[0]                                                                                                                                                                                                                                                                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |DE10_LITE_Golden_Top|soc1:u1|soc1_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                                      ;
; 17:1               ; 3 bits    ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_001:router_001|src_channel[10]                                                                                                                                                                                                                                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |DE10_LITE_Golden_Top|soc1:u1|soc1_sdram:sdram|Selector28                                                                                                                                                                                                                                                                                                                      ;
; 18:1               ; 3 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_001:router_001|src_data[96]                                                                                                                                                                                                                                               ;
; 19:1               ; 2 bits    ; 24 LEs        ; 2 LEs                ; 22 LEs                 ; No         ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_001:router_001|src_channel[0]                                                                                                                                                                                                                                             ;
; 20:1               ; 2 bits    ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_001:router_001|src_data[95]                                                                                                                                                                                                                                               ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_charbuff:charbuff|altsyncram:Char_Buffer_Memory|altsyncram_ch62:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_charbuff:charbuff|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_mkh1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_w:the_soc1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_r:the_soc1_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_pixelbuff:pixelbuff|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|altsyncram_l7b1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------+
; Source assignments for soc1:u1|soc1_pll:pll ;
+----------------+-------+------+-------------+
; Assignment     ; Value ; From ; To          ;
+----------------+-------+------+-------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg  ;
+----------------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_pll:pll|soc1_pll_stdsync_sv6:stdsync2|soc1_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_ram:ram|altsyncram:the_altsyncram|altsyncram_pic1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+---------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_sdram:sdram               ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO ;
+---------------------------------+-------+------+---------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                          ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                       ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                       ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                 ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                  ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                  ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                                  ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                 ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                                 ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_009 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_010:rsp_demux_010 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_011 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_012 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_013 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_014 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_015 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_016 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_017 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_018 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_019 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_020 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for soc1:u1|altera_reset_controller:rst_controller     ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc1:u1|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0 ;
+-----------------+----------------------------------+----------------------------------------------+
; Parameter Name  ; Value                            ; Type                                         ;
+-----------------+----------------------------------+----------------------------------------------+
; DW              ; 15                               ; Signed Integer                               ;
; CFG_TYPE        ; 00000000                         ; Unsigned Binary                              ;
; READ_MASK       ; 0000000011111111                 ; Unsigned Binary                              ;
; WRITE_MASK      ; 0000000000000000                 ; Unsigned Binary                              ;
; RESTART_COUNTER ; 00000000000000000000000000001001 ; Unsigned Binary                              ;
; AIRS            ; 11                               ; Signed Integer                               ;
; AIAW            ; 3                                ; Signed Integer                               ;
; SBCW            ; 4                                ; Signed Integer                               ;
; SCCW            ; 4                                ; Signed Integer                               ;
+-----------------+----------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ROM_SIZE       ; 11    ; Signed Integer                                                                                                                           ;
; AW             ; 3     ; Signed Integer                                                                                                                           ;
; DW             ; 15    ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                   ;
; CW             ; 4     ; Signed Integer                                                                                                                                   ;
; SCCW           ; 4     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 4     ; Signed Integer                                                                                                                                                                                                                  ;
; COUNTER_INC    ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_charbuff:charbuff ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; DW             ; 8     ; Signed Integer                                     ;
; ENLARGE_CHAR   ; 0     ; Signed Integer                                     ;
; AW             ; 13    ; Signed Integer                                     ;
; BUFFER_SIZE    ; 8192  ; Signed Integer                                     ;
; PIXELS         ; 640   ; Signed Integer                                     ;
; LINES          ; 480   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_charbuff:charbuff|altsyncram:Char_Buffer_Memory ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 8                    ; Signed Integer                                ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_ch62      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_charbuff:charbuff|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                         ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                                      ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                                                      ;
; WIDTH_A                            ; 1                                     ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 13                                    ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 8192                                  ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; CLOCK0                                ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                                      ;
; WIDTH_B                            ; 1                                     ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                      ;
; INIT_FILE                          ; altera_up_video_char_mode_rom_128.mif ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; MAX 10                                ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_mkh1                       ; Untyped                                                                      ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_w:the_soc1_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_r:the_soc1_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_pixelbuff:pixelbuff ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; DEFAULT_BUFFER_ADDRESS   ; 00000000000000000000000000000000 ; Unsigned Binary ;
; DEFAULT_BACK_BUF_ADDRESS ; 00000000000000010000000000000000 ; Unsigned Binary ;
; WW                       ; 7                                ; Signed Integer  ;
; HW                       ; 6                                ; Signed Integer  ;
; MW                       ; 7                                ; Signed Integer  ;
; DW                       ; 7                                ; Signed Integer  ;
; EW                       ; 1                                ; Signed Integer  ;
; PIXELS                   ; 160                              ; Signed Integer  ;
; LINES                    ; 120                              ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_pixelbuff:pixelbuff|scfifo:Image_Buffer ;
+-------------------------+-------------+-----------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                      ;
+-------------------------+-------------+-----------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                            ;
; lpm_width               ; 10          ; Signed Integer                                            ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                            ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                   ;
; ALMOST_FULL_VALUE       ; 96          ; Signed Integer                                            ;
; ALMOST_EMPTY_VALUE      ; 32          ; Signed Integer                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                   ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                   ;
; CBXI_PARAMETER          ; scfifo_7f91 ; Untyped                                                   ;
+-------------------------+-------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_ram:ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 25000                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 25000                ; Signed Integer                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_pic1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_video_change_alpha_0:video_change_alpha_0 ;
+----------------+--------------------------------+---------------------------------------------------+
; Parameter Name ; Value                          ; Type                                              ;
+----------------+--------------------------------+---------------------------------------------------+
; CW             ; 29                             ; Signed Integer                                    ;
; DW             ; 39                             ; Signed Integer                                    ;
; COLOR          ; 000000000000000000000000000000 ; Unsigned Binary                                   ;
; ALPHA          ; 0001100100                     ; Unsigned Binary                                   ;
+----------------+--------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; DW             ; 29    ; Signed Integer                                                                       ;
; EW             ; 1     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                         ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                         ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                         ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                         ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                         ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                ;
; MAXIMIZE_SPEED          ; 7           ; Untyped                                                                                ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                ;
; CBXI_PARAMETER          ; dcfifo_d7j1 ; Untyped                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_video_rgb_resampler_0:video_rgb_resampler_0 ;
+----------------+------------------+-------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                              ;
+----------------+------------------+-------------------------------------------------------------------+
; IDW            ; 7                ; Signed Integer                                                    ;
; ODW            ; 29               ; Signed Integer                                                    ;
; IEW            ; 0                ; Signed Integer                                                    ;
; OEW            ; 1                ; Signed Integer                                                    ;
; ALPHA          ; 1111111111       ; Unsigned Binary                                                   ;
; STATUS_IN      ; 0000000000010001 ; Unsigned Binary                                                   ;
; STATUS_OUT     ; 0000000000011001 ; Unsigned Binary                                                   ;
+----------------+------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_video_scaler_0:video_scaler_0 ;
+------------------+-------+--------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                         ;
+------------------+-------+--------------------------------------------------------------+
; CW               ; 0     ; Signed Integer                                               ;
; DW               ; 29    ; Signed Integer                                               ;
; EW               ; 1     ; Signed Integer                                               ;
; WIW              ; 7     ; Signed Integer                                               ;
; HIW              ; 6     ; Signed Integer                                               ;
; WIDTH_IN         ; 160   ; Signed Integer                                               ;
; WIDTH_DROP_MASK  ; 0000  ; Unsigned Binary                                              ;
; HEIGHT_DROP_MASK ; 0000  ; Unsigned Binary                                              ;
; MH_WW            ; 7     ; Signed Integer                                               ;
; MH_WIDTH_IN      ; 160   ; Signed Integer                                               ;
; MH_CW            ; 1     ; Signed Integer                                               ;
; MW_CW            ; 1     ; Signed Integer                                               ;
+------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; DW             ; 29    ; Signed Integer                                                                                                        ;
; WW             ; 7     ; Signed Integer                                                                                                        ;
; WIDTH          ; 160   ; Signed Integer                                                                                                        ;
; MCW            ; 1     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                     ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                     ;
; LPM_NUMWORDS            ; 161         ; Signed Integer                                                                                                                     ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                                     ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                            ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_3t21 ; Untyped                                                                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; CW             ; 0     ; Signed Integer                                                                                                      ;
; DW             ; 29    ; Signed Integer                                                                                                      ;
; MCW            ; 1     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_video_vga_controller_0:video_vga_controller_0 ;
+-------------------------+------------+------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                             ;
+-------------------------+------------+------------------------------------------------------------------+
; CW                      ; 3          ; Signed Integer                                                   ;
; DW                      ; 29         ; Signed Integer                                                   ;
; R_UI                    ; 29         ; Signed Integer                                                   ;
; R_LI                    ; 26         ; Signed Integer                                                   ;
; G_UI                    ; 19         ; Signed Integer                                                   ;
; G_LI                    ; 16         ; Signed Integer                                                   ;
; B_UI                    ; 9          ; Signed Integer                                                   ;
; B_LI                    ; 6          ; Signed Integer                                                   ;
; H_ACTIVE                ; 640        ; Signed Integer                                                   ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                   ;
; H_SYNC                  ; 96         ; Signed Integer                                                   ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                   ;
; H_TOTAL                 ; 800        ; Signed Integer                                                   ;
; V_ACTIVE                ; 480        ; Signed Integer                                                   ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                   ;
; V_SYNC                  ; 2          ; Signed Integer                                                   ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                   ;
; V_TOTAL                 ; 525        ; Signed Integer                                                   ;
; LW                      ; 10         ; Signed Integer                                                   ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                  ;
; PW                      ; 10         ; Signed Integer                                                   ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                  ;
+-------------------------+------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing ;
+-------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                          ;
+-------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; CW                      ; 3          ; Signed Integer                                                                                                ;
; H_ACTIVE                ; 640        ; Signed Integer                                                                                                ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                                                                ;
; H_SYNC                  ; 96         ; Signed Integer                                                                                                ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                                                                ;
; H_TOTAL                 ; 800        ; Signed Integer                                                                                                ;
; V_ACTIVE                ; 480        ; Signed Integer                                                                                                ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                                                                ;
; V_SYNC                  ; 2          ; Signed Integer                                                                                                ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                                                                ;
; V_TOTAL                 ; 525        ; Signed Integer                                                                                                ;
; PW                      ; 10         ; Signed Integer                                                                                                ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                                                               ;
; LW                      ; 10         ; Signed Integer                                                                                                ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                                                               ;
+-------------------------+------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pixelbuff_avalon_pixel_dma_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                   ; 8     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W             ; 1     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 1     ; Signed Integer                                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                       ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 1     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                        ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                        ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                         ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                         ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                                                                         ;
; UAV_DATA_W                     ; 8     ; Signed Integer                                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:charbuff_avalon_char_buffer_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 8     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:charbuff_avalon_char_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixelbuff_avalon_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                               ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                       ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                        ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pixelbuff_avalon_pixel_dma_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 61    ; Signed Integer                                                                                                               ;
; PKT_QOS_L                 ; 61    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 59    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 59    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 58    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 58    ; Signed Integer                                                                                                               ;
; PKT_CACHE_H               ; 79    ; Signed Integer                                                                                                               ;
; PKT_CACHE_L               ; 76    ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_H           ; 72    ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_L           ; 72    ; Signed Integer                                                                                                               ;
; PKT_BEGIN_BURST           ; 60    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 75    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 73    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 52    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 50    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_H          ; 57    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_L          ; 56    ; Signed Integer                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 46    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 45    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 42    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 66    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 62    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 71    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 21    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W           ; 1     ; Signed Integer                                                                                                               ;
; ID                        ; 2     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                               ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                               ;
; PKT_DATA_W                ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_W              ; 1     ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                             ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                             ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                             ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_L           ; 99    ; Signed Integer                                                                                             ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 21    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                             ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                             ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                             ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 99    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 21    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                    ;
; ID                        ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                    ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 21    ; Signed Integer                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 60    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 45    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 42    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_H              ; 66    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_L              ; 62    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_H             ; 71    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 52    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 50    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_H          ; 75    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_L          ; 73    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                                                    ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                                                    ;
; ST_CHANNEL_W              ; 21    ; Signed Integer                                                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                    ;
; AVS_DATA_W                ; 8     ; Signed Integer                                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOLS               ; 1     ; Signed Integer                                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                    ;
; AVS_BE_W                  ; 1     ; Signed Integer                                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                    ;
; FIFO_DATA_W               ; 86    ; Signed Integer                                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 86    ; Signed Integer                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                               ;
; DATA_WIDTH          ; 86    ; Signed Integer                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_buffer_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 60    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 45    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 42    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 66    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 62    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 71    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 52    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 50    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 75    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 73    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 21    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 8     ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 1     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 1     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 86    ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 86    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 86    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_control_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 21    ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixelbuff_avalon_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 21    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixelbuff_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 21    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 21    ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 21    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 21    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 21    ; Signed Integer                                                                                          ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                          ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 21    ; Signed Integer                                                                                     ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 21    ; Signed Integer                                                                                       ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 21    ; Signed Integer                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 21    ; Signed Integer                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 21    ; Signed Integer                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 21    ; Signed Integer                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 21    ; Signed Integer                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 21    ; Signed Integer                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                  ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                  ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                  ;
; ST_CHANNEL_W              ; 21    ; Signed Integer                                                                                  ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                  ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                             ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 21    ; Signed Integer                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 21    ; Signed Integer                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router:router|soc1_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_DESTID     ; 15    ; Signed Integer                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_001:router_001|soc1_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 10    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 16    ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_002:router_002|soc1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 16    ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_003:router_003|soc1_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_004:router_004|soc1_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_004:router_005|soc1_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_006|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_007|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_008|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_009|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_010|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_011:router_011|soc1_mm_interconnect_0_router_011_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_012|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_013:router_013|soc1_mm_interconnect_0_router_013_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_014|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_015|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_016|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_017|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_018|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_019|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_020|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_021|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_022|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_023|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 21    ; Signed Integer                                                                                                  ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                  ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                  ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                  ;
; VALID_WIDTH               ; 21    ; Signed Integer                                                                                                  ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                  ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                  ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                  ;
; REORDER                   ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 21    ; Signed Integer                                                                                                         ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                         ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                         ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                         ;
; VALID_WIDTH               ; 21    ; Signed Integer                                                                                                         ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                         ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                         ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                         ;
; REORDER                   ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                      ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                                              ;
; PKT_BEGIN_BURST           ; 60    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 52    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 50    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 57    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 56    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                                                                              ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W              ; 21    ; Signed Integer                                                                                                                                              ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                              ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                              ;
; OUT_BYTE_CNT_H            ; 47    ; Signed Integer                                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 52    ; Signed Integer                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 49    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_BYTE_CNT_L ; 47    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_BYTEEN_H   ; 8     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_BYTEEN_L   ; 8     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; ST_DATA_W      ; 85    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; ST_CHANNEL_W   ; 21    ; Signed Integer                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:charbuff_avalon_char_buffer_slave_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BEGIN_BURST           ; 60    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 52    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 50    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 57    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 56    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 21    ; Signed Integer                                                                                                                        ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                        ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 47    ; Signed Integer                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 52    ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:charbuff_avalon_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 49    ; Signed Integer                                                                                                                                                                                                                                             ;
; PKT_BYTE_CNT_L ; 47    ; Signed Integer                                                                                                                                                                                                                                             ;
; PKT_BYTEEN_H   ; 8     ; Signed Integer                                                                                                                                                                                                                                             ;
; PKT_BYTEEN_L   ; 8     ; Signed Integer                                                                                                                                                                                                                                             ;
; ST_DATA_W      ; 85    ; Signed Integer                                                                                                                                                                                                                                             ;
; ST_CHANNEL_W   ; 21    ; Signed Integer                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                       ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                               ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 21    ; Signed Integer                                                                                               ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                               ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                               ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                               ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                               ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                               ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                               ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                               ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                               ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                               ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                               ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                               ;
; OUT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 58    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_BYTE_CNT_L ; 56    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                    ;
; ST_DATA_W      ; 94    ; Signed Integer                                                                                                                                                                                                                    ;
; ST_CHANNEL_W   ; 21    ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_010:cmd_mux_010|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_010:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 21     ; Signed Integer                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 42    ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                            ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                                  ;
; IN_PKT_ADDR_H                 ; 40    ; Signed Integer                                                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                  ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 41    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 47    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 49    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 50    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 52    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 53    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 55    ; Signed Integer                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 80    ; Signed Integer                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 81    ; Signed Integer                                                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 46    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 56    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 57    ; Signed Integer                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 82    ; Signed Integer                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 84    ; Signed Integer                                                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 43    ; Signed Integer                                                                                                                                  ;
; IN_ST_DATA_W                  ; 85    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                                  ;
; OUT_ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W                  ; 21    ; Signed Integer                                                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                  ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                  ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                           ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_BURSTWRAP_H            ; 79    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_BURST_SIZE_L           ; 80    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_BURST_SIZE_H           ; 82    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_L      ; 107   ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_H      ; 108   ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_BURST_TYPE_L           ; 83    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_BURST_TYPE_H           ; 84    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_L       ; 109   ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_H       ; 111   ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                                                 ;
; IN_ST_DATA_W                  ; 112   ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 46    ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_BURST_TYPE_L          ; 56    ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_BURST_TYPE_H          ; 57    ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                                                                                 ;
; OUT_ST_DATA_W                 ; 85    ; Signed Integer                                                                                                                                                                 ;
; ST_CHANNEL_W                  ; 21    ; Signed Integer                                                                                                                                                                 ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                                 ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                                 ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                                 ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                                                 ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                                 ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                     ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                           ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                           ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                           ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                           ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURSTWRAP_H            ; 79    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_SIZE_L           ; 80    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_SIZE_H           ; 82    ; Signed Integer                                                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_L      ; 107   ; Signed Integer                                                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_H      ; 108   ; Signed Integer                                                                                                                                           ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_TYPE_L           ; 83    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_TYPE_H           ; 84    ; Signed Integer                                                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_L       ; 109   ; Signed Integer                                                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_H       ; 111   ; Signed Integer                                                                                                                                           ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                           ;
; IN_ST_DATA_W                  ; 112   ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                           ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                           ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 46    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_TYPE_L          ; 56    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_TYPE_H          ; 57    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                                                           ;
; OUT_ST_DATA_W                 ; 85    ; Signed Integer                                                                                                                                           ;
; ST_CHANNEL_W                  ; 21    ; Signed Integer                                                                                                                                           ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                           ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                           ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                           ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                           ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                           ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                            ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                  ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                  ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 79    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 80    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 82    ; Signed Integer                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 107   ; Signed Integer                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 108   ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 83    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 84    ; Signed Integer                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 109   ; Signed Integer                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 111   ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                  ;
; IN_ST_DATA_W                  ; 112   ; Signed Integer                                                                                                                  ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                  ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                  ;
; OUT_ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W                  ; 21    ; Signed Integer                                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                  ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                  ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                         ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 79    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 80    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 82    ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 107   ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 108   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 83    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 84    ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 109   ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 111   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                         ;
; IN_ST_DATA_W                  ; 112   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                         ;
; OUT_ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W                  ; 21    ; Signed Integer                                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                         ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                            ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                  ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                  ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 79    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 80    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 82    ; Signed Integer                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 107   ; Signed Integer                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 108   ; Signed Integer                                                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 83    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 84    ; Signed Integer                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 109   ; Signed Integer                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 111   ; Signed Integer                                                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                  ;
; IN_ST_DATA_W                  ; 112   ; Signed Integer                                                                                                                                  ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                  ;
; OUT_PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 46    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 56    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 57    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                                                  ;
; OUT_ST_DATA_W                 ; 85    ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W                  ; 21    ; Signed Integer                                                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                  ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                  ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                           ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_ADDR_H                 ; 40    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 41    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_BYTE_CNT_L             ; 47    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_BYTE_CNT_H             ; 49    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_BURSTWRAP_L            ; 50    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_BURSTWRAP_H            ; 52    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_BURST_SIZE_L           ; 53    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_BURST_SIZE_H           ; 55    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_L      ; 80    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_H      ; 81    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_TRANS_EXCLUSIVE        ; 46    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_BURST_TYPE_L           ; 56    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_BURST_TYPE_H           ; 57    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_L       ; 82    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_H       ; 84    ; Signed Integer                                                                                                                                                                 ;
; IN_PKT_TRANS_WRITE            ; 43    ; Signed Integer                                                                                                                                                                 ;
; IN_ST_DATA_W                  ; 85    ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                                                                 ;
; OUT_ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                                                 ;
; ST_CHANNEL_W                  ; 21    ; Signed Integer                                                                                                                                                                 ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                                                 ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                                 ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                                 ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                                                 ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                                 ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                     ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                                           ;
; IN_PKT_ADDR_H                 ; 40    ; Signed Integer                                                                                                                                           ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                           ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                                           ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 41    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTE_CNT_L             ; 47    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTE_CNT_H             ; 49    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURSTWRAP_L            ; 50    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURSTWRAP_H            ; 52    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_SIZE_L           ; 53    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_SIZE_H           ; 55    ; Signed Integer                                                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_L      ; 80    ; Signed Integer                                                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_H      ; 81    ; Signed Integer                                                                                                                                           ;
; IN_PKT_TRANS_EXCLUSIVE        ; 46    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_TYPE_L           ; 56    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_TYPE_H           ; 57    ; Signed Integer                                                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_L       ; 82    ; Signed Integer                                                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_H       ; 84    ; Signed Integer                                                                                                                                           ;
; IN_PKT_TRANS_WRITE            ; 43    ; Signed Integer                                                                                                                                           ;
; IN_ST_DATA_W                  ; 85    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                           ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                                           ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                                           ;
; OUT_ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                           ;
; ST_CHANNEL_W                  ; 21    ; Signed Integer                                                                                                                                           ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                           ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                           ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                           ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                           ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                           ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                            ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                  ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                  ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 61    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 62    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 64    ; Signed Integer                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 89    ; Signed Integer                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 90    ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 65    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 66    ; Signed Integer                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 91    ; Signed Integer                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 93    ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                  ;
; IN_ST_DATA_W                  ; 94    ; Signed Integer                                                                                                                  ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                  ;
; OUT_ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W                  ; 21    ; Signed Integer                                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                  ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                  ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                         ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 61    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 62    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 64    ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 89    ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 90    ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 65    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 66    ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 91    ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 93    ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                         ;
; IN_ST_DATA_W                  ; 94    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                         ;
; OUT_ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W                  ; 21    ; Signed Integer                                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                         ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 21    ; Signed Integer                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 135   ; Signed Integer                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 21    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 135   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                         ;
; inDataWidth     ; 10    ; Signed Integer                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                         ;
; outDataWidth    ; 10    ; Signed Integer                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                         ;
; inDataWidth     ; 10    ; Signed Integer                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                         ;
; outDataWidth    ; 10    ; Signed Integer                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                         ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                         ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_019 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_020 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|soc1_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+---------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                ;
+-----------------+-------+---------------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                                      ;
; inUsePackets    ; 1     ; Signed Integer                                                      ;
; inDataWidth     ; 30    ; Signed Integer                                                      ;
; inChannelWidth  ; 4     ; Signed Integer                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                      ;
; outDataWidth    ; 30    ; Signed Integer                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                      ;
; outErrorWidth   ; 0     ; Signed Integer                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                      ;
+-----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                 ;
+---------------------------+----------+------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                       ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                       ;
+---------------------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller_003 ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller_004 ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc1:u1|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                         ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                            ;
; Entity Instance                           ; soc1:u1|soc1_charbuff:charbuff|altsyncram:Char_Buffer_Memory                                                 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                            ;
;     -- NUMWORDS_A                         ; 8192                                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                            ;
;     -- NUMWORDS_B                         ; 8192                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
; Entity Instance                           ; soc1:u1|soc1_charbuff:charbuff|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom ;
;     -- OPERATION_MODE                     ; ROM                                                                                                          ;
;     -- WIDTH_A                            ; 1                                                                                                            ;
;     -- NUMWORDS_A                         ; 8192                                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
; Entity Instance                           ; soc1:u1|soc1_ram:ram|altsyncram:the_altsyncram                                                               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                           ;
;     -- NUMWORDS_A                         ; 25000                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                         ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                             ;
; Entity Instance            ; soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_w:the_soc1_jtag_uart_scfifo_w|scfifo:wfifo                             ;
;     -- FIFO Type           ; Single Clock                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                            ;
; Entity Instance            ; soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_r:the_soc1_jtag_uart_scfifo_r|scfifo:rfifo                             ;
;     -- FIFO Type           ; Single Clock                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                            ;
; Entity Instance            ; soc1:u1|soc1_pixelbuff:pixelbuff|scfifo:Image_Buffer                                                                          ;
;     -- FIFO Type           ; Single Clock                                                                                                                  ;
;     -- lpm_width           ; 10                                                                                                                            ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                            ;
; Entity Instance            ; soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                  ;
;     -- lpm_width           ; 32                                                                                                                            ;
;     -- LPM_NUMWORDS        ; 161                                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                            ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------+
; Name                       ; Value                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                 ;
; Entity Instance            ; soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO ;
;     -- FIFO Type           ; Dual Clock                                                                        ;
;     -- LPM_WIDTH           ; 32                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                ;
;     -- USE_EAB             ; ON                                                                                ;
+----------------------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|altera_reset_controller:rst_controller_004" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|altera_reset_controller:rst_controller_003" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                     ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------+
; Port           ; Type  ; Severity ; Details                                ;
+----------------+-------+----------+----------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                           ;
; reset_in1      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                           ;
; reset_in2      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                           ;
; reset_in3      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                           ;
; reset_in4      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                           ;
; reset_in5      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                           ;
; reset_in6      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                           ;
; reset_in7      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                           ;
; reset_in8      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                           ;
; reset_in9      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                           ;
; reset_in10     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                           ;
; reset_in11     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                           ;
; reset_in12     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                           ;
; reset_in13     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                           ;
; reset_in14     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                           ;
; reset_in15     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                           ;
+----------------+-------+----------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_instruction_master_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                             ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                        ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                   ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                      ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                 ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:charbuff_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                               ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                          ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                                  ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                             ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                      ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                             ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                             ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                      ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                      ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                      ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                      ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                     ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                                ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                      ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                 ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                             ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                        ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                      ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                 ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_charbuff_avalon_char_buffer_slave_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                               ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                          ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                     ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                                ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                   ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                      ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                 ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                             ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                 ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[41..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_013:router_013|soc1_mm_interconnect_0_router_013_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_011:router_011|soc1_mm_interconnect_0_router_011_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_006|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_004:router_004|soc1_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_003:router_003|soc1_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_002:router_002|soc1_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_001:router_001|soc1_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router:router|soc1_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                              ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                    ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                         ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                    ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixelbuff_avalon_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixelbuff_avalon_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_control_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charbuff_avalon_char_buffer_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charbuff_avalon_char_buffer_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                  ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                           ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pixelbuff_avalon_pixel_dma_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                             ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixelbuff_avalon_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:charbuff_avalon_char_control_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:charbuff_avalon_char_buffer_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pixelbuff_avalon_pixel_dma_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                       ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------+
; end_of_frame    ; Output ; Info     ; Explicitly unconnected                                                                        ;
; vga_c_sync      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; vga_data_enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; vga_color_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_video_vga_controller_0:video_vga_controller_0"                                                                                  ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"                                                  ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                               ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; stream_out_channel ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "stream_out_channel[1..1]" have no fanouts ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_video_scaler_0:video_scaler_0"                                                                                                                                         ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                               ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; stream_out_channel ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; stream_in_empty    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                          ;
; stream_out_empty   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_video_rgb_resampler_0:video_rgb_resampler_0"                                                                                                ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0"                                                                                        ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_video_alpha_blender_0:video_alpha_blender_0"                                                                                                ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; background_empty ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; foreground_empty ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; output_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_sdram:sdram|soc1_sdram_input_efifo_module:the_soc1_sdram_input_efifo_module"   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_ram:ram" ;
+--------+-------+----------+----------------------+
; Port   ; Type  ; Severity ; Details              ;
+--------+-------+----------+----------------------+
; freeze ; Input ; Info     ; Stuck at GND         ;
+--------+-------+----------+----------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_pll:pll|soc1_pll_altpll_62g2:sd1" ;
+----------+-------+----------+---------------------------------------------+
; Port     ; Type  ; Severity ; Details                                     ;
+----------+-------+----------+---------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                ;
+----------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_pll:pll"                ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected ;
; scandataout        ; Output ; Info     ; Explicitly unconnected ;
; c3                 ; Output ; Info     ; Explicitly unconnected ;
; c4                 ; Output ; Info     ; Explicitly unconnected ;
; areset             ; Input  ; Info     ; Stuck at GND           ;
; locked             ; Output ; Info     ; Explicitly unconnected ;
; phasedone          ; Output ; Info     ; Explicitly unconnected ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND           ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND           ;
; phasestep          ; Input  ; Info     ; Stuck at GND           ;
; scanclk            ; Input  ; Info     ; Stuck at GND           ;
; scanclkena         ; Input  ; Info     ; Stuck at GND           ;
; scandata           ; Input  ; Info     ; Stuck at GND           ;
; configupdate       ; Input  ; Info     ; Stuck at GND           ;
+--------------------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_pixelbuff:pixelbuff"                                                                                ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; stream_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic"                                                                   ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_jtag_uart:jtag_uart"                                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_cpu:cpu"           ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_charbuff:charbuff"                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; stream_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                              ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_clk   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                         ;
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                       ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; transfer_mask[15..8] ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; data_out[15..8]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer"                                       ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                             ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; rom_address ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "rom_address[4..4]" will be connected to GND. ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                    ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; clear_error     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; ack             ; Input  ; Info     ; Stuck at GND                                                                                               ;
; auto_init_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "soc1:u1"                        ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; vga_out_CLK   ; Output ; Info     ; Explicitly unconnected ;
; vga_out_BLANK ; Output ; Info     ; Explicitly unconnected ;
; vga_out_SYNC  ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 170                         ;
; cycloneiii_ff         ; 3957                        ;
;     CLR               ; 703                         ;
;     CLR SCLR          ; 6                           ;
;     CLR SCLR SLD      ; 12                          ;
;     CLR SLD           ; 35                          ;
;     ENA               ; 667                         ;
;     ENA CLR           ; 1810                        ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA CLR SCLR SLD  ; 51                          ;
;     ENA CLR SLD       ; 120                         ;
;     ENA SCLR          ; 94                          ;
;     ENA SCLR SLD      ; 23                          ;
;     ENA SLD           ; 69                          ;
;     SCLR              ; 51                          ;
;     SLD               ; 26                          ;
;     plain             ; 280                         ;
; cycloneiii_io_obuf    ; 18                          ;
; cycloneiii_lcell_comb ; 5726                        ;
;     arith             ; 498                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 260                         ;
;         3 data inputs ; 237                         ;
;     normal            ; 5228                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 89                          ;
;         2 data inputs ; 790                         ;
;         3 data inputs ; 1295                        ;
;         4 data inputs ; 3049                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 420                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 3.52                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 11                                    ;
;     ENA CLR SLD       ; 2                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 122                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 118                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 18                                    ;
;         3 data inputs ; 22                                    ;
;         4 data inputs ; 54                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 3.02                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 191                                      ;
; cycloneiii_ff         ; 91                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 29                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 172                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 163                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 33                                       ;
;         3 data inputs ; 43                                       ;
;         4 data inputs ; 80                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.12                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:29     ;
; sld_hub:auto_hub ; 00:00:01     ;
; pzdyqx:nabboc    ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Jan 17 20:37:18 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga1 -c vga1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/soc1.v
    Info (12023): Found entity 1: soc1 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_avalon_st_adapter.v
    Info (12023): Found entity 1: soc1_avalon_st_adapter File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_avalon_st_adapter_channel_adapter_0.sv
    Info (12023): Found entity 1: soc1_avalon_st_adapter_channel_adapter_0 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_avalon_st_adapter_channel_adapter_0.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_irq_mapper.sv
    Info (12023): Found entity 1: soc1_irq_mapper File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_mm_interconnect_0.v
    Info (12023): Found entity 1: soc1_mm_interconnect_0 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_mm_interconnect_0_avalon_st_adapter_010.v
    Info (12023): Found entity 1: soc1_mm_interconnect_0_avalon_st_adapter_010 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_avalon_st_adapter_010.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv
    Info (12023): Found entity 1: soc1_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: soc1_mm_interconnect_0_avalon_st_adapter_001 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: soc1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc1_mm_interconnect_0_avalon_st_adapter File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: soc1_mm_interconnect_0_rsp_mux_002 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file soc1/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: soc1_mm_interconnect_0_rsp_mux_001 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc1_mm_interconnect_0_rsp_mux File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_mm_interconnect_0_rsp_demux_010.sv
    Info (12023): Found entity 1: soc1_mm_interconnect_0_rsp_demux_010 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_rsp_demux_010.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: soc1_mm_interconnect_0_rsp_demux_003 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: soc1_mm_interconnect_0_rsp_demux File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_mm_interconnect_0_cmd_mux_010.sv
    Info (12023): Found entity 1: soc1_mm_interconnect_0_cmd_mux_010 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_cmd_mux_010.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: soc1_mm_interconnect_0_cmd_mux_003 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: soc1_mm_interconnect_0_cmd_mux_001 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc1_mm_interconnect_0_cmd_mux File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: soc1_mm_interconnect_0_cmd_demux_002 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: soc1_mm_interconnect_0_cmd_demux_001 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc1_mm_interconnect_0_cmd_demux File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file soc1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file soc1/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file soc1/synthesis/submodules/soc1_mm_interconnect_0_router_013.sv
    Info (12023): Found entity 1: soc1_mm_interconnect_0_router_013_default_decode File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router_013.sv Line: 45
    Info (12023): Found entity 2: soc1_mm_interconnect_0_router_013 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router_013.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc1/synthesis/submodules/soc1_mm_interconnect_0_router_011.sv
    Info (12023): Found entity 1: soc1_mm_interconnect_0_router_011_default_decode File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router_011.sv Line: 45
    Info (12023): Found entity 2: soc1_mm_interconnect_0_router_011 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router_011.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc1/synthesis/submodules/soc1_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: soc1_mm_interconnect_0_router_006_default_decode File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: soc1_mm_interconnect_0_router_006 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc1/synthesis/submodules/soc1_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: soc1_mm_interconnect_0_router_004_default_decode File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: soc1_mm_interconnect_0_router_004 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc1/synthesis/submodules/soc1_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: soc1_mm_interconnect_0_router_003_default_decode File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: soc1_mm_interconnect_0_router_003 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc1/synthesis/submodules/soc1_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc1_mm_interconnect_0_router_002_default_decode File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc1_mm_interconnect_0_router_002 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc1/synthesis/submodules/soc1_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: soc1_mm_interconnect_0_router_001_default_decode File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: soc1_mm_interconnect_0_router_001 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc1/synthesis/submodules/soc1_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc1_mm_interconnect_0_router_default_decode File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc1_mm_interconnect_0_router File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_video_vga_controller_0.v
    Info (12023): Found entity 1: soc1_video_vga_controller_0 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_video_vga_controller_0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_up_video_scaler_shrink.v
    Info (12023): Found entity 1: altera_up_video_scaler_shrink File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_video_scaler_shrink.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_up_video_scaler_multiply_width.v
    Info (12023): Found entity 1: altera_up_video_scaler_multiply_width File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_video_scaler_multiply_width.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_up_video_scaler_multiply_height.v
    Info (12023): Found entity 1: altera_up_video_scaler_multiply_height File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_video_scaler_0.v
    Info (12023): Found entity 1: soc1_video_scaler_0 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_video_scaler_0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_video_rgb_resampler_0.v
    Info (12023): Found entity 1: soc1_video_rgb_resampler_0 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_video_rgb_resampler_0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_video_dual_clock_buffer_0.v
    Info (12023): Found entity 1: soc1_video_dual_clock_buffer_0 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_video_dual_clock_buffer_0.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_video_change_alpha_0.v
    Info (12023): Found entity 1: soc1_video_change_alpha_0 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_video_change_alpha_0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_up_video_alpha_blender_normal.v
    Info (12023): Found entity 1: altera_up_video_alpha_blender_normal File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_video_alpha_blender_normal.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_up_video_alpha_blender_simple.v
    Info (12023): Found entity 1: altera_up_video_alpha_blender_simple File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_video_alpha_blender_simple.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_video_alpha_blender_0.v
    Info (12023): Found entity 1: soc1_video_alpha_blender_0 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_video_alpha_blender_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_timer_0.v
    Info (12023): Found entity 1: soc1_timer_0 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_sysid_qsys_0.v
    Info (12023): Found entity 1: soc1_sysid_qsys_0 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_sw.v
    Info (12023): Found entity 1: soc1_sw File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_sw.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file soc1/synthesis/submodules/soc1_sdram.v
    Info (12023): Found entity 1: soc1_sdram_input_efifo_module File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_sdram.v Line: 21
    Info (12023): Found entity 2: soc1_sdram File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_ram.v
    Info (12023): Found entity 1: soc1_ram File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_ram.v Line: 21
Info (12021): Found 4 design units, including 4 entities, in source file soc1/synthesis/submodules/soc1_pll.v
    Info (12023): Found entity 1: soc1_pll_dffpipe_l2c File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_pll.v Line: 37
    Info (12023): Found entity 2: soc1_pll_stdsync_sv6 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_pll.v Line: 98
    Info (12023): Found entity 3: soc1_pll_altpll_62g2 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_pll.v Line: 130
    Info (12023): Found entity 4: soc1_pll File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_pll.v Line: 221
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_pixelbuff.v
    Info (12023): Found entity 1: soc1_pixelbuff File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_pixelbuff.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_ledr.v
    Info (12023): Found entity 1: soc1_ledr File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_ledr.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_key.v
    Info (12023): Found entity 1: soc1_key File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_key.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file soc1/synthesis/submodules/soc1_jtag_uart.v
    Info (12023): Found entity 1: soc1_jtag_uart_sim_scfifo_w File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_jtag_uart.v Line: 21
    Info (12023): Found entity 2: soc1_jtag_uart_scfifo_w File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_jtag_uart.v Line: 78
    Info (12023): Found entity 3: soc1_jtag_uart_sim_scfifo_r File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_jtag_uart.v Line: 164
    Info (12023): Found entity 4: soc1_jtag_uart_scfifo_r File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_jtag_uart.v Line: 243
    Info (12023): Found entity 5: soc1_jtag_uart File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_hex0.v
    Info (12023): Found entity 1: soc1_hex0 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_hex0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_cpu.v
    Info (12023): Found entity 1: soc1_cpu File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file soc1/synthesis/submodules/soc1_cpu_cpu.v
    Info (12023): Found entity 1: soc1_cpu_cpu_ic_data_module File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: soc1_cpu_cpu_ic_tag_module File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 89
    Info (12023): Found entity 3: soc1_cpu_cpu_bht_module File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 158
    Info (12023): Found entity 4: soc1_cpu_cpu_register_bank_a_module File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 227
    Info (12023): Found entity 5: soc1_cpu_cpu_register_bank_b_module File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 293
    Info (12023): Found entity 6: soc1_cpu_cpu_dc_tag_module File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 359
    Info (12023): Found entity 7: soc1_cpu_cpu_dc_data_module File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 425
    Info (12023): Found entity 8: soc1_cpu_cpu_dc_victim_module File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 494
    Info (12023): Found entity 9: soc1_cpu_cpu_nios2_oci_debug File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 562
    Info (12023): Found entity 10: soc1_cpu_cpu_nios2_oci_break File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 708
    Info (12023): Found entity 11: soc1_cpu_cpu_nios2_oci_xbrk File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 1001
    Info (12023): Found entity 12: soc1_cpu_cpu_nios2_oci_dbrk File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 1262
    Info (12023): Found entity 13: soc1_cpu_cpu_nios2_oci_itrace File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 1451
    Info (12023): Found entity 14: soc1_cpu_cpu_nios2_oci_td_mode File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 1634
    Info (12023): Found entity 15: soc1_cpu_cpu_nios2_oci_dtrace File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 1702
    Info (12023): Found entity 16: soc1_cpu_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 1784
    Info (12023): Found entity 17: soc1_cpu_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 1856
    Info (12023): Found entity 18: soc1_cpu_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 1899
    Info (12023): Found entity 19: soc1_cpu_cpu_nios2_oci_fifo File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 1946
    Info (12023): Found entity 20: soc1_cpu_cpu_nios2_oci_pib File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 2432
    Info (12023): Found entity 21: soc1_cpu_cpu_nios2_oci_im File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 2455
    Info (12023): Found entity 22: soc1_cpu_cpu_nios2_performance_monitors File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 2525
    Info (12023): Found entity 23: soc1_cpu_cpu_nios2_avalon_reg File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 2542
    Info (12023): Found entity 24: soc1_cpu_cpu_ociram_sp_ram_module File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 2635
    Info (12023): Found entity 25: soc1_cpu_cpu_nios2_ocimem File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 2700
    Info (12023): Found entity 26: soc1_cpu_cpu_nios2_oci File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 2881
    Info (12023): Found entity 27: soc1_cpu_cpu File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: soc1_cpu_cpu_debug_slave_sysclk File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: soc1_cpu_cpu_debug_slave_tck File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: soc1_cpu_cpu_debug_slave_wrapper File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_cpu_cpu_mult_cell.v
    Info (12023): Found entity 1: soc1_cpu_cpu_mult_cell File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: soc1_cpu_cpu_test_bench File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_up_video_128_character_rom.v
    Info (12023): Found entity 1: altera_up_video_128_character_rom File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_video_128_character_rom.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_up_video_fb_color_rom.v
    Info (12023): Found entity 1: altera_up_video_fb_color_rom File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_video_fb_color_rom.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_charbuff.v
    Info (12023): Found entity 1: soc1_charbuff File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_charbuff.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_accelerometer_spi_serial_bus_controller File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_accelerometer_spi_slow_clock_generator File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v
    Info (12023): Found entity 1: altera_up_accelerometer_spi_auto_init File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v Line: 29
Warning (10238): Verilog Module Declaration warning at altera_up_accelerometer_spi_auto_init_ctrl.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_accelerometer_spi_auto_init_ctrl" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v
    Info (12023): Found entity 1: altera_up_accelerometer_spi_auto_init_ctrl File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc1/synthesis/submodules/soc1_accelerometer_spi_0.v
    Info (12023): Found entity 1: soc1_accelerometer_spi_0 File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_accelerometer_spi_0.v Line: 28
Info (12021): Found 2 design units, including 2 entities, in source file de10_lite_golden_top.v
    Info (12023): Found entity 1: DE10_LITE_Golden_Top File: C:/Users/Afshin/Desktop/vga/new/p1/DE10_LITE_Golden_Top.v Line: 12
    Info (12023): Found entity 2: seg_decoder File: C:/Users/Afshin/Desktop/vga/new/p1/DE10_LITE_Golden_Top.v Line: 85
Warning (10037): Verilog HDL or VHDL warning at soc1_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at soc1_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at soc1_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at soc1_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_sdram.v Line: 682
Info (12127): Elaborating entity "DE10_LITE_Golden_Top" for the top level hierarchy
Info (12128): Elaborating entity "seg_decoder" for hierarchy "seg_decoder:d0" File: C:/Users/Afshin/Desktop/vga/new/p1/DE10_LITE_Golden_Top.v Line: 39
Info (12128): Elaborating entity "soc1" for hierarchy "soc1:u1" File: C:/Users/Afshin/Desktop/vga/new/p1/DE10_LITE_Golden_Top.v Line: 81
Info (12128): Elaborating entity "soc1_accelerometer_spi_0" for hierarchy "soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 244
Warning (10230): Verilog HDL assignment warning at soc1_accelerometer_spi_0.v(226): truncated value with size 32 to match size of target (8) File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_accelerometer_spi_0.v Line: 226
Warning (10230): Verilog HDL assignment warning at soc1_accelerometer_spi_0.v(241): truncated value with size 8 to match size of target (6) File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_accelerometer_spi_0.v Line: 241
Info (12128): Elaborating entity "altera_up_accelerometer_spi_auto_init_ctrl" for hierarchy "soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_accelerometer_spi_0.v Line: 340
Warning (10230): Verilog HDL assignment warning at altera_up_accelerometer_spi_auto_init_ctrl.v(137): truncated value with size 32 to match size of target (4) File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v Line: 137
Info (12128): Elaborating entity "altera_up_accelerometer_spi_auto_init" for hierarchy "soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_accelerometer_spi_0.v Line: 354
Info (12128): Elaborating entity "altera_up_accelerometer_spi_serial_bus_controller" for hierarchy "soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_accelerometer_spi_0.v Line: 375
Warning (10230): Verilog HDL assignment warning at altera_up_accelerometer_spi_serial_bus_controller.v(215): truncated value with size 32 to match size of target (5) File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v Line: 215
Info (12128): Elaborating entity "altera_up_accelerometer_spi_slow_clock_generator" for hierarchy "soc1:u1|soc1_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v Line: 267
Warning (10230): Verilog HDL assignment warning at altera_up_accelerometer_spi_slow_clock_generator.v(110): truncated value with size 32 to match size of target (4) File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v Line: 110
Info (12128): Elaborating entity "soc1_charbuff" for hierarchy "soc1:u1|soc1_charbuff:charbuff" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 269
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc1:u1|soc1_charbuff:charbuff|altsyncram:Char_Buffer_Memory" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_charbuff.v Line: 360
Info (12130): Elaborated megafunction instantiation "soc1:u1|soc1_charbuff:charbuff|altsyncram:Char_Buffer_Memory" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_charbuff.v Line: 360
Info (12133): Instantiated megafunction "soc1:u1|soc1_charbuff:charbuff|altsyncram:Char_Buffer_Memory" with the following parameter: File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_charbuff.v Line: 360
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ch62.tdf
    Info (12023): Found entity 1: altsyncram_ch62 File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_ch62.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ch62" for hierarchy "soc1:u1|soc1_charbuff:charbuff|altsyncram:Char_Buffer_Memory|altsyncram_ch62:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_up_video_128_character_rom" for hierarchy "soc1:u1|soc1_charbuff:charbuff|altera_up_video_128_character_rom:Character_Rom" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_charbuff.v Line: 401
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc1:u1|soc1_charbuff:charbuff|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_video_128_character_rom.v Line: 127
Info (12130): Elaborated megafunction instantiation "soc1:u1|soc1_charbuff:charbuff|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_video_128_character_rom.v Line: 127
Info (12133): Instantiated megafunction "soc1:u1|soc1_charbuff:charbuff|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom" with the following parameter: File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_video_128_character_rom.v Line: 127
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "init_file" = "altera_up_video_char_mode_rom_128.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mkh1.tdf
    Info (12023): Found entity 1: altsyncram_mkh1 File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_mkh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_mkh1" for hierarchy "soc1:u1|soc1_charbuff:charbuff|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_mkh1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc1_cpu" for hierarchy "soc1:u1|soc1_cpu:cpu" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 300
Info (12128): Elaborating entity "soc1_cpu_cpu" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu.v Line: 69
Info (12128): Elaborating entity "soc1_cpu_cpu_test_bench" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_test_bench:the_soc1_cpu_cpu_test_bench" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 6047
Info (12128): Elaborating entity "soc1_cpu_cpu_ic_data_module" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_ic_data_module:soc1_cpu_cpu_ic_data" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 7049
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_ic_data_module:soc1_cpu_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iuc1.tdf
    Info (12023): Found entity 1: altsyncram_iuc1 File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_iuc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_iuc1" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_ic_data_module:soc1_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_iuc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc1_cpu_cpu_ic_tag_module" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_ic_tag_module:soc1_cpu_cpu_ic_tag" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 7115
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_ic_tag_module:soc1_cpu_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3lc1.tdf
    Info (12023): Found entity 1: altsyncram_3lc1 File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_3lc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3lc1" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_ic_tag_module:soc1_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_3lc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc1_cpu_cpu_bht_module" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_bht_module:soc1_cpu_cpu_bht" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 7313
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_bht_module:soc1_cpu_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf
    Info (12023): Found entity 1: altsyncram_vhc1 File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_vhc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vhc1" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_bht_module:soc1_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc1_cpu_cpu_register_bank_a_module" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_register_bank_a_module:soc1_cpu_cpu_register_bank_a" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 8281
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_register_bank_a_module:soc1_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf
    Info (12023): Found entity 1: altsyncram_5tb1 File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_5tb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5tb1" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_register_bank_a_module:soc1_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc1_cpu_cpu_register_bank_b_module" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_register_bank_b_module:soc1_cpu_cpu_register_bank_b" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 8299
Info (12128): Elaborating entity "soc1_cpu_cpu_mult_cell" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 8866
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v
    Info (12023): Found entity 1: altera_mult_add_bbo2 File: C:/Users/Afshin/Desktop/vga/new/p1/db/altera_mult_add_bbo2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_bbo2" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altera_mult_add_bbo2.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "soc1_cpu_cpu_dc_tag_module" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_dc_tag_module:soc1_cpu_cpu_dc_tag" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 9496
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_dc_tag_module:soc1_cpu_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r0c1.tdf
    Info (12023): Found entity 1: altsyncram_r0c1 File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_r0c1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r0c1" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_dc_tag_module:soc1_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_r0c1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc1_cpu_cpu_dc_data_module" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_dc_data_module:soc1_cpu_cpu_dc_data" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 9562
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_dc_data_module:soc1_cpu_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ote1.tdf
    Info (12023): Found entity 1: altsyncram_ote1 File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_ote1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ote1" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_dc_data_module:soc1_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ote1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc1_cpu_cpu_dc_victim_module" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_dc_victim_module:soc1_cpu_cpu_dc_victim" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 9674
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_dc_victim_module:soc1_cpu_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf
    Info (12023): Found entity 1: altsyncram_hec1 File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_hec1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hec1" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_dc_victim_module:soc1_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc1_cpu_cpu_nios2_oci" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 10479
Info (12128): Elaborating entity "soc1_cpu_cpu_nios2_oci_debug" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_debug:the_soc1_cpu_cpu_nios2_oci_debug" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_debug:the_soc1_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 632
Info (12128): Elaborating entity "soc1_cpu_cpu_nios2_oci_break" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_break:the_soc1_cpu_cpu_nios2_oci_break" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 3128
Info (12128): Elaborating entity "soc1_cpu_cpu_nios2_oci_xbrk" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_xbrk:the_soc1_cpu_cpu_nios2_oci_xbrk" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 3151
Info (12128): Elaborating entity "soc1_cpu_cpu_nios2_oci_dbrk" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_dbrk:the_soc1_cpu_cpu_nios2_oci_dbrk" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 3178
Info (12128): Elaborating entity "soc1_cpu_cpu_nios2_oci_itrace" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_itrace:the_soc1_cpu_cpu_nios2_oci_itrace" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 3216
Info (12128): Elaborating entity "soc1_cpu_cpu_nios2_oci_dtrace" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_dtrace:the_soc1_cpu_cpu_nios2_oci_dtrace" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 3231
Info (12128): Elaborating entity "soc1_cpu_cpu_nios2_oci_td_mode" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_dtrace:the_soc1_cpu_cpu_nios2_oci_dtrace|soc1_cpu_cpu_nios2_oci_td_mode:soc1_cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 1752
Info (12128): Elaborating entity "soc1_cpu_cpu_nios2_oci_fifo" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_fifo:the_soc1_cpu_cpu_nios2_oci_fifo" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 3246
Info (12128): Elaborating entity "soc1_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_fifo:the_soc1_cpu_cpu_nios2_oci_fifo|soc1_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_soc1_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 2065
Info (12128): Elaborating entity "soc1_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_fifo:the_soc1_cpu_cpu_nios2_oci_fifo|soc1_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_soc1_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 2074
Info (12128): Elaborating entity "soc1_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_fifo:the_soc1_cpu_cpu_nios2_oci_fifo|soc1_cpu_cpu_nios2_oci_fifo_cnt_inc:the_soc1_cpu_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 2083
Info (12128): Elaborating entity "soc1_cpu_cpu_nios2_oci_pib" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_pib:the_soc1_cpu_cpu_nios2_oci_pib" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 3251
Info (12128): Elaborating entity "soc1_cpu_cpu_nios2_oci_im" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_oci_im:the_soc1_cpu_cpu_nios2_oci_im" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 3265
Info (12128): Elaborating entity "soc1_cpu_cpu_nios2_avalon_reg" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_avalon_reg:the_soc1_cpu_cpu_nios2_avalon_reg" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 3284
Info (12128): Elaborating entity "soc1_cpu_cpu_nios2_ocimem" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_ocimem:the_soc1_cpu_cpu_nios2_ocimem" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 3304
Info (12128): Elaborating entity "soc1_cpu_cpu_ociram_sp_ram_module" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_ocimem:the_soc1_cpu_cpu_nios2_ocimem|soc1_cpu_cpu_ociram_sp_ram_module:soc1_cpu_cpu_ociram_sp_ram" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_ocimem:the_soc1_cpu_cpu_nios2_ocimem|soc1_cpu_cpu_ociram_sp_ram_module:soc1_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 2675
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_nios2_ocimem:the_soc1_cpu_cpu_nios2_ocimem|soc1_cpu_cpu_ociram_sp_ram_module:soc1_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc1_cpu_cpu_debug_slave_wrapper" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 3406
Info (12128): Elaborating entity "soc1_cpu_cpu_debug_slave_tck" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_tck:the_soc1_cpu_cpu_debug_slave_tck" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "soc1_cpu_cpu_debug_slave_sysclk" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|soc1_cpu_cpu_debug_slave_sysclk:the_soc1_cpu_cpu_debug_slave_sysclk" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc1_cpu_cpu_debug_slave_phy" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc1_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc1_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_nios2_oci:the_soc1_cpu_cpu_nios2_oci|soc1_cpu_cpu_debug_slave_wrapper:the_soc1_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc1_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "soc1_hex0" for hierarchy "soc1:u1|soc1_hex0:hex0" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 311
Info (12128): Elaborating entity "soc1_jtag_uart" for hierarchy "soc1:u1|soc1_jtag_uart:jtag_uart" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 379
Info (12128): Elaborating entity "soc1_jtag_uart_scfifo_w" for hierarchy "soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_w:the_soc1_jtag_uart_scfifo_w" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_w:the_soc1_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_w:the_soc1_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_w:the_soc1_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: C:/Users/Afshin/Desktop/vga/new/p1/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_w:the_soc1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: C:/Users/Afshin/Desktop/vga/new/p1/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_w:the_soc1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: C:/Users/Afshin/Desktop/vga/new/p1/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/Afshin/Desktop/vga/new/p1/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_w:the_soc1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/Afshin/Desktop/vga/new/p1/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/Afshin/Desktop/vga/new/p1/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_w:the_soc1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: C:/Users/Afshin/Desktop/vga/new/p1/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_w:the_soc1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: C:/Users/Afshin/Desktop/vga/new/p1/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/Afshin/Desktop/vga/new/p1/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_w:the_soc1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/Afshin/Desktop/vga/new/p1/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "soc1_jtag_uart_scfifo_r" for hierarchy "soc1:u1|soc1_jtag_uart:jtag_uart|soc1_jtag_uart_scfifo_r:the_soc1_jtag_uart_scfifo_r" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc1:u1|soc1_jtag_uart:jtag_uart|alt_jtag_atlantic:soc1_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "soc1_key" for hierarchy "soc1:u1|soc1_key:key" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 387
Info (12128): Elaborating entity "soc1_ledr" for hierarchy "soc1:u1|soc1_ledr:ledr" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 398
Info (12128): Elaborating entity "soc1_pixelbuff" for hierarchy "soc1:u1|soc1_pixelbuff:pixelbuff" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 420
Warning (10230): Verilog HDL assignment warning at soc1_pixelbuff.v(237): truncated value with size 32 to match size of target (16) File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_pixelbuff.v Line: 237
Warning (10230): Verilog HDL assignment warning at soc1_pixelbuff.v(238): truncated value with size 32 to match size of target (16) File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_pixelbuff.v Line: 238
Warning (10230): Verilog HDL assignment warning at soc1_pixelbuff.v(243): truncated value with size 32 to match size of target (8) File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_pixelbuff.v Line: 243
Warning (10230): Verilog HDL assignment warning at soc1_pixelbuff.v(244): truncated value with size 32 to match size of target (8) File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_pixelbuff.v Line: 244
Warning (10230): Verilog HDL assignment warning at soc1_pixelbuff.v(324): truncated value with size 32 to match size of target (8) File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_pixelbuff.v Line: 324
Warning (10230): Verilog HDL assignment warning at soc1_pixelbuff.v(338): truncated value with size 32 to match size of target (7) File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_pixelbuff.v Line: 338
Info (12128): Elaborating entity "scfifo" for hierarchy "soc1:u1|soc1_pixelbuff:pixelbuff|scfifo:Image_Buffer" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_pixelbuff.v Line: 396
Info (12130): Elaborated megafunction instantiation "soc1:u1|soc1_pixelbuff:pixelbuff|scfifo:Image_Buffer" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_pixelbuff.v Line: 396
Info (12133): Instantiated megafunction "soc1:u1|soc1_pixelbuff:pixelbuff|scfifo:Image_Buffer" with the following parameter: File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_pixelbuff.v Line: 396
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "32"
    Info (12134): Parameter "almost_full_value" = "96"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7f91.tdf
    Info (12023): Found entity 1: scfifo_7f91 File: C:/Users/Afshin/Desktop/vga/new/p1/db/scfifo_7f91.tdf Line: 24
Info (12128): Elaborating entity "scfifo_7f91" for hierarchy "soc1:u1|soc1_pixelbuff:pixelbuff|scfifo:Image_Buffer|scfifo_7f91:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_s631.tdf
    Info (12023): Found entity 1: a_dpfifo_s631 File: C:/Users/Afshin/Desktop/vga/new/p1/db/a_dpfifo_s631.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_s631" for hierarchy "soc1:u1|soc1_pixelbuff:pixelbuff|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo" File: C:/Users/Afshin/Desktop/vga/new/p1/db/scfifo_7f91.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l7b1.tdf
    Info (12023): Found entity 1: altsyncram_l7b1 File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_l7b1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_l7b1" for hierarchy "soc1:u1|soc1_pixelbuff:pixelbuff|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|altsyncram_l7b1:FIFOram" File: C:/Users/Afshin/Desktop/vga/new/p1/db/a_dpfifo_s631.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a78.tdf
    Info (12023): Found entity 1: cmpr_a78 File: C:/Users/Afshin/Desktop/vga/new/p1/db/cmpr_a78.tdf Line: 22
Info (12128): Elaborating entity "cmpr_a78" for hierarchy "soc1:u1|soc1_pixelbuff:pixelbuff|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|cmpr_a78:almost_full_comparer" File: C:/Users/Afshin/Desktop/vga/new/p1/db/a_dpfifo_s631.tdf Line: 54
Info (12128): Elaborating entity "cmpr_a78" for hierarchy "soc1:u1|soc1_pixelbuff:pixelbuff|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|cmpr_a78:three_comparison" File: C:/Users/Afshin/Desktop/vga/new/p1/db/a_dpfifo_s631.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lka.tdf
    Info (12023): Found entity 1: cntr_lka File: C:/Users/Afshin/Desktop/vga/new/p1/db/cntr_lka.tdf Line: 25
Info (12128): Elaborating entity "cntr_lka" for hierarchy "soc1:u1|soc1_pixelbuff:pixelbuff|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|cntr_lka:rd_ptr_msb" File: C:/Users/Afshin/Desktop/vga/new/p1/db/a_dpfifo_s631.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2l6.tdf
    Info (12023): Found entity 1: cntr_2l6 File: C:/Users/Afshin/Desktop/vga/new/p1/db/cntr_2l6.tdf Line: 25
Info (12128): Elaborating entity "cntr_2l6" for hierarchy "soc1:u1|soc1_pixelbuff:pixelbuff|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|cntr_2l6:usedw_counter" File: C:/Users/Afshin/Desktop/vga/new/p1/db/a_dpfifo_s631.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mka.tdf
    Info (12023): Found entity 1: cntr_mka File: C:/Users/Afshin/Desktop/vga/new/p1/db/cntr_mka.tdf Line: 25
Info (12128): Elaborating entity "cntr_mka" for hierarchy "soc1:u1|soc1_pixelbuff:pixelbuff|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|cntr_mka:wr_ptr" File: C:/Users/Afshin/Desktop/vga/new/p1/db/a_dpfifo_s631.tdf Line: 58
Info (12128): Elaborating entity "soc1_pll" for hierarchy "soc1:u1|soc1_pll:pll" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 447
Info (12128): Elaborating entity "soc1_pll_stdsync_sv6" for hierarchy "soc1:u1|soc1_pll:pll|soc1_pll_stdsync_sv6:stdsync2" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_pll.v Line: 292
Info (12128): Elaborating entity "soc1_pll_dffpipe_l2c" for hierarchy "soc1:u1|soc1_pll:pll|soc1_pll_stdsync_sv6:stdsync2|soc1_pll_dffpipe_l2c:dffpipe3" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_pll.v Line: 116
Info (12128): Elaborating entity "soc1_pll_altpll_62g2" for hierarchy "soc1:u1|soc1_pll:pll|soc1_pll_altpll_62g2:sd1" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_pll.v Line: 298
Info (12128): Elaborating entity "soc1_ram" for hierarchy "soc1:u1|soc1_ram:ram" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 461
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc1:u1|soc1_ram:ram|altsyncram:the_altsyncram" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_ram.v Line: 66
Info (12130): Elaborated megafunction instantiation "soc1:u1|soc1_ram:ram|altsyncram:the_altsyncram" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_ram.v Line: 66
Info (12133): Instantiated megafunction "soc1:u1|soc1_ram:ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_ram.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "25000"
    Info (12134): Parameter "numwords_a" = "25000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pic1.tdf
    Info (12023): Found entity 1: altsyncram_pic1 File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_pic1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_pic1" for hierarchy "soc1:u1|soc1_ram:ram|altsyncram:the_altsyncram|altsyncram_pic1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf
    Info (12023): Found entity 1: decode_c7a File: C:/Users/Afshin/Desktop/vga/new/p1/db/decode_c7a.tdf Line: 22
Info (12128): Elaborating entity "decode_c7a" for hierarchy "soc1:u1|soc1_ram:ram|altsyncram:the_altsyncram|altsyncram_pic1:auto_generated|decode_c7a:decode3" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_pic1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_93b.tdf
    Info (12023): Found entity 1: mux_93b File: C:/Users/Afshin/Desktop/vga/new/p1/db/mux_93b.tdf Line: 22
Info (12128): Elaborating entity "mux_93b" for hierarchy "soc1:u1|soc1_ram:ram|altsyncram:the_altsyncram|altsyncram_pic1:auto_generated|mux_93b:mux2" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_pic1.tdf Line: 44
Info (12128): Elaborating entity "soc1_sdram" for hierarchy "soc1:u1|soc1_sdram:sdram" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 484
Info (12128): Elaborating entity "soc1_sdram_input_efifo_module" for hierarchy "soc1:u1|soc1_sdram:sdram|soc1_sdram_input_efifo_module:the_soc1_sdram_input_efifo_module" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_sdram.v Line: 298
Info (12128): Elaborating entity "soc1_sw" for hierarchy "soc1:u1|soc1_sw:sw" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 492
Info (12128): Elaborating entity "soc1_sysid_qsys_0" for hierarchy "soc1:u1|soc1_sysid_qsys_0:sysid_qsys_0" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 499
Info (12128): Elaborating entity "soc1_timer_0" for hierarchy "soc1:u1|soc1_timer_0:timer_0" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 510
Info (12128): Elaborating entity "soc1_video_alpha_blender_0" for hierarchy "soc1:u1|soc1_video_alpha_blender_0:video_alpha_blender_0" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 530
Info (12128): Elaborating entity "altera_up_video_alpha_blender_simple" for hierarchy "soc1:u1|soc1_video_alpha_blender_0:video_alpha_blender_0|altera_up_video_alpha_blender_simple:alpha_blender" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_video_alpha_blender_0.v Line: 177
Info (12128): Elaborating entity "soc1_video_change_alpha_0" for hierarchy "soc1:u1|soc1_video_change_alpha_0:video_change_alpha_0" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 545
Info (12128): Elaborating entity "soc1_video_dual_clock_buffer_0" for hierarchy "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 562
Info (12128): Elaborating entity "dcfifo" for hierarchy "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_video_dual_clock_buffer_0.v Line: 155
Info (12130): Elaborated megafunction instantiation "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_video_dual_clock_buffer_0.v Line: 155
Info (12133): Instantiated megafunction "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO" with the following parameter: File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_video_dual_clock_buffer_0.v Line: 155
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=7"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_d7j1.tdf
    Info (12023): Found entity 1: dcfifo_d7j1 File: C:/Users/Afshin/Desktop/vga/new/p1/db/dcfifo_d7j1.tdf Line: 42
Info (12128): Elaborating entity "dcfifo_d7j1" for hierarchy "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_jra.tdf
    Info (12023): Found entity 1: a_gray2bin_jra File: C:/Users/Afshin/Desktop/vga/new/p1/db/a_gray2bin_jra.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_jra" for hierarchy "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_gray2bin_jra:wrptr_g_gray2bin" File: C:/Users/Afshin/Desktop/vga/new/p1/db/dcfifo_d7j1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_g26.tdf
    Info (12023): Found entity 1: a_graycounter_g26 File: C:/Users/Afshin/Desktop/vga/new/p1/db/a_graycounter_g26.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_g26" for hierarchy "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_g26:rdptr_g1p" File: C:/Users/Afshin/Desktop/vga/new/p1/db/dcfifo_d7j1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_cgb.tdf
    Info (12023): Found entity 1: a_graycounter_cgb File: C:/Users/Afshin/Desktop/vga/new/p1/db/a_graycounter_cgb.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_cgb" for hierarchy "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_cgb:wrptr_g1p" File: C:/Users/Afshin/Desktop/vga/new/p1/db/dcfifo_d7j1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9f11.tdf
    Info (12023): Found entity 1: altsyncram_9f11 File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_9f11.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9f11" for hierarchy "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram" File: C:/Users/Afshin/Desktop/vga/new/p1/db/dcfifo_d7j1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_g9l File: C:/Users/Afshin/Desktop/vga/new/p1/db/alt_synch_pipe_g9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_g9l" for hierarchy "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp" File: C:/Users/Afshin/Desktop/vga/new/p1/db/dcfifo_d7j1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8 File: C:/Users/Afshin/Desktop/vga/new/p1/db/dffpipe_1v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12" File: C:/Users/Afshin/Desktop/vga/new/p1/db/alt_synch_pipe_g9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info (12023): Found entity 1: dffpipe_0v8 File: C:/Users/Afshin/Desktop/vga/new/p1/db/dffpipe_0v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_0v8" for hierarchy "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_brp" File: C:/Users/Afshin/Desktop/vga/new/p1/db/dcfifo_d7j1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_h9l File: C:/Users/Afshin/Desktop/vga/new/p1/db/alt_synch_pipe_h9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_h9l" for hierarchy "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp" File: C:/Users/Afshin/Desktop/vga/new/p1/db/dcfifo_d7j1.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info (12023): Found entity 1: dffpipe_2v8 File: C:/Users/Afshin/Desktop/vga/new/p1/db/dffpipe_2v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_2v8" for hierarchy "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16" File: C:/Users/Afshin/Desktop/vga/new/p1/db/alt_synch_pipe_h9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_0h5.tdf
    Info (12023): Found entity 1: cmpr_0h5 File: C:/Users/Afshin/Desktop/vga/new/p1/db/cmpr_0h5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_0h5" for hierarchy "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|cmpr_0h5:rdempty_eq_comp1_lsb" File: C:/Users/Afshin/Desktop/vga/new/p1/db/dcfifo_d7j1.tdf Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9d7.tdf
    Info (12023): Found entity 1: mux_9d7 File: C:/Users/Afshin/Desktop/vga/new/p1/db/mux_9d7.tdf Line: 22
Info (12128): Elaborating entity "mux_9d7" for hierarchy "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|mux_9d7:rdemp_eq_comp_lsb_mux" File: C:/Users/Afshin/Desktop/vga/new/p1/db/dcfifo_d7j1.tdf Line: 92
Info (12128): Elaborating entity "soc1_video_rgb_resampler_0" for hierarchy "soc1:u1|soc1_video_rgb_resampler_0:video_rgb_resampler_0" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 579
Warning (10036): Verilog HDL or VHDL warning at soc1_video_rgb_resampler_0.v(118): object "a" assigned a value but never read File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_video_rgb_resampler_0.v Line: 118
Info (12128): Elaborating entity "soc1_video_scaler_0" for hierarchy "soc1:u1|soc1_video_scaler_0:video_scaler_0" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 595
Info (12128): Elaborating entity "altera_up_video_scaler_multiply_height" for hierarchy "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_video_scaler_0.v Line: 177
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(208): truncated value with size 32 to match size of target (8) File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 208
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(224): truncated value with size 32 to match size of target (8) File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 224
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(235): truncated value with size 32 to match size of target (2) File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 235
Info (12128): Elaborating entity "scfifo" for hierarchy "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 297
Info (12130): Elaborated megafunction instantiation "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 297
Info (12133): Instantiated megafunction "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO" with the following parameter: File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 297
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "161"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3t21.tdf
    Info (12023): Found entity 1: scfifo_3t21 File: C:/Users/Afshin/Desktop/vga/new/p1/db/scfifo_3t21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3t21" for hierarchy "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_mk21.tdf
    Info (12023): Found entity 1: a_dpfifo_mk21 File: C:/Users/Afshin/Desktop/vga/new/p1/db/a_dpfifo_mk21.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_mk21" for hierarchy "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo" File: C:/Users/Afshin/Desktop/vga/new/p1/db/scfifo_3t21.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_38b1.tdf
    Info (12023): Found entity 1: altsyncram_38b1 File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_38b1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_38b1" for hierarchy "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram" File: C:/Users/Afshin/Desktop/vga/new/p1/db/a_dpfifo_mk21.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b78.tdf
    Info (12023): Found entity 1: cmpr_b78 File: C:/Users/Afshin/Desktop/vga/new/p1/db/cmpr_b78.tdf Line: 22
Info (12128): Elaborating entity "cmpr_b78" for hierarchy "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|cmpr_b78:almost_full_comparer" File: C:/Users/Afshin/Desktop/vga/new/p1/db/a_dpfifo_mk21.tdf Line: 53
Info (12128): Elaborating entity "cmpr_b78" for hierarchy "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|cmpr_b78:three_comparison" File: C:/Users/Afshin/Desktop/vga/new/p1/db/a_dpfifo_mk21.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3l6.tdf
    Info (12023): Found entity 1: cntr_3l6 File: C:/Users/Afshin/Desktop/vga/new/p1/db/cntr_3l6.tdf Line: 25
Info (12128): Elaborating entity "cntr_3l6" for hierarchy "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|cntr_3l6:usedw_counter" File: C:/Users/Afshin/Desktop/vga/new/p1/db/a_dpfifo_mk21.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nka.tdf
    Info (12023): Found entity 1: cntr_nka File: C:/Users/Afshin/Desktop/vga/new/p1/db/cntr_nka.tdf Line: 25
Info (12128): Elaborating entity "cntr_nka" for hierarchy "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|cntr_nka:wr_ptr" File: C:/Users/Afshin/Desktop/vga/new/p1/db/a_dpfifo_mk21.tdf Line: 57
Info (12128): Elaborating entity "altera_up_video_scaler_multiply_width" for hierarchy "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_video_scaler_0.v Line: 208
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(132): truncated value with size 3 to match size of target (1) File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_video_scaler_multiply_width.v Line: 132
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(175): truncated value with size 32 to match size of target (2) File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_video_scaler_multiply_width.v Line: 175
Info (12128): Elaborating entity "soc1_video_vga_controller_0" for hierarchy "soc1:u1|soc1_video_vga_controller_0:video_vga_controller_0" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 613
Info (12128): Elaborating entity "altera_up_avalon_video_vga_timing" for hierarchy "soc1:u1|soc1_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_video_vga_controller_0.v Line: 264
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10) File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 199
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10) File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 200
Info (12128): Elaborating entity "soc1_mm_interconnect_0" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 753
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pixelbuff_avalon_pixel_dma_master_translator" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 1645
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 1705
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 1765
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 1829
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 1893
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:charbuff_avalon_char_buffer_slave_translator" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 1957
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:charbuff_avalon_char_control_slave_translator" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 2021
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixelbuff_avalon_control_slave_translator" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 2085
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 2149
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 2277
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 2341
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 2405
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 2469
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 2533
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 2597
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pixelbuff_avalon_pixel_dma_master_agent" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 3190
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 3271
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 3352
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 3436
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 3477
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 3561
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 3602
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 4643
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 4727
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 4768
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 4809
Info (12128): Elaborating entity "soc1_mm_interconnect_0_router" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router:router" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 6075
Info (12128): Elaborating entity "soc1_mm_interconnect_0_router_default_decode" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router:router|soc1_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "soc1_mm_interconnect_0_router_001" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_001:router_001" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 6091
Info (12128): Elaborating entity "soc1_mm_interconnect_0_router_001_default_decode" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_001:router_001|soc1_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router_001.sv Line: 204
Info (12128): Elaborating entity "soc1_mm_interconnect_0_router_002" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_002:router_002" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 6107
Info (12128): Elaborating entity "soc1_mm_interconnect_0_router_002_default_decode" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_002:router_002|soc1_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router_002.sv Line: 180
Info (12128): Elaborating entity "soc1_mm_interconnect_0_router_003" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_003:router_003" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 6123
Info (12128): Elaborating entity "soc1_mm_interconnect_0_router_003_default_decode" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_003:router_003|soc1_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "soc1_mm_interconnect_0_router_004" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_004:router_004" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 6139
Info (12128): Elaborating entity "soc1_mm_interconnect_0_router_004_default_decode" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_004:router_004|soc1_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router_004.sv Line: 173
Info (12128): Elaborating entity "soc1_mm_interconnect_0_router_006" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_006" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 6171
Info (12128): Elaborating entity "soc1_mm_interconnect_0_router_006_default_decode" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_006:router_006|soc1_mm_interconnect_0_router_006_default_decode:the_default_decode" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router_006.sv Line: 173
Info (12128): Elaborating entity "soc1_mm_interconnect_0_router_011" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_011:router_011" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 6251
Info (12128): Elaborating entity "soc1_mm_interconnect_0_router_011_default_decode" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_011:router_011|soc1_mm_interconnect_0_router_011_default_decode:the_default_decode" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router_011.sv Line: 178
Info (12128): Elaborating entity "soc1_mm_interconnect_0_router_013" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_013:router_013" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 6283
Info (12128): Elaborating entity "soc1_mm_interconnect_0_router_013_default_decode" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_router_013:router_013|soc1_mm_interconnect_0_router_013_default_decode:the_default_decode" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_router_013.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 6493
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 6593
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 6693
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "soc1_mm_interconnect_0_cmd_demux" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 6710
Info (12128): Elaborating entity "soc1_mm_interconnect_0_cmd_demux_001" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 6847
Info (12128): Elaborating entity "soc1_mm_interconnect_0_cmd_demux_002" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 6870
Info (12128): Elaborating entity "soc1_mm_interconnect_0_cmd_mux" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 6893
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc1_mm_interconnect_0_cmd_mux_001" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 6910
Info (12128): Elaborating entity "soc1_mm_interconnect_0_cmd_mux_003" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 6944
Info (12128): Elaborating entity "soc1_mm_interconnect_0_cmd_mux_010" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_cmd_mux_010:cmd_mux_010" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 7075
Info (12128): Elaborating entity "soc1_mm_interconnect_0_rsp_demux" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 7268
Info (12128): Elaborating entity "soc1_mm_interconnect_0_rsp_demux_003" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 7319
Info (12128): Elaborating entity "soc1_mm_interconnect_0_rsp_demux_010" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_demux_010:rsp_demux_010" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 7450
Info (12128): Elaborating entity "soc1_mm_interconnect_0_rsp_mux" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 7637
Info (12128): Elaborating entity "soc1_mm_interconnect_0_rsp_mux_001" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 7774
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_rsp_mux_001.sv Line: 614
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc1_mm_interconnect_0_rsp_mux_002" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 7797
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_rsp_mux_002.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 7863
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 7929
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 8061
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_to_pixelbuff_avalon_pixel_dma_master_rsp_width_adapter" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 8193
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_cpu_data_master_rsp_width_adapter" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 8259
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 8391
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 8491
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "soc1_mm_interconnect_0_avalon_st_adapter" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 8554
Info (12128): Elaborating entity "soc1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "soc1_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 8583
Info (12128): Elaborating entity "soc1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|soc1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "soc1_mm_interconnect_0_avalon_st_adapter_010" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0.v Line: 8844
Info (12128): Elaborating entity "soc1_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0" for hierarchy "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|soc1_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010|soc1_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0:error_adapter_0" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_mm_interconnect_0_avalon_st_adapter_010.v Line: 200
Info (12128): Elaborating entity "soc1_irq_mapper" for hierarchy "soc1:u1|soc1_irq_mapper:irq_mapper" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 762
Info (12128): Elaborating entity "soc1_avalon_st_adapter" for hierarchy "soc1:u1|soc1_avalon_st_adapter:avalon_st_adapter" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 795
Info (12128): Elaborating entity "soc1_avalon_st_adapter_channel_adapter_0" for hierarchy "soc1:u1|soc1_avalon_st_adapter:avalon_st_adapter|soc1_avalon_st_adapter_channel_adapter_0:channel_adapter_0" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_avalon_st_adapter.v Line: 208
Warning (10036): Verilog HDL or VHDL warning at soc1_avalon_st_adapter_channel_adapter_0.sv(78): object "out_channel" assigned a value but never read File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_avalon_st_adapter_channel_adapter_0.sv Line: 78
Warning (10230): Verilog HDL assignment warning at soc1_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 4 to match size of target (1) File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_avalon_st_adapter_channel_adapter_0.sv Line: 90
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc1:u1|altera_reset_controller:rst_controller" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 858
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc1:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc1:u1|altera_reset_controller:rst_controller_001" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 921
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc1:u1|altera_reset_controller:rst_controller_002" File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 984
Warning (12020): Port "jdo" on the entity instantiation of "the_soc1_cpu_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_cpu_cpu.v Line: 3216
Warning (12030): Port "q_b" on the entity instantiation of "Char_Buffer_Memory" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_charbuff.v Line: 360
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "soc1:u1|video_scaler_0_avalon_scaler_source_channel[3]" is missing source, defaulting to GND File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 213
    Warning (12110): Net "soc1:u1|video_scaler_0_avalon_scaler_source_channel[2]" is missing source, defaulting to GND File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 213
    Warning (12110): Net "soc1:u1|video_scaler_0_avalon_scaler_source_channel[1]" is missing source, defaulting to GND File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/soc1.v Line: 213
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.01.17.20:38:13 Progress: Loading sld725af3b4/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld725af3b4/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Afshin/Desktop/vga/new/p1/db/ip/sld725af3b4/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld725af3b4/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Afshin/Desktop/vga/new/p1/db/ip/sld725af3b4/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld725af3b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Afshin/Desktop/vga/new/p1/db/ip/sld725af3b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld725af3b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Afshin/Desktop/vga/new/p1/db/ip/sld725af3b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld725af3b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Afshin/Desktop/vga/new/p1/db/ip/sld725af3b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Afshin/Desktop/vga/new/p1/db/ip/sld725af3b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld725af3b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Afshin/Desktop/vga/new/p1/db/ip/sld725af3b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[1]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_9f11.tdf Line: 69
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[2]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_9f11.tdf Line: 99
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[3]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_9f11.tdf Line: 129
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[4]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_9f11.tdf Line: 159
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[5]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_9f11.tdf Line: 189
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[6]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_9f11.tdf Line: 219
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[7]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_9f11.tdf Line: 249
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[12]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_9f11.tdf Line: 399
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[13]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_9f11.tdf Line: 429
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[14]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_9f11.tdf Line: 459
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[15]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_9f11.tdf Line: 489
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[16]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_9f11.tdf Line: 519
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[17]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_9f11.tdf Line: 549
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[22]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_9f11.tdf Line: 699
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[23]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_9f11.tdf Line: 729
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[24]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_9f11.tdf Line: 759
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[25]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_9f11.tdf Line: 789
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[26]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_9f11.tdf Line: 819
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[27]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_9f11.tdf Line: 849
        Warning (14320): Synthesized away node "soc1:u1|soc1_charbuff:charbuff|altsyncram:Char_Buffer_Memory|altsyncram_ch62:auto_generated|q_a[7]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_ch62.tdf Line: 315
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|q_b[0]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_38b1.tdf Line: 37
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|q_b[1]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_38b1.tdf Line: 67
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|q_b[2]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_38b1.tdf Line: 97
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|q_b[3]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_38b1.tdf Line: 127
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|q_b[4]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_38b1.tdf Line: 157
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|q_b[5]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_38b1.tdf Line: 187
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|q_b[10]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_38b1.tdf Line: 337
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|q_b[11]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_38b1.tdf Line: 367
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|q_b[12]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_38b1.tdf Line: 397
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|q_b[13]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_38b1.tdf Line: 427
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|q_b[14]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_38b1.tdf Line: 457
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|q_b[15]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_38b1.tdf Line: 487
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|q_b[20]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_38b1.tdf Line: 637
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|q_b[21]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_38b1.tdf Line: 667
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|q_b[22]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_38b1.tdf Line: 697
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|q_b[23]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_38b1.tdf Line: 727
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|q_b[24]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_38b1.tdf Line: 757
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|q_b[25]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_38b1.tdf Line: 787
        Warning (14320): Synthesized away node "soc1:u1|soc1_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_3t21:auto_generated|a_dpfifo_mk21:dpfifo|altsyncram_38b1:FIFOram|q_b[31]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_38b1.tdf Line: 967
        Warning (14320): Synthesized away node "soc1:u1|soc1_pixelbuff:pixelbuff|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|altsyncram_l7b1:FIFOram|q_b[9]" File: C:/Users/Afshin/Desktop/vga/new/p1/db/altsyncram_l7b1.tdf Line: 307
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "soc1:u1|soc1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12130): Elaborated megafunction instantiation "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9401.tdf
    Info (12023): Found entity 1: mult_9401 File: C:/Users/Afshin/Desktop/vga/new/p1/db/mult_9401.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "soc1:u1|soc1_cpu:cpu|soc1_cpu_cpu:cpu|soc1_cpu_cpu_mult_cell:the_soc1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf
    Info (12023): Found entity 1: mult_9b01 File: C:/Users/Afshin/Desktop/vga/new/p1/db/mult_9b01.tdf Line: 28
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: C:/Users/Afshin/Desktop/vga/new/p1/DE10_LITE_Golden_Top.v Line: 34
Info (13000): Registers with preset signals will power-up high File: C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/soc1_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/Users/Afshin/Desktop/vga/new/p1/DE10_LITE_Golden_Top.v Line: 19
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/Users/Afshin/Desktop/vga/new/p1/DE10_LITE_Golden_Top.v Line: 19
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/Users/Afshin/Desktop/vga/new/p1/DE10_LITE_Golden_Top.v Line: 19
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/Users/Afshin/Desktop/vga/new/p1/DE10_LITE_Golden_Top.v Line: 19
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/Users/Afshin/Desktop/vga/new/p1/DE10_LITE_Golden_Top.v Line: 19
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/Users/Afshin/Desktop/vga/new/p1/DE10_LITE_Golden_Top.v Line: 19
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/Afshin/Desktop/vga/new/p1/DE10_LITE_Golden_Top.v Line: 21
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 780 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/Afshin/Desktop/vga/new/p1/output_files/vga1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: C:/Users/Afshin/Desktop/vga/new/p1/DE10_LITE_Golden_Top.v Line: 36
Info (21057): Implemented 8273 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 98 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 7711 logic cells
    Info (21064): Implemented 420 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 103 warnings
    Info: Peak virtual memory: 5088 megabytes
    Info: Processing ended: Tue Jan 17 20:39:25 2023
    Info: Elapsed time: 00:02:07
    Info: Total CPU time (on all processors): 00:01:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Afshin/Desktop/vga/new/p1/output_files/vga1.map.smsg.


