

================================================================
== Vitis HLS Report for 'sha_stream'
================================================================
* Date:           Wed Jul  9 04:09:34 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.507 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   118414|   132025|  0.947 ms|  1.056 ms|  118415|  132026|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- sha_stream_label0  |   101612|   114796|  50806 ~ 57398|          -|          -|     2|        no|
        |- sha_stream_label2  |       10|       10|              2|          -|          -|     5|        no|
        +---------------------+---------+---------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [data/benchmarks/sha/sha.c:201]   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1, i8 %indata, i8 %local_indata"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln213 = call void @sha_init, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:213]   --->   Operation 11 'call' 'call_ln213' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln201 = store i2 0, i2 %j" [data/benchmarks/sha/sha.c:201]   --->   Operation 12 'store' 'store_ln201' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_7" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/sha.tcl:14]   --->   Operation 13 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln196 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [data/benchmarks/sha/sha.c:196]   --->   Operation 14 'spectopmodule' 'spectopmodule_ln196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %indata, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %indata"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_i, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_i"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outdata, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %outdata"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1, i8 %indata, i8 %local_indata"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln213 = call void @sha_init, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:213]   --->   Operation 22 'call' 'call_ln213' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln216 = br void %for.inc21" [data/benchmarks/sha/sha.c:216]   --->   Operation 23 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.82>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%j_1 = load i2 %j" [data/benchmarks/sha/sha.c:216]   --->   Operation 24 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.43ns)   --->   "%icmp_ln216 = icmp_eq  i2 %j_1, i2 2" [data/benchmarks/sha/sha.c:216]   --->   Operation 25 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.43ns)   --->   "%add_ln216 = add i2 %j_1, i2 1" [data/benchmarks/sha/sha.c:216]   --->   Operation 26 'add' 'add_ln216' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %icmp_ln216, void %for.inc21.split, void %for.end23" [data/benchmarks/sha/sha.c:216]   --->   Operation 27 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln216 = zext i2 %j_1" [data/benchmarks/sha/sha.c:216]   --->   Operation 28 'zext' 'zext_ln216' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln216 = trunc i2 %j_1" [data/benchmarks/sha/sha.c:216]   --->   Operation 29 'trunc' 'trunc_ln216' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%in_i_addr = getelementptr i32 %in_i, i64 0, i64 %zext_ln216" [data/benchmarks/sha/sha.c:218]   --->   Operation 30 'getelementptr' 'in_i_addr' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (0.69ns)   --->   "%i = load i1 %in_i_addr" [data/benchmarks/sha/sha.c:218]   --->   Operation 31 'load' 'i' <Predicate = (!icmp_ln216)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln201 = store i2 %add_ln216, i2 %j" [data/benchmarks/sha/sha.c:201]   --->   Operation 32 'store' 'store_ln201' <Predicate = (!icmp_ln216)> <Delay = 0.38>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%i_7 = alloca i32 1" [data/benchmarks/sha/sha.c:201]   --->   Operation 33 'alloca' 'i_7' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln223 = call void @sha_final, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:223]   --->   Operation 34 'call' 'call_ln223' <Predicate = (icmp_ln216)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln201 = store i3 0, i3 %i_7" [data/benchmarks/sha/sha.c:201]   --->   Operation 35 'store' 'store_ln201' <Predicate = (icmp_ln216)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 3.33>
ST_4 : Operation 36 [1/2] (0.69ns)   --->   "%i = load i1 %in_i_addr" [data/benchmarks/sha/sha.c:218]   --->   Operation 36 'load' 'i' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 37 [2/2] (2.64ns)   --->   "%call_ln220 = call void @sha_update, i8 %local_indata, i1 %trunc_ln216, i32 %i, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:220]   --->   Operation 37 'call' 'call_ln220' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln217 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [data/benchmarks/sha/sha.c:217]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln217' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln221 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [data/benchmarks/sha/sha.c:221]   --->   Operation 39 'specloopname' 'specloopname_ln221' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln220 = call void @sha_update, i8 %local_indata, i1 %trunc_ln216, i32 %i, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:220]   --->   Operation 40 'call' 'call_ln220' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln216 = br void %for.inc21" [data/benchmarks/sha/sha.c:216]   --->   Operation 41 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln223 = call void @sha_final, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:223]   --->   Operation 42 'call' 'call_ln223' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln225 = br void %for.inc31" [data/benchmarks/sha/sha.c:225]   --->   Operation 43 'br' 'br_ln225' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.95>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%i_12 = load i3 %i_7" [data/benchmarks/sha/sha.c:225]   --->   Operation 44 'load' 'i_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.57ns)   --->   "%icmp_ln225 = icmp_eq  i3 %i_12, i3 5" [data/benchmarks/sha/sha.c:225]   --->   Operation 45 'icmp' 'icmp_ln225' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [1/1] (0.57ns)   --->   "%add_ln225 = add i3 %i_12, i3 1" [data/benchmarks/sha/sha.c:225]   --->   Operation 46 'add' 'add_ln225' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln225 = br i1 %icmp_ln225, void %for.inc31.split, void %for.end33" [data/benchmarks/sha/sha.c:225]   --->   Operation 47 'br' 'br_ln225' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i3 %i_12" [data/benchmarks/sha/sha.c:225]   --->   Operation 48 'zext' 'zext_ln225' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%sha_info_digest_addr = getelementptr i32 %sha_info_digest, i64 0, i64 %zext_ln225" [data/benchmarks/sha/sha.c:227]   --->   Operation 49 'getelementptr' 'sha_info_digest_addr' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_7 : Operation 50 [2/2] (0.69ns)   --->   "%sha_info_digest_load = load i3 %sha_info_digest_addr" [data/benchmarks/sha/sha.c:227]   --->   Operation 50 'load' 'sha_info_digest_load' <Predicate = (!icmp_ln225)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_7 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln201 = store i3 %add_ln225, i3 %i_7" [data/benchmarks/sha/sha.c:201]   --->   Operation 51 'store' 'store_ln201' <Predicate = (!icmp_ln225)> <Delay = 0.38>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln229 = ret" [data/benchmarks/sha/sha.c:229]   --->   Operation 52 'ret' 'ret_ln229' <Predicate = (icmp_ln225)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.39>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln226 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [data/benchmarks/sha/sha.c:226]   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln226' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln228 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [data/benchmarks/sha/sha.c:228]   --->   Operation 54 'specloopname' 'specloopname_ln228' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/2] (0.69ns)   --->   "%sha_info_digest_load = load i3 %sha_info_digest_addr" [data/benchmarks/sha/sha.c:227]   --->   Operation 55 'load' 'sha_info_digest_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%outdata_addr = getelementptr i32 %outdata, i64 0, i64 %zext_ln225" [data/benchmarks/sha/sha.c:227]   --->   Operation 56 'getelementptr' 'outdata_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.69ns)   --->   "%store_ln227 = store i32 %sha_info_digest_load, i3 %outdata_addr" [data/benchmarks/sha/sha.c:227]   --->   Operation 57 'store' 'store_ln227' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln225 = br void %for.inc31" [data/benchmarks/sha/sha.c:225]   --->   Operation 58 'br' 'br_ln225' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 2 bit ('j', data/benchmarks/sha/sha.c:201) [9]  (0.000 ns)
	'store' operation 0 bit ('store_ln201', data/benchmarks/sha/sha.c:201) of constant 0 on local variable 'j', data/benchmarks/sha/sha.c:201 [20]  (0.387 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.823ns
The critical path consists of the following:
	'load' operation 2 bit ('j', data/benchmarks/sha/sha.c:216) on local variable 'j', data/benchmarks/sha/sha.c:201 [23]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln216', data/benchmarks/sha/sha.c:216) [24]  (0.436 ns)
	'store' operation 0 bit ('store_ln201', data/benchmarks/sha/sha.c:201) of constant 0 on local variable 'i', data/benchmarks/sha/sha.c:201 [40]  (0.387 ns)

 <State 4>: 3.339ns
The critical path consists of the following:
	'load' operation 32 bit ('i', data/benchmarks/sha/sha.c:218) on array 'in_i' [33]  (0.699 ns)
	'call' operation 0 bit ('call_ln220', data/benchmarks/sha/sha.c:220) to 'sha_update' [34]  (2.640 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.959ns
The critical path consists of the following:
	'load' operation 3 bit ('i', data/benchmarks/sha/sha.c:225) on local variable 'i', data/benchmarks/sha/sha.c:201 [43]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln225', data/benchmarks/sha/sha.c:225) [44]  (0.572 ns)
	'store' operation 0 bit ('store_ln201', data/benchmarks/sha/sha.c:201) of variable 'add_ln225', data/benchmarks/sha/sha.c:225 on local variable 'i', data/benchmarks/sha/sha.c:201 [55]  (0.387 ns)

 <State 8>: 1.398ns
The critical path consists of the following:
	'load' operation 32 bit ('sha_info_digest_load', data/benchmarks/sha/sha.c:227) on array 'sha_info_digest' [52]  (0.699 ns)
	'store' operation 0 bit ('store_ln227', data/benchmarks/sha/sha.c:227) of variable 'sha_info_digest_load', data/benchmarks/sha/sha.c:227 on array 'outdata' [54]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
