library IEEE;
use IEEE.std_logic_1164.all;
use work.all;

entity dec16_to_7seg is
port (

  input : in std_logic_vector(15 downto 0);
  output1 : out std_logic_vector(6 downto 0);
  output2 : out std_logic_vector(6 downto 0);
  output3 : out std_logic_vector(6 downto 0);
  output4 : out std_logic_vector(6 downto 0)
  
);

end dec16_to_7seg;

architecture behav of dec16_to_7seg is
signal output_s1: std_logic_vector(6 downto 0) := "0000000";
signal output_s2: std_logic_vector(6 downto 0) := "0000000";
signal output_s3: std_logic_vector(6 downto 0) := "0000000";
signal output_s4: std_logic_vector(6 downto 0) := "0000000";

  begin
  
   U1: entity work.bcd_to_7seg(behav)
	port map(input(15 downto 12) => input,
	          output_s1 => output_s);

	U2: entity work.bcd_to_7seg(behav)
	port map(input(11 downto 8) => input,
	          output_s2 => output_s);
				 
	U3: entity work.bcd_to_7seg(behav)
	port map(input(7 downto 4) => input,
	          output_s3 => output_s);

	U4: entity work.bcd_to_7seg(behav)
	port map(input(3 downto 0) => input,
	          output_s4 => output_s);
		

end architecture behav;